ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 1


   1              	/***************************************************************************//**
   2              	* \file CyBootAsmGnu.s
   3              	* \version 5.50
   4              	*
   5              	* \brief Assembly routines for GNU as.
   6              	*
   7              	********************************************************************************
   8              	* \copyright
   9              	* Copyright 2010-2016, Cypress Semiconductor Corporation.  All rights reserved.
  10              	* You may use this file only in accordance with the license, terms, conditions,
  11              	* disclaimers, and limitations in the end user license agreement accompanying
  12              	* the software package with which this file was provided.
  13              	*******************************************************************************/
  14              	
  15              	.syntax unified
  16              	.text
  17              	.thumb
  18              	.include "cyfittergnu.inc"
   1              	.ifndef INCLUDED_CYFITTERGNU_INC
   2              	.set INCLUDED_CYFITTERGNU_INC, 1
   3              	.include "cydevicegnu_trm.inc"
   1              	/*******************************************************************************
   2              	* File Name: cydevicegnu_trm.inc
   3              	* 
   4              	* PSoC Creator  4.0
   5              	*
   6              	* Description:
   7              	* This file provides all of the address values for the entire PSoC device.
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2016 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.set CYDEV_FLASH_BASE, 0x00000000
  18              	.set CYDEV_FLASH_SIZE, 0x00020000
  19              	.set CYREG_FLASH_DATA_MBASE, 0x00000000
  20              	.set CYREG_FLASH_DATA_MSIZE, 0x00020000
  21              	.set CYDEV_SFLASH_BASE, 0x0ffff000
  22              	.set CYDEV_SFLASH_SIZE, 0x00000800
  23              	.set CYREG_SFLASH_BLESS_BB_BUMP2, 0x0ffff0d8
  24              	.set CYFLD_SFLASH_V2I_RCAL__OFFSET, 0x00000000
  25              	.set CYFLD_SFLASH_V2I_RCAL__SIZE, 0x00000005
  26              	.set CYFLD_SFLASH_V2I__OFFSET, 0x00000005
  27              	.set CYFLD_SFLASH_V2I__SIZE, 0x00000005
  28              	.set CYFLD_SFLASH_VBG_TRIM__OFFSET, 0x0000000a
  29              	.set CYFLD_SFLASH_VBG_TRIM__SIZE, 0x00000003
  30              	.set CYFLD_SFLASH_SY_IBIAS__OFFSET, 0x0000000d
  31              	.set CYFLD_SFLASH_SY_IBIAS__SIZE, 0x00000003
  32              	.set CYREG_SFLASH_BLESS_BB_XO, 0x0ffff0da
  33              	.set CYFLD_SFLASH_DIS_XOCORE_SUPFILT__OFFSET, 0x00000000
  34              	.set CYFLD_SFLASH_DIS_XOCORE_SUPFILT__SIZE, 0x00000001
  35              	.set CYFLD_SFLASH_EN_RE_FASTSTART__OFFSET, 0x00000001
  36              	.set CYFLD_SFLASH_EN_RE_FASTSTART__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 2


  37              	.set CYFLD_SFLASH_EN_CURMEAS__OFFSET, 0x00000002
  38              	.set CYFLD_SFLASH_EN_CURMEAS__SIZE, 0x00000001
  39              	.set CYFLD_SFLASH_EN_AMPDET_CURMEAS__OFFSET, 0x00000003
  40              	.set CYFLD_SFLASH_EN_AMPDET_CURMEAS__SIZE, 0x00000001
  41              	.set CYFLD_SFLASH_EN_AMPDET_FASTSTART__OFFSET, 0x00000004
  42              	.set CYFLD_SFLASH_EN_AMPDET_FASTSTART__SIZE, 0x00000001
  43              	.set CYFLD_SFLASH_CTRL_RC_FASTSTART_RES__OFFSET, 0x00000005
  44              	.set CYFLD_SFLASH_CTRL_RC_FASTSTART_RES__SIZE, 0x00000002
  45              	.set CYFLD_SFLASH_CTRL_VDDL_XO__OFFSET, 0x00000007
  46              	.set CYFLD_SFLASH_CTRL_VDDL_XO__SIZE, 0x00000003
  47              	.set CYFLD_SFLASH_CTRL_VDDL_XB__OFFSET, 0x0000000a
  48              	.set CYFLD_SFLASH_CTRL_VDDL_XB__SIZE, 0x00000003
  49              	.set CYFLD_SFLASH_CTRL_RPREF__OFFSET, 0x0000000d
  50              	.set CYFLD_SFLASH_CTRL_RPREF__SIZE, 0x00000002
  51              	.set CYFLD_SFLASH_rev_bb_xo__OFFSET, 0x0000000f
  52              	.set CYFLD_SFLASH_rev_bb_xo__SIZE, 0x00000001
  53              	.set CYREG_SFLASH_BLESS_SY_BUMP1, 0x0ffff0dc
  54              	.set CYFLD_SFLASH_VCO__OFFSET, 0x00000000
  55              	.set CYFLD_SFLASH_VCO__SIZE, 0x00000004
  56              	.set CYFLD_SFLASH_LOFB_POWERSAVE__OFFSET, 0x00000004
  57              	.set CYFLD_SFLASH_LOFB_POWERSAVE__SIZE, 0x00000001
  58              	.set CYFLD_SFLASH_IBIAS_LOPATH__OFFSET, 0x00000005
  59              	.set CYFLD_SFLASH_IBIAS_LOPATH__SIZE, 0x00000002
  60              	.set CYFLD_SFLASH_LDOLO_FORCE_STARTUP__OFFSET, 0x00000007
  61              	.set CYFLD_SFLASH_LDOLO_FORCE_STARTUP__SIZE, 0x00000001
  62              	.set CYFLD_SFLASH_LOPATH__OFFSET, 0x00000008
  63              	.set CYFLD_SFLASH_LOPATH__SIZE, 0x00000004
  64              	.set CYFLD_SFLASH_PDCPLPF__OFFSET, 0x0000000c
  65              	.set CYFLD_SFLASH_PDCPLPF__SIZE, 0x00000004
  66              	.set CYREG_SFLASH_BLESS_LDO, 0x0ffff0de
  67              	.set CYFLD_SFLASH_BUMP_BALUM_HF__OFFSET, 0x00000000
  68              	.set CYFLD_SFLASH_BUMP_BALUM_HF__SIZE, 0x00000003
  69              	.set CYFLD_SFLASH_BUMP_SY_VCO__OFFSET, 0x00000003
  70              	.set CYFLD_SFLASH_BUMP_SY_VCO__SIZE, 0x00000002
  71              	.set CYFLD_SFLASH_BUMP_SY_LOPATH__OFFSET, 0x00000005
  72              	.set CYFLD_SFLASH_BUMP_SY_LOPATH__SIZE, 0x00000002
  73              	.set CYFLD_SFLASH_BUMP_SY_LHV__OFFSET, 0x00000007
  74              	.set CYFLD_SFLASH_BUMP_SY_LHV__SIZE, 0x00000002
  75              	.set CYFLD_SFLASH_BUMP_SY_FFFB__OFFSET, 0x00000009
  76              	.set CYFLD_SFLASH_BUMP_SY_FFFB__SIZE, 0x00000003
  77              	.set CYFLD_SFLASH_REV_LDO__OFFSET, 0x0000000c
  78              	.set CYFLD_SFLASH_REV_LDO__SIZE, 0x00000004
  79              	.set CYREG_SFLASH_SILICON_ID, 0x0ffff144
  80              	.set CYFLD_SFLASH_ID__OFFSET, 0x00000000
  81              	.set CYFLD_SFLASH_ID__SIZE, 0x00000010
  82              	.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff150
  83              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET, 0x00000000
  84              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE, 0x0000000a
  85              	.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff152
  86              	.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff154
  87              	.set CYFLD_SFLASH_SWD_SELECT__OFFSET, 0x00000000
  88              	.set CYFLD_SFLASH_SWD_SELECT__SIZE, 0x00000001
  89              	.set CYREG_SFLASH_INITIAL_SPCIF_TRIM_M1_DAC0, 0x0ffff155
  90              	.set CYFLD_SFLASH_IDAC__OFFSET, 0x00000000
  91              	.set CYFLD_SFLASH_IDAC__SIZE, 0x00000005
  92              	.set CYFLD_SFLASH_SLOPE__OFFSET, 0x00000005
  93              	.set CYFLD_SFLASH_SLOPE__SIZE, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 3


  94              	.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff158
  95              	.set CYFLD_SFLASH_CYCLES__OFFSET, 0x00000000
  96              	.set CYFLD_SFLASH_CYCLES__SIZE, 0x00000020
  97              	.set CYREG_SFLASH_FLASH_START, 0x0ffff15c
  98              	.set CYFLD_SFLASH_ADDRESS__OFFSET, 0x00000000
  99              	.set CYFLD_SFLASH_ADDRESS__SIZE, 0x00000020
 100              	.set CYREG_SFLASH_CSD_TRIM1_HVIDAC, 0x0ffff160
 101              	.set CYFLD_SFLASH_TRIM8__OFFSET, 0x00000000
 102              	.set CYFLD_SFLASH_TRIM8__SIZE, 0x00000008
 103              	.set CYREG_SFLASH_CSD_TRIM2_HVIDAC, 0x0ffff161
 104              	.set CYREG_SFLASH_CSD_TRIM1_CSD, 0x0ffff162
 105              	.set CYREG_SFLASH_CSD_TRIM2_CSD, 0x0ffff163
 106              	.set CYREG_SFLASH_SAR_TEMP_MULTIPLIER, 0x0ffff164
 107              	.set CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET, 0x00000000
 108              	.set CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE, 0x00000010
 109              	.set CYREG_SFLASH_SAR_TEMP_OFFSET, 0x0ffff166
 110              	.set CYFLD_SFLASH_TEMP_OFFSET__OFFSET, 0x00000000
 111              	.set CYFLD_SFLASH_TEMP_OFFSET__SIZE, 0x00000010
 112              	.set CYREG_SFLASH_DIE_LOT0, 0x0ffff178
 113              	.set CYFLD_SFLASH_LOT__OFFSET, 0x00000000
 114              	.set CYFLD_SFLASH_LOT__SIZE, 0x00000008
 115              	.set CYREG_SFLASH_DIE_LOT1, 0x0ffff179
 116              	.set CYREG_SFLASH_DIE_LOT2, 0x0ffff17a
 117              	.set CYREG_SFLASH_DIE_WAFER, 0x0ffff17b
 118              	.set CYFLD_SFLASH_WAFER__OFFSET, 0x00000000
 119              	.set CYFLD_SFLASH_WAFER__SIZE, 0x00000008
 120              	.set CYREG_SFLASH_DIE_X, 0x0ffff17c
 121              	.set CYFLD_SFLASH_X__OFFSET, 0x00000000
 122              	.set CYFLD_SFLASH_X__SIZE, 0x00000008
 123              	.set CYREG_SFLASH_DIE_Y, 0x0ffff17d
 124              	.set CYFLD_SFLASH_Y__OFFSET, 0x00000000
 125              	.set CYFLD_SFLASH_Y__SIZE, 0x00000008
 126              	.set CYREG_SFLASH_DIE_SORT, 0x0ffff17e
 127              	.set CYFLD_SFLASH_S1_PASS__OFFSET, 0x00000000
 128              	.set CYFLD_SFLASH_S1_PASS__SIZE, 0x00000001
 129              	.set CYFLD_SFLASH_S2_PASS__OFFSET, 0x00000001
 130              	.set CYFLD_SFLASH_S2_PASS__SIZE, 0x00000001
 131              	.set CYFLD_SFLASH_S3_PASS__OFFSET, 0x00000002
 132              	.set CYFLD_SFLASH_S3_PASS__SIZE, 0x00000001
 133              	.set CYFLD_SFLASH_CRI_PASS__OFFSET, 0x00000003
 134              	.set CYFLD_SFLASH_CRI_PASS__SIZE, 0x00000001
 135              	.set CYFLD_SFLASH_CHI_PASS__OFFSET, 0x00000004
 136              	.set CYFLD_SFLASH_CHI_PASS__SIZE, 0x00000001
 137              	.set CYFLD_SFLASH_ENG_PASS__OFFSET, 0x00000005
 138              	.set CYFLD_SFLASH_ENG_PASS__SIZE, 0x00000001
 139              	.set CYREG_SFLASH_DIE_MINOR, 0x0ffff17f
 140              	.set CYFLD_SFLASH_MINOR__OFFSET, 0x00000000
 141              	.set CYFLD_SFLASH_MINOR__SIZE, 0x00000008
 142              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_24, 0x0ffff1be
 143              	.set CYFLD_SFLASH_TRIM_24__OFFSET, 0x00000000
 144              	.set CYFLD_SFLASH_TRIM_24__SIZE, 0x00000008
 145              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_48, 0x0ffff1bf
 146              	.set CYREG_SFLASH_IMO_MAXF0, 0x0ffff1c0
 147              	.set CYFLD_SFLASH_MAXFREQ__OFFSET, 0x00000000
 148              	.set CYFLD_SFLASH_MAXFREQ__SIZE, 0x00000006
 149              	.set CYREG_SFLASH_IMO_ABS0, 0x0ffff1c1
 150              	.set CYFLD_SFLASH_ABS_TRIM_IMO__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 4


 151              	.set CYFLD_SFLASH_ABS_TRIM_IMO__SIZE, 0x00000006
 152              	.set CYREG_SFLASH_IMO_TMPCO0, 0x0ffff1c2
 153              	.set CYFLD_SFLASH_TMPCO_TRIM_IMO__OFFSET, 0x00000000
 154              	.set CYFLD_SFLASH_TMPCO_TRIM_IMO__SIZE, 0x00000006
 155              	.set CYREG_SFLASH_IMO_MAXF1, 0x0ffff1c3
 156              	.set CYREG_SFLASH_IMO_ABS1, 0x0ffff1c4
 157              	.set CYREG_SFLASH_IMO_TMPCO1, 0x0ffff1c5
 158              	.set CYREG_SFLASH_IMO_MAXF2, 0x0ffff1c6
 159              	.set CYREG_SFLASH_IMO_ABS2, 0x0ffff1c7
 160              	.set CYREG_SFLASH_IMO_TMPCO2, 0x0ffff1c8
 161              	.set CYREG_SFLASH_IMO_MAXF3, 0x0ffff1c9
 162              	.set CYREG_SFLASH_IMO_ABS3, 0x0ffff1ca
 163              	.set CYREG_SFLASH_IMO_TMPCO3, 0x0ffff1cb
 164              	.set CYREG_SFLASH_IMO_ABS4, 0x0ffff1cc
 165              	.set CYREG_SFLASH_IMO_TMPCO4, 0x0ffff1cd
 166              	.set CYREG_SFLASH_IMO_TRIM0, 0x0ffff1d0
 167              	.set CYFLD_SFLASH_OFFSET__OFFSET, 0x00000000
 168              	.set CYFLD_SFLASH_OFFSET__SIZE, 0x00000008
 169              	.set CYREG_SFLASH_IMO_TRIM1, 0x0ffff1d1
 170              	.set CYREG_SFLASH_IMO_TRIM2, 0x0ffff1d2
 171              	.set CYREG_SFLASH_IMO_TRIM3, 0x0ffff1d3
 172              	.set CYREG_SFLASH_IMO_TRIM4, 0x0ffff1d4
 173              	.set CYREG_SFLASH_IMO_TRIM5, 0x0ffff1d5
 174              	.set CYREG_SFLASH_IMO_TRIM6, 0x0ffff1d6
 175              	.set CYREG_SFLASH_IMO_TRIM7, 0x0ffff1d7
 176              	.set CYREG_SFLASH_IMO_TRIM8, 0x0ffff1d8
 177              	.set CYREG_SFLASH_IMO_TRIM9, 0x0ffff1d9
 178              	.set CYREG_SFLASH_IMO_TRIM10, 0x0ffff1da
 179              	.set CYREG_SFLASH_IMO_TRIM11, 0x0ffff1db
 180              	.set CYREG_SFLASH_IMO_TRIM12, 0x0ffff1dc
 181              	.set CYREG_SFLASH_IMO_TRIM13, 0x0ffff1dd
 182              	.set CYREG_SFLASH_IMO_TRIM14, 0x0ffff1de
 183              	.set CYREG_SFLASH_IMO_TRIM15, 0x0ffff1df
 184              	.set CYREG_SFLASH_IMO_TRIM16, 0x0ffff1e0
 185              	.set CYREG_SFLASH_IMO_TRIM17, 0x0ffff1e1
 186              	.set CYREG_SFLASH_IMO_TRIM18, 0x0ffff1e2
 187              	.set CYREG_SFLASH_IMO_TRIM19, 0x0ffff1e3
 188              	.set CYREG_SFLASH_IMO_TRIM20, 0x0ffff1e4
 189              	.set CYREG_SFLASH_IMO_TRIM21, 0x0ffff1e5
 190              	.set CYREG_SFLASH_IMO_TRIM22, 0x0ffff1e6
 191              	.set CYREG_SFLASH_IMO_TRIM23, 0x0ffff1e7
 192              	.set CYREG_SFLASH_IMO_TRIM24, 0x0ffff1e8
 193              	.set CYREG_SFLASH_IMO_TRIM25, 0x0ffff1e9
 194              	.set CYREG_SFLASH_IMO_TRIM26, 0x0ffff1ea
 195              	.set CYREG_SFLASH_IMO_TRIM27, 0x0ffff1eb
 196              	.set CYREG_SFLASH_IMO_TRIM28, 0x0ffff1ec
 197              	.set CYREG_SFLASH_IMO_TRIM29, 0x0ffff1ed
 198              	.set CYREG_SFLASH_IMO_TRIM30, 0x0ffff1ee
 199              	.set CYREG_SFLASH_IMO_TRIM31, 0x0ffff1ef
 200              	.set CYREG_SFLASH_IMO_TRIM32, 0x0ffff1f0
 201              	.set CYREG_SFLASH_IMO_TRIM33, 0x0ffff1f1
 202              	.set CYREG_SFLASH_IMO_TRIM34, 0x0ffff1f2
 203              	.set CYREG_SFLASH_IMO_TRIM35, 0x0ffff1f3
 204              	.set CYREG_SFLASH_IMO_TRIM36, 0x0ffff1f4
 205              	.set CYREG_SFLASH_IMO_TRIM37, 0x0ffff1f5
 206              	.set CYREG_SFLASH_IMO_TRIM38, 0x0ffff1f6
 207              	.set CYREG_SFLASH_IMO_TRIM39, 0x0ffff1f7
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 5


 208              	.set CYREG_SFLASH_IMO_TRIM40, 0x0ffff1f8
 209              	.set CYREG_SFLASH_IMO_TRIM41, 0x0ffff1f9
 210              	.set CYREG_SFLASH_IMO_TRIM42, 0x0ffff1fa
 211              	.set CYREG_SFLASH_IMO_TRIM43, 0x0ffff1fb
 212              	.set CYREG_SFLASH_IMO_TRIM44, 0x0ffff1fc
 213              	.set CYREG_SFLASH_IMO_TRIM45, 0x0ffff1fd
 214              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH0, 0x0ffff200
 215              	.set CYFLD_SFLASH_BYTE_MEM__OFFSET, 0x00000000
 216              	.set CYFLD_SFLASH_BYTE_MEM__SIZE, 0x00000008
 217              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1, 0x0ffff201
 218              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH2, 0x0ffff202
 219              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH3, 0x0ffff203
 220              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH4, 0x0ffff204
 221              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH5, 0x0ffff205
 222              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH6, 0x0ffff206
 223              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH7, 0x0ffff207
 224              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH8, 0x0ffff208
 225              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH9, 0x0ffff209
 226              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH10, 0x0ffff20a
 227              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH11, 0x0ffff20b
 228              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH12, 0x0ffff20c
 229              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH13, 0x0ffff20d
 230              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH14, 0x0ffff20e
 231              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH15, 0x0ffff20f
 232              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH16, 0x0ffff210
 233              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH17, 0x0ffff211
 234              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH18, 0x0ffff212
 235              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH19, 0x0ffff213
 236              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH20, 0x0ffff214
 237              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH21, 0x0ffff215
 238              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH22, 0x0ffff216
 239              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH23, 0x0ffff217
 240              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH24, 0x0ffff218
 241              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH25, 0x0ffff219
 242              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH26, 0x0ffff21a
 243              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH27, 0x0ffff21b
 244              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH28, 0x0ffff21c
 245              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH29, 0x0ffff21d
 246              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH30, 0x0ffff21e
 247              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH31, 0x0ffff21f
 248              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH32, 0x0ffff220
 249              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH33, 0x0ffff221
 250              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH34, 0x0ffff222
 251              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH35, 0x0ffff223
 252              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH36, 0x0ffff224
 253              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH37, 0x0ffff225
 254              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH38, 0x0ffff226
 255              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH39, 0x0ffff227
 256              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH40, 0x0ffff228
 257              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH41, 0x0ffff229
 258              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH42, 0x0ffff22a
 259              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH43, 0x0ffff22b
 260              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH44, 0x0ffff22c
 261              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH45, 0x0ffff22d
 262              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH46, 0x0ffff22e
 263              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH47, 0x0ffff22f
 264              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH48, 0x0ffff230
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 6


 265              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH49, 0x0ffff231
 266              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH50, 0x0ffff232
 267              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH51, 0x0ffff233
 268              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH52, 0x0ffff234
 269              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH53, 0x0ffff235
 270              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH54, 0x0ffff236
 271              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH55, 0x0ffff237
 272              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH56, 0x0ffff238
 273              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH57, 0x0ffff239
 274              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH58, 0x0ffff23a
 275              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH59, 0x0ffff23b
 276              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH60, 0x0ffff23c
 277              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH61, 0x0ffff23d
 278              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH62, 0x0ffff23e
 279              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH63, 0x0ffff23f
 280              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH64, 0x0ffff240
 281              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH65, 0x0ffff241
 282              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH66, 0x0ffff242
 283              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH67, 0x0ffff243
 284              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH68, 0x0ffff244
 285              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH69, 0x0ffff245
 286              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH70, 0x0ffff246
 287              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH71, 0x0ffff247
 288              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH72, 0x0ffff248
 289              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH73, 0x0ffff249
 290              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH74, 0x0ffff24a
 291              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH75, 0x0ffff24b
 292              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH76, 0x0ffff24c
 293              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH77, 0x0ffff24d
 294              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH78, 0x0ffff24e
 295              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH79, 0x0ffff24f
 296              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH80, 0x0ffff250
 297              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH81, 0x0ffff251
 298              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH82, 0x0ffff252
 299              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH83, 0x0ffff253
 300              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH84, 0x0ffff254
 301              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH85, 0x0ffff255
 302              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH86, 0x0ffff256
 303              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH87, 0x0ffff257
 304              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH88, 0x0ffff258
 305              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH89, 0x0ffff259
 306              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH90, 0x0ffff25a
 307              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH91, 0x0ffff25b
 308              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH92, 0x0ffff25c
 309              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH93, 0x0ffff25d
 310              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH94, 0x0ffff25e
 311              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH95, 0x0ffff25f
 312              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH96, 0x0ffff260
 313              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH97, 0x0ffff261
 314              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH98, 0x0ffff262
 315              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH99, 0x0ffff263
 316              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH100, 0x0ffff264
 317              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH101, 0x0ffff265
 318              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH102, 0x0ffff266
 319              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH103, 0x0ffff267
 320              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH104, 0x0ffff268
 321              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH105, 0x0ffff269
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 7


 322              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH106, 0x0ffff26a
 323              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH107, 0x0ffff26b
 324              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH108, 0x0ffff26c
 325              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH109, 0x0ffff26d
 326              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH110, 0x0ffff26e
 327              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH111, 0x0ffff26f
 328              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH112, 0x0ffff270
 329              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH113, 0x0ffff271
 330              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH114, 0x0ffff272
 331              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH115, 0x0ffff273
 332              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH116, 0x0ffff274
 333              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH117, 0x0ffff275
 334              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH118, 0x0ffff276
 335              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH119, 0x0ffff277
 336              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH120, 0x0ffff278
 337              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH121, 0x0ffff279
 338              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH122, 0x0ffff27a
 339              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH123, 0x0ffff27b
 340              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH124, 0x0ffff27c
 341              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH125, 0x0ffff27d
 342              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH126, 0x0ffff27e
 343              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH127, 0x0ffff27f
 344              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH128, 0x0ffff280
 345              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH129, 0x0ffff281
 346              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH130, 0x0ffff282
 347              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH131, 0x0ffff283
 348              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH132, 0x0ffff284
 349              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH133, 0x0ffff285
 350              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH134, 0x0ffff286
 351              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH135, 0x0ffff287
 352              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH136, 0x0ffff288
 353              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH137, 0x0ffff289
 354              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH138, 0x0ffff28a
 355              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH139, 0x0ffff28b
 356              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH140, 0x0ffff28c
 357              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH141, 0x0ffff28d
 358              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH142, 0x0ffff28e
 359              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH143, 0x0ffff28f
 360              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH144, 0x0ffff290
 361              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH145, 0x0ffff291
 362              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH146, 0x0ffff292
 363              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH147, 0x0ffff293
 364              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH148, 0x0ffff294
 365              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH149, 0x0ffff295
 366              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH150, 0x0ffff296
 367              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH151, 0x0ffff297
 368              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH152, 0x0ffff298
 369              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH153, 0x0ffff299
 370              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH154, 0x0ffff29a
 371              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH155, 0x0ffff29b
 372              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH156, 0x0ffff29c
 373              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH157, 0x0ffff29d
 374              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH158, 0x0ffff29e
 375              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH159, 0x0ffff29f
 376              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH160, 0x0ffff2a0
 377              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH161, 0x0ffff2a1
 378              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH162, 0x0ffff2a2
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 8


 379              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH163, 0x0ffff2a3
 380              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH164, 0x0ffff2a4
 381              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH165, 0x0ffff2a5
 382              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH166, 0x0ffff2a6
 383              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH167, 0x0ffff2a7
 384              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH168, 0x0ffff2a8
 385              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH169, 0x0ffff2a9
 386              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH170, 0x0ffff2aa
 387              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH171, 0x0ffff2ab
 388              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH172, 0x0ffff2ac
 389              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH173, 0x0ffff2ad
 390              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH174, 0x0ffff2ae
 391              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH175, 0x0ffff2af
 392              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH176, 0x0ffff2b0
 393              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH177, 0x0ffff2b1
 394              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH178, 0x0ffff2b2
 395              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH179, 0x0ffff2b3
 396              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH180, 0x0ffff2b4
 397              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH181, 0x0ffff2b5
 398              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH182, 0x0ffff2b6
 399              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH183, 0x0ffff2b7
 400              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH184, 0x0ffff2b8
 401              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH185, 0x0ffff2b9
 402              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH186, 0x0ffff2ba
 403              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH187, 0x0ffff2bb
 404              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH188, 0x0ffff2bc
 405              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH189, 0x0ffff2bd
 406              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH190, 0x0ffff2be
 407              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH191, 0x0ffff2bf
 408              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH192, 0x0ffff2c0
 409              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH193, 0x0ffff2c1
 410              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH194, 0x0ffff2c2
 411              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH195, 0x0ffff2c3
 412              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH196, 0x0ffff2c4
 413              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH197, 0x0ffff2c5
 414              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH198, 0x0ffff2c6
 415              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH199, 0x0ffff2c7
 416              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH200, 0x0ffff2c8
 417              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH201, 0x0ffff2c9
 418              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH202, 0x0ffff2ca
 419              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH203, 0x0ffff2cb
 420              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH204, 0x0ffff2cc
 421              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH205, 0x0ffff2cd
 422              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH206, 0x0ffff2ce
 423              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH207, 0x0ffff2cf
 424              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH208, 0x0ffff2d0
 425              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH209, 0x0ffff2d1
 426              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH210, 0x0ffff2d2
 427              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH211, 0x0ffff2d3
 428              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH212, 0x0ffff2d4
 429              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH213, 0x0ffff2d5
 430              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH214, 0x0ffff2d6
 431              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH215, 0x0ffff2d7
 432              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH216, 0x0ffff2d8
 433              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH217, 0x0ffff2d9
 434              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH218, 0x0ffff2da
 435              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH219, 0x0ffff2db
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 9


 436              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH220, 0x0ffff2dc
 437              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH221, 0x0ffff2dd
 438              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH222, 0x0ffff2de
 439              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH223, 0x0ffff2df
 440              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH224, 0x0ffff2e0
 441              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH225, 0x0ffff2e1
 442              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH226, 0x0ffff2e2
 443              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH227, 0x0ffff2e3
 444              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH228, 0x0ffff2e4
 445              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH229, 0x0ffff2e5
 446              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH230, 0x0ffff2e6
 447              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH231, 0x0ffff2e7
 448              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH232, 0x0ffff2e8
 449              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH233, 0x0ffff2e9
 450              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH234, 0x0ffff2ea
 451              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH235, 0x0ffff2eb
 452              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH236, 0x0ffff2ec
 453              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH237, 0x0ffff2ed
 454              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH238, 0x0ffff2ee
 455              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH239, 0x0ffff2ef
 456              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH240, 0x0ffff2f0
 457              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH241, 0x0ffff2f1
 458              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH242, 0x0ffff2f2
 459              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH243, 0x0ffff2f3
 460              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH244, 0x0ffff2f4
 461              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH245, 0x0ffff2f5
 462              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH246, 0x0ffff2f6
 463              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH247, 0x0ffff2f7
 464              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH248, 0x0ffff2f8
 465              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH249, 0x0ffff2f9
 466              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH250, 0x0ffff2fa
 467              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH251, 0x0ffff2fb
 468              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH252, 0x0ffff2fc
 469              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH253, 0x0ffff2fd
 470              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH254, 0x0ffff2fe
 471              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH255, 0x0ffff2ff
 472              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH256, 0x0ffff300
 473              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH257, 0x0ffff301
 474              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH258, 0x0ffff302
 475              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH259, 0x0ffff303
 476              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH260, 0x0ffff304
 477              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH261, 0x0ffff305
 478              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH262, 0x0ffff306
 479              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH263, 0x0ffff307
 480              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH264, 0x0ffff308
 481              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH265, 0x0ffff309
 482              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH266, 0x0ffff30a
 483              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH267, 0x0ffff30b
 484              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH268, 0x0ffff30c
 485              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH269, 0x0ffff30d
 486              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH270, 0x0ffff30e
 487              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH271, 0x0ffff30f
 488              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH272, 0x0ffff310
 489              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH273, 0x0ffff311
 490              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH274, 0x0ffff312
 491              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH275, 0x0ffff313
 492              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH276, 0x0ffff314
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 10


 493              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH277, 0x0ffff315
 494              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH278, 0x0ffff316
 495              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH279, 0x0ffff317
 496              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH280, 0x0ffff318
 497              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH281, 0x0ffff319
 498              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH282, 0x0ffff31a
 499              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH283, 0x0ffff31b
 500              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH284, 0x0ffff31c
 501              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH285, 0x0ffff31d
 502              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH286, 0x0ffff31e
 503              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH287, 0x0ffff31f
 504              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH288, 0x0ffff320
 505              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH289, 0x0ffff321
 506              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH290, 0x0ffff322
 507              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH291, 0x0ffff323
 508              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH292, 0x0ffff324
 509              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH293, 0x0ffff325
 510              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH294, 0x0ffff326
 511              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH295, 0x0ffff327
 512              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH296, 0x0ffff328
 513              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH297, 0x0ffff329
 514              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH298, 0x0ffff32a
 515              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH299, 0x0ffff32b
 516              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH300, 0x0ffff32c
 517              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH301, 0x0ffff32d
 518              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH302, 0x0ffff32e
 519              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH303, 0x0ffff32f
 520              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH304, 0x0ffff330
 521              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH305, 0x0ffff331
 522              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH306, 0x0ffff332
 523              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH307, 0x0ffff333
 524              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH308, 0x0ffff334
 525              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH309, 0x0ffff335
 526              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH310, 0x0ffff336
 527              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH311, 0x0ffff337
 528              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH312, 0x0ffff338
 529              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH313, 0x0ffff339
 530              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH314, 0x0ffff33a
 531              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH315, 0x0ffff33b
 532              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH316, 0x0ffff33c
 533              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH317, 0x0ffff33d
 534              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH318, 0x0ffff33e
 535              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH319, 0x0ffff33f
 536              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH320, 0x0ffff340
 537              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH321, 0x0ffff341
 538              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH322, 0x0ffff342
 539              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH323, 0x0ffff343
 540              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH324, 0x0ffff344
 541              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH325, 0x0ffff345
 542              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH326, 0x0ffff346
 543              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH327, 0x0ffff347
 544              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH328, 0x0ffff348
 545              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH329, 0x0ffff349
 546              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH330, 0x0ffff34a
 547              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH331, 0x0ffff34b
 548              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH332, 0x0ffff34c
 549              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH333, 0x0ffff34d
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 11


 550              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH334, 0x0ffff34e
 551              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH335, 0x0ffff34f
 552              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH336, 0x0ffff350
 553              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH337, 0x0ffff351
 554              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH338, 0x0ffff352
 555              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH339, 0x0ffff353
 556              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH340, 0x0ffff354
 557              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH341, 0x0ffff355
 558              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH342, 0x0ffff356
 559              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH343, 0x0ffff357
 560              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH344, 0x0ffff358
 561              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH345, 0x0ffff359
 562              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH346, 0x0ffff35a
 563              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH347, 0x0ffff35b
 564              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH348, 0x0ffff35c
 565              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH349, 0x0ffff35d
 566              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH350, 0x0ffff35e
 567              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH351, 0x0ffff35f
 568              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH352, 0x0ffff360
 569              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH353, 0x0ffff361
 570              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH354, 0x0ffff362
 571              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH355, 0x0ffff363
 572              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH356, 0x0ffff364
 573              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH357, 0x0ffff365
 574              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH358, 0x0ffff366
 575              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH359, 0x0ffff367
 576              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH360, 0x0ffff368
 577              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH361, 0x0ffff369
 578              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH362, 0x0ffff36a
 579              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH363, 0x0ffff36b
 580              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH364, 0x0ffff36c
 581              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH365, 0x0ffff36d
 582              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH366, 0x0ffff36e
 583              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH367, 0x0ffff36f
 584              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH368, 0x0ffff370
 585              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH369, 0x0ffff371
 586              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH370, 0x0ffff372
 587              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH371, 0x0ffff373
 588              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH372, 0x0ffff374
 589              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH373, 0x0ffff375
 590              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH374, 0x0ffff376
 591              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH375, 0x0ffff377
 592              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH376, 0x0ffff378
 593              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH377, 0x0ffff379
 594              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH378, 0x0ffff37a
 595              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH379, 0x0ffff37b
 596              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH380, 0x0ffff37c
 597              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH381, 0x0ffff37d
 598              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH382, 0x0ffff37e
 599              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH383, 0x0ffff37f
 600              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH384, 0x0ffff380
 601              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH385, 0x0ffff381
 602              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH386, 0x0ffff382
 603              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH387, 0x0ffff383
 604              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH388, 0x0ffff384
 605              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH389, 0x0ffff385
 606              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH390, 0x0ffff386
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 12


 607              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH391, 0x0ffff387
 608              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH392, 0x0ffff388
 609              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH393, 0x0ffff389
 610              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH394, 0x0ffff38a
 611              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH395, 0x0ffff38b
 612              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH396, 0x0ffff38c
 613              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH397, 0x0ffff38d
 614              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH398, 0x0ffff38e
 615              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH399, 0x0ffff38f
 616              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH400, 0x0ffff390
 617              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH401, 0x0ffff391
 618              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH402, 0x0ffff392
 619              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH403, 0x0ffff393
 620              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH404, 0x0ffff394
 621              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH405, 0x0ffff395
 622              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH406, 0x0ffff396
 623              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH407, 0x0ffff397
 624              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH408, 0x0ffff398
 625              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH409, 0x0ffff399
 626              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH410, 0x0ffff39a
 627              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH411, 0x0ffff39b
 628              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH412, 0x0ffff39c
 629              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH413, 0x0ffff39d
 630              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH414, 0x0ffff39e
 631              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH415, 0x0ffff39f
 632              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH416, 0x0ffff3a0
 633              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH417, 0x0ffff3a1
 634              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH418, 0x0ffff3a2
 635              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH419, 0x0ffff3a3
 636              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH420, 0x0ffff3a4
 637              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH421, 0x0ffff3a5
 638              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH422, 0x0ffff3a6
 639              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH423, 0x0ffff3a7
 640              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH424, 0x0ffff3a8
 641              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH425, 0x0ffff3a9
 642              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH426, 0x0ffff3aa
 643              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH427, 0x0ffff3ab
 644              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH428, 0x0ffff3ac
 645              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH429, 0x0ffff3ad
 646              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH430, 0x0ffff3ae
 647              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH431, 0x0ffff3af
 648              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH432, 0x0ffff3b0
 649              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH433, 0x0ffff3b1
 650              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH434, 0x0ffff3b2
 651              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH435, 0x0ffff3b3
 652              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH436, 0x0ffff3b4
 653              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH437, 0x0ffff3b5
 654              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH438, 0x0ffff3b6
 655              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH439, 0x0ffff3b7
 656              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH440, 0x0ffff3b8
 657              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH441, 0x0ffff3b9
 658              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH442, 0x0ffff3ba
 659              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH443, 0x0ffff3bb
 660              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH444, 0x0ffff3bc
 661              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH445, 0x0ffff3bd
 662              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH446, 0x0ffff3be
 663              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH447, 0x0ffff3bf
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 13


 664              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH448, 0x0ffff3c0
 665              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH449, 0x0ffff3c1
 666              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH450, 0x0ffff3c2
 667              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH451, 0x0ffff3c3
 668              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH452, 0x0ffff3c4
 669              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH453, 0x0ffff3c5
 670              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH454, 0x0ffff3c6
 671              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH455, 0x0ffff3c7
 672              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH456, 0x0ffff3c8
 673              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH457, 0x0ffff3c9
 674              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH458, 0x0ffff3ca
 675              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH459, 0x0ffff3cb
 676              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH460, 0x0ffff3cc
 677              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH461, 0x0ffff3cd
 678              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH462, 0x0ffff3ce
 679              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH463, 0x0ffff3cf
 680              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH464, 0x0ffff3d0
 681              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH465, 0x0ffff3d1
 682              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH466, 0x0ffff3d2
 683              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH467, 0x0ffff3d3
 684              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH468, 0x0ffff3d4
 685              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH469, 0x0ffff3d5
 686              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH470, 0x0ffff3d6
 687              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH471, 0x0ffff3d7
 688              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH472, 0x0ffff3d8
 689              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH473, 0x0ffff3d9
 690              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH474, 0x0ffff3da
 691              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH475, 0x0ffff3db
 692              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH476, 0x0ffff3dc
 693              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH477, 0x0ffff3dd
 694              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH478, 0x0ffff3de
 695              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH479, 0x0ffff3df
 696              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH480, 0x0ffff3e0
 697              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH481, 0x0ffff3e1
 698              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH482, 0x0ffff3e2
 699              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH483, 0x0ffff3e3
 700              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH484, 0x0ffff3e4
 701              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH485, 0x0ffff3e5
 702              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH486, 0x0ffff3e6
 703              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH487, 0x0ffff3e7
 704              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH488, 0x0ffff3e8
 705              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH489, 0x0ffff3e9
 706              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH490, 0x0ffff3ea
 707              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH491, 0x0ffff3eb
 708              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH492, 0x0ffff3ec
 709              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH493, 0x0ffff3ed
 710              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH494, 0x0ffff3ee
 711              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH495, 0x0ffff3ef
 712              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH496, 0x0ffff3f0
 713              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH497, 0x0ffff3f1
 714              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH498, 0x0ffff3f2
 715              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH499, 0x0ffff3f3
 716              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH500, 0x0ffff3f4
 717              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH501, 0x0ffff3f5
 718              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH502, 0x0ffff3f6
 719              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH503, 0x0ffff3f7
 720              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH504, 0x0ffff3f8
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 14


 721              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH505, 0x0ffff3f9
 722              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH506, 0x0ffff3fa
 723              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH507, 0x0ffff3fb
 724              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH508, 0x0ffff3fc
 725              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH509, 0x0ffff3fd
 726              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH510, 0x0ffff3fe
 727              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH511, 0x0ffff3ff
 728              	.set CYDEV_ROM_BASE, 0x10000000
 729              	.set CYDEV_ROM_SIZE, 0x00002000
 730              	.set CYREG_ROM_DATA_MBASE, 0x10000000
 731              	.set CYREG_ROM_DATA_MSIZE, 0x00002000
 732              	.set CYDEV_SRAM_BASE, 0x20000000
 733              	.set CYDEV_SRAM_SIZE, 0x00004000
 734              	.set CYREG_SRAM_DATA_MBASE, 0x20000000
 735              	.set CYREG_SRAM_DATA_MSIZE, 0x00004000
 736              	.set CYDEV_PERI_BASE, 0x40010000
 737              	.set CYDEV_PERI_SIZE, 0x00010000
 738              	.set CYREG_PERI_DIV_CMD, 0x40010000
 739              	.set CYFLD_PERI_SEL_DIV__OFFSET, 0x00000000
 740              	.set CYFLD_PERI_SEL_DIV__SIZE, 0x00000006
 741              	.set CYFLD_PERI_SEL_TYPE__OFFSET, 0x00000006
 742              	.set CYFLD_PERI_SEL_TYPE__SIZE, 0x00000002
 743              	.set CYFLD_PERI_PA_SEL_DIV__OFFSET, 0x00000008
 744              	.set CYFLD_PERI_PA_SEL_DIV__SIZE, 0x00000006
 745              	.set CYFLD_PERI_PA_SEL_TYPE__OFFSET, 0x0000000e
 746              	.set CYFLD_PERI_PA_SEL_TYPE__SIZE, 0x00000002
 747              	.set CYFLD_PERI_DISABLE__OFFSET, 0x0000001e
 748              	.set CYFLD_PERI_DISABLE__SIZE, 0x00000001
 749              	.set CYFLD_PERI_ENABLE__OFFSET, 0x0000001f
 750              	.set CYFLD_PERI_ENABLE__SIZE, 0x00000001
 751              	.set CYREG_PERI_PCLK_CTL0, 0x40010100
 752              	.set CYREG_PERI_PCLK_CTL1, 0x40010104
 753              	.set CYREG_PERI_PCLK_CTL2, 0x40010108
 754              	.set CYREG_PERI_PCLK_CTL3, 0x4001010c
 755              	.set CYREG_PERI_PCLK_CTL4, 0x40010110
 756              	.set CYREG_PERI_PCLK_CTL5, 0x40010114
 757              	.set CYREG_PERI_PCLK_CTL6, 0x40010118
 758              	.set CYREG_PERI_PCLK_CTL7, 0x4001011c
 759              	.set CYREG_PERI_PCLK_CTL8, 0x40010120
 760              	.set CYREG_PERI_PCLK_CTL9, 0x40010124
 761              	.set CYREG_PERI_PCLK_CTL10, 0x40010128
 762              	.set CYREG_PERI_PCLK_CTL11, 0x4001012c
 763              	.set CYREG_PERI_PCLK_CTL12, 0x40010130
 764              	.set CYREG_PERI_PCLK_CTL13, 0x40010134
 765              	.set CYREG_PERI_PCLK_CTL14, 0x40010138
 766              	.set CYREG_PERI_PCLK_CTL15, 0x4001013c
 767              	.set CYREG_PERI_DIV_16_CTL0, 0x40010300
 768              	.set CYFLD_PERI_EN__OFFSET, 0x00000000
 769              	.set CYFLD_PERI_EN__SIZE, 0x00000001
 770              	.set CYFLD_PERI_INT16_DIV__OFFSET, 0x00000008
 771              	.set CYFLD_PERI_INT16_DIV__SIZE, 0x00000010
 772              	.set CYREG_PERI_DIV_16_CTL1, 0x40010304
 773              	.set CYREG_PERI_DIV_16_CTL2, 0x40010308
 774              	.set CYREG_PERI_DIV_16_CTL3, 0x4001030c
 775              	.set CYREG_PERI_DIV_16_CTL4, 0x40010310
 776              	.set CYREG_PERI_DIV_16_CTL5, 0x40010314
 777              	.set CYREG_PERI_DIV_16_CTL6, 0x40010318
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 15


 778              	.set CYREG_PERI_DIV_16_CTL7, 0x4001031c
 779              	.set CYREG_PERI_DIV_16_CTL8, 0x40010320
 780              	.set CYREG_PERI_DIV_16_CTL9, 0x40010324
 781              	.set CYREG_PERI_DIV_16_5_CTL0, 0x40010400
 782              	.set CYFLD_PERI_FRAC5_DIV__OFFSET, 0x00000003
 783              	.set CYFLD_PERI_FRAC5_DIV__SIZE, 0x00000005
 784              	.set CYREG_PERI_DIV_16_5_CTL1, 0x40010404
 785              	.set CYDEV_HSIOM_BASE, 0x40020000
 786              	.set CYDEV_HSIOM_SIZE, 0x00004000
 787              	.set CYREG_HSIOM_PORT_SEL0, 0x40020000
 788              	.set CYFLD_HSIOM_IO0_SEL__OFFSET, 0x00000000
 789              	.set CYFLD_HSIOM_IO0_SEL__SIZE, 0x00000004
 790              	.set CYVAL_HSIOM_IO0_SEL_GPIO, 0x00000000
 791              	.set CYVAL_HSIOM_IO0_SEL_GPIO_DSI, 0x00000001
 792              	.set CYVAL_HSIOM_IO0_SEL_DSI_DSI, 0x00000002
 793              	.set CYVAL_HSIOM_IO0_SEL_DSI_GPIO, 0x00000003
 794              	.set CYVAL_HSIOM_IO0_SEL_CSD_SENSE, 0x00000004
 795              	.set CYVAL_HSIOM_IO0_SEL_CSD_SHIELD, 0x00000005
 796              	.set CYVAL_HSIOM_IO0_SEL_AMUXA, 0x00000006
 797              	.set CYVAL_HSIOM_IO0_SEL_AMUXB, 0x00000007
 798              	.set CYVAL_HSIOM_IO0_SEL_ACT_0, 0x00000008
 799              	.set CYVAL_HSIOM_IO0_SEL_ACT_1, 0x00000009
 800              	.set CYVAL_HSIOM_IO0_SEL_ACT_2, 0x0000000a
 801              	.set CYVAL_HSIOM_IO0_SEL_ACT_3, 0x0000000b
 802              	.set CYVAL_HSIOM_IO0_SEL_LCD_COM, 0x0000000c
 803              	.set CYVAL_HSIOM_IO0_SEL_LCD_SEG, 0x0000000d
 804              	.set CYVAL_HSIOM_IO0_SEL_DS_0, 0x0000000c
 805              	.set CYVAL_HSIOM_IO0_SEL_DS_1, 0x0000000d
 806              	.set CYVAL_HSIOM_IO0_SEL_DS_2, 0x0000000e
 807              	.set CYVAL_HSIOM_IO0_SEL_DS_3, 0x0000000f
 808              	.set CYFLD_HSIOM_IO1_SEL__OFFSET, 0x00000004
 809              	.set CYFLD_HSIOM_IO1_SEL__SIZE, 0x00000004
 810              	.set CYFLD_HSIOM_IO2_SEL__OFFSET, 0x00000008
 811              	.set CYFLD_HSIOM_IO2_SEL__SIZE, 0x00000004
 812              	.set CYFLD_HSIOM_IO3_SEL__OFFSET, 0x0000000c
 813              	.set CYFLD_HSIOM_IO3_SEL__SIZE, 0x00000004
 814              	.set CYFLD_HSIOM_IO4_SEL__OFFSET, 0x00000010
 815              	.set CYFLD_HSIOM_IO4_SEL__SIZE, 0x00000004
 816              	.set CYFLD_HSIOM_IO5_SEL__OFFSET, 0x00000014
 817              	.set CYFLD_HSIOM_IO5_SEL__SIZE, 0x00000004
 818              	.set CYFLD_HSIOM_IO6_SEL__OFFSET, 0x00000018
 819              	.set CYFLD_HSIOM_IO6_SEL__SIZE, 0x00000004
 820              	.set CYFLD_HSIOM_IO7_SEL__OFFSET, 0x0000001c
 821              	.set CYFLD_HSIOM_IO7_SEL__SIZE, 0x00000004
 822              	.set CYREG_HSIOM_PORT_SEL1, 0x40020100
 823              	.set CYREG_HSIOM_PORT_SEL2, 0x40020200
 824              	.set CYREG_HSIOM_PORT_SEL3, 0x40020300
 825              	.set CYREG_HSIOM_PORT_SEL4, 0x40020400
 826              	.set CYREG_HSIOM_PORT_SEL5, 0x40020500
 827              	.set CYREG_HSIOM_PORT_SEL6, 0x40020600
 828              	.set CYREG_HSIOM_AMUX_SPLIT_CTL0, 0x40022100
 829              	.set CYFLD_HSIOM_SWITCH_AA_SL__OFFSET, 0x00000000
 830              	.set CYFLD_HSIOM_SWITCH_AA_SL__SIZE, 0x00000001
 831              	.set CYFLD_HSIOM_SWITCH_AA_SR__OFFSET, 0x00000001
 832              	.set CYFLD_HSIOM_SWITCH_AA_SR__SIZE, 0x00000001
 833              	.set CYFLD_HSIOM_SWITCH_AA_S0__OFFSET, 0x00000002
 834              	.set CYFLD_HSIOM_SWITCH_AA_S0__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 16


 835              	.set CYFLD_HSIOM_SWITCH_BB_SL__OFFSET, 0x00000004
 836              	.set CYFLD_HSIOM_SWITCH_BB_SL__SIZE, 0x00000001
 837              	.set CYFLD_HSIOM_SWITCH_BB_SR__OFFSET, 0x00000005
 838              	.set CYFLD_HSIOM_SWITCH_BB_SR__SIZE, 0x00000001
 839              	.set CYFLD_HSIOM_SWITCH_BB_S0__OFFSET, 0x00000006
 840              	.set CYFLD_HSIOM_SWITCH_BB_S0__SIZE, 0x00000001
 841              	.set CYREG_HSIOM_AMUX_SPLIT_CTL1, 0x40022104
 842              	.set CYREG_HSIOM_AMUX_SPLIT_CTL2, 0x40022108
 843              	.set CYDEV_TST_BASE, 0x40030000
 844              	.set CYDEV_TST_SIZE, 0x00010000
 845              	.set CYREG_TST_CTRL, 0x40030000
 846              	.set CYFLD_TST_SCAN_MODE__OFFSET, 0x0000001d
 847              	.set CYFLD_TST_SCAN_MODE__SIZE, 0x00000001
 848              	.set CYREG_TST_ADFT_CTRL, 0x40030004
 849              	.set CYFLD_TST_ADFT_MUX_SEL_0A__OFFSET, 0x00000000
 850              	.set CYFLD_TST_ADFT_MUX_SEL_0A__SIZE, 0x00000003
 851              	.set CYVAL_TST_ADFT_MUX_SEL_0A_NC0, 0x00000000
 852              	.set CYVAL_TST_ADFT_MUX_SEL_0A_IN1, 0x00000001
 853              	.set CYVAL_TST_ADFT_MUX_SEL_0A_IN2, 0x00000002
 854              	.set CYVAL_TST_ADFT_MUX_SEL_0A_IN3, 0x00000003
 855              	.set CYVAL_TST_ADFT_MUX_SEL_0A_IN4, 0x00000004
 856              	.set CYVAL_TST_ADFT_MUX_SEL_0A_IN5, 0x00000005
 857              	.set CYVAL_TST_ADFT_MUX_SEL_0A_IN6, 0x00000006
 858              	.set CYVAL_TST_ADFT_MUX_SEL_0A_NC7, 0x00000007
 859              	.set CYFLD_TST_ADFT_MUX_SEL_1A__OFFSET, 0x00000003
 860              	.set CYFLD_TST_ADFT_MUX_SEL_1A__SIZE, 0x00000003
 861              	.set CYFLD_TST_ADFT_MUX_SEL_0B__OFFSET, 0x00000006
 862              	.set CYFLD_TST_ADFT_MUX_SEL_0B__SIZE, 0x00000003
 863              	.set CYFLD_TST_ADFT_MUX_SEL_1B__OFFSET, 0x00000009
 864              	.set CYFLD_TST_ADFT_MUX_SEL_1B__SIZE, 0x00000003
 865              	.set CYFLD_TST_ENABLE__OFFSET, 0x0000001f
 866              	.set CYFLD_TST_ENABLE__SIZE, 0x00000001
 867              	.set CYREG_TST_DDFT_CTRL, 0x40030008
 868              	.set CYFLD_TST_DFT_SEL0__OFFSET, 0x00000000
 869              	.set CYFLD_TST_DFT_SEL0__SIZE, 0x00000006
 870              	.set CYFLD_TST_DFT_SEL1__OFFSET, 0x00000008
 871              	.set CYFLD_TST_DFT_SEL1__SIZE, 0x00000006
 872              	.set CYREG_TST_MODE, 0x40030014
 873              	.set CYFLD_TST_SWD_CONNECTED__OFFSET, 0x00000002
 874              	.set CYFLD_TST_SWD_CONNECTED__SIZE, 0x00000001
 875              	.set CYFLD_TST_POR_BYPASS__OFFSET, 0x0000001e
 876              	.set CYFLD_TST_POR_BYPASS__SIZE, 0x00000001
 877              	.set CYFLD_TST_TEST_MODE__OFFSET, 0x0000001f
 878              	.set CYFLD_TST_TEST_MODE__SIZE, 0x00000001
 879              	.set CYREG_TST_TRIM_CNTR1, 0x40030018
 880              	.set CYFLD_TST_COUNTER__OFFSET, 0x00000000
 881              	.set CYFLD_TST_COUNTER__SIZE, 0x00000010
 882              	.set CYFLD_TST_COUNTER_DONE__OFFSET, 0x0000001f
 883              	.set CYFLD_TST_COUNTER_DONE__SIZE, 0x00000001
 884              	.set CYREG_TST_TRIM_CNTR2, 0x4003001c
 885              	.set CYDEV_GPIO_BASE, 0x40040000
 886              	.set CYDEV_GPIO_SIZE, 0x00004000
 887              	.set CYDEV_GPIO_PRT0_BASE, 0x40040000
 888              	.set CYDEV_GPIO_PRT0_SIZE, 0x00000100
 889              	.set CYREG_GPIO_PRT0_DR, 0x40040000
 890              	.set CYFLD_GPIO_PRT_DATA0__OFFSET, 0x00000000
 891              	.set CYFLD_GPIO_PRT_DATA0__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 17


 892              	.set CYFLD_GPIO_PRT_DATA1__OFFSET, 0x00000001
 893              	.set CYFLD_GPIO_PRT_DATA1__SIZE, 0x00000001
 894              	.set CYFLD_GPIO_PRT_DATA2__OFFSET, 0x00000002
 895              	.set CYFLD_GPIO_PRT_DATA2__SIZE, 0x00000001
 896              	.set CYFLD_GPIO_PRT_DATA3__OFFSET, 0x00000003
 897              	.set CYFLD_GPIO_PRT_DATA3__SIZE, 0x00000001
 898              	.set CYFLD_GPIO_PRT_DATA4__OFFSET, 0x00000004
 899              	.set CYFLD_GPIO_PRT_DATA4__SIZE, 0x00000001
 900              	.set CYFLD_GPIO_PRT_DATA5__OFFSET, 0x00000005
 901              	.set CYFLD_GPIO_PRT_DATA5__SIZE, 0x00000001
 902              	.set CYFLD_GPIO_PRT_DATA6__OFFSET, 0x00000006
 903              	.set CYFLD_GPIO_PRT_DATA6__SIZE, 0x00000001
 904              	.set CYFLD_GPIO_PRT_DATA7__OFFSET, 0x00000007
 905              	.set CYFLD_GPIO_PRT_DATA7__SIZE, 0x00000001
 906              	.set CYREG_GPIO_PRT0_PS, 0x40040004
 907              	.set CYFLD_GPIO_PRT_FLT_DATA__OFFSET, 0x00000008
 908              	.set CYFLD_GPIO_PRT_FLT_DATA__SIZE, 0x00000001
 909              	.set CYREG_GPIO_PRT0_PC, 0x40040008
 910              	.set CYFLD_GPIO_PRT_DM0__OFFSET, 0x00000000
 911              	.set CYFLD_GPIO_PRT_DM0__SIZE, 0x00000003
 912              	.set CYVAL_GPIO_PRT_DM0_OFF, 0x00000000
 913              	.set CYVAL_GPIO_PRT_DM0_INPUT, 0x00000001
 914              	.set CYVAL_GPIO_PRT_DM0_0_PU, 0x00000002
 915              	.set CYVAL_GPIO_PRT_DM0_PD_1, 0x00000003
 916              	.set CYVAL_GPIO_PRT_DM0_0_Z, 0x00000004
 917              	.set CYVAL_GPIO_PRT_DM0_Z_1, 0x00000005
 918              	.set CYVAL_GPIO_PRT_DM0_0_1, 0x00000006
 919              	.set CYVAL_GPIO_PRT_DM0_PD_PU, 0x00000007
 920              	.set CYFLD_GPIO_PRT_DM1__OFFSET, 0x00000003
 921              	.set CYFLD_GPIO_PRT_DM1__SIZE, 0x00000003
 922              	.set CYFLD_GPIO_PRT_DM2__OFFSET, 0x00000006
 923              	.set CYFLD_GPIO_PRT_DM2__SIZE, 0x00000003
 924              	.set CYFLD_GPIO_PRT_DM3__OFFSET, 0x00000009
 925              	.set CYFLD_GPIO_PRT_DM3__SIZE, 0x00000003
 926              	.set CYFLD_GPIO_PRT_DM4__OFFSET, 0x0000000c
 927              	.set CYFLD_GPIO_PRT_DM4__SIZE, 0x00000003
 928              	.set CYFLD_GPIO_PRT_DM5__OFFSET, 0x0000000f
 929              	.set CYFLD_GPIO_PRT_DM5__SIZE, 0x00000003
 930              	.set CYFLD_GPIO_PRT_DM6__OFFSET, 0x00000012
 931              	.set CYFLD_GPIO_PRT_DM6__SIZE, 0x00000003
 932              	.set CYFLD_GPIO_PRT_DM7__OFFSET, 0x00000015
 933              	.set CYFLD_GPIO_PRT_DM7__SIZE, 0x00000003
 934              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET, 0x00000018
 935              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE, 0x00000001
 936              	.set CYFLD_GPIO_PRT_PORT_SLOW__OFFSET, 0x00000019
 937              	.set CYFLD_GPIO_PRT_PORT_SLOW__SIZE, 0x00000001
 938              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET, 0x0000001e
 939              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE, 0x00000002
 940              	.set CYREG_GPIO_PRT0_INTR_CFG, 0x4004000c
 941              	.set CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET, 0x00000000
 942              	.set CYFLD_GPIO_PRT_EDGE0_SEL__SIZE, 0x00000002
 943              	.set CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE, 0x00000000
 944              	.set CYVAL_GPIO_PRT_EDGE0_SEL_RISING, 0x00000001
 945              	.set CYVAL_GPIO_PRT_EDGE0_SEL_FALLING, 0x00000002
 946              	.set CYVAL_GPIO_PRT_EDGE0_SEL_BOTH, 0x00000003
 947              	.set CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET, 0x00000002
 948              	.set CYFLD_GPIO_PRT_EDGE1_SEL__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 18


 949              	.set CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET, 0x00000004
 950              	.set CYFLD_GPIO_PRT_EDGE2_SEL__SIZE, 0x00000002
 951              	.set CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET, 0x00000006
 952              	.set CYFLD_GPIO_PRT_EDGE3_SEL__SIZE, 0x00000002
 953              	.set CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET, 0x00000008
 954              	.set CYFLD_GPIO_PRT_EDGE4_SEL__SIZE, 0x00000002
 955              	.set CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET, 0x0000000a
 956              	.set CYFLD_GPIO_PRT_EDGE5_SEL__SIZE, 0x00000002
 957              	.set CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET, 0x0000000c
 958              	.set CYFLD_GPIO_PRT_EDGE6_SEL__SIZE, 0x00000002
 959              	.set CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET, 0x0000000e
 960              	.set CYFLD_GPIO_PRT_EDGE7_SEL__SIZE, 0x00000002
 961              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET, 0x00000010
 962              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE, 0x00000002
 963              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE, 0x00000000
 964              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING, 0x00000001
 965              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING, 0x00000002
 966              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH, 0x00000003
 967              	.set CYFLD_GPIO_PRT_FLT_SEL__OFFSET, 0x00000012
 968              	.set CYFLD_GPIO_PRT_FLT_SEL__SIZE, 0x00000003
 969              	.set CYREG_GPIO_PRT0_INTR, 0x40040010
 970              	.set CYFLD_GPIO_PRT_PS_DATA0__OFFSET, 0x00000010
 971              	.set CYFLD_GPIO_PRT_PS_DATA0__SIZE, 0x00000001
 972              	.set CYFLD_GPIO_PRT_PS_DATA1__OFFSET, 0x00000011
 973              	.set CYFLD_GPIO_PRT_PS_DATA1__SIZE, 0x00000001
 974              	.set CYFLD_GPIO_PRT_PS_DATA2__OFFSET, 0x00000012
 975              	.set CYFLD_GPIO_PRT_PS_DATA2__SIZE, 0x00000001
 976              	.set CYFLD_GPIO_PRT_PS_DATA3__OFFSET, 0x00000013
 977              	.set CYFLD_GPIO_PRT_PS_DATA3__SIZE, 0x00000001
 978              	.set CYFLD_GPIO_PRT_PS_DATA4__OFFSET, 0x00000014
 979              	.set CYFLD_GPIO_PRT_PS_DATA4__SIZE, 0x00000001
 980              	.set CYFLD_GPIO_PRT_PS_DATA5__OFFSET, 0x00000015
 981              	.set CYFLD_GPIO_PRT_PS_DATA5__SIZE, 0x00000001
 982              	.set CYFLD_GPIO_PRT_PS_DATA6__OFFSET, 0x00000016
 983              	.set CYFLD_GPIO_PRT_PS_DATA6__SIZE, 0x00000001
 984              	.set CYFLD_GPIO_PRT_PS_DATA7__OFFSET, 0x00000017
 985              	.set CYFLD_GPIO_PRT_PS_DATA7__SIZE, 0x00000001
 986              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET, 0x00000018
 987              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE, 0x00000001
 988              	.set CYREG_GPIO_PRT0_PC2, 0x40040018
 989              	.set CYFLD_GPIO_PRT_INP_DIS0__OFFSET, 0x00000000
 990              	.set CYFLD_GPIO_PRT_INP_DIS0__SIZE, 0x00000001
 991              	.set CYFLD_GPIO_PRT_INP_DIS1__OFFSET, 0x00000001
 992              	.set CYFLD_GPIO_PRT_INP_DIS1__SIZE, 0x00000001
 993              	.set CYFLD_GPIO_PRT_INP_DIS2__OFFSET, 0x00000002
 994              	.set CYFLD_GPIO_PRT_INP_DIS2__SIZE, 0x00000001
 995              	.set CYFLD_GPIO_PRT_INP_DIS3__OFFSET, 0x00000003
 996              	.set CYFLD_GPIO_PRT_INP_DIS3__SIZE, 0x00000001
 997              	.set CYFLD_GPIO_PRT_INP_DIS4__OFFSET, 0x00000004
 998              	.set CYFLD_GPIO_PRT_INP_DIS4__SIZE, 0x00000001
 999              	.set CYFLD_GPIO_PRT_INP_DIS5__OFFSET, 0x00000005
 1000              	.set CYFLD_GPIO_PRT_INP_DIS5__SIZE, 0x00000001
 1001              	.set CYFLD_GPIO_PRT_INP_DIS6__OFFSET, 0x00000006
 1002              	.set CYFLD_GPIO_PRT_INP_DIS6__SIZE, 0x00000001
 1003              	.set CYFLD_GPIO_PRT_INP_DIS7__OFFSET, 0x00000007
 1004              	.set CYFLD_GPIO_PRT_INP_DIS7__SIZE, 0x00000001
 1005              	.set CYREG_GPIO_PRT0_DR_SET, 0x40040040
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 19


 1006              	.set CYFLD_GPIO_PRT_DATA__OFFSET, 0x00000000
 1007              	.set CYFLD_GPIO_PRT_DATA__SIZE, 0x00000008
 1008              	.set CYREG_GPIO_PRT0_DR_CLR, 0x40040044
 1009              	.set CYREG_GPIO_PRT0_DR_INV, 0x40040048
 1010              	.set CYDEV_GPIO_PRT1_BASE, 0x40040100
 1011              	.set CYDEV_GPIO_PRT1_SIZE, 0x00000100
 1012              	.set CYREG_GPIO_PRT1_DR, 0x40040100
 1013              	.set CYREG_GPIO_PRT1_PS, 0x40040104
 1014              	.set CYREG_GPIO_PRT1_PC, 0x40040108
 1015              	.set CYREG_GPIO_PRT1_INTR_CFG, 0x4004010c
 1016              	.set CYREG_GPIO_PRT1_INTR, 0x40040110
 1017              	.set CYREG_GPIO_PRT1_PC2, 0x40040118
 1018              	.set CYREG_GPIO_PRT1_DR_SET, 0x40040140
 1019              	.set CYREG_GPIO_PRT1_DR_CLR, 0x40040144
 1020              	.set CYREG_GPIO_PRT1_DR_INV, 0x40040148
 1021              	.set CYDEV_GPIO_PRT2_BASE, 0x40040200
 1022              	.set CYDEV_GPIO_PRT2_SIZE, 0x00000100
 1023              	.set CYREG_GPIO_PRT2_DR, 0x40040200
 1024              	.set CYREG_GPIO_PRT2_PS, 0x40040204
 1025              	.set CYREG_GPIO_PRT2_PC, 0x40040208
 1026              	.set CYREG_GPIO_PRT2_INTR_CFG, 0x4004020c
 1027              	.set CYREG_GPIO_PRT2_INTR, 0x40040210
 1028              	.set CYREG_GPIO_PRT2_PC2, 0x40040218
 1029              	.set CYREG_GPIO_PRT2_DR_SET, 0x40040240
 1030              	.set CYREG_GPIO_PRT2_DR_CLR, 0x40040244
 1031              	.set CYREG_GPIO_PRT2_DR_INV, 0x40040248
 1032              	.set CYDEV_GPIO_PRT3_BASE, 0x40040300
 1033              	.set CYDEV_GPIO_PRT3_SIZE, 0x00000100
 1034              	.set CYREG_GPIO_PRT3_DR, 0x40040300
 1035              	.set CYREG_GPIO_PRT3_PS, 0x40040304
 1036              	.set CYREG_GPIO_PRT3_PC, 0x40040308
 1037              	.set CYREG_GPIO_PRT3_INTR_CFG, 0x4004030c
 1038              	.set CYREG_GPIO_PRT3_INTR, 0x40040310
 1039              	.set CYREG_GPIO_PRT3_PC2, 0x40040318
 1040              	.set CYREG_GPIO_PRT3_DR_SET, 0x40040340
 1041              	.set CYREG_GPIO_PRT3_DR_CLR, 0x40040344
 1042              	.set CYREG_GPIO_PRT3_DR_INV, 0x40040348
 1043              	.set CYDEV_GPIO_PRT4_BASE, 0x40040400
 1044              	.set CYDEV_GPIO_PRT4_SIZE, 0x00000100
 1045              	.set CYREG_GPIO_PRT4_DR, 0x40040400
 1046              	.set CYREG_GPIO_PRT4_PS, 0x40040404
 1047              	.set CYREG_GPIO_PRT4_PC, 0x40040408
 1048              	.set CYREG_GPIO_PRT4_INTR_CFG, 0x4004040c
 1049              	.set CYREG_GPIO_PRT4_INTR, 0x40040410
 1050              	.set CYREG_GPIO_PRT4_PC2, 0x40040418
 1051              	.set CYREG_GPIO_PRT4_DR_SET, 0x40040440
 1052              	.set CYREG_GPIO_PRT4_DR_CLR, 0x40040444
 1053              	.set CYREG_GPIO_PRT4_DR_INV, 0x40040448
 1054              	.set CYDEV_GPIO_PRT5_BASE, 0x40040500
 1055              	.set CYDEV_GPIO_PRT5_SIZE, 0x00000100
 1056              	.set CYREG_GPIO_PRT5_DR, 0x40040500
 1057              	.set CYREG_GPIO_PRT5_PS, 0x40040504
 1058              	.set CYREG_GPIO_PRT5_PC, 0x40040508
 1059              	.set CYFLD_GPIO_PRT_PORT_HYST_TRIM__OFFSET, 0x0000001b
 1060              	.set CYFLD_GPIO_PRT_PORT_HYST_TRIM__SIZE, 0x00000001
 1061              	.set CYFLD_GPIO_PRT_PORT_SLEW_CTL__OFFSET, 0x0000001c
 1062              	.set CYFLD_GPIO_PRT_PORT_SLEW_CTL__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 20


 1063              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_0, 0x00000000
 1064              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_1, 0x00000001
 1065              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_2, 0x00000002
 1066              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_3, 0x00000003
 1067              	.set CYREG_GPIO_PRT5_INTR_CFG, 0x4004050c
 1068              	.set CYREG_GPIO_PRT5_INTR, 0x40040510
 1069              	.set CYREG_GPIO_PRT5_PC2, 0x40040518
 1070              	.set CYREG_GPIO_PRT5_DR_SET, 0x40040540
 1071              	.set CYREG_GPIO_PRT5_DR_CLR, 0x40040544
 1072              	.set CYREG_GPIO_PRT5_DR_INV, 0x40040548
 1073              	.set CYDEV_GPIO_PRT6_BASE, 0x40040600
 1074              	.set CYDEV_GPIO_PRT6_SIZE, 0x00000100
 1075              	.set CYREG_GPIO_PRT6_DR, 0x40040600
 1076              	.set CYREG_GPIO_PRT6_PS, 0x40040604
 1077              	.set CYREG_GPIO_PRT6_PC, 0x40040608
 1078              	.set CYREG_GPIO_PRT6_INTR_CFG, 0x4004060c
 1079              	.set CYREG_GPIO_PRT6_INTR, 0x40040610
 1080              	.set CYREG_GPIO_PRT6_PC2, 0x40040618
 1081              	.set CYREG_GPIO_PRT6_DR_SET, 0x40040640
 1082              	.set CYREG_GPIO_PRT6_DR_CLR, 0x40040644
 1083              	.set CYREG_GPIO_PRT6_DR_INV, 0x40040648
 1084              	.set CYREG_GPIO_INTR_CAUSE, 0x40041000
 1085              	.set CYFLD_GPIO_PORT_INT__OFFSET, 0x00000000
 1086              	.set CYFLD_GPIO_PORT_INT__SIZE, 0x00000007
 1087              	.set CYREG_PWR_CONTROL, 0x400b0000
 1088              	.set CYFLD__POWER_MODE__OFFSET, 0x00000000
 1089              	.set CYFLD__POWER_MODE__SIZE, 0x00000004
 1090              	.set CYVAL__POWER_MODE_RESET, 0x00000000
 1091              	.set CYVAL__POWER_MODE_ACTIVE, 0x00000001
 1092              	.set CYVAL__POWER_MODE_SLEEP, 0x00000002
 1093              	.set CYVAL__POWER_MODE_DEEP_SLEEP, 0x00000003
 1094              	.set CYVAL__POWER_MODE_HIBERNATE, 0x00000004
 1095              	.set CYFLD__DEBUG_SESSION__OFFSET, 0x00000004
 1096              	.set CYFLD__DEBUG_SESSION__SIZE, 0x00000001
 1097              	.set CYVAL__DEBUG_SESSION_NO_SESSION, 0x00000000
 1098              	.set CYVAL__DEBUG_SESSION_SESSION_ACTIVE, 0x00000001
 1099              	.set CYFLD__LPM_READY__OFFSET, 0x00000005
 1100              	.set CYFLD__LPM_READY__SIZE, 0x00000001
 1101              	.set CYFLD__EXT_VCCD__OFFSET, 0x00000017
 1102              	.set CYFLD__EXT_VCCD__SIZE, 0x00000001
 1103              	.set CYFLD__HVMON_ENABLE__OFFSET, 0x00000018
 1104              	.set CYFLD__HVMON_ENABLE__SIZE, 0x00000001
 1105              	.set CYFLD__HVMON_RELOAD__OFFSET, 0x00000019
 1106              	.set CYFLD__HVMON_RELOAD__SIZE, 0x00000001
 1107              	.set CYFLD__FIMO_DISABLE__OFFSET, 0x0000001b
 1108              	.set CYFLD__FIMO_DISABLE__SIZE, 0x00000001
 1109              	.set CYFLD__HIBERNATE_DISABLE__OFFSET, 0x0000001c
 1110              	.set CYFLD__HIBERNATE_DISABLE__SIZE, 0x00000001
 1111              	.set CYFLD__LFCLK_SHORT__OFFSET, 0x0000001d
 1112              	.set CYFLD__LFCLK_SHORT__SIZE, 0x00000001
 1113              	.set CYFLD__HIBERNATE__OFFSET, 0x0000001f
 1114              	.set CYFLD__HIBERNATE__SIZE, 0x00000001
 1115              	.set CYVAL__HIBERNATE_DEEP_SLEEP, 0x00000000
 1116              	.set CYVAL__HIBERNATE_HIBERNATE, 0x00000001
 1117              	.set CYREG_PWR_INTR, 0x400b0004
 1118              	.set CYFLD__LVD__OFFSET, 0x00000001
 1119              	.set CYFLD__LVD__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 21


 1120              	.set CYREG_PWR_INTR_MASK, 0x400b0008
 1121              	.set CYREG_PWR_KEY_DELAY, 0x400b000c
 1122              	.set CYFLD__WAKEUP_HOLDOFF__OFFSET, 0x00000000
 1123              	.set CYFLD__WAKEUP_HOLDOFF__SIZE, 0x0000000a
 1124              	.set CYREG_PWR_PWRSYS_CONFIG, 0x400b0010
 1125              	.set CYFLD__HIB_TEST_EN__OFFSET, 0x00000008
 1126              	.set CYFLD__HIB_TEST_EN__SIZE, 0x00000001
 1127              	.set CYFLD__HIB_TEST_REP__OFFSET, 0x00000009
 1128              	.set CYFLD__HIB_TEST_REP__SIZE, 0x00000001
 1129              	.set CYREG_PWR_BG_CONFIG, 0x400b0014
 1130              	.set CYFLD__BG_DFT_EN__OFFSET, 0x00000000
 1131              	.set CYFLD__BG_DFT_EN__SIZE, 0x00000001
 1132              	.set CYFLD__BG_DFT_VREF_SEL__OFFSET, 0x00000001
 1133              	.set CYFLD__BG_DFT_VREF_SEL__SIZE, 0x00000004
 1134              	.set CYFLD__BG_DFT_CORE_SEL__OFFSET, 0x00000005
 1135              	.set CYFLD__BG_DFT_CORE_SEL__SIZE, 0x00000001
 1136              	.set CYFLD__BG_DFT_ICORE_SEL__OFFSET, 0x00000006
 1137              	.set CYFLD__BG_DFT_ICORE_SEL__SIZE, 0x00000002
 1138              	.set CYFLD__BG_DFT_VCORE_SEL__OFFSET, 0x00000008
 1139              	.set CYFLD__BG_DFT_VCORE_SEL__SIZE, 0x00000001
 1140              	.set CYFLD__VREF_EN__OFFSET, 0x00000010
 1141              	.set CYFLD__VREF_EN__SIZE, 0x00000003
 1142              	.set CYREG_PWR_VMON_CONFIG, 0x400b0018
 1143              	.set CYFLD__LVD_EN__OFFSET, 0x00000000
 1144              	.set CYFLD__LVD_EN__SIZE, 0x00000001
 1145              	.set CYFLD__LVD_SEL__OFFSET, 0x00000001
 1146              	.set CYFLD__LVD_SEL__SIZE, 0x00000004
 1147              	.set CYFLD__VMON_DDFT_SEL__OFFSET, 0x00000005
 1148              	.set CYFLD__VMON_DDFT_SEL__SIZE, 0x00000003
 1149              	.set CYFLD__VMON_ADFT_SEL__OFFSET, 0x00000008
 1150              	.set CYFLD__VMON_ADFT_SEL__SIZE, 0x00000002
 1151              	.set CYREG_PWR_DFT_SELECT, 0x400b001c
 1152              	.set CYFLD__TVMON1_SEL__OFFSET, 0x00000000
 1153              	.set CYFLD__TVMON1_SEL__SIZE, 0x00000003
 1154              	.set CYFLD__TVMON2_SEL__OFFSET, 0x00000003
 1155              	.set CYFLD__TVMON2_SEL__SIZE, 0x00000003
 1156              	.set CYFLD__BYPASS__OFFSET, 0x00000006
 1157              	.set CYFLD__BYPASS__SIZE, 0x00000001
 1158              	.set CYFLD__ACTIVE_EN__OFFSET, 0x00000007
 1159              	.set CYFLD__ACTIVE_EN__SIZE, 0x00000001
 1160              	.set CYFLD__ACTIVE_INRUSH_DIS__OFFSET, 0x00000008
 1161              	.set CYFLD__ACTIVE_INRUSH_DIS__SIZE, 0x00000001
 1162              	.set CYFLD__LPCOMP_DIS__OFFSET, 0x00000009
 1163              	.set CYFLD__LPCOMP_DIS__SIZE, 0x00000001
 1164              	.set CYFLD__BLEED_EN__OFFSET, 0x0000000a
 1165              	.set CYFLD__BLEED_EN__SIZE, 0x00000001
 1166              	.set CYFLD__IPOR_EN__OFFSET, 0x0000000b
 1167              	.set CYFLD__IPOR_EN__SIZE, 0x00000001
 1168              	.set CYFLD__POWER_UP_RAW_BYP__OFFSET, 0x0000000c
 1169              	.set CYFLD__POWER_UP_RAW_BYP__SIZE, 0x00000001
 1170              	.set CYFLD__POWER_UP_RAW_CTL__OFFSET, 0x0000000d
 1171              	.set CYFLD__POWER_UP_RAW_CTL__SIZE, 0x00000001
 1172              	.set CYFLD__DEEPSLEEP_EN__OFFSET, 0x0000000e
 1173              	.set CYFLD__DEEPSLEEP_EN__SIZE, 0x00000001
 1174              	.set CYFLD__RSVD_BYPASS__OFFSET, 0x0000000f
 1175              	.set CYFLD__RSVD_BYPASS__SIZE, 0x00000001
 1176              	.set CYFLD__NWELL_OPEN__OFFSET, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 22


 1177              	.set CYFLD__NWELL_OPEN__SIZE, 0x00000001
 1178              	.set CYFLD__HIBERNATE_OPEN__OFFSET, 0x00000011
 1179              	.set CYFLD__HIBERNATE_OPEN__SIZE, 0x00000001
 1180              	.set CYFLD__DEEPSLEEP_OPEN__OFFSET, 0x00000012
 1181              	.set CYFLD__DEEPSLEEP_OPEN__SIZE, 0x00000001
 1182              	.set CYFLD__QUIET_OPEN__OFFSET, 0x00000013
 1183              	.set CYFLD__QUIET_OPEN__SIZE, 0x00000001
 1184              	.set CYFLD__LFCLK_OPEN__OFFSET, 0x00000014
 1185              	.set CYFLD__LFCLK_OPEN__SIZE, 0x00000001
 1186              	.set CYFLD__QUIET_EN__OFFSET, 0x00000016
 1187              	.set CYFLD__QUIET_EN__SIZE, 0x00000001
 1188              	.set CYFLD__BREF_EN__OFFSET, 0x00000017
 1189              	.set CYFLD__BREF_EN__SIZE, 0x00000001
 1190              	.set CYFLD__BREF_OUTEN__OFFSET, 0x00000018
 1191              	.set CYFLD__BREF_OUTEN__SIZE, 0x00000001
 1192              	.set CYFLD__BREF_REFSW__OFFSET, 0x00000019
 1193              	.set CYFLD__BREF_REFSW__SIZE, 0x00000001
 1194              	.set CYFLD__BREF_TESTMODE__OFFSET, 0x0000001a
 1195              	.set CYFLD__BREF_TESTMODE__SIZE, 0x00000001
 1196              	.set CYFLD__NWELL_DIS__OFFSET, 0x0000001b
 1197              	.set CYFLD__NWELL_DIS__SIZE, 0x00000001
 1198              	.set CYFLD__HVMON_DFT_OVR__OFFSET, 0x0000001c
 1199              	.set CYFLD__HVMON_DFT_OVR__SIZE, 0x00000001
 1200              	.set CYFLD__IMO_REFGEN_DIS__OFFSET, 0x0000001d
 1201              	.set CYFLD__IMO_REFGEN_DIS__SIZE, 0x00000001
 1202              	.set CYFLD__POWER_UP_ACTIVE__OFFSET, 0x0000001e
 1203              	.set CYFLD__POWER_UP_ACTIVE__SIZE, 0x00000001
 1204              	.set CYFLD__POWER_UP_HIBDPSLP__OFFSET, 0x0000001f
 1205              	.set CYFLD__POWER_UP_HIBDPSLP__SIZE, 0x00000001
 1206              	.set CYREG_PWR_DDFT_SELECT, 0x400b0020
 1207              	.set CYFLD__DDFT1_SEL__OFFSET, 0x00000000
 1208              	.set CYFLD__DDFT1_SEL__SIZE, 0x00000004
 1209              	.set CYFLD__DDFT2_SEL__OFFSET, 0x00000004
 1210              	.set CYFLD__DDFT2_SEL__SIZE, 0x00000004
 1211              	.set CYREG_PWR_DFT_KEY, 0x400b0024
 1212              	.set CYFLD__KEY16__OFFSET, 0x00000000
 1213              	.set CYFLD__KEY16__SIZE, 0x00000010
 1214              	.set CYFLD__HBOD_OFF_AWAKE__OFFSET, 0x00000010
 1215              	.set CYFLD__HBOD_OFF_AWAKE__SIZE, 0x00000001
 1216              	.set CYFLD__BODS_OFF__OFFSET, 0x00000011
 1217              	.set CYFLD__BODS_OFF__SIZE, 0x00000001
 1218              	.set CYFLD__DFT_MODE__OFFSET, 0x00000012
 1219              	.set CYFLD__DFT_MODE__SIZE, 0x00000001
 1220              	.set CYFLD__IO_DISABLE_BYPASS__OFFSET, 0x00000013
 1221              	.set CYFLD__IO_DISABLE_BYPASS__SIZE, 0x00000001
 1222              	.set CYFLD__VMON_PD__OFFSET, 0x00000014
 1223              	.set CYFLD__VMON_PD__SIZE, 0x00000001
 1224              	.set CYREG_PWR_BOD_KEY, 0x400b0028
 1225              	.set CYREG_PWR_STOP, 0x400b002c
 1226              	.set CYFLD__TOKEN__OFFSET, 0x00000000
 1227              	.set CYFLD__TOKEN__SIZE, 0x00000008
 1228              	.set CYFLD__UNLOCK__OFFSET, 0x00000008
 1229              	.set CYFLD__UNLOCK__SIZE, 0x00000008
 1230              	.set CYFLD__POLARITY__OFFSET, 0x00000010
 1231              	.set CYFLD__POLARITY__SIZE, 0x00000001
 1232              	.set CYFLD__FREEZE__OFFSET, 0x00000011
 1233              	.set CYFLD__FREEZE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 23


 1234              	.set CYFLD__STOP__OFFSET, 0x0000001f
 1235              	.set CYFLD__STOP__SIZE, 0x00000001
 1236              	.set CYREG_CLK_SELECT, 0x400b0100
 1237              	.set CYFLD__DIRECT_SEL__OFFSET, 0x00000000
 1238              	.set CYFLD__DIRECT_SEL__SIZE, 0x00000003
 1239              	.set CYVAL__DIRECT_SEL_IMO, 0x00000000
 1240              	.set CYVAL__DIRECT_SEL_EXTCLK, 0x00000001
 1241              	.set CYVAL__DIRECT_SEL_ECO, 0x00000002
 1242              	.set CYVAL__DIRECT_SEL_DSI0, 0x00000004
 1243              	.set CYVAL__DIRECT_SEL_DSI1, 0x00000005
 1244              	.set CYVAL__DIRECT_SEL_DSI2, 0x00000006
 1245              	.set CYVAL__DIRECT_SEL_DSI3, 0x00000007
 1246              	.set CYFLD__DBL_SEL__OFFSET, 0x00000003
 1247              	.set CYFLD__DBL_SEL__SIZE, 0x00000003
 1248              	.set CYVAL__DBL_SEL_IMO, 0x00000000
 1249              	.set CYVAL__DBL_SEL_EXTCLK, 0x00000001
 1250              	.set CYVAL__DBL_SEL_ECO, 0x00000002
 1251              	.set CYVAL__DBL_SEL_DSI0, 0x00000004
 1252              	.set CYVAL__DBL_SEL_DSI1, 0x00000005
 1253              	.set CYVAL__DBL_SEL_DSI2, 0x00000006
 1254              	.set CYVAL__DBL_SEL_DSI3, 0x00000007
 1255              	.set CYFLD__PLL_SEL__OFFSET, 0x00000006
 1256              	.set CYFLD__PLL_SEL__SIZE, 0x00000003
 1257              	.set CYVAL__PLL_SEL_IMO, 0x00000000
 1258              	.set CYVAL__PLL_SEL_EXTCLK, 0x00000001
 1259              	.set CYVAL__PLL_SEL_ECO, 0x00000002
 1260              	.set CYVAL__PLL_SEL_DPLL, 0x00000003
 1261              	.set CYVAL__PLL_SEL_DSI0, 0x00000004
 1262              	.set CYVAL__PLL_SEL_DSI1, 0x00000005
 1263              	.set CYVAL__PLL_SEL_DSI2, 0x00000006
 1264              	.set CYVAL__PLL_SEL_DSI3, 0x00000007
 1265              	.set CYFLD__DPLLIN_SEL__OFFSET, 0x00000009
 1266              	.set CYFLD__DPLLIN_SEL__SIZE, 0x00000003
 1267              	.set CYVAL__DPLLIN_SEL_IMO, 0x00000000
 1268              	.set CYVAL__DPLLIN_SEL_EXTCLK, 0x00000001
 1269              	.set CYVAL__DPLLIN_SEL_ECO, 0x00000002
 1270              	.set CYVAL__DPLLIN_SEL_DSI0, 0x00000004
 1271              	.set CYVAL__DPLLIN_SEL_DSI1, 0x00000005
 1272              	.set CYVAL__DPLLIN_SEL_DSI2, 0x00000006
 1273              	.set CYVAL__DPLLIN_SEL_DSI3, 0x00000007
 1274              	.set CYFLD__DPLLREF_SEL__OFFSET, 0x0000000c
 1275              	.set CYFLD__DPLLREF_SEL__SIZE, 0x00000002
 1276              	.set CYVAL__DPLLREF_SEL_DSI0, 0x00000000
 1277              	.set CYVAL__DPLLREF_SEL_DSI1, 0x00000001
 1278              	.set CYVAL__DPLLREF_SEL_DSI2, 0x00000002
 1279              	.set CYVAL__DPLLREF_SEL_DSI3, 0x00000003
 1280              	.set CYFLD__WDT_LOCK__OFFSET, 0x0000000e
 1281              	.set CYFLD__WDT_LOCK__SIZE, 0x00000002
 1282              	.set CYVAL__WDT_LOCK_NO_CHG, 0x00000000
 1283              	.set CYVAL__WDT_LOCK_CLR0, 0x00000001
 1284              	.set CYVAL__WDT_LOCK_CLR1, 0x00000002
 1285              	.set CYVAL__WDT_LOCK_SET01, 0x00000003
 1286              	.set CYFLD__HFCLK_SEL__OFFSET, 0x00000010
 1287              	.set CYFLD__HFCLK_SEL__SIZE, 0x00000002
 1288              	.set CYVAL__HFCLK_SEL_DIRECT_SEL, 0x00000000
 1289              	.set CYVAL__HFCLK_SEL_DBL, 0x00000001
 1290              	.set CYVAL__HFCLK_SEL_PLL, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 24


 1291              	.set CYFLD__HALF_EN__OFFSET, 0x00000012
 1292              	.set CYFLD__HALF_EN__SIZE, 0x00000001
 1293              	.set CYFLD__SYSCLK_DIV__OFFSET, 0x00000013
 1294              	.set CYFLD__SYSCLK_DIV__SIZE, 0x00000003
 1295              	.set CYVAL__SYSCLK_DIV_NO_DIV, 0x00000000
 1296              	.set CYVAL__SYSCLK_DIV_DIV_BY_2, 0x00000001
 1297              	.set CYVAL__SYSCLK_DIV_DIV_BY_4, 0x00000002
 1298              	.set CYVAL__SYSCLK_DIV_DIV_BY_8, 0x00000003
 1299              	.set CYVAL__SYSCLK_DIV_DIV_BY_16, 0x00000004
 1300              	.set CYVAL__SYSCLK_DIV_DIV_BY_32, 0x00000005
 1301              	.set CYVAL__SYSCLK_DIV_DIV_BY_64, 0x00000006
 1302              	.set CYVAL__SYSCLK_DIV_DIV_BY_128, 0x00000007
 1303              	.set CYREG_CLK_ILO_CONFIG, 0x400b0104
 1304              	.set CYFLD__PD_MODE__OFFSET, 0x00000000
 1305              	.set CYFLD__PD_MODE__SIZE, 0x00000001
 1306              	.set CYVAL__PD_MODE_SLEEP, 0x00000000
 1307              	.set CYVAL__PD_MODE_COMA, 0x00000001
 1308              	.set CYFLD__TURBO__OFFSET, 0x00000001
 1309              	.set CYFLD__TURBO__SIZE, 0x00000001
 1310              	.set CYFLD__SATBIAS__OFFSET, 0x00000002
 1311              	.set CYFLD__SATBIAS__SIZE, 0x00000001
 1312              	.set CYVAL__SATBIAS_SATURATED, 0x00000000
 1313              	.set CYVAL__SATBIAS_SUBTHRESHOLD, 0x00000001
 1314              	.set CYFLD__ENABLE__OFFSET, 0x0000001f
 1315              	.set CYFLD__ENABLE__SIZE, 0x00000001
 1316              	.set CYREG_CLK_IMO_CONFIG, 0x400b0108
 1317              	.set CYFLD__FLASHPUMP_SEL__OFFSET, 0x00000016
 1318              	.set CYFLD__FLASHPUMP_SEL__SIZE, 0x00000001
 1319              	.set CYVAL__FLASHPUMP_SEL_GND, 0x00000000
 1320              	.set CYVAL__FLASHPUMP_SEL_CLK36, 0x00000001
 1321              	.set CYFLD__EN_FASTBIAS__OFFSET, 0x00000017
 1322              	.set CYFLD__EN_FASTBIAS__SIZE, 0x00000001
 1323              	.set CYFLD__TEST_FASTBIAS__OFFSET, 0x00000018
 1324              	.set CYFLD__TEST_FASTBIAS__SIZE, 0x00000001
 1325              	.set CYFLD__PUMP_SEL__OFFSET, 0x00000019
 1326              	.set CYFLD__PUMP_SEL__SIZE, 0x00000003
 1327              	.set CYVAL__PUMP_SEL_GND, 0x00000000
 1328              	.set CYVAL__PUMP_SEL_IMO, 0x00000001
 1329              	.set CYVAL__PUMP_SEL_DBL, 0x00000002
 1330              	.set CYVAL__PUMP_SEL_CLK36, 0x00000003
 1331              	.set CYVAL__PUMP_SEL_FF1, 0x00000004
 1332              	.set CYFLD__TEST_USB_MODE__OFFSET, 0x0000001c
 1333              	.set CYFLD__TEST_USB_MODE__SIZE, 0x00000001
 1334              	.set CYFLD__EN_CLK36__OFFSET, 0x0000001d
 1335              	.set CYFLD__EN_CLK36__SIZE, 0x00000001
 1336              	.set CYFLD__EN_CLK2X__OFFSET, 0x0000001e
 1337              	.set CYFLD__EN_CLK2X__SIZE, 0x00000001
 1338              	.set CYREG_CLK_IMO_SPREAD, 0x400b010c
 1339              	.set CYFLD__SS_VALUE__OFFSET, 0x00000000
 1340              	.set CYFLD__SS_VALUE__SIZE, 0x00000005
 1341              	.set CYFLD__SS_MAX__OFFSET, 0x00000008
 1342              	.set CYFLD__SS_MAX__SIZE, 0x00000005
 1343              	.set CYFLD__SS_RANGE__OFFSET, 0x0000001c
 1344              	.set CYFLD__SS_RANGE__SIZE, 0x00000002
 1345              	.set CYVAL__SS_RANGE_M1, 0x00000000
 1346              	.set CYVAL__SS_RANGE_M2, 0x00000001
 1347              	.set CYVAL__SS_RANGE_M4, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 25


 1348              	.set CYFLD__SS_MODE__OFFSET, 0x0000001e
 1349              	.set CYFLD__SS_MODE__SIZE, 0x00000002
 1350              	.set CYVAL__SS_MODE_OFF, 0x00000000
 1351              	.set CYVAL__SS_MODE_TRIANGLE, 0x00000001
 1352              	.set CYVAL__SS_MODE_LFSR, 0x00000002
 1353              	.set CYVAL__SS_MODE_DSI, 0x00000003
 1354              	.set CYREG_CLK_DFT_SELECT, 0x400b0110
 1355              	.set CYFLD__DFT_SEL1__OFFSET, 0x00000000
 1356              	.set CYFLD__DFT_SEL1__SIZE, 0x00000004
 1357              	.set CYVAL__DFT_SEL1_NC, 0x00000000
 1358              	.set CYVAL__DFT_SEL1_ILO, 0x00000001
 1359              	.set CYVAL__DFT_SEL1_WCO, 0x00000002
 1360              	.set CYVAL__DFT_SEL1_IMO, 0x00000003
 1361              	.set CYVAL__DFT_SEL1_ECO, 0x00000004
 1362              	.set CYVAL__DFT_SEL1_PLL, 0x00000005
 1363              	.set CYVAL__DFT_SEL1_DPLL_OUT, 0x00000006
 1364              	.set CYVAL__DFT_SEL1_DPLL_REF, 0x00000007
 1365              	.set CYVAL__DFT_SEL1_DBL, 0x00000008
 1366              	.set CYVAL__DFT_SEL1_IMO2X, 0x00000009
 1367              	.set CYVAL__DFT_SEL1_IMO36, 0x0000000a
 1368              	.set CYVAL__DFT_SEL1_HFCLK, 0x0000000b
 1369              	.set CYVAL__DFT_SEL1_LFCLK, 0x0000000c
 1370              	.set CYVAL__DFT_SEL1_SYSCLK, 0x0000000d
 1371              	.set CYVAL__DFT_SEL1_EXTCLK, 0x0000000e
 1372              	.set CYVAL__DFT_SEL1_HALFSYSCLK, 0x0000000f
 1373              	.set CYFLD__DFT_DIV1__OFFSET, 0x00000004
 1374              	.set CYFLD__DFT_DIV1__SIZE, 0x00000002
 1375              	.set CYVAL__DFT_DIV1_NO_DIV, 0x00000000
 1376              	.set CYVAL__DFT_DIV1_DIV_BY_2, 0x00000001
 1377              	.set CYVAL__DFT_DIV1_DIV_BY_4, 0x00000002
 1378              	.set CYVAL__DFT_DIV1_DIV_BY_8, 0x00000003
 1379              	.set CYFLD__DFT_SEL2__OFFSET, 0x00000008
 1380              	.set CYFLD__DFT_SEL2__SIZE, 0x00000004
 1381              	.set CYVAL__DFT_SEL2_NC, 0x00000000
 1382              	.set CYVAL__DFT_SEL2_ILO, 0x00000001
 1383              	.set CYVAL__DFT_SEL2_WCO, 0x00000002
 1384              	.set CYVAL__DFT_SEL2_IMO, 0x00000003
 1385              	.set CYVAL__DFT_SEL2_ECO, 0x00000004
 1386              	.set CYVAL__DFT_SEL2_PLL, 0x00000005
 1387              	.set CYVAL__DFT_SEL2_DPLL_OUT, 0x00000006
 1388              	.set CYVAL__DFT_SEL2_DPLL_REF, 0x00000007
 1389              	.set CYVAL__DFT_SEL2_DBL, 0x00000008
 1390              	.set CYVAL__DFT_SEL2_IMO2X, 0x00000009
 1391              	.set CYVAL__DFT_SEL2_IMO36, 0x0000000a
 1392              	.set CYVAL__DFT_SEL2_HFCLK, 0x0000000b
 1393              	.set CYVAL__DFT_SEL2_LFCLK, 0x0000000c
 1394              	.set CYVAL__DFT_SEL2_SYSCLK, 0x0000000d
 1395              	.set CYVAL__DFT_SEL2_EXTCLK, 0x0000000e
 1396              	.set CYVAL__DFT_SEL2_HALFSYSCLK, 0x0000000f
 1397              	.set CYFLD__DFT_DIV2__OFFSET, 0x0000000c
 1398              	.set CYFLD__DFT_DIV2__SIZE, 0x00000002
 1399              	.set CYVAL__DFT_DIV2_NO_DIV, 0x00000000
 1400              	.set CYVAL__DFT_DIV2_DIV_BY_2, 0x00000001
 1401              	.set CYVAL__DFT_DIV2_DIV_BY_4, 0x00000002
 1402              	.set CYVAL__DFT_DIV2_DIV_BY_8, 0x00000003
 1403              	.set CYREG_WDT_CTRLOW, 0x400b0200
 1404              	.set CYFLD__WDT_CTR0__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 26


 1405              	.set CYFLD__WDT_CTR0__SIZE, 0x00000010
 1406              	.set CYFLD__WDT_CTR1__OFFSET, 0x00000010
 1407              	.set CYFLD__WDT_CTR1__SIZE, 0x00000010
 1408              	.set CYREG_WDT_CTRHIGH, 0x400b0204
 1409              	.set CYFLD__WDT_CTR2__OFFSET, 0x00000000
 1410              	.set CYFLD__WDT_CTR2__SIZE, 0x00000020
 1411              	.set CYREG_WDT_MATCH, 0x400b0208
 1412              	.set CYFLD__WDT_MATCH0__OFFSET, 0x00000000
 1413              	.set CYFLD__WDT_MATCH0__SIZE, 0x00000010
 1414              	.set CYFLD__WDT_MATCH1__OFFSET, 0x00000010
 1415              	.set CYFLD__WDT_MATCH1__SIZE, 0x00000010
 1416              	.set CYREG_WDT_CONFIG, 0x400b020c
 1417              	.set CYFLD__WDT_MODE0__OFFSET, 0x00000000
 1418              	.set CYFLD__WDT_MODE0__SIZE, 0x00000002
 1419              	.set CYVAL__WDT_MODE0_NOTHING, 0x00000000
 1420              	.set CYVAL__WDT_MODE0_INT, 0x00000001
 1421              	.set CYVAL__WDT_MODE0_RESET, 0x00000002
 1422              	.set CYVAL__WDT_MODE0_INT_THEN_RESET, 0x00000003
 1423              	.set CYFLD__WDT_CLEAR0__OFFSET, 0x00000002
 1424              	.set CYFLD__WDT_CLEAR0__SIZE, 0x00000001
 1425              	.set CYFLD__WDT_CASCADE0_1__OFFSET, 0x00000003
 1426              	.set CYFLD__WDT_CASCADE0_1__SIZE, 0x00000001
 1427              	.set CYFLD__WDT_MODE1__OFFSET, 0x00000008
 1428              	.set CYFLD__WDT_MODE1__SIZE, 0x00000002
 1429              	.set CYVAL__WDT_MODE1_NOTHING, 0x00000000
 1430              	.set CYVAL__WDT_MODE1_INT, 0x00000001
 1431              	.set CYVAL__WDT_MODE1_RESET, 0x00000002
 1432              	.set CYVAL__WDT_MODE1_INT_THEN_RESET, 0x00000003
 1433              	.set CYFLD__WDT_CLEAR1__OFFSET, 0x0000000a
 1434              	.set CYFLD__WDT_CLEAR1__SIZE, 0x00000001
 1435              	.set CYFLD__WDT_CASCADE1_2__OFFSET, 0x0000000b
 1436              	.set CYFLD__WDT_CASCADE1_2__SIZE, 0x00000001
 1437              	.set CYFLD__WDT_MODE2__OFFSET, 0x00000010
 1438              	.set CYFLD__WDT_MODE2__SIZE, 0x00000001
 1439              	.set CYVAL__WDT_MODE2_NOTHING, 0x00000000
 1440              	.set CYVAL__WDT_MODE2_INT, 0x00000001
 1441              	.set CYFLD__WDT_BITS2__OFFSET, 0x00000018
 1442              	.set CYFLD__WDT_BITS2__SIZE, 0x00000005
 1443              	.set CYFLD__LFCLK_SEL__OFFSET, 0x0000001e
 1444              	.set CYFLD__LFCLK_SEL__SIZE, 0x00000002
 1445              	.set CYREG_WDT_CONTROL, 0x400b0210
 1446              	.set CYFLD__WDT_ENABLE0__OFFSET, 0x00000000
 1447              	.set CYFLD__WDT_ENABLE0__SIZE, 0x00000001
 1448              	.set CYFLD__WDT_ENABLED0__OFFSET, 0x00000001
 1449              	.set CYFLD__WDT_ENABLED0__SIZE, 0x00000001
 1450              	.set CYFLD__WDT_INT0__OFFSET, 0x00000002
 1451              	.set CYFLD__WDT_INT0__SIZE, 0x00000001
 1452              	.set CYFLD__WDT_RESET0__OFFSET, 0x00000003
 1453              	.set CYFLD__WDT_RESET0__SIZE, 0x00000001
 1454              	.set CYFLD__WDT_ENABLE1__OFFSET, 0x00000008
 1455              	.set CYFLD__WDT_ENABLE1__SIZE, 0x00000001
 1456              	.set CYFLD__WDT_ENABLED1__OFFSET, 0x00000009
 1457              	.set CYFLD__WDT_ENABLED1__SIZE, 0x00000001
 1458              	.set CYFLD__WDT_INT1__OFFSET, 0x0000000a
 1459              	.set CYFLD__WDT_INT1__SIZE, 0x00000001
 1460              	.set CYFLD__WDT_RESET1__OFFSET, 0x0000000b
 1461              	.set CYFLD__WDT_RESET1__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 27


 1462              	.set CYFLD__WDT_ENABLE2__OFFSET, 0x00000010
 1463              	.set CYFLD__WDT_ENABLE2__SIZE, 0x00000001
 1464              	.set CYFLD__WDT_ENABLED2__OFFSET, 0x00000011
 1465              	.set CYFLD__WDT_ENABLED2__SIZE, 0x00000001
 1466              	.set CYFLD__WDT_INT2__OFFSET, 0x00000012
 1467              	.set CYFLD__WDT_INT2__SIZE, 0x00000001
 1468              	.set CYFLD__WDT_RESET2__OFFSET, 0x00000013
 1469              	.set CYFLD__WDT_RESET2__SIZE, 0x00000001
 1470              	.set CYREG_RES_CAUSE, 0x400b0300
 1471              	.set CYFLD__RESET_WDT__OFFSET, 0x00000000
 1472              	.set CYFLD__RESET_WDT__SIZE, 0x00000001
 1473              	.set CYFLD__RESET_DSBOD__OFFSET, 0x00000001
 1474              	.set CYFLD__RESET_DSBOD__SIZE, 0x00000001
 1475              	.set CYFLD__RESET_LOCKUP__OFFSET, 0x00000002
 1476              	.set CYFLD__RESET_LOCKUP__SIZE, 0x00000001
 1477              	.set CYFLD__RESET_PROT_FAULT__OFFSET, 0x00000003
 1478              	.set CYFLD__RESET_PROT_FAULT__SIZE, 0x00000001
 1479              	.set CYFLD__RESET_SOFT__OFFSET, 0x00000004
 1480              	.set CYFLD__RESET_SOFT__SIZE, 0x00000001
 1481              	.set CYFLD__RESET_HVBOD__OFFSET, 0x00000005
 1482              	.set CYFLD__RESET_HVBOD__SIZE, 0x00000001
 1483              	.set CYFLD__RESET_PBOD__OFFSET, 0x00000006
 1484              	.set CYFLD__RESET_PBOD__SIZE, 0x00000001
 1485              	.set CYFLD__RESET_XRES__OFFSET, 0x00000007
 1486              	.set CYFLD__RESET_XRES__SIZE, 0x00000001
 1487              	.set CYREG_PWR_PWRSYS_TRIM1, 0x400bff00
 1488              	.set CYFLD__HIB_BIAS_TRIM__OFFSET, 0x00000000
 1489              	.set CYFLD__HIB_BIAS_TRIM__SIZE, 0x00000003
 1490              	.set CYFLD__BOD_TURBO_THRESH__OFFSET, 0x00000003
 1491              	.set CYFLD__BOD_TURBO_THRESH__SIZE, 0x00000001
 1492              	.set CYFLD__BOD_TRIM_TRIP__OFFSET, 0x00000004
 1493              	.set CYFLD__BOD_TRIM_TRIP__SIZE, 0x00000004
 1494              	.set CYREG_PWR_PWRSYS_TRIM2, 0x400bff04
 1495              	.set CYFLD__LFCLK_TRIM_LOAD__OFFSET, 0x00000000
 1496              	.set CYFLD__LFCLK_TRIM_LOAD__SIZE, 0x00000002
 1497              	.set CYFLD__LFCLK_TRIM_VOLTAGE__OFFSET, 0x00000002
 1498              	.set CYFLD__LFCLK_TRIM_VOLTAGE__SIZE, 0x00000002
 1499              	.set CYFLD__DPSLP_TRIM_LOAD__OFFSET, 0x00000004
 1500              	.set CYFLD__DPSLP_TRIM_LOAD__SIZE, 0x00000002
 1501              	.set CYFLD__DPSLP_TRIM_LEAKAGE__OFFSET, 0x00000006
 1502              	.set CYFLD__DPSLP_TRIM_LEAKAGE__SIZE, 0x00000001
 1503              	.set CYFLD__DPSLP_TRIM_VOLTAGE__OFFSET, 0x00000007
 1504              	.set CYFLD__DPSLP_TRIM_VOLTAGE__SIZE, 0x00000001
 1505              	.set CYREG_PWR_PWRSYS_TRIM3, 0x400bff08
 1506              	.set CYFLD__NWELL_TRIM__OFFSET, 0x00000000
 1507              	.set CYFLD__NWELL_TRIM__SIZE, 0x00000003
 1508              	.set CYFLD__QUIET_TRIM__OFFSET, 0x00000003
 1509              	.set CYFLD__QUIET_TRIM__SIZE, 0x00000005
 1510              	.set CYREG_PWR_PWRSYS_TRIM4, 0x400bff0c
 1511              	.set CYFLD__HIB_TRIM_NWELL__OFFSET, 0x00000000
 1512              	.set CYFLD__HIB_TRIM_NWELL__SIZE, 0x00000002
 1513              	.set CYFLD__HIB_TRIM_LEAKAGE__OFFSET, 0x00000002
 1514              	.set CYFLD__HIB_TRIM_LEAKAGE__SIZE, 0x00000001
 1515              	.set CYFLD__HIB_TRIM_VOLTAGE__OFFSET, 0x00000003
 1516              	.set CYFLD__HIB_TRIM_VOLTAGE__SIZE, 0x00000001
 1517              	.set CYFLD__HIB_TRIM_REFERENCE__OFFSET, 0x00000004
 1518              	.set CYFLD__HIB_TRIM_REFERENCE__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 28


 1519              	.set CYREG_PWR_BG_TRIM1, 0x400bff10
 1520              	.set CYFLD__INL_TRIM_MAIN__OFFSET, 0x00000000
 1521              	.set CYFLD__INL_TRIM_MAIN__SIZE, 0x00000003
 1522              	.set CYFLD__INL_CROSS_MAIN__OFFSET, 0x00000003
 1523              	.set CYFLD__INL_CROSS_MAIN__SIZE, 0x00000004
 1524              	.set CYREG_PWR_BG_TRIM2, 0x400bff14
 1525              	.set CYFLD__VCTAT_SLOPE__OFFSET, 0x00000000
 1526              	.set CYFLD__VCTAT_SLOPE__SIZE, 0x00000004
 1527              	.set CYFLD__VCTAT_VOLTAGE__OFFSET, 0x00000004
 1528              	.set CYFLD__VCTAT_VOLTAGE__SIZE, 0x00000002
 1529              	.set CYFLD__VCTAT_ENABLE__OFFSET, 0x00000006
 1530              	.set CYFLD__VCTAT_ENABLE__SIZE, 0x00000001
 1531              	.set CYFLD__VCTAT_VOLTAGE_MSB__OFFSET, 0x00000007
 1532              	.set CYFLD__VCTAT_VOLTAGE_MSB__SIZE, 0x00000001
 1533              	.set CYREG_PWR_BG_TRIM3, 0x400bff18
 1534              	.set CYFLD__INL_TRIM_IMO__OFFSET, 0x00000000
 1535              	.set CYFLD__INL_TRIM_IMO__SIZE, 0x00000003
 1536              	.set CYFLD__INL_CROSS_IMO__OFFSET, 0x00000003
 1537              	.set CYFLD__INL_CROSS_IMO__SIZE, 0x00000004
 1538              	.set CYREG_PWR_BG_TRIM4, 0x400bff1c
 1539              	.set CYFLD__ABS_TRIM_IMO__OFFSET, 0x00000000
 1540              	.set CYFLD__ABS_TRIM_IMO__SIZE, 0x00000006
 1541              	.set CYREG_PWR_BG_TRIM5, 0x400bff20
 1542              	.set CYFLD__TMPCO_TRIM_IMO__OFFSET, 0x00000000
 1543              	.set CYFLD__TMPCO_TRIM_IMO__SIZE, 0x00000006
 1544              	.set CYREG_CLK_ILO_TRIM, 0x400bff24
 1545              	.set CYFLD__TRIM__OFFSET, 0x00000000
 1546              	.set CYFLD__TRIM__SIZE, 0x00000004
 1547              	.set CYFLD__COARSE_TRIM__OFFSET, 0x00000004
 1548              	.set CYFLD__COARSE_TRIM__SIZE, 0x00000004
 1549              	.set CYREG_CLK_IMO_TRIM1, 0x400bff28
 1550              	.set CYFLD__OFFSET__OFFSET, 0x00000000
 1551              	.set CYFLD__OFFSET__SIZE, 0x00000008
 1552              	.set CYREG_CLK_IMO_TRIM2, 0x400bff2c
 1553              	.set CYFLD__FREQ__OFFSET, 0x00000000
 1554              	.set CYFLD__FREQ__SIZE, 0x00000006
 1555              	.set CYREG_CLK_IMO_TRIM3, 0x400bff30
 1556              	.set CYFLD__TRIM_CLK36__OFFSET, 0x00000000
 1557              	.set CYFLD__TRIM_CLK36__SIZE, 0x00000004
 1558              	.set CYREG_CLK_IMO_TRIM4, 0x400bff34
 1559              	.set CYFLD__GAIN__OFFSET, 0x00000000
 1560              	.set CYFLD__GAIN__SIZE, 0x00000005
 1561              	.set CYFLD__FSOFFSET__OFFSET, 0x00000005
 1562              	.set CYFLD__FSOFFSET__SIZE, 0x00000003
 1563              	.set CYREG_PWR_RSVD_TRIM, 0x400bff38
 1564              	.set CYFLD__RSVD_TRIM__OFFSET, 0x00000000
 1565              	.set CYFLD__RSVD_TRIM__SIZE, 0x00000004
 1566              	.set CYDEV_UDB_BASE, 0x400f0000
 1567              	.set CYDEV_UDB_SIZE, 0x00010000
 1568              	.set CYDEV_UDB_W8_BASE, 0x400f0000
 1569              	.set CYDEV_UDB_W8_SIZE, 0x00001000
 1570              	.set CYREG_UDB_W8_A00, 0x400f0000
 1571              	.set CYFLD_UDB_W8_A0__OFFSET, 0x00000000
 1572              	.set CYFLD_UDB_W8_A0__SIZE, 0x00000008
 1573              	.set CYREG_UDB_W8_A01, 0x400f0001
 1574              	.set CYREG_UDB_W8_A02, 0x400f0002
 1575              	.set CYREG_UDB_W8_A03, 0x400f0003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 29


 1576              	.set CYREG_UDB_W8_A10, 0x400f0010
 1577              	.set CYFLD_UDB_W8_A1__OFFSET, 0x00000000
 1578              	.set CYFLD_UDB_W8_A1__SIZE, 0x00000008
 1579              	.set CYREG_UDB_W8_A11, 0x400f0011
 1580              	.set CYREG_UDB_W8_A12, 0x400f0012
 1581              	.set CYREG_UDB_W8_A13, 0x400f0013
 1582              	.set CYREG_UDB_W8_D00, 0x400f0020
 1583              	.set CYFLD_UDB_W8_D0__OFFSET, 0x00000000
 1584              	.set CYFLD_UDB_W8_D0__SIZE, 0x00000008
 1585              	.set CYREG_UDB_W8_D01, 0x400f0021
 1586              	.set CYREG_UDB_W8_D02, 0x400f0022
 1587              	.set CYREG_UDB_W8_D03, 0x400f0023
 1588              	.set CYREG_UDB_W8_D10, 0x400f0030
 1589              	.set CYFLD_UDB_W8_D1__OFFSET, 0x00000000
 1590              	.set CYFLD_UDB_W8_D1__SIZE, 0x00000008
 1591              	.set CYREG_UDB_W8_D11, 0x400f0031
 1592              	.set CYREG_UDB_W8_D12, 0x400f0032
 1593              	.set CYREG_UDB_W8_D13, 0x400f0033
 1594              	.set CYREG_UDB_W8_F00, 0x400f0040
 1595              	.set CYFLD_UDB_W8_F0__OFFSET, 0x00000000
 1596              	.set CYFLD_UDB_W8_F0__SIZE, 0x00000008
 1597              	.set CYREG_UDB_W8_F01, 0x400f0041
 1598              	.set CYREG_UDB_W8_F02, 0x400f0042
 1599              	.set CYREG_UDB_W8_F03, 0x400f0043
 1600              	.set CYREG_UDB_W8_F10, 0x400f0050
 1601              	.set CYFLD_UDB_W8_F1__OFFSET, 0x00000000
 1602              	.set CYFLD_UDB_W8_F1__SIZE, 0x00000008
 1603              	.set CYREG_UDB_W8_F11, 0x400f0051
 1604              	.set CYREG_UDB_W8_F12, 0x400f0052
 1605              	.set CYREG_UDB_W8_F13, 0x400f0053
 1606              	.set CYREG_UDB_W8_ST0, 0x400f0060
 1607              	.set CYFLD_UDB_W8_ST__OFFSET, 0x00000000
 1608              	.set CYFLD_UDB_W8_ST__SIZE, 0x00000008
 1609              	.set CYREG_UDB_W8_ST1, 0x400f0061
 1610              	.set CYREG_UDB_W8_ST2, 0x400f0062
 1611              	.set CYREG_UDB_W8_ST3, 0x400f0063
 1612              	.set CYREG_UDB_W8_CTL0, 0x400f0070
 1613              	.set CYFLD_UDB_W8_CTL__OFFSET, 0x00000000
 1614              	.set CYFLD_UDB_W8_CTL__SIZE, 0x00000008
 1615              	.set CYREG_UDB_W8_CTL1, 0x400f0071
 1616              	.set CYREG_UDB_W8_CTL2, 0x400f0072
 1617              	.set CYREG_UDB_W8_CTL3, 0x400f0073
 1618              	.set CYREG_UDB_W8_MSK0, 0x400f0080
 1619              	.set CYFLD_UDB_W8_MSK__OFFSET, 0x00000000
 1620              	.set CYFLD_UDB_W8_MSK__SIZE, 0x00000007
 1621              	.set CYREG_UDB_W8_MSK1, 0x400f0081
 1622              	.set CYREG_UDB_W8_MSK2, 0x400f0082
 1623              	.set CYREG_UDB_W8_MSK3, 0x400f0083
 1624              	.set CYREG_UDB_W8_ACTL0, 0x400f0090
 1625              	.set CYFLD_UDB_W8_FIFO0_CLR__OFFSET, 0x00000000
 1626              	.set CYFLD_UDB_W8_FIFO0_CLR__SIZE, 0x00000001
 1627              	.set CYVAL_UDB_W8_FIFO0_CLR_NORMAL, 0x00000000
 1628              	.set CYVAL_UDB_W8_FIFO0_CLR_CLEAR, 0x00000001
 1629              	.set CYFLD_UDB_W8_FIFO1_CLR__OFFSET, 0x00000001
 1630              	.set CYFLD_UDB_W8_FIFO1_CLR__SIZE, 0x00000001
 1631              	.set CYVAL_UDB_W8_FIFO1_CLR_NORMAL, 0x00000000
 1632              	.set CYVAL_UDB_W8_FIFO1_CLR_CLEAR, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 30


 1633              	.set CYFLD_UDB_W8_FIFO0_LVL__OFFSET, 0x00000002
 1634              	.set CYFLD_UDB_W8_FIFO0_LVL__SIZE, 0x00000001
 1635              	.set CYVAL_UDB_W8_FIFO0_LVL_NORMAL, 0x00000000
 1636              	.set CYVAL_UDB_W8_FIFO0_LVL_MID, 0x00000001
 1637              	.set CYFLD_UDB_W8_FIFO1_LVL__OFFSET, 0x00000003
 1638              	.set CYFLD_UDB_W8_FIFO1_LVL__SIZE, 0x00000001
 1639              	.set CYVAL_UDB_W8_FIFO1_LVL_NORMAL, 0x00000000
 1640              	.set CYVAL_UDB_W8_FIFO1_LVL_MID, 0x00000001
 1641              	.set CYFLD_UDB_W8_INT_EN__OFFSET, 0x00000004
 1642              	.set CYFLD_UDB_W8_INT_EN__SIZE, 0x00000001
 1643              	.set CYVAL_UDB_W8_INT_EN_DISABLE, 0x00000000
 1644              	.set CYVAL_UDB_W8_INT_EN_ENABLE, 0x00000001
 1645              	.set CYFLD_UDB_W8_CNT_START__OFFSET, 0x00000005
 1646              	.set CYFLD_UDB_W8_CNT_START__SIZE, 0x00000001
 1647              	.set CYVAL_UDB_W8_CNT_START_DISABLE, 0x00000000
 1648              	.set CYVAL_UDB_W8_CNT_START_ENABLE, 0x00000001
 1649              	.set CYREG_UDB_W8_ACTL1, 0x400f0091
 1650              	.set CYREG_UDB_W8_ACTL2, 0x400f0092
 1651              	.set CYREG_UDB_W8_ACTL3, 0x400f0093
 1652              	.set CYREG_UDB_W8_MC0, 0x400f00a0
 1653              	.set CYFLD_UDB_W8_PLD0_MC__OFFSET, 0x00000000
 1654              	.set CYFLD_UDB_W8_PLD0_MC__SIZE, 0x00000004
 1655              	.set CYFLD_UDB_W8_PLD1_MC__OFFSET, 0x00000004
 1656              	.set CYFLD_UDB_W8_PLD1_MC__SIZE, 0x00000004
 1657              	.set CYREG_UDB_W8_MC1, 0x400f00a1
 1658              	.set CYREG_UDB_W8_MC2, 0x400f00a2
 1659              	.set CYREG_UDB_W8_MC3, 0x400f00a3
 1660              	.set CYDEV_UDB_CAT16_BASE, 0x400f1000
 1661              	.set CYDEV_UDB_CAT16_SIZE, 0x00001000
 1662              	.set CYREG_UDB_CAT16_A0, 0x400f1000
 1663              	.set CYFLD_UDB_CAT16_A0__OFFSET, 0x00000000
 1664              	.set CYFLD_UDB_CAT16_A0__SIZE, 0x00000008
 1665              	.set CYFLD_UDB_CAT16_A1__OFFSET, 0x00000008
 1666              	.set CYFLD_UDB_CAT16_A1__SIZE, 0x00000008
 1667              	.set CYREG_UDB_CAT16_A1, 0x400f1002
 1668              	.set CYREG_UDB_CAT16_A2, 0x400f1004
 1669              	.set CYREG_UDB_CAT16_A3, 0x400f1006
 1670              	.set CYREG_UDB_CAT16_D0, 0x400f1040
 1671              	.set CYFLD_UDB_CAT16_D0__OFFSET, 0x00000000
 1672              	.set CYFLD_UDB_CAT16_D0__SIZE, 0x00000008
 1673              	.set CYFLD_UDB_CAT16_D1__OFFSET, 0x00000008
 1674              	.set CYFLD_UDB_CAT16_D1__SIZE, 0x00000008
 1675              	.set CYREG_UDB_CAT16_D1, 0x400f1042
 1676              	.set CYREG_UDB_CAT16_D2, 0x400f1044
 1677              	.set CYREG_UDB_CAT16_D3, 0x400f1046
 1678              	.set CYREG_UDB_CAT16_F0, 0x400f1080
 1679              	.set CYFLD_UDB_CAT16_F0__OFFSET, 0x00000000
 1680              	.set CYFLD_UDB_CAT16_F0__SIZE, 0x00000008
 1681              	.set CYFLD_UDB_CAT16_F1__OFFSET, 0x00000008
 1682              	.set CYFLD_UDB_CAT16_F1__SIZE, 0x00000008
 1683              	.set CYREG_UDB_CAT16_F1, 0x400f1082
 1684              	.set CYREG_UDB_CAT16_F2, 0x400f1084
 1685              	.set CYREG_UDB_CAT16_F3, 0x400f1086
 1686              	.set CYREG_UDB_CAT16_CTL_ST0, 0x400f10c0
 1687              	.set CYFLD_UDB_CAT16_ST__OFFSET, 0x00000000
 1688              	.set CYFLD_UDB_CAT16_ST__SIZE, 0x00000008
 1689              	.set CYFLD_UDB_CAT16_CTL__OFFSET, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 31


 1690              	.set CYFLD_UDB_CAT16_CTL__SIZE, 0x00000008
 1691              	.set CYREG_UDB_CAT16_CTL_ST1, 0x400f10c2
 1692              	.set CYREG_UDB_CAT16_CTL_ST2, 0x400f10c4
 1693              	.set CYREG_UDB_CAT16_CTL_ST3, 0x400f10c6
 1694              	.set CYREG_UDB_CAT16_ACTL_MSK0, 0x400f1100
 1695              	.set CYFLD_UDB_CAT16_MSK__OFFSET, 0x00000000
 1696              	.set CYFLD_UDB_CAT16_MSK__SIZE, 0x00000008
 1697              	.set CYFLD_UDB_CAT16_FIFO0_CLR__OFFSET, 0x00000008
 1698              	.set CYFLD_UDB_CAT16_FIFO0_CLR__SIZE, 0x00000001
 1699              	.set CYVAL_UDB_CAT16_FIFO0_CLR_NORMAL, 0x00000000
 1700              	.set CYVAL_UDB_CAT16_FIFO0_CLR_CLEAR, 0x00000001
 1701              	.set CYFLD_UDB_CAT16_FIFO1_CLR__OFFSET, 0x00000009
 1702              	.set CYFLD_UDB_CAT16_FIFO1_CLR__SIZE, 0x00000001
 1703              	.set CYVAL_UDB_CAT16_FIFO1_CLR_NORMAL, 0x00000000
 1704              	.set CYVAL_UDB_CAT16_FIFO1_CLR_CLEAR, 0x00000001
 1705              	.set CYFLD_UDB_CAT16_FIFO0_LVL__OFFSET, 0x0000000a
 1706              	.set CYFLD_UDB_CAT16_FIFO0_LVL__SIZE, 0x00000001
 1707              	.set CYVAL_UDB_CAT16_FIFO0_LVL_NORMAL, 0x00000000
 1708              	.set CYVAL_UDB_CAT16_FIFO0_LVL_MID, 0x00000001
 1709              	.set CYFLD_UDB_CAT16_FIFO1_LVL__OFFSET, 0x0000000b
 1710              	.set CYFLD_UDB_CAT16_FIFO1_LVL__SIZE, 0x00000001
 1711              	.set CYVAL_UDB_CAT16_FIFO1_LVL_NORMAL, 0x00000000
 1712              	.set CYVAL_UDB_CAT16_FIFO1_LVL_MID, 0x00000001
 1713              	.set CYFLD_UDB_CAT16_INT_EN__OFFSET, 0x0000000c
 1714              	.set CYFLD_UDB_CAT16_INT_EN__SIZE, 0x00000001
 1715              	.set CYVAL_UDB_CAT16_INT_EN_DISABLE, 0x00000000
 1716              	.set CYVAL_UDB_CAT16_INT_EN_ENABLE, 0x00000001
 1717              	.set CYFLD_UDB_CAT16_CNT_START__OFFSET, 0x0000000d
 1718              	.set CYFLD_UDB_CAT16_CNT_START__SIZE, 0x00000001
 1719              	.set CYVAL_UDB_CAT16_CNT_START_DISABLE, 0x00000000
 1720              	.set CYVAL_UDB_CAT16_CNT_START_ENABLE, 0x00000001
 1721              	.set CYREG_UDB_CAT16_ACTL_MSK1, 0x400f1102
 1722              	.set CYREG_UDB_CAT16_ACTL_MSK2, 0x400f1104
 1723              	.set CYREG_UDB_CAT16_ACTL_MSK3, 0x400f1106
 1724              	.set CYREG_UDB_CAT16_MC0, 0x400f1140
 1725              	.set CYFLD_UDB_CAT16_PLD0_MC__OFFSET, 0x00000000
 1726              	.set CYFLD_UDB_CAT16_PLD0_MC__SIZE, 0x00000004
 1727              	.set CYFLD_UDB_CAT16_PLD1_MC__OFFSET, 0x00000004
 1728              	.set CYFLD_UDB_CAT16_PLD1_MC__SIZE, 0x00000004
 1729              	.set CYREG_UDB_CAT16_MC1, 0x400f1142
 1730              	.set CYREG_UDB_CAT16_MC2, 0x400f1144
 1731              	.set CYREG_UDB_CAT16_MC3, 0x400f1146
 1732              	.set CYDEV_UDB_W16_BASE, 0x400f1000
 1733              	.set CYDEV_UDB_W16_SIZE, 0x00001000
 1734              	.set CYREG_UDB_W16_A00, 0x400f1000
 1735              	.set CYFLD_UDB_W16_A0_LS__OFFSET, 0x00000000
 1736              	.set CYFLD_UDB_W16_A0_LS__SIZE, 0x00000008
 1737              	.set CYFLD_UDB_W16_A0_MS__OFFSET, 0x00000008
 1738              	.set CYFLD_UDB_W16_A0_MS__SIZE, 0x00000008
 1739              	.set CYREG_UDB_W16_A01, 0x400f1002
 1740              	.set CYREG_UDB_W16_A02, 0x400f1004
 1741              	.set CYREG_UDB_W16_A10, 0x400f1020
 1742              	.set CYFLD_UDB_W16_A1_LS__OFFSET, 0x00000000
 1743              	.set CYFLD_UDB_W16_A1_LS__SIZE, 0x00000008
 1744              	.set CYFLD_UDB_W16_A1_MS__OFFSET, 0x00000008
 1745              	.set CYFLD_UDB_W16_A1_MS__SIZE, 0x00000008
 1746              	.set CYREG_UDB_W16_A11, 0x400f1022
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 32


 1747              	.set CYREG_UDB_W16_A12, 0x400f1024
 1748              	.set CYREG_UDB_W16_D00, 0x400f1040
 1749              	.set CYFLD_UDB_W16_D0_LS__OFFSET, 0x00000000
 1750              	.set CYFLD_UDB_W16_D0_LS__SIZE, 0x00000008
 1751              	.set CYFLD_UDB_W16_D0_MS__OFFSET, 0x00000008
 1752              	.set CYFLD_UDB_W16_D0_MS__SIZE, 0x00000008
 1753              	.set CYREG_UDB_W16_D01, 0x400f1042
 1754              	.set CYREG_UDB_W16_D02, 0x400f1044
 1755              	.set CYREG_UDB_W16_D10, 0x400f1060
 1756              	.set CYFLD_UDB_W16_D1_LS__OFFSET, 0x00000000
 1757              	.set CYFLD_UDB_W16_D1_LS__SIZE, 0x00000008
 1758              	.set CYFLD_UDB_W16_D1_MS__OFFSET, 0x00000008
 1759              	.set CYFLD_UDB_W16_D1_MS__SIZE, 0x00000008
 1760              	.set CYREG_UDB_W16_D11, 0x400f1062
 1761              	.set CYREG_UDB_W16_D12, 0x400f1064
 1762              	.set CYREG_UDB_W16_F00, 0x400f1080
 1763              	.set CYFLD_UDB_W16_F0_LS__OFFSET, 0x00000000
 1764              	.set CYFLD_UDB_W16_F0_LS__SIZE, 0x00000008
 1765              	.set CYFLD_UDB_W16_F0_MS__OFFSET, 0x00000008
 1766              	.set CYFLD_UDB_W16_F0_MS__SIZE, 0x00000008
 1767              	.set CYREG_UDB_W16_F01, 0x400f1082
 1768              	.set CYREG_UDB_W16_F02, 0x400f1084
 1769              	.set CYREG_UDB_W16_F10, 0x400f10a0
 1770              	.set CYFLD_UDB_W16_F1_LS__OFFSET, 0x00000000
 1771              	.set CYFLD_UDB_W16_F1_LS__SIZE, 0x00000008
 1772              	.set CYFLD_UDB_W16_F1_MS__OFFSET, 0x00000008
 1773              	.set CYFLD_UDB_W16_F1_MS__SIZE, 0x00000008
 1774              	.set CYREG_UDB_W16_F11, 0x400f10a2
 1775              	.set CYREG_UDB_W16_F12, 0x400f10a4
 1776              	.set CYREG_UDB_W16_ST0, 0x400f10c0
 1777              	.set CYFLD_UDB_W16_ST_LS__OFFSET, 0x00000000
 1778              	.set CYFLD_UDB_W16_ST_LS__SIZE, 0x00000008
 1779              	.set CYFLD_UDB_W16_ST_MS__OFFSET, 0x00000008
 1780              	.set CYFLD_UDB_W16_ST_MS__SIZE, 0x00000008
 1781              	.set CYREG_UDB_W16_ST1, 0x400f10c2
 1782              	.set CYREG_UDB_W16_ST2, 0x400f10c4
 1783              	.set CYREG_UDB_W16_CTL0, 0x400f10e0
 1784              	.set CYFLD_UDB_W16_CTL_LS__OFFSET, 0x00000000
 1785              	.set CYFLD_UDB_W16_CTL_LS__SIZE, 0x00000008
 1786              	.set CYFLD_UDB_W16_CTL_MS__OFFSET, 0x00000008
 1787              	.set CYFLD_UDB_W16_CTL_MS__SIZE, 0x00000008
 1788              	.set CYREG_UDB_W16_CTL1, 0x400f10e2
 1789              	.set CYREG_UDB_W16_CTL2, 0x400f10e4
 1790              	.set CYREG_UDB_W16_MSK0, 0x400f1100
 1791              	.set CYFLD_UDB_W16_MSK_LS__OFFSET, 0x00000000
 1792              	.set CYFLD_UDB_W16_MSK_LS__SIZE, 0x00000007
 1793              	.set CYFLD_UDB_W16_MSK_MS__OFFSET, 0x00000008
 1794              	.set CYFLD_UDB_W16_MSK_MS__SIZE, 0x00000007
 1795              	.set CYREG_UDB_W16_MSK1, 0x400f1102
 1796              	.set CYREG_UDB_W16_MSK2, 0x400f1104
 1797              	.set CYREG_UDB_W16_ACTL0, 0x400f1120
 1798              	.set CYFLD_UDB_W16_FIFO0_CLR_LS__OFFSET, 0x00000000
 1799              	.set CYFLD_UDB_W16_FIFO0_CLR_LS__SIZE, 0x00000001
 1800              	.set CYVAL_UDB_W16_FIFO0_CLR_LS_NORMAL, 0x00000000
 1801              	.set CYVAL_UDB_W16_FIFO0_CLR_LS_CLEAR, 0x00000001
 1802              	.set CYFLD_UDB_W16_FIFO1_CLR_LS__OFFSET, 0x00000001
 1803              	.set CYFLD_UDB_W16_FIFO1_CLR_LS__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 33


 1804              	.set CYVAL_UDB_W16_FIFO1_CLR_LS_NORMAL, 0x00000000
 1805              	.set CYVAL_UDB_W16_FIFO1_CLR_LS_CLEAR, 0x00000001
 1806              	.set CYFLD_UDB_W16_FIFO0_LVL_LS__OFFSET, 0x00000002
 1807              	.set CYFLD_UDB_W16_FIFO0_LVL_LS__SIZE, 0x00000001
 1808              	.set CYVAL_UDB_W16_FIFO0_LVL_LS_NORMAL, 0x00000000
 1809              	.set CYVAL_UDB_W16_FIFO0_LVL_LS_MID, 0x00000001
 1810              	.set CYFLD_UDB_W16_FIFO1_LVL_LS__OFFSET, 0x00000003
 1811              	.set CYFLD_UDB_W16_FIFO1_LVL_LS__SIZE, 0x00000001
 1812              	.set CYVAL_UDB_W16_FIFO1_LVL_LS_NORMAL, 0x00000000
 1813              	.set CYVAL_UDB_W16_FIFO1_LVL_LS_MID, 0x00000001
 1814              	.set CYFLD_UDB_W16_INT_EN_LS__OFFSET, 0x00000004
 1815              	.set CYFLD_UDB_W16_INT_EN_LS__SIZE, 0x00000001
 1816              	.set CYVAL_UDB_W16_INT_EN_LS_DISABLE, 0x00000000
 1817              	.set CYVAL_UDB_W16_INT_EN_LS_ENABLE, 0x00000001
 1818              	.set CYFLD_UDB_W16_CNT_START_LS__OFFSET, 0x00000005
 1819              	.set CYFLD_UDB_W16_CNT_START_LS__SIZE, 0x00000001
 1820              	.set CYVAL_UDB_W16_CNT_START_LS_DISABLE, 0x00000000
 1821              	.set CYVAL_UDB_W16_CNT_START_LS_ENABLE, 0x00000001
 1822              	.set CYFLD_UDB_W16_FIFO0_CLR_MS__OFFSET, 0x00000008
 1823              	.set CYFLD_UDB_W16_FIFO0_CLR_MS__SIZE, 0x00000001
 1824              	.set CYVAL_UDB_W16_FIFO0_CLR_MS_NORMAL, 0x00000000
 1825              	.set CYVAL_UDB_W16_FIFO0_CLR_MS_CLEAR, 0x00000001
 1826              	.set CYFLD_UDB_W16_FIFO1_CLR_MS__OFFSET, 0x00000009
 1827              	.set CYFLD_UDB_W16_FIFO1_CLR_MS__SIZE, 0x00000001
 1828              	.set CYVAL_UDB_W16_FIFO1_CLR_MS_NORMAL, 0x00000000
 1829              	.set CYVAL_UDB_W16_FIFO1_CLR_MS_CLEAR, 0x00000001
 1830              	.set CYFLD_UDB_W16_FIFO0_LVL_MS__OFFSET, 0x0000000a
 1831              	.set CYFLD_UDB_W16_FIFO0_LVL_MS__SIZE, 0x00000001
 1832              	.set CYVAL_UDB_W16_FIFO0_LVL_MS_NORMAL, 0x00000000
 1833              	.set CYVAL_UDB_W16_FIFO0_LVL_MS_MID, 0x00000001
 1834              	.set CYFLD_UDB_W16_FIFO1_LVL_MS__OFFSET, 0x0000000b
 1835              	.set CYFLD_UDB_W16_FIFO1_LVL_MS__SIZE, 0x00000001
 1836              	.set CYVAL_UDB_W16_FIFO1_LVL_MS_NORMAL, 0x00000000
 1837              	.set CYVAL_UDB_W16_FIFO1_LVL_MS_MID, 0x00000001
 1838              	.set CYFLD_UDB_W16_INT_EN_MS__OFFSET, 0x0000000c
 1839              	.set CYFLD_UDB_W16_INT_EN_MS__SIZE, 0x00000001
 1840              	.set CYVAL_UDB_W16_INT_EN_MS_DISABLE, 0x00000000
 1841              	.set CYVAL_UDB_W16_INT_EN_MS_ENABLE, 0x00000001
 1842              	.set CYFLD_UDB_W16_CNT_START_MS__OFFSET, 0x0000000d
 1843              	.set CYFLD_UDB_W16_CNT_START_MS__SIZE, 0x00000001
 1844              	.set CYVAL_UDB_W16_CNT_START_MS_DISABLE, 0x00000000
 1845              	.set CYVAL_UDB_W16_CNT_START_MS_ENABLE, 0x00000001
 1846              	.set CYREG_UDB_W16_ACTL1, 0x400f1122
 1847              	.set CYREG_UDB_W16_ACTL2, 0x400f1124
 1848              	.set CYREG_UDB_W16_MC0, 0x400f1140
 1849              	.set CYFLD_UDB_W16_PLD0_MC_LS__OFFSET, 0x00000000
 1850              	.set CYFLD_UDB_W16_PLD0_MC_LS__SIZE, 0x00000004
 1851              	.set CYFLD_UDB_W16_PLD1_MC_LS__OFFSET, 0x00000004
 1852              	.set CYFLD_UDB_W16_PLD1_MC_LS__SIZE, 0x00000004
 1853              	.set CYFLD_UDB_W16_PLD0_MC_MS__OFFSET, 0x00000008
 1854              	.set CYFLD_UDB_W16_PLD0_MC_MS__SIZE, 0x00000004
 1855              	.set CYFLD_UDB_W16_PLD1_MC_MS__OFFSET, 0x0000000c
 1856              	.set CYFLD_UDB_W16_PLD1_MC_MS__SIZE, 0x00000004
 1857              	.set CYREG_UDB_W16_MC1, 0x400f1142
 1858              	.set CYREG_UDB_W16_MC2, 0x400f1144
 1859              	.set CYDEV_UDB_W32_BASE, 0x400f2000
 1860              	.set CYDEV_UDB_W32_SIZE, 0x00001000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 34


 1861              	.set CYREG_UDB_W32_A0, 0x400f2000
 1862              	.set CYFLD_UDB_W32_A0_0__OFFSET, 0x00000000
 1863              	.set CYFLD_UDB_W32_A0_0__SIZE, 0x00000008
 1864              	.set CYFLD_UDB_W32_A0_1__OFFSET, 0x00000008
 1865              	.set CYFLD_UDB_W32_A0_1__SIZE, 0x00000008
 1866              	.set CYFLD_UDB_W32_A0_2__OFFSET, 0x00000010
 1867              	.set CYFLD_UDB_W32_A0_2__SIZE, 0x00000008
 1868              	.set CYFLD_UDB_W32_A0_3__OFFSET, 0x00000018
 1869              	.set CYFLD_UDB_W32_A0_3__SIZE, 0x00000008
 1870              	.set CYREG_UDB_W32_A1, 0x400f2040
 1871              	.set CYFLD_UDB_W32_A1_0__OFFSET, 0x00000000
 1872              	.set CYFLD_UDB_W32_A1_0__SIZE, 0x00000008
 1873              	.set CYFLD_UDB_W32_A1_1__OFFSET, 0x00000008
 1874              	.set CYFLD_UDB_W32_A1_1__SIZE, 0x00000008
 1875              	.set CYFLD_UDB_W32_A1_2__OFFSET, 0x00000010
 1876              	.set CYFLD_UDB_W32_A1_2__SIZE, 0x00000008
 1877              	.set CYFLD_UDB_W32_A1_3__OFFSET, 0x00000018
 1878              	.set CYFLD_UDB_W32_A1_3__SIZE, 0x00000008
 1879              	.set CYREG_UDB_W32_D0, 0x400f2080
 1880              	.set CYFLD_UDB_W32_D0_0__OFFSET, 0x00000000
 1881              	.set CYFLD_UDB_W32_D0_0__SIZE, 0x00000008
 1882              	.set CYFLD_UDB_W32_D0_1__OFFSET, 0x00000008
 1883              	.set CYFLD_UDB_W32_D0_1__SIZE, 0x00000008
 1884              	.set CYFLD_UDB_W32_D0_2__OFFSET, 0x00000010
 1885              	.set CYFLD_UDB_W32_D0_2__SIZE, 0x00000008
 1886              	.set CYFLD_UDB_W32_D0_3__OFFSET, 0x00000018
 1887              	.set CYFLD_UDB_W32_D0_3__SIZE, 0x00000008
 1888              	.set CYREG_UDB_W32_D1, 0x400f20c0
 1889              	.set CYFLD_UDB_W32_D1_0__OFFSET, 0x00000000
 1890              	.set CYFLD_UDB_W32_D1_0__SIZE, 0x00000008
 1891              	.set CYFLD_UDB_W32_D1_1__OFFSET, 0x00000008
 1892              	.set CYFLD_UDB_W32_D1_1__SIZE, 0x00000008
 1893              	.set CYFLD_UDB_W32_D1_2__OFFSET, 0x00000010
 1894              	.set CYFLD_UDB_W32_D1_2__SIZE, 0x00000008
 1895              	.set CYFLD_UDB_W32_D1_3__OFFSET, 0x00000018
 1896              	.set CYFLD_UDB_W32_D1_3__SIZE, 0x00000008
 1897              	.set CYREG_UDB_W32_F0, 0x400f2100
 1898              	.set CYFLD_UDB_W32_F0_0__OFFSET, 0x00000000
 1899              	.set CYFLD_UDB_W32_F0_0__SIZE, 0x00000008
 1900              	.set CYFLD_UDB_W32_F0_1__OFFSET, 0x00000008
 1901              	.set CYFLD_UDB_W32_F0_1__SIZE, 0x00000008
 1902              	.set CYFLD_UDB_W32_F0_2__OFFSET, 0x00000010
 1903              	.set CYFLD_UDB_W32_F0_2__SIZE, 0x00000008
 1904              	.set CYFLD_UDB_W32_F0_3__OFFSET, 0x00000018
 1905              	.set CYFLD_UDB_W32_F0_3__SIZE, 0x00000008
 1906              	.set CYREG_UDB_W32_F1, 0x400f2140
 1907              	.set CYFLD_UDB_W32_F1_0__OFFSET, 0x00000000
 1908              	.set CYFLD_UDB_W32_F1_0__SIZE, 0x00000008
 1909              	.set CYFLD_UDB_W32_F1_1__OFFSET, 0x00000008
 1910              	.set CYFLD_UDB_W32_F1_1__SIZE, 0x00000008
 1911              	.set CYFLD_UDB_W32_F1_2__OFFSET, 0x00000010
 1912              	.set CYFLD_UDB_W32_F1_2__SIZE, 0x00000008
 1913              	.set CYFLD_UDB_W32_F1_3__OFFSET, 0x00000018
 1914              	.set CYFLD_UDB_W32_F1_3__SIZE, 0x00000008
 1915              	.set CYREG_UDB_W32_ST, 0x400f2180
 1916              	.set CYFLD_UDB_W32_ST_0__OFFSET, 0x00000000
 1917              	.set CYFLD_UDB_W32_ST_0__SIZE, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 35


 1918              	.set CYFLD_UDB_W32_ST_1__OFFSET, 0x00000008
 1919              	.set CYFLD_UDB_W32_ST_1__SIZE, 0x00000008
 1920              	.set CYFLD_UDB_W32_ST_2__OFFSET, 0x00000010
 1921              	.set CYFLD_UDB_W32_ST_2__SIZE, 0x00000008
 1922              	.set CYFLD_UDB_W32_ST_3__OFFSET, 0x00000018
 1923              	.set CYFLD_UDB_W32_ST_3__SIZE, 0x00000008
 1924              	.set CYREG_UDB_W32_CTL, 0x400f21c0
 1925              	.set CYFLD_UDB_W32_CTL_0__OFFSET, 0x00000000
 1926              	.set CYFLD_UDB_W32_CTL_0__SIZE, 0x00000008
 1927              	.set CYFLD_UDB_W32_CTL_1__OFFSET, 0x00000008
 1928              	.set CYFLD_UDB_W32_CTL_1__SIZE, 0x00000008
 1929              	.set CYFLD_UDB_W32_CTL_2__OFFSET, 0x00000010
 1930              	.set CYFLD_UDB_W32_CTL_2__SIZE, 0x00000008
 1931              	.set CYFLD_UDB_W32_CTL_3__OFFSET, 0x00000018
 1932              	.set CYFLD_UDB_W32_CTL_3__SIZE, 0x00000008
 1933              	.set CYREG_UDB_W32_MSK, 0x400f2200
 1934              	.set CYFLD_UDB_W32_MSK_0__OFFSET, 0x00000000
 1935              	.set CYFLD_UDB_W32_MSK_0__SIZE, 0x00000007
 1936              	.set CYFLD_UDB_W32_MSK_1__OFFSET, 0x00000008
 1937              	.set CYFLD_UDB_W32_MSK_1__SIZE, 0x00000007
 1938              	.set CYFLD_UDB_W32_MSK_2__OFFSET, 0x00000010
 1939              	.set CYFLD_UDB_W32_MSK_2__SIZE, 0x00000007
 1940              	.set CYFLD_UDB_W32_MSK_3__OFFSET, 0x00000018
 1941              	.set CYFLD_UDB_W32_MSK_3__SIZE, 0x00000007
 1942              	.set CYREG_UDB_W32_ACTL, 0x400f2240
 1943              	.set CYFLD_UDB_W32_FIFO0_CLR_0__OFFSET, 0x00000000
 1944              	.set CYFLD_UDB_W32_FIFO0_CLR_0__SIZE, 0x00000001
 1945              	.set CYVAL_UDB_W32_FIFO0_CLR_0_NORMAL, 0x00000000
 1946              	.set CYVAL_UDB_W32_FIFO0_CLR_0_CLEAR, 0x00000001
 1947              	.set CYFLD_UDB_W32_FIFO1_CLR_0__OFFSET, 0x00000001
 1948              	.set CYFLD_UDB_W32_FIFO1_CLR_0__SIZE, 0x00000001
 1949              	.set CYVAL_UDB_W32_FIFO1_CLR_0_NORMAL, 0x00000000
 1950              	.set CYVAL_UDB_W32_FIFO1_CLR_0_CLEAR, 0x00000001
 1951              	.set CYFLD_UDB_W32_FIFO0_LVL_0__OFFSET, 0x00000002
 1952              	.set CYFLD_UDB_W32_FIFO0_LVL_0__SIZE, 0x00000001
 1953              	.set CYVAL_UDB_W32_FIFO0_LVL_0_NORMAL, 0x00000000
 1954              	.set CYVAL_UDB_W32_FIFO0_LVL_0_MID, 0x00000001
 1955              	.set CYFLD_UDB_W32_FIFO1_LVL_0__OFFSET, 0x00000003
 1956              	.set CYFLD_UDB_W32_FIFO1_LVL_0__SIZE, 0x00000001
 1957              	.set CYVAL_UDB_W32_FIFO1_LVL_0_NORMAL, 0x00000000
 1958              	.set CYVAL_UDB_W32_FIFO1_LVL_0_MID, 0x00000001
 1959              	.set CYFLD_UDB_W32_INT_EN_0__OFFSET, 0x00000004
 1960              	.set CYFLD_UDB_W32_INT_EN_0__SIZE, 0x00000001
 1961              	.set CYVAL_UDB_W32_INT_EN_0_DISABLE, 0x00000000
 1962              	.set CYVAL_UDB_W32_INT_EN_0_ENABLE, 0x00000001
 1963              	.set CYFLD_UDB_W32_CNT_START_0__OFFSET, 0x00000005
 1964              	.set CYFLD_UDB_W32_CNT_START_0__SIZE, 0x00000001
 1965              	.set CYVAL_UDB_W32_CNT_START_0_DISABLE, 0x00000000
 1966              	.set CYVAL_UDB_W32_CNT_START_0_ENABLE, 0x00000001
 1967              	.set CYFLD_UDB_W32_FIFO0_CLR_1__OFFSET, 0x00000008
 1968              	.set CYFLD_UDB_W32_FIFO0_CLR_1__SIZE, 0x00000001
 1969              	.set CYVAL_UDB_W32_FIFO0_CLR_1_NORMAL, 0x00000000
 1970              	.set CYVAL_UDB_W32_FIFO0_CLR_1_CLEAR, 0x00000001
 1971              	.set CYFLD_UDB_W32_FIFO1_CLR_1__OFFSET, 0x00000009
 1972              	.set CYFLD_UDB_W32_FIFO1_CLR_1__SIZE, 0x00000001
 1973              	.set CYVAL_UDB_W32_FIFO1_CLR_1_NORMAL, 0x00000000
 1974              	.set CYVAL_UDB_W32_FIFO1_CLR_1_CLEAR, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 36


 1975              	.set CYFLD_UDB_W32_FIFO0_LVL_1__OFFSET, 0x0000000a
 1976              	.set CYFLD_UDB_W32_FIFO0_LVL_1__SIZE, 0x00000001
 1977              	.set CYVAL_UDB_W32_FIFO0_LVL_1_NORMAL, 0x00000000
 1978              	.set CYVAL_UDB_W32_FIFO0_LVL_1_MID, 0x00000001
 1979              	.set CYFLD_UDB_W32_FIFO1_LVL_1__OFFSET, 0x0000000b
 1980              	.set CYFLD_UDB_W32_FIFO1_LVL_1__SIZE, 0x00000001
 1981              	.set CYVAL_UDB_W32_FIFO1_LVL_1_NORMAL, 0x00000000
 1982              	.set CYVAL_UDB_W32_FIFO1_LVL_1_MID, 0x00000001
 1983              	.set CYFLD_UDB_W32_INT_EN_1__OFFSET, 0x0000000c
 1984              	.set CYFLD_UDB_W32_INT_EN_1__SIZE, 0x00000001
 1985              	.set CYVAL_UDB_W32_INT_EN_1_DISABLE, 0x00000000
 1986              	.set CYVAL_UDB_W32_INT_EN_1_ENABLE, 0x00000001
 1987              	.set CYFLD_UDB_W32_CNT_START_1__OFFSET, 0x0000000d
 1988              	.set CYFLD_UDB_W32_CNT_START_1__SIZE, 0x00000001
 1989              	.set CYVAL_UDB_W32_CNT_START_1_DISABLE, 0x00000000
 1990              	.set CYVAL_UDB_W32_CNT_START_1_ENABLE, 0x00000001
 1991              	.set CYFLD_UDB_W32_FIFO0_CLR_2__OFFSET, 0x00000010
 1992              	.set CYFLD_UDB_W32_FIFO0_CLR_2__SIZE, 0x00000001
 1993              	.set CYVAL_UDB_W32_FIFO0_CLR_2_NORMAL, 0x00000000
 1994              	.set CYVAL_UDB_W32_FIFO0_CLR_2_CLEAR, 0x00000001
 1995              	.set CYFLD_UDB_W32_FIFO1_CLR_2__OFFSET, 0x00000011
 1996              	.set CYFLD_UDB_W32_FIFO1_CLR_2__SIZE, 0x00000001
 1997              	.set CYVAL_UDB_W32_FIFO1_CLR_2_NORMAL, 0x00000000
 1998              	.set CYVAL_UDB_W32_FIFO1_CLR_2_CLEAR, 0x00000001
 1999              	.set CYFLD_UDB_W32_FIFO0_LVL_2__OFFSET, 0x00000012
 2000              	.set CYFLD_UDB_W32_FIFO0_LVL_2__SIZE, 0x00000001
 2001              	.set CYVAL_UDB_W32_FIFO0_LVL_2_NORMAL, 0x00000000
 2002              	.set CYVAL_UDB_W32_FIFO0_LVL_2_MID, 0x00000001
 2003              	.set CYFLD_UDB_W32_FIFO1_LVL_2__OFFSET, 0x00000013
 2004              	.set CYFLD_UDB_W32_FIFO1_LVL_2__SIZE, 0x00000001
 2005              	.set CYVAL_UDB_W32_FIFO1_LVL_2_NORMAL, 0x00000000
 2006              	.set CYVAL_UDB_W32_FIFO1_LVL_2_MID, 0x00000001
 2007              	.set CYFLD_UDB_W32_INT_EN_2__OFFSET, 0x00000014
 2008              	.set CYFLD_UDB_W32_INT_EN_2__SIZE, 0x00000001
 2009              	.set CYVAL_UDB_W32_INT_EN_2_DISABLE, 0x00000000
 2010              	.set CYVAL_UDB_W32_INT_EN_2_ENABLE, 0x00000001
 2011              	.set CYFLD_UDB_W32_CNT_START_2__OFFSET, 0x00000015
 2012              	.set CYFLD_UDB_W32_CNT_START_2__SIZE, 0x00000001
 2013              	.set CYVAL_UDB_W32_CNT_START_2_DISABLE, 0x00000000
 2014              	.set CYVAL_UDB_W32_CNT_START_2_ENABLE, 0x00000001
 2015              	.set CYFLD_UDB_W32_FIFO0_CLR_3__OFFSET, 0x00000018
 2016              	.set CYFLD_UDB_W32_FIFO0_CLR_3__SIZE, 0x00000001
 2017              	.set CYVAL_UDB_W32_FIFO0_CLR_3_NORMAL, 0x00000000
 2018              	.set CYVAL_UDB_W32_FIFO0_CLR_3_CLEAR, 0x00000001
 2019              	.set CYFLD_UDB_W32_FIFO1_CLR_3__OFFSET, 0x00000019
 2020              	.set CYFLD_UDB_W32_FIFO1_CLR_3__SIZE, 0x00000001
 2021              	.set CYVAL_UDB_W32_FIFO1_CLR_3_NORMAL, 0x00000000
 2022              	.set CYVAL_UDB_W32_FIFO1_CLR_3_CLEAR, 0x00000001
 2023              	.set CYFLD_UDB_W32_FIFO0_LVL_3__OFFSET, 0x0000001a
 2024              	.set CYFLD_UDB_W32_FIFO0_LVL_3__SIZE, 0x00000001
 2025              	.set CYVAL_UDB_W32_FIFO0_LVL_3_NORMAL, 0x00000000
 2026              	.set CYVAL_UDB_W32_FIFO0_LVL_3_MID, 0x00000001
 2027              	.set CYFLD_UDB_W32_FIFO1_LVL_3__OFFSET, 0x0000001b
 2028              	.set CYFLD_UDB_W32_FIFO1_LVL_3__SIZE, 0x00000001
 2029              	.set CYVAL_UDB_W32_FIFO1_LVL_3_NORMAL, 0x00000000
 2030              	.set CYVAL_UDB_W32_FIFO1_LVL_3_MID, 0x00000001
 2031              	.set CYFLD_UDB_W32_INT_EN_3__OFFSET, 0x0000001c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 37


 2032              	.set CYFLD_UDB_W32_INT_EN_3__SIZE, 0x00000001
 2033              	.set CYVAL_UDB_W32_INT_EN_3_DISABLE, 0x00000000
 2034              	.set CYVAL_UDB_W32_INT_EN_3_ENABLE, 0x00000001
 2035              	.set CYFLD_UDB_W32_CNT_START_3__OFFSET, 0x0000001d
 2036              	.set CYFLD_UDB_W32_CNT_START_3__SIZE, 0x00000001
 2037              	.set CYVAL_UDB_W32_CNT_START_3_DISABLE, 0x00000000
 2038              	.set CYVAL_UDB_W32_CNT_START_3_ENABLE, 0x00000001
 2039              	.set CYREG_UDB_W32_MC, 0x400f2280
 2040              	.set CYFLD_UDB_W32_PLD0_MC_0__OFFSET, 0x00000000
 2041              	.set CYFLD_UDB_W32_PLD0_MC_0__SIZE, 0x00000004
 2042              	.set CYFLD_UDB_W32_PLD1_MC_0__OFFSET, 0x00000004
 2043              	.set CYFLD_UDB_W32_PLD1_MC_0__SIZE, 0x00000004
 2044              	.set CYFLD_UDB_W32_PLD0_MC_1__OFFSET, 0x00000008
 2045              	.set CYFLD_UDB_W32_PLD0_MC_1__SIZE, 0x00000004
 2046              	.set CYFLD_UDB_W32_PLD1_MC_1__OFFSET, 0x0000000c
 2047              	.set CYFLD_UDB_W32_PLD1_MC_1__SIZE, 0x00000004
 2048              	.set CYFLD_UDB_W32_PLD0_MC_2__OFFSET, 0x00000010
 2049              	.set CYFLD_UDB_W32_PLD0_MC_2__SIZE, 0x00000004
 2050              	.set CYFLD_UDB_W32_PLD1_MC_2__OFFSET, 0x00000014
 2051              	.set CYFLD_UDB_W32_PLD1_MC_2__SIZE, 0x00000004
 2052              	.set CYFLD_UDB_W32_PLD0_MC_3__OFFSET, 0x00000018
 2053              	.set CYFLD_UDB_W32_PLD0_MC_3__SIZE, 0x00000004
 2054              	.set CYFLD_UDB_W32_PLD1_MC_3__OFFSET, 0x0000001c
 2055              	.set CYFLD_UDB_W32_PLD1_MC_3__SIZE, 0x00000004
 2056              	.set CYDEV_UDB_P0_BASE, 0x400f3000
 2057              	.set CYDEV_UDB_P0_SIZE, 0x00000200
 2058              	.set CYDEV_UDB_P0_U0_BASE, 0x400f3000
 2059              	.set CYDEV_UDB_P0_U0_SIZE, 0x00000080
 2060              	.set CYREG_UDB_P0_U0_PLD_IT0, 0x400f3000
 2061              	.set CYFLD_UDB_P_U_PLD0_ITxC_0__OFFSET, 0x00000000
 2062              	.set CYFLD_UDB_P_U_PLD0_ITxC_0__SIZE, 0x00000001
 2063              	.set CYFLD_UDB_P_U_PLD0_ITxC_1__OFFSET, 0x00000001
 2064              	.set CYFLD_UDB_P_U_PLD0_ITxC_1__SIZE, 0x00000001
 2065              	.set CYFLD_UDB_P_U_PLD0_ITxC_2__OFFSET, 0x00000002
 2066              	.set CYFLD_UDB_P_U_PLD0_ITxC_2__SIZE, 0x00000001
 2067              	.set CYFLD_UDB_P_U_PLD0_ITxC_3__OFFSET, 0x00000003
 2068              	.set CYFLD_UDB_P_U_PLD0_ITxC_3__SIZE, 0x00000001
 2069              	.set CYFLD_UDB_P_U_PLD0_ITxC_4__OFFSET, 0x00000004
 2070              	.set CYFLD_UDB_P_U_PLD0_ITxC_4__SIZE, 0x00000001
 2071              	.set CYFLD_UDB_P_U_PLD0_ITxC_5__OFFSET, 0x00000005
 2072              	.set CYFLD_UDB_P_U_PLD0_ITxC_5__SIZE, 0x00000001
 2073              	.set CYFLD_UDB_P_U_PLD0_ITxC_6__OFFSET, 0x00000006
 2074              	.set CYFLD_UDB_P_U_PLD0_ITxC_6__SIZE, 0x00000001
 2075              	.set CYFLD_UDB_P_U_PLD0_ITxC_7__OFFSET, 0x00000007
 2076              	.set CYFLD_UDB_P_U_PLD0_ITxC_7__SIZE, 0x00000001
 2077              	.set CYFLD_UDB_P_U_PLD1_ITxC_0__OFFSET, 0x00000008
 2078              	.set CYFLD_UDB_P_U_PLD1_ITxC_0__SIZE, 0x00000001
 2079              	.set CYFLD_UDB_P_U_PLD1_ITxC_1__OFFSET, 0x00000009
 2080              	.set CYFLD_UDB_P_U_PLD1_ITxC_1__SIZE, 0x00000001
 2081              	.set CYFLD_UDB_P_U_PLD1_ITxC_2__OFFSET, 0x0000000a
 2082              	.set CYFLD_UDB_P_U_PLD1_ITxC_2__SIZE, 0x00000001
 2083              	.set CYFLD_UDB_P_U_PLD1_ITxC_3__OFFSET, 0x0000000b
 2084              	.set CYFLD_UDB_P_U_PLD1_ITxC_3__SIZE, 0x00000001
 2085              	.set CYFLD_UDB_P_U_PLD1_ITxC_4__OFFSET, 0x0000000c
 2086              	.set CYFLD_UDB_P_U_PLD1_ITxC_4__SIZE, 0x00000001
 2087              	.set CYFLD_UDB_P_U_PLD1_ITxC_5__OFFSET, 0x0000000d
 2088              	.set CYFLD_UDB_P_U_PLD1_ITxC_5__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 38


 2089              	.set CYFLD_UDB_P_U_PLD1_ITxC_6__OFFSET, 0x0000000e
 2090              	.set CYFLD_UDB_P_U_PLD1_ITxC_6__SIZE, 0x00000001
 2091              	.set CYFLD_UDB_P_U_PLD1_ITxC_7__OFFSET, 0x0000000f
 2092              	.set CYFLD_UDB_P_U_PLD1_ITxC_7__SIZE, 0x00000001
 2093              	.set CYFLD_UDB_P_U_PLD0_ITxT_0__OFFSET, 0x00000010
 2094              	.set CYFLD_UDB_P_U_PLD0_ITxT_0__SIZE, 0x00000001
 2095              	.set CYFLD_UDB_P_U_PLD0_ITxT_1__OFFSET, 0x00000011
 2096              	.set CYFLD_UDB_P_U_PLD0_ITxT_1__SIZE, 0x00000001
 2097              	.set CYFLD_UDB_P_U_PLD0_ITxT_2__OFFSET, 0x00000012
 2098              	.set CYFLD_UDB_P_U_PLD0_ITxT_2__SIZE, 0x00000001
 2099              	.set CYFLD_UDB_P_U_PLD0_ITxT_3__OFFSET, 0x00000013
 2100              	.set CYFLD_UDB_P_U_PLD0_ITxT_3__SIZE, 0x00000001
 2101              	.set CYFLD_UDB_P_U_PLD0_ITxT_4__OFFSET, 0x00000014
 2102              	.set CYFLD_UDB_P_U_PLD0_ITxT_4__SIZE, 0x00000001
 2103              	.set CYFLD_UDB_P_U_PLD0_ITxT_5__OFFSET, 0x00000015
 2104              	.set CYFLD_UDB_P_U_PLD0_ITxT_5__SIZE, 0x00000001
 2105              	.set CYFLD_UDB_P_U_PLD0_ITxT_6__OFFSET, 0x00000016
 2106              	.set CYFLD_UDB_P_U_PLD0_ITxT_6__SIZE, 0x00000001
 2107              	.set CYFLD_UDB_P_U_PLD0_ITxT_7__OFFSET, 0x00000017
 2108              	.set CYFLD_UDB_P_U_PLD0_ITxT_7__SIZE, 0x00000001
 2109              	.set CYFLD_UDB_P_U_PLD1_ITxT_0__OFFSET, 0x00000018
 2110              	.set CYFLD_UDB_P_U_PLD1_ITxT_0__SIZE, 0x00000001
 2111              	.set CYFLD_UDB_P_U_PLD1_ITxT_1__OFFSET, 0x00000019
 2112              	.set CYFLD_UDB_P_U_PLD1_ITxT_1__SIZE, 0x00000001
 2113              	.set CYFLD_UDB_P_U_PLD1_ITxT_2__OFFSET, 0x0000001a
 2114              	.set CYFLD_UDB_P_U_PLD1_ITxT_2__SIZE, 0x00000001
 2115              	.set CYFLD_UDB_P_U_PLD1_ITxT_3__OFFSET, 0x0000001b
 2116              	.set CYFLD_UDB_P_U_PLD1_ITxT_3__SIZE, 0x00000001
 2117              	.set CYFLD_UDB_P_U_PLD1_ITxT_4__OFFSET, 0x0000001c
 2118              	.set CYFLD_UDB_P_U_PLD1_ITxT_4__SIZE, 0x00000001
 2119              	.set CYFLD_UDB_P_U_PLD1_ITxT_5__OFFSET, 0x0000001d
 2120              	.set CYFLD_UDB_P_U_PLD1_ITxT_5__SIZE, 0x00000001
 2121              	.set CYFLD_UDB_P_U_PLD1_ITxT_6__OFFSET, 0x0000001e
 2122              	.set CYFLD_UDB_P_U_PLD1_ITxT_6__SIZE, 0x00000001
 2123              	.set CYFLD_UDB_P_U_PLD1_ITxT_7__OFFSET, 0x0000001f
 2124              	.set CYFLD_UDB_P_U_PLD1_ITxT_7__SIZE, 0x00000001
 2125              	.set CYREG_UDB_P0_U0_PLD_IT1, 0x400f3004
 2126              	.set CYREG_UDB_P0_U0_PLD_IT2, 0x400f3008
 2127              	.set CYREG_UDB_P0_U0_PLD_IT3, 0x400f300c
 2128              	.set CYREG_UDB_P0_U0_PLD_IT4, 0x400f3010
 2129              	.set CYREG_UDB_P0_U0_PLD_IT5, 0x400f3014
 2130              	.set CYREG_UDB_P0_U0_PLD_IT6, 0x400f3018
 2131              	.set CYREG_UDB_P0_U0_PLD_IT7, 0x400f301c
 2132              	.set CYREG_UDB_P0_U0_PLD_IT8, 0x400f3020
 2133              	.set CYREG_UDB_P0_U0_PLD_IT9, 0x400f3024
 2134              	.set CYREG_UDB_P0_U0_PLD_IT10, 0x400f3028
 2135              	.set CYREG_UDB_P0_U0_PLD_IT11, 0x400f302c
 2136              	.set CYREG_UDB_P0_U0_PLD_ORT0, 0x400f3030
 2137              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_0__OFFSET, 0x00000000
 2138              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_0__SIZE, 0x00000001
 2139              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_1__OFFSET, 0x00000001
 2140              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_1__SIZE, 0x00000001
 2141              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_2__OFFSET, 0x00000002
 2142              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_2__SIZE, 0x00000001
 2143              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_3__OFFSET, 0x00000003
 2144              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_3__SIZE, 0x00000001
 2145              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_4__OFFSET, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 39


 2146              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_4__SIZE, 0x00000001
 2147              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_5__OFFSET, 0x00000005
 2148              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_5__SIZE, 0x00000001
 2149              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_6__OFFSET, 0x00000006
 2150              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_6__SIZE, 0x00000001
 2151              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_7__OFFSET, 0x00000007
 2152              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_7__SIZE, 0x00000001
 2153              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_0__OFFSET, 0x00000008
 2154              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_0__SIZE, 0x00000001
 2155              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_1__OFFSET, 0x00000009
 2156              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_1__SIZE, 0x00000001
 2157              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_2__OFFSET, 0x0000000a
 2158              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_2__SIZE, 0x00000001
 2159              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_3__OFFSET, 0x0000000b
 2160              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_3__SIZE, 0x00000001
 2161              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_4__OFFSET, 0x0000000c
 2162              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_4__SIZE, 0x00000001
 2163              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_5__OFFSET, 0x0000000d
 2164              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_5__SIZE, 0x00000001
 2165              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_6__OFFSET, 0x0000000e
 2166              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_6__SIZE, 0x00000001
 2167              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_7__OFFSET, 0x0000000f
 2168              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_7__SIZE, 0x00000001
 2169              	.set CYREG_UDB_P0_U0_PLD_ORT1, 0x400f3032
 2170              	.set CYREG_UDB_P0_U0_PLD_ORT2, 0x400f3034
 2171              	.set CYREG_UDB_P0_U0_PLD_ORT3, 0x400f3036
 2172              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST, 0x400f3038
 2173              	.set CYFLD_UDB_P_U_PLD0_MC0_CEN__OFFSET, 0x00000000
 2174              	.set CYFLD_UDB_P_U_PLD0_MC0_CEN__SIZE, 0x00000001
 2175              	.set CYVAL_UDB_P_U_PLD0_MC0_CEN_DISABLE, 0x00000000
 2176              	.set CYVAL_UDB_P_U_PLD0_MC0_CEN_ENABLE, 0x00000001
 2177              	.set CYFLD_UDB_P_U_PLD0_MC0_DFF_C__OFFSET, 0x00000001
 2178              	.set CYFLD_UDB_P_U_PLD0_MC0_DFF_C__SIZE, 0x00000001
 2179              	.set CYVAL_UDB_P_U_PLD0_MC0_DFF_C_NOINV, 0x00000000
 2180              	.set CYVAL_UDB_P_U_PLD0_MC0_DFF_C_INVERTED, 0x00000001
 2181              	.set CYFLD_UDB_P_U_PLD0_MC1_CEN__OFFSET, 0x00000002
 2182              	.set CYFLD_UDB_P_U_PLD0_MC1_CEN__SIZE, 0x00000001
 2183              	.set CYVAL_UDB_P_U_PLD0_MC1_CEN_DISABLE, 0x00000000
 2184              	.set CYVAL_UDB_P_U_PLD0_MC1_CEN_ENABLE, 0x00000001
 2185              	.set CYFLD_UDB_P_U_PLD0_MC1_DFF_C__OFFSET, 0x00000003
 2186              	.set CYFLD_UDB_P_U_PLD0_MC1_DFF_C__SIZE, 0x00000001
 2187              	.set CYVAL_UDB_P_U_PLD0_MC1_DFF_C_NOINV, 0x00000000
 2188              	.set CYVAL_UDB_P_U_PLD0_MC1_DFF_C_INVERTED, 0x00000001
 2189              	.set CYFLD_UDB_P_U_PLD0_MC2_CEN__OFFSET, 0x00000004
 2190              	.set CYFLD_UDB_P_U_PLD0_MC2_CEN__SIZE, 0x00000001
 2191              	.set CYVAL_UDB_P_U_PLD0_MC2_CEN_DISABLE, 0x00000000
 2192              	.set CYVAL_UDB_P_U_PLD0_MC2_CEN_ENABLE, 0x00000001
 2193              	.set CYFLD_UDB_P_U_PLD0_MC2_DFF_C__OFFSET, 0x00000005
 2194              	.set CYFLD_UDB_P_U_PLD0_MC2_DFF_C__SIZE, 0x00000001
 2195              	.set CYVAL_UDB_P_U_PLD0_MC2_DFF_C_NOINV, 0x00000000
 2196              	.set CYVAL_UDB_P_U_PLD0_MC2_DFF_C_INVERTED, 0x00000001
 2197              	.set CYFLD_UDB_P_U_PLD0_MC3_CEN__OFFSET, 0x00000006
 2198              	.set CYFLD_UDB_P_U_PLD0_MC3_CEN__SIZE, 0x00000001
 2199              	.set CYVAL_UDB_P_U_PLD0_MC3_CEN_DISABLE, 0x00000000
 2200              	.set CYVAL_UDB_P_U_PLD0_MC3_CEN_ENABLE, 0x00000001
 2201              	.set CYFLD_UDB_P_U_PLD0_MC3_DFF_C__OFFSET, 0x00000007
 2202              	.set CYFLD_UDB_P_U_PLD0_MC3_DFF_C__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 40


 2203              	.set CYVAL_UDB_P_U_PLD0_MC3_DFF_C_NOINV, 0x00000000
 2204              	.set CYVAL_UDB_P_U_PLD0_MC3_DFF_C_INVERTED, 0x00000001
 2205              	.set CYFLD_UDB_P_U_PLD1_MC0_CEN__OFFSET, 0x00000008
 2206              	.set CYFLD_UDB_P_U_PLD1_MC0_CEN__SIZE, 0x00000001
 2207              	.set CYVAL_UDB_P_U_PLD1_MC0_CEN_DISABLE, 0x00000000
 2208              	.set CYVAL_UDB_P_U_PLD1_MC0_CEN_ENABLE, 0x00000001
 2209              	.set CYFLD_UDB_P_U_PLD1_MC0_DFF_C__OFFSET, 0x00000009
 2210              	.set CYFLD_UDB_P_U_PLD1_MC0_DFF_C__SIZE, 0x00000001
 2211              	.set CYVAL_UDB_P_U_PLD1_MC0_DFF_C_NOINV, 0x00000000
 2212              	.set CYVAL_UDB_P_U_PLD1_MC0_DFF_C_INVERTED, 0x00000001
 2213              	.set CYFLD_UDB_P_U_PLD1_MC1_CEN__OFFSET, 0x0000000a
 2214              	.set CYFLD_UDB_P_U_PLD1_MC1_CEN__SIZE, 0x00000001
 2215              	.set CYVAL_UDB_P_U_PLD1_MC1_CEN_DISABLE, 0x00000000
 2216              	.set CYVAL_UDB_P_U_PLD1_MC1_CEN_ENABLE, 0x00000001
 2217              	.set CYFLD_UDB_P_U_PLD1_MC1_DFF_C__OFFSET, 0x0000000b
 2218              	.set CYFLD_UDB_P_U_PLD1_MC1_DFF_C__SIZE, 0x00000001
 2219              	.set CYVAL_UDB_P_U_PLD1_MC1_DFF_C_NOINV, 0x00000000
 2220              	.set CYVAL_UDB_P_U_PLD1_MC1_DFF_C_INVERTED, 0x00000001
 2221              	.set CYFLD_UDB_P_U_PLD1_MC2_CEN__OFFSET, 0x0000000c
 2222              	.set CYFLD_UDB_P_U_PLD1_MC2_CEN__SIZE, 0x00000001
 2223              	.set CYVAL_UDB_P_U_PLD1_MC2_CEN_DISABLE, 0x00000000
 2224              	.set CYVAL_UDB_P_U_PLD1_MC2_CEN_ENABLE, 0x00000001
 2225              	.set CYFLD_UDB_P_U_PLD1_MC2_DFF_C__OFFSET, 0x0000000d
 2226              	.set CYFLD_UDB_P_U_PLD1_MC2_DFF_C__SIZE, 0x00000001
 2227              	.set CYVAL_UDB_P_U_PLD1_MC2_DFF_C_NOINV, 0x00000000
 2228              	.set CYVAL_UDB_P_U_PLD1_MC2_DFF_C_INVERTED, 0x00000001
 2229              	.set CYFLD_UDB_P_U_PLD1_MC3_CEN__OFFSET, 0x0000000e
 2230              	.set CYFLD_UDB_P_U_PLD1_MC3_CEN__SIZE, 0x00000001
 2231              	.set CYVAL_UDB_P_U_PLD1_MC3_CEN_DISABLE, 0x00000000
 2232              	.set CYVAL_UDB_P_U_PLD1_MC3_CEN_ENABLE, 0x00000001
 2233              	.set CYFLD_UDB_P_U_PLD1_MC3_DFF_C__OFFSET, 0x0000000f
 2234              	.set CYFLD_UDB_P_U_PLD1_MC3_DFF_C__SIZE, 0x00000001
 2235              	.set CYVAL_UDB_P_U_PLD1_MC3_DFF_C_NOINV, 0x00000000
 2236              	.set CYVAL_UDB_P_U_PLD1_MC3_DFF_C_INVERTED, 0x00000001
 2237              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB, 0x400f303a
 2238              	.set CYFLD_UDB_P_U_PLD0_MC0_XORFB__OFFSET, 0x00000000
 2239              	.set CYFLD_UDB_P_U_PLD0_MC0_XORFB__SIZE, 0x00000002
 2240              	.set CYVAL_UDB_P_U_PLD0_MC0_XORFB_DFF, 0x00000000
 2241              	.set CYVAL_UDB_P_U_PLD0_MC0_XORFB_CARRY, 0x00000001
 2242              	.set CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_H, 0x00000002
 2243              	.set CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_L, 0x00000003
 2244              	.set CYFLD_UDB_P_U_PLD0_MC1_XORFB__OFFSET, 0x00000002
 2245              	.set CYFLD_UDB_P_U_PLD0_MC1_XORFB__SIZE, 0x00000002
 2246              	.set CYVAL_UDB_P_U_PLD0_MC1_XORFB_DFF, 0x00000000
 2247              	.set CYVAL_UDB_P_U_PLD0_MC1_XORFB_CARRY, 0x00000001
 2248              	.set CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_H, 0x00000002
 2249              	.set CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_L, 0x00000003
 2250              	.set CYFLD_UDB_P_U_PLD0_MC2_XORFB__OFFSET, 0x00000004
 2251              	.set CYFLD_UDB_P_U_PLD0_MC2_XORFB__SIZE, 0x00000002
 2252              	.set CYVAL_UDB_P_U_PLD0_MC2_XORFB_DFF, 0x00000000
 2253              	.set CYVAL_UDB_P_U_PLD0_MC2_XORFB_CARRY, 0x00000001
 2254              	.set CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_H, 0x00000002
 2255              	.set CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_L, 0x00000003
 2256              	.set CYFLD_UDB_P_U_PLD0_MC3_XORFB__OFFSET, 0x00000006
 2257              	.set CYFLD_UDB_P_U_PLD0_MC3_XORFB__SIZE, 0x00000002
 2258              	.set CYVAL_UDB_P_U_PLD0_MC3_XORFB_DFF, 0x00000000
 2259              	.set CYVAL_UDB_P_U_PLD0_MC3_XORFB_CARRY, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 41


 2260              	.set CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_H, 0x00000002
 2261              	.set CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_L, 0x00000003
 2262              	.set CYFLD_UDB_P_U_PLD1_MC0_XORFB__OFFSET, 0x00000008
 2263              	.set CYFLD_UDB_P_U_PLD1_MC0_XORFB__SIZE, 0x00000002
 2264              	.set CYVAL_UDB_P_U_PLD1_MC0_XORFB_DFF, 0x00000000
 2265              	.set CYVAL_UDB_P_U_PLD1_MC0_XORFB_CARRY, 0x00000001
 2266              	.set CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_H, 0x00000002
 2267              	.set CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_L, 0x00000003
 2268              	.set CYFLD_UDB_P_U_PLD1_MC1_XORFB__OFFSET, 0x0000000a
 2269              	.set CYFLD_UDB_P_U_PLD1_MC1_XORFB__SIZE, 0x00000002
 2270              	.set CYVAL_UDB_P_U_PLD1_MC1_XORFB_DFF, 0x00000000
 2271              	.set CYVAL_UDB_P_U_PLD1_MC1_XORFB_CARRY, 0x00000001
 2272              	.set CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_H, 0x00000002
 2273              	.set CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_L, 0x00000003
 2274              	.set CYFLD_UDB_P_U_PLD1_MC2_XORFB__OFFSET, 0x0000000c
 2275              	.set CYFLD_UDB_P_U_PLD1_MC2_XORFB__SIZE, 0x00000002
 2276              	.set CYVAL_UDB_P_U_PLD1_MC2_XORFB_DFF, 0x00000000
 2277              	.set CYVAL_UDB_P_U_PLD1_MC2_XORFB_CARRY, 0x00000001
 2278              	.set CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_H, 0x00000002
 2279              	.set CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_L, 0x00000003
 2280              	.set CYFLD_UDB_P_U_PLD1_MC3_XORFB__OFFSET, 0x0000000e
 2281              	.set CYFLD_UDB_P_U_PLD1_MC3_XORFB__SIZE, 0x00000002
 2282              	.set CYVAL_UDB_P_U_PLD1_MC3_XORFB_DFF, 0x00000000
 2283              	.set CYVAL_UDB_P_U_PLD1_MC3_XORFB_CARRY, 0x00000001
 2284              	.set CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_H, 0x00000002
 2285              	.set CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_L, 0x00000003
 2286              	.set CYREG_UDB_P0_U0_PLD_MC_SET_RESET, 0x400f303c
 2287              	.set CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__OFFSET, 0x00000000
 2288              	.set CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__SIZE, 0x00000001
 2289              	.set CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_DISABLE, 0x00000000
 2290              	.set CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_ENABLE, 0x00000001
 2291              	.set CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__OFFSET, 0x00000001
 2292              	.set CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__SIZE, 0x00000001
 2293              	.set CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_DISABLE, 0x00000000
 2294              	.set CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_ENABLE, 0x00000001
 2295              	.set CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__OFFSET, 0x00000002
 2296              	.set CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__SIZE, 0x00000001
 2297              	.set CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_DISABLE, 0x00000000
 2298              	.set CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_ENABLE, 0x00000001
 2299              	.set CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__OFFSET, 0x00000003
 2300              	.set CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__SIZE, 0x00000001
 2301              	.set CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_DISABLE, 0x00000000
 2302              	.set CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_ENABLE, 0x00000001
 2303              	.set CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__OFFSET, 0x00000004
 2304              	.set CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__SIZE, 0x00000001
 2305              	.set CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_DISABLE, 0x00000000
 2306              	.set CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_ENABLE, 0x00000001
 2307              	.set CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__OFFSET, 0x00000005
 2308              	.set CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__SIZE, 0x00000001
 2309              	.set CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_DISABLE, 0x00000000
 2310              	.set CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_ENABLE, 0x00000001
 2311              	.set CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__OFFSET, 0x00000006
 2312              	.set CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__SIZE, 0x00000001
 2313              	.set CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_DISABLE, 0x00000000
 2314              	.set CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_ENABLE, 0x00000001
 2315              	.set CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__OFFSET, 0x00000007
 2316              	.set CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 42


 2317              	.set CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_DISABLE, 0x00000000
 2318              	.set CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_ENABLE, 0x00000001
 2319              	.set CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__OFFSET, 0x00000008
 2320              	.set CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__SIZE, 0x00000001
 2321              	.set CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_DISABLE, 0x00000000
 2322              	.set CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_ENABLE, 0x00000001
 2323              	.set CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__OFFSET, 0x00000009
 2324              	.set CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__SIZE, 0x00000001
 2325              	.set CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_DISABLE, 0x00000000
 2326              	.set CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_ENABLE, 0x00000001
 2327              	.set CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__OFFSET, 0x0000000a
 2328              	.set CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__SIZE, 0x00000001
 2329              	.set CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_DISABLE, 0x00000000
 2330              	.set CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_ENABLE, 0x00000001
 2331              	.set CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__OFFSET, 0x0000000b
 2332              	.set CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__SIZE, 0x00000001
 2333              	.set CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_DISABLE, 0x00000000
 2334              	.set CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_ENABLE, 0x00000001
 2335              	.set CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__OFFSET, 0x0000000c
 2336              	.set CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__SIZE, 0x00000001
 2337              	.set CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_DISABLE, 0x00000000
 2338              	.set CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_ENABLE, 0x00000001
 2339              	.set CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__OFFSET, 0x0000000d
 2340              	.set CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__SIZE, 0x00000001
 2341              	.set CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_DISABLE, 0x00000000
 2342              	.set CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_ENABLE, 0x00000001
 2343              	.set CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__OFFSET, 0x0000000e
 2344              	.set CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__SIZE, 0x00000001
 2345              	.set CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_DISABLE, 0x00000000
 2346              	.set CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_ENABLE, 0x00000001
 2347              	.set CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__OFFSET, 0x0000000f
 2348              	.set CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__SIZE, 0x00000001
 2349              	.set CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_DISABLE, 0x00000000
 2350              	.set CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_ENABLE, 0x00000001
 2351              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS, 0x400f303e
 2352              	.set CYFLD_UDB_P_U_PLD0_MC0_BYPASS__OFFSET, 0x00000000
 2353              	.set CYFLD_UDB_P_U_PLD0_MC0_BYPASS__SIZE, 0x00000001
 2354              	.set CYVAL_UDB_P_U_PLD0_MC0_BYPASS_REGISTER, 0x00000000
 2355              	.set CYVAL_UDB_P_U_PLD0_MC0_BYPASS_COMBINATIONAL, 0x00000001
 2356              	.set CYFLD_UDB_P_U_NC1__OFFSET, 0x00000001
 2357              	.set CYFLD_UDB_P_U_NC1__SIZE, 0x00000001
 2358              	.set CYFLD_UDB_P_U_PLD0_MC1_BYPASS__OFFSET, 0x00000002
 2359              	.set CYFLD_UDB_P_U_PLD0_MC1_BYPASS__SIZE, 0x00000001
 2360              	.set CYVAL_UDB_P_U_PLD0_MC1_BYPASS_REGISTER, 0x00000000
 2361              	.set CYVAL_UDB_P_U_PLD0_MC1_BYPASS_COMBINATIONAL, 0x00000001
 2362              	.set CYFLD_UDB_P_U_NC3__OFFSET, 0x00000003
 2363              	.set CYFLD_UDB_P_U_NC3__SIZE, 0x00000001
 2364              	.set CYFLD_UDB_P_U_PLD0_MC2_BYPASS__OFFSET, 0x00000004
 2365              	.set CYFLD_UDB_P_U_PLD0_MC2_BYPASS__SIZE, 0x00000001
 2366              	.set CYVAL_UDB_P_U_PLD0_MC2_BYPASS_REGISTER, 0x00000000
 2367              	.set CYVAL_UDB_P_U_PLD0_MC2_BYPASS_COMBINATIONAL, 0x00000001
 2368              	.set CYFLD_UDB_P_U_NC5__OFFSET, 0x00000005
 2369              	.set CYFLD_UDB_P_U_NC5__SIZE, 0x00000001
 2370              	.set CYFLD_UDB_P_U_PLD0_MC3_BYPASS__OFFSET, 0x00000006
 2371              	.set CYFLD_UDB_P_U_PLD0_MC3_BYPASS__SIZE, 0x00000001
 2372              	.set CYVAL_UDB_P_U_PLD0_MC3_BYPASS_REGISTER, 0x00000000
 2373              	.set CYVAL_UDB_P_U_PLD0_MC3_BYPASS_COMBINATIONAL, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 43


 2374              	.set CYFLD_UDB_P_U_NC7__OFFSET, 0x00000007
 2375              	.set CYFLD_UDB_P_U_NC7__SIZE, 0x00000001
 2376              	.set CYFLD_UDB_P_U_PLD1_MC0_BYPASS__OFFSET, 0x00000008
 2377              	.set CYFLD_UDB_P_U_PLD1_MC0_BYPASS__SIZE, 0x00000001
 2378              	.set CYVAL_UDB_P_U_PLD1_MC0_BYPASS_REGISTER, 0x00000000
 2379              	.set CYVAL_UDB_P_U_PLD1_MC0_BYPASS_COMBINATIONAL, 0x00000001
 2380              	.set CYFLD_UDB_P_U_NC9__OFFSET, 0x00000009
 2381              	.set CYFLD_UDB_P_U_NC9__SIZE, 0x00000001
 2382              	.set CYFLD_UDB_P_U_PLD1_MC1_BYPASS__OFFSET, 0x0000000a
 2383              	.set CYFLD_UDB_P_U_PLD1_MC1_BYPASS__SIZE, 0x00000001
 2384              	.set CYVAL_UDB_P_U_PLD1_MC1_BYPASS_REGISTER, 0x00000000
 2385              	.set CYVAL_UDB_P_U_PLD1_MC1_BYPASS_COMBINATIONAL, 0x00000001
 2386              	.set CYFLD_UDB_P_U_NC11__OFFSET, 0x0000000b
 2387              	.set CYFLD_UDB_P_U_NC11__SIZE, 0x00000001
 2388              	.set CYFLD_UDB_P_U_PLD1_MC2_BYPASS__OFFSET, 0x0000000c
 2389              	.set CYFLD_UDB_P_U_PLD1_MC2_BYPASS__SIZE, 0x00000001
 2390              	.set CYVAL_UDB_P_U_PLD1_MC2_BYPASS_REGISTER, 0x00000000
 2391              	.set CYVAL_UDB_P_U_PLD1_MC2_BYPASS_COMBINATIONAL, 0x00000001
 2392              	.set CYFLD_UDB_P_U_NC13__OFFSET, 0x0000000d
 2393              	.set CYFLD_UDB_P_U_NC13__SIZE, 0x00000001
 2394              	.set CYFLD_UDB_P_U_PLD1_MC3_BYPASS__OFFSET, 0x0000000e
 2395              	.set CYFLD_UDB_P_U_PLD1_MC3_BYPASS__SIZE, 0x00000001
 2396              	.set CYVAL_UDB_P_U_PLD1_MC3_BYPASS_REGISTER, 0x00000000
 2397              	.set CYVAL_UDB_P_U_PLD1_MC3_BYPASS_COMBINATIONAL, 0x00000001
 2398              	.set CYFLD_UDB_P_U_NC15__OFFSET, 0x0000000f
 2399              	.set CYFLD_UDB_P_U_NC15__SIZE, 0x00000001
 2400              	.set CYREG_UDB_P0_U0_CFG0, 0x400f3040
 2401              	.set CYFLD_UDB_P_U_RAD0__OFFSET, 0x00000000
 2402              	.set CYFLD_UDB_P_U_RAD0__SIZE, 0x00000003
 2403              	.set CYVAL_UDB_P_U_RAD0_OFF, 0x00000000
 2404              	.set CYVAL_UDB_P_U_RAD0_DP_IN0, 0x00000001
 2405              	.set CYVAL_UDB_P_U_RAD0_DP_IN1, 0x00000002
 2406              	.set CYVAL_UDB_P_U_RAD0_DP_IN2, 0x00000003
 2407              	.set CYVAL_UDB_P_U_RAD0_DP_IN3, 0x00000004
 2408              	.set CYVAL_UDB_P_U_RAD0_DP_IN4, 0x00000005
 2409              	.set CYVAL_UDB_P_U_RAD0_DP_IN5, 0x00000006
 2410              	.set CYVAL_UDB_P_U_RAD0_RESERVED, 0x00000007
 2411              	.set CYFLD_UDB_P_U_RAD1__OFFSET, 0x00000004
 2412              	.set CYFLD_UDB_P_U_RAD1__SIZE, 0x00000003
 2413              	.set CYVAL_UDB_P_U_RAD1_OFF, 0x00000000
 2414              	.set CYVAL_UDB_P_U_RAD1_DP_IN0, 0x00000001
 2415              	.set CYVAL_UDB_P_U_RAD1_DP_IN1, 0x00000002
 2416              	.set CYVAL_UDB_P_U_RAD1_DP_IN2, 0x00000003
 2417              	.set CYVAL_UDB_P_U_RAD1_DP_IN3, 0x00000004
 2418              	.set CYVAL_UDB_P_U_RAD1_DP_IN4, 0x00000005
 2419              	.set CYVAL_UDB_P_U_RAD1_DP_IN5, 0x00000006
 2420              	.set CYVAL_UDB_P_U_RAD1_RESERVED, 0x00000007
 2421              	.set CYREG_UDB_P0_U0_CFG1, 0x400f3041
 2422              	.set CYFLD_UDB_P_U_RAD2__OFFSET, 0x00000000
 2423              	.set CYFLD_UDB_P_U_RAD2__SIZE, 0x00000003
 2424              	.set CYVAL_UDB_P_U_RAD2_OFF, 0x00000000
 2425              	.set CYVAL_UDB_P_U_RAD2_DP_IN0, 0x00000001
 2426              	.set CYVAL_UDB_P_U_RAD2_DP_IN1, 0x00000002
 2427              	.set CYVAL_UDB_P_U_RAD2_DP_IN2, 0x00000003
 2428              	.set CYVAL_UDB_P_U_RAD2_DP_IN3, 0x00000004
 2429              	.set CYVAL_UDB_P_U_RAD2_DP_IN4, 0x00000005
 2430              	.set CYVAL_UDB_P_U_RAD2_DP_IN5, 0x00000006
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 44


 2431              	.set CYVAL_UDB_P_U_RAD2_RESERVED, 0x00000007
 2432              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS0__OFFSET, 0x00000003
 2433              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS0__SIZE, 0x00000001
 2434              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_ROUTE, 0x00000000
 2435              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_BYPASS, 0x00000001
 2436              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS1__OFFSET, 0x00000004
 2437              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS1__SIZE, 0x00000001
 2438              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_ROUTE, 0x00000000
 2439              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_BYPASS, 0x00000001
 2440              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS2__OFFSET, 0x00000005
 2441              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS2__SIZE, 0x00000001
 2442              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_ROUTE, 0x00000000
 2443              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_BYPASS, 0x00000001
 2444              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS3__OFFSET, 0x00000006
 2445              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS3__SIZE, 0x00000001
 2446              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_ROUTE, 0x00000000
 2447              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_BYPASS, 0x00000001
 2448              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS4__OFFSET, 0x00000007
 2449              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS4__SIZE, 0x00000001
 2450              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_ROUTE, 0x00000000
 2451              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_BYPASS, 0x00000001
 2452              	.set CYREG_UDB_P0_U0_CFG2, 0x400f3042
 2453              	.set CYFLD_UDB_P_U_F0_LD__OFFSET, 0x00000000
 2454              	.set CYFLD_UDB_P_U_F0_LD__SIZE, 0x00000003
 2455              	.set CYVAL_UDB_P_U_F0_LD_OFF, 0x00000000
 2456              	.set CYVAL_UDB_P_U_F0_LD_DP_IN0, 0x00000001
 2457              	.set CYVAL_UDB_P_U_F0_LD_DP_IN1, 0x00000002
 2458              	.set CYVAL_UDB_P_U_F0_LD_DP_IN2, 0x00000003
 2459              	.set CYVAL_UDB_P_U_F0_LD_DP_IN3, 0x00000004
 2460              	.set CYVAL_UDB_P_U_F0_LD_DP_IN4, 0x00000005
 2461              	.set CYVAL_UDB_P_U_F0_LD_DP_IN5, 0x00000006
 2462              	.set CYVAL_UDB_P_U_F0_LD_RESERVED, 0x00000007
 2463              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS5__OFFSET, 0x00000003
 2464              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS5__SIZE, 0x00000001
 2465              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_ROUTE, 0x00000000
 2466              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_BYPASS, 0x00000001
 2467              	.set CYFLD_UDB_P_U_F1_LD__OFFSET, 0x00000004
 2468              	.set CYFLD_UDB_P_U_F1_LD__SIZE, 0x00000003
 2469              	.set CYVAL_UDB_P_U_F1_LD_OFF, 0x00000000
 2470              	.set CYVAL_UDB_P_U_F1_LD_DP_IN0, 0x00000001
 2471              	.set CYVAL_UDB_P_U_F1_LD_DP_IN1, 0x00000002
 2472              	.set CYVAL_UDB_P_U_F1_LD_DP_IN2, 0x00000003
 2473              	.set CYVAL_UDB_P_U_F1_LD_DP_IN3, 0x00000004
 2474              	.set CYVAL_UDB_P_U_F1_LD_DP_IN4, 0x00000005
 2475              	.set CYVAL_UDB_P_U_F1_LD_DP_IN5, 0x00000006
 2476              	.set CYVAL_UDB_P_U_F1_LD_RESERVED, 0x00000007
 2477              	.set CYREG_UDB_P0_U0_CFG3, 0x400f3043
 2478              	.set CYFLD_UDB_P_U_D0_LD__OFFSET, 0x00000000
 2479              	.set CYFLD_UDB_P_U_D0_LD__SIZE, 0x00000003
 2480              	.set CYVAL_UDB_P_U_D0_LD_OFF, 0x00000000
 2481              	.set CYVAL_UDB_P_U_D0_LD_DP_IN0, 0x00000001
 2482              	.set CYVAL_UDB_P_U_D0_LD_DP_IN1, 0x00000002
 2483              	.set CYVAL_UDB_P_U_D0_LD_DP_IN2, 0x00000003
 2484              	.set CYVAL_UDB_P_U_D0_LD_DP_IN3, 0x00000004
 2485              	.set CYVAL_UDB_P_U_D0_LD_DP_IN4, 0x00000005
 2486              	.set CYVAL_UDB_P_U_D0_LD_DP_IN5, 0x00000006
 2487              	.set CYVAL_UDB_P_U_D0_LD_RESERVED, 0x00000007
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 45


 2488              	.set CYFLD_UDB_P_U_D1_LD__OFFSET, 0x00000004
 2489              	.set CYFLD_UDB_P_U_D1_LD__SIZE, 0x00000003
 2490              	.set CYVAL_UDB_P_U_D1_LD_OFF, 0x00000000
 2491              	.set CYVAL_UDB_P_U_D1_LD_DP_IN0, 0x00000001
 2492              	.set CYVAL_UDB_P_U_D1_LD_DP_IN1, 0x00000002
 2493              	.set CYVAL_UDB_P_U_D1_LD_DP_IN2, 0x00000003
 2494              	.set CYVAL_UDB_P_U_D1_LD_DP_IN3, 0x00000004
 2495              	.set CYVAL_UDB_P_U_D1_LD_DP_IN4, 0x00000005
 2496              	.set CYVAL_UDB_P_U_D1_LD_DP_IN5, 0x00000006
 2497              	.set CYVAL_UDB_P_U_D1_LD_RESERVED, 0x00000007
 2498              	.set CYREG_UDB_P0_U0_CFG4, 0x400f3044
 2499              	.set CYFLD_UDB_P_U_SI_MUX__OFFSET, 0x00000000
 2500              	.set CYFLD_UDB_P_U_SI_MUX__SIZE, 0x00000003
 2501              	.set CYVAL_UDB_P_U_SI_MUX_OFF, 0x00000000
 2502              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN0, 0x00000001
 2503              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN1, 0x00000002
 2504              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN2, 0x00000003
 2505              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN3, 0x00000004
 2506              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN4, 0x00000005
 2507              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN5, 0x00000006
 2508              	.set CYVAL_UDB_P_U_SI_MUX_RESERVED, 0x00000007
 2509              	.set CYFLD_UDB_P_U_CI_MUX__OFFSET, 0x00000004
 2510              	.set CYFLD_UDB_P_U_CI_MUX__SIZE, 0x00000003
 2511              	.set CYVAL_UDB_P_U_CI_MUX_OFF, 0x00000000
 2512              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN0, 0x00000001
 2513              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN1, 0x00000002
 2514              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN2, 0x00000003
 2515              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN3, 0x00000004
 2516              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN4, 0x00000005
 2517              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN5, 0x00000006
 2518              	.set CYVAL_UDB_P_U_CI_MUX_RESERVED, 0x00000007
 2519              	.set CYREG_UDB_P0_U0_CFG5, 0x400f3045
 2520              	.set CYFLD_UDB_P_U_OUT0__OFFSET, 0x00000000
 2521              	.set CYFLD_UDB_P_U_OUT0__SIZE, 0x00000004
 2522              	.set CYVAL_UDB_P_U_OUT0_CE0, 0x00000000
 2523              	.set CYVAL_UDB_P_U_OUT0_CL0, 0x00000001
 2524              	.set CYVAL_UDB_P_U_OUT0_Z0, 0x00000002
 2525              	.set CYVAL_UDB_P_U_OUT0_FF0, 0x00000003
 2526              	.set CYVAL_UDB_P_U_OUT0_CE1, 0x00000004
 2527              	.set CYVAL_UDB_P_U_OUT0_CL1, 0x00000005
 2528              	.set CYVAL_UDB_P_U_OUT0_Z1, 0x00000006
 2529              	.set CYVAL_UDB_P_U_OUT0_FF1, 0x00000007
 2530              	.set CYVAL_UDB_P_U_OUT0_OV_MSB, 0x00000008
 2531              	.set CYVAL_UDB_P_U_OUT0_CO_MSB, 0x00000009
 2532              	.set CYVAL_UDB_P_U_OUT0_CMSBO, 0x0000000a
 2533              	.set CYVAL_UDB_P_U_OUT0_SO, 0x0000000b
 2534              	.set CYVAL_UDB_P_U_OUT0_F0_BLK_STAT, 0x0000000c
 2535              	.set CYVAL_UDB_P_U_OUT0_F1_BLK_STAT, 0x0000000d
 2536              	.set CYVAL_UDB_P_U_OUT0_F0_BUS_STAT, 0x0000000e
 2537              	.set CYVAL_UDB_P_U_OUT0_F1_BUS_STAT, 0x0000000f
 2538              	.set CYFLD_UDB_P_U_OUT1__OFFSET, 0x00000004
 2539              	.set CYFLD_UDB_P_U_OUT1__SIZE, 0x00000004
 2540              	.set CYVAL_UDB_P_U_OUT1_CE0, 0x00000000
 2541              	.set CYVAL_UDB_P_U_OUT1_CL0, 0x00000001
 2542              	.set CYVAL_UDB_P_U_OUT1_Z0, 0x00000002
 2543              	.set CYVAL_UDB_P_U_OUT1_FF0, 0x00000003
 2544              	.set CYVAL_UDB_P_U_OUT1_CE1, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 46


 2545              	.set CYVAL_UDB_P_U_OUT1_CL1, 0x00000005
 2546              	.set CYVAL_UDB_P_U_OUT1_Z1, 0x00000006
 2547              	.set CYVAL_UDB_P_U_OUT1_FF1, 0x00000007
 2548              	.set CYVAL_UDB_P_U_OUT1_OV_MSB, 0x00000008
 2549              	.set CYVAL_UDB_P_U_OUT1_CO_MSB, 0x00000009
 2550              	.set CYVAL_UDB_P_U_OUT1_CMSBO, 0x0000000a
 2551              	.set CYVAL_UDB_P_U_OUT1_SO, 0x0000000b
 2552              	.set CYVAL_UDB_P_U_OUT1_F0_BLK_STAT, 0x0000000c
 2553              	.set CYVAL_UDB_P_U_OUT1_F1_BLK_STAT, 0x0000000d
 2554              	.set CYVAL_UDB_P_U_OUT1_F0_BUS_STAT, 0x0000000e
 2555              	.set CYVAL_UDB_P_U_OUT1_F1_BUS_STAT, 0x0000000f
 2556              	.set CYREG_UDB_P0_U0_CFG6, 0x400f3046
 2557              	.set CYFLD_UDB_P_U_OUT2__OFFSET, 0x00000000
 2558              	.set CYFLD_UDB_P_U_OUT2__SIZE, 0x00000004
 2559              	.set CYVAL_UDB_P_U_OUT2_CE0, 0x00000000
 2560              	.set CYVAL_UDB_P_U_OUT2_CL0, 0x00000001
 2561              	.set CYVAL_UDB_P_U_OUT2_Z0, 0x00000002
 2562              	.set CYVAL_UDB_P_U_OUT2_FF0, 0x00000003
 2563              	.set CYVAL_UDB_P_U_OUT2_CE1, 0x00000004
 2564              	.set CYVAL_UDB_P_U_OUT2_CL1, 0x00000005
 2565              	.set CYVAL_UDB_P_U_OUT2_Z1, 0x00000006
 2566              	.set CYVAL_UDB_P_U_OUT2_FF1, 0x00000007
 2567              	.set CYVAL_UDB_P_U_OUT2_OV_MSB, 0x00000008
 2568              	.set CYVAL_UDB_P_U_OUT2_CO_MSB, 0x00000009
 2569              	.set CYVAL_UDB_P_U_OUT2_CMSBO, 0x0000000a
 2570              	.set CYVAL_UDB_P_U_OUT2_SO, 0x0000000b
 2571              	.set CYVAL_UDB_P_U_OUT2_F0_BLK_STAT, 0x0000000c
 2572              	.set CYVAL_UDB_P_U_OUT2_F1_BLK_STAT, 0x0000000d
 2573              	.set CYVAL_UDB_P_U_OUT2_F0_BUS_STAT, 0x0000000e
 2574              	.set CYVAL_UDB_P_U_OUT2_F1_BUS_STAT, 0x0000000f
 2575              	.set CYFLD_UDB_P_U_OUT3__OFFSET, 0x00000004
 2576              	.set CYFLD_UDB_P_U_OUT3__SIZE, 0x00000004
 2577              	.set CYVAL_UDB_P_U_OUT3_CE0, 0x00000000
 2578              	.set CYVAL_UDB_P_U_OUT3_CL0, 0x00000001
 2579              	.set CYVAL_UDB_P_U_OUT3_Z0, 0x00000002
 2580              	.set CYVAL_UDB_P_U_OUT3_FF0, 0x00000003
 2581              	.set CYVAL_UDB_P_U_OUT3_CE1, 0x00000004
 2582              	.set CYVAL_UDB_P_U_OUT3_CL1, 0x00000005
 2583              	.set CYVAL_UDB_P_U_OUT3_Z1, 0x00000006
 2584              	.set CYVAL_UDB_P_U_OUT3_FF1, 0x00000007
 2585              	.set CYVAL_UDB_P_U_OUT3_OV_MSB, 0x00000008
 2586              	.set CYVAL_UDB_P_U_OUT3_CO_MSB, 0x00000009
 2587              	.set CYVAL_UDB_P_U_OUT3_CMSBO, 0x0000000a
 2588              	.set CYVAL_UDB_P_U_OUT3_SO, 0x0000000b
 2589              	.set CYVAL_UDB_P_U_OUT3_F0_BLK_STAT, 0x0000000c
 2590              	.set CYVAL_UDB_P_U_OUT3_F1_BLK_STAT, 0x0000000d
 2591              	.set CYVAL_UDB_P_U_OUT3_F0_BUS_STAT, 0x0000000e
 2592              	.set CYVAL_UDB_P_U_OUT3_F1_BUS_STAT, 0x0000000f
 2593              	.set CYREG_UDB_P0_U0_CFG7, 0x400f3047
 2594              	.set CYFLD_UDB_P_U_OUT4__OFFSET, 0x00000000
 2595              	.set CYFLD_UDB_P_U_OUT4__SIZE, 0x00000004
 2596              	.set CYVAL_UDB_P_U_OUT4_CE0, 0x00000000
 2597              	.set CYVAL_UDB_P_U_OUT4_CL0, 0x00000001
 2598              	.set CYVAL_UDB_P_U_OUT4_Z0, 0x00000002
 2599              	.set CYVAL_UDB_P_U_OUT4_FF0, 0x00000003
 2600              	.set CYVAL_UDB_P_U_OUT4_CE1, 0x00000004
 2601              	.set CYVAL_UDB_P_U_OUT4_CL1, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 47


 2602              	.set CYVAL_UDB_P_U_OUT4_Z1, 0x00000006
 2603              	.set CYVAL_UDB_P_U_OUT4_FF1, 0x00000007
 2604              	.set CYVAL_UDB_P_U_OUT4_OV_MSB, 0x00000008
 2605              	.set CYVAL_UDB_P_U_OUT4_CO_MSB, 0x00000009
 2606              	.set CYVAL_UDB_P_U_OUT4_CMSBO, 0x0000000a
 2607              	.set CYVAL_UDB_P_U_OUT4_SO, 0x0000000b
 2608              	.set CYVAL_UDB_P_U_OUT4_F0_BLK_STAT, 0x0000000c
 2609              	.set CYVAL_UDB_P_U_OUT4_F1_BLK_STAT, 0x0000000d
 2610              	.set CYVAL_UDB_P_U_OUT4_F0_BUS_STAT, 0x0000000e
 2611              	.set CYVAL_UDB_P_U_OUT4_F1_BUS_STAT, 0x0000000f
 2612              	.set CYFLD_UDB_P_U_OUT5__OFFSET, 0x00000004
 2613              	.set CYFLD_UDB_P_U_OUT5__SIZE, 0x00000004
 2614              	.set CYVAL_UDB_P_U_OUT5_CE0, 0x00000000
 2615              	.set CYVAL_UDB_P_U_OUT5_CL0, 0x00000001
 2616              	.set CYVAL_UDB_P_U_OUT5_Z0, 0x00000002
 2617              	.set CYVAL_UDB_P_U_OUT5_FF0, 0x00000003
 2618              	.set CYVAL_UDB_P_U_OUT5_CE1, 0x00000004
 2619              	.set CYVAL_UDB_P_U_OUT5_CL1, 0x00000005
 2620              	.set CYVAL_UDB_P_U_OUT5_Z1, 0x00000006
 2621              	.set CYVAL_UDB_P_U_OUT5_FF1, 0x00000007
 2622              	.set CYVAL_UDB_P_U_OUT5_OV_MSB, 0x00000008
 2623              	.set CYVAL_UDB_P_U_OUT5_CO_MSB, 0x00000009
 2624              	.set CYVAL_UDB_P_U_OUT5_CMSBO, 0x0000000a
 2625              	.set CYVAL_UDB_P_U_OUT5_SO, 0x0000000b
 2626              	.set CYVAL_UDB_P_U_OUT5_F0_BLK_STAT, 0x0000000c
 2627              	.set CYVAL_UDB_P_U_OUT5_F1_BLK_STAT, 0x0000000d
 2628              	.set CYVAL_UDB_P_U_OUT5_F0_BUS_STAT, 0x0000000e
 2629              	.set CYVAL_UDB_P_U_OUT5_F1_BUS_STAT, 0x0000000f
 2630              	.set CYREG_UDB_P0_U0_CFG8, 0x400f3048
 2631              	.set CYFLD_UDB_P_U_OUT_SYNC__OFFSET, 0x00000000
 2632              	.set CYFLD_UDB_P_U_OUT_SYNC__SIZE, 0x00000006
 2633              	.set CYVAL_UDB_P_U_OUT_SYNC_REGISTERED, 0x00000000
 2634              	.set CYVAL_UDB_P_U_OUT_SYNC_COMBINATIONAL, 0x00000001
 2635              	.set CYFLD_UDB_P_U_NC6__OFFSET, 0x00000006
 2636              	.set CYFLD_UDB_P_U_NC6__SIZE, 0x00000001
 2637              	.set CYREG_UDB_P0_U0_CFG9, 0x400f3049
 2638              	.set CYFLD_UDB_P_U_AMASK__OFFSET, 0x00000000
 2639              	.set CYFLD_UDB_P_U_AMASK__SIZE, 0x00000008
 2640              	.set CYREG_UDB_P0_U0_CFG10, 0x400f304a
 2641              	.set CYFLD_UDB_P_U_CMASK0__OFFSET, 0x00000000
 2642              	.set CYFLD_UDB_P_U_CMASK0__SIZE, 0x00000008
 2643              	.set CYREG_UDB_P0_U0_CFG11, 0x400f304b
 2644              	.set CYREG_UDB_P0_U0_CFG12, 0x400f304c
 2645              	.set CYFLD_UDB_P_U_SI_SELA__OFFSET, 0x00000000
 2646              	.set CYFLD_UDB_P_U_SI_SELA__SIZE, 0x00000002
 2647              	.set CYVAL_UDB_P_U_SI_SELA_DEFAULT, 0x00000000
 2648              	.set CYVAL_UDB_P_U_SI_SELA_REGISTERED, 0x00000001
 2649              	.set CYVAL_UDB_P_U_SI_SELA_ROUTE, 0x00000002
 2650              	.set CYVAL_UDB_P_U_SI_SELA_CHAIN, 0x00000003
 2651              	.set CYFLD_UDB_P_U_SI_SELB__OFFSET, 0x00000002
 2652              	.set CYFLD_UDB_P_U_SI_SELB__SIZE, 0x00000002
 2653              	.set CYVAL_UDB_P_U_SI_SELB_DEFAULT, 0x00000000
 2654              	.set CYVAL_UDB_P_U_SI_SELB_REGISTERED, 0x00000001
 2655              	.set CYVAL_UDB_P_U_SI_SELB_ROUTE, 0x00000002
 2656              	.set CYVAL_UDB_P_U_SI_SELB_CHAIN, 0x00000003
 2657              	.set CYFLD_UDB_P_U_DEF_SI__OFFSET, 0x00000004
 2658              	.set CYFLD_UDB_P_U_DEF_SI__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 48


 2659              	.set CYVAL_UDB_P_U_DEF_SI_DEFAULT_0, 0x00000000
 2660              	.set CYVAL_UDB_P_U_DEF_SI_DEFAULT_1, 0x00000001
 2661              	.set CYFLD_UDB_P_U_AMASK_EN__OFFSET, 0x00000005
 2662              	.set CYFLD_UDB_P_U_AMASK_EN__SIZE, 0x00000001
 2663              	.set CYVAL_UDB_P_U_AMASK_EN_DISABLE, 0x00000000
 2664              	.set CYVAL_UDB_P_U_AMASK_EN_ENABLE, 0x00000001
 2665              	.set CYFLD_UDB_P_U_CMASK0_EN__OFFSET, 0x00000006
 2666              	.set CYFLD_UDB_P_U_CMASK0_EN__SIZE, 0x00000001
 2667              	.set CYVAL_UDB_P_U_CMASK0_EN_DISABLE, 0x00000000
 2668              	.set CYVAL_UDB_P_U_CMASK0_EN_ENABLE, 0x00000001
 2669              	.set CYFLD_UDB_P_U_CMASK1_EN__OFFSET, 0x00000007
 2670              	.set CYFLD_UDB_P_U_CMASK1_EN__SIZE, 0x00000001
 2671              	.set CYVAL_UDB_P_U_CMASK1_EN_DISABLE, 0x00000000
 2672              	.set CYVAL_UDB_P_U_CMASK1_EN_ENABLE, 0x00000001
 2673              	.set CYREG_UDB_P0_U0_CFG13, 0x400f304d
 2674              	.set CYFLD_UDB_P_U_CI_SELA__OFFSET, 0x00000000
 2675              	.set CYFLD_UDB_P_U_CI_SELA__SIZE, 0x00000002
 2676              	.set CYVAL_UDB_P_U_CI_SELA_DEFAULT, 0x00000000
 2677              	.set CYVAL_UDB_P_U_CI_SELA_REGISTERED, 0x00000001
 2678              	.set CYVAL_UDB_P_U_CI_SELA_ROUTE, 0x00000002
 2679              	.set CYVAL_UDB_P_U_CI_SELA_CHAIN, 0x00000003
 2680              	.set CYFLD_UDB_P_U_CI_SELB__OFFSET, 0x00000002
 2681              	.set CYFLD_UDB_P_U_CI_SELB__SIZE, 0x00000002
 2682              	.set CYVAL_UDB_P_U_CI_SELB_DEFAULT, 0x00000000
 2683              	.set CYVAL_UDB_P_U_CI_SELB_REGISTERED, 0x00000001
 2684              	.set CYVAL_UDB_P_U_CI_SELB_ROUTE, 0x00000002
 2685              	.set CYVAL_UDB_P_U_CI_SELB_CHAIN, 0x00000003
 2686              	.set CYFLD_UDB_P_U_CMP_SELA__OFFSET, 0x00000004
 2687              	.set CYFLD_UDB_P_U_CMP_SELA__SIZE, 0x00000002
 2688              	.set CYVAL_UDB_P_U_CMP_SELA_A1_D1, 0x00000000
 2689              	.set CYVAL_UDB_P_U_CMP_SELA_A1_A0, 0x00000001
 2690              	.set CYVAL_UDB_P_U_CMP_SELA_A0_D1, 0x00000002
 2691              	.set CYVAL_UDB_P_U_CMP_SELA_A0_A0, 0x00000003
 2692              	.set CYFLD_UDB_P_U_CMP_SELB__OFFSET, 0x00000006
 2693              	.set CYFLD_UDB_P_U_CMP_SELB__SIZE, 0x00000002
 2694              	.set CYVAL_UDB_P_U_CMP_SELB_A1_D1, 0x00000000
 2695              	.set CYVAL_UDB_P_U_CMP_SELB_A1_A0, 0x00000001
 2696              	.set CYVAL_UDB_P_U_CMP_SELB_A0_D1, 0x00000002
 2697              	.set CYVAL_UDB_P_U_CMP_SELB_A0_A0, 0x00000003
 2698              	.set CYREG_UDB_P0_U0_CFG14, 0x400f304e
 2699              	.set CYFLD_UDB_P_U_CHAIN0__OFFSET, 0x00000000
 2700              	.set CYFLD_UDB_P_U_CHAIN0__SIZE, 0x00000001
 2701              	.set CYVAL_UDB_P_U_CHAIN0_DISABLE, 0x00000000
 2702              	.set CYVAL_UDB_P_U_CHAIN0_ENABLE, 0x00000001
 2703              	.set CYFLD_UDB_P_U_CHAIN1__OFFSET, 0x00000001
 2704              	.set CYFLD_UDB_P_U_CHAIN1__SIZE, 0x00000001
 2705              	.set CYVAL_UDB_P_U_CHAIN1_DISABLE, 0x00000000
 2706              	.set CYVAL_UDB_P_U_CHAIN1_ENABLE, 0x00000001
 2707              	.set CYFLD_UDB_P_U_CHAIN_FB__OFFSET, 0x00000002
 2708              	.set CYFLD_UDB_P_U_CHAIN_FB__SIZE, 0x00000001
 2709              	.set CYVAL_UDB_P_U_CHAIN_FB_DISABLE, 0x00000000
 2710              	.set CYVAL_UDB_P_U_CHAIN_FB_ENABLE, 0x00000001
 2711              	.set CYFLD_UDB_P_U_CHAIN_CMSB__OFFSET, 0x00000003
 2712              	.set CYFLD_UDB_P_U_CHAIN_CMSB__SIZE, 0x00000001
 2713              	.set CYVAL_UDB_P_U_CHAIN_CMSB_DISABLE, 0x00000000
 2714              	.set CYVAL_UDB_P_U_CHAIN_CMSB_ENABLE, 0x00000001
 2715              	.set CYFLD_UDB_P_U_MSB_SEL__OFFSET, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 49


 2716              	.set CYFLD_UDB_P_U_MSB_SEL__SIZE, 0x00000003
 2717              	.set CYVAL_UDB_P_U_MSB_SEL_BIT0, 0x00000000
 2718              	.set CYVAL_UDB_P_U_MSB_SEL_BIT1, 0x00000001
 2719              	.set CYVAL_UDB_P_U_MSB_SEL_BIT2, 0x00000002
 2720              	.set CYVAL_UDB_P_U_MSB_SEL_BIT3, 0x00000003
 2721              	.set CYVAL_UDB_P_U_MSB_SEL_BIT4, 0x00000004
 2722              	.set CYVAL_UDB_P_U_MSB_SEL_BIT5, 0x00000005
 2723              	.set CYVAL_UDB_P_U_MSB_SEL_BIT6, 0x00000006
 2724              	.set CYVAL_UDB_P_U_MSB_SEL_BIT7, 0x00000007
 2725              	.set CYFLD_UDB_P_U_MSB_EN__OFFSET, 0x00000007
 2726              	.set CYFLD_UDB_P_U_MSB_EN__SIZE, 0x00000001
 2727              	.set CYVAL_UDB_P_U_MSB_EN_DISABLE, 0x00000000
 2728              	.set CYVAL_UDB_P_U_MSB_EN_ENABLE, 0x00000001
 2729              	.set CYREG_UDB_P0_U0_CFG15, 0x400f304f
 2730              	.set CYFLD_UDB_P_U_F0_INSEL__OFFSET, 0x00000000
 2731              	.set CYFLD_UDB_P_U_F0_INSEL__SIZE, 0x00000002
 2732              	.set CYVAL_UDB_P_U_F0_INSEL_INPUT, 0x00000000
 2733              	.set CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A0, 0x00000001
 2734              	.set CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A1, 0x00000002
 2735              	.set CYVAL_UDB_P_U_F0_INSEL_OUTPUT_ALU, 0x00000003
 2736              	.set CYFLD_UDB_P_U_F1_INSEL__OFFSET, 0x00000002
 2737              	.set CYFLD_UDB_P_U_F1_INSEL__SIZE, 0x00000002
 2738              	.set CYVAL_UDB_P_U_F1_INSEL_INPUT, 0x00000000
 2739              	.set CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A0, 0x00000001
 2740              	.set CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A1, 0x00000002
 2741              	.set CYVAL_UDB_P_U_F1_INSEL_OUTPUT_ALU, 0x00000003
 2742              	.set CYFLD_UDB_P_U_MSB_SI__OFFSET, 0x00000004
 2743              	.set CYFLD_UDB_P_U_MSB_SI__SIZE, 0x00000001
 2744              	.set CYVAL_UDB_P_U_MSB_SI_DEFAULT, 0x00000000
 2745              	.set CYVAL_UDB_P_U_MSB_SI_MSB, 0x00000001
 2746              	.set CYFLD_UDB_P_U_PI_DYN__OFFSET, 0x00000005
 2747              	.set CYFLD_UDB_P_U_PI_DYN__SIZE, 0x00000001
 2748              	.set CYVAL_UDB_P_U_PI_DYN_DISABLE, 0x00000000
 2749              	.set CYVAL_UDB_P_U_PI_DYN_ENABLE, 0x00000001
 2750              	.set CYFLD_UDB_P_U_SHIFT_SEL__OFFSET, 0x00000006
 2751              	.set CYFLD_UDB_P_U_SHIFT_SEL__SIZE, 0x00000001
 2752              	.set CYVAL_UDB_P_U_SHIFT_SEL_SOL_MSB, 0x00000000
 2753              	.set CYVAL_UDB_P_U_SHIFT_SEL_SOR, 0x00000001
 2754              	.set CYFLD_UDB_P_U_PI_SEL__OFFSET, 0x00000007
 2755              	.set CYFLD_UDB_P_U_PI_SEL__SIZE, 0x00000001
 2756              	.set CYVAL_UDB_P_U_PI_SEL_NORMAL, 0x00000000
 2757              	.set CYVAL_UDB_P_U_PI_SEL_PARALLEL, 0x00000001
 2758              	.set CYREG_UDB_P0_U0_CFG16, 0x400f3050
 2759              	.set CYFLD_UDB_P_U_WRK16_CONCAT__OFFSET, 0x00000000
 2760              	.set CYFLD_UDB_P_U_WRK16_CONCAT__SIZE, 0x00000001
 2761              	.set CYVAL_UDB_P_U_WRK16_CONCAT_DEFAULT, 0x00000000
 2762              	.set CYVAL_UDB_P_U_WRK16_CONCAT_CONCATENATE, 0x00000001
 2763              	.set CYFLD_UDB_P_U_EXT_CRCPRS__OFFSET, 0x00000001
 2764              	.set CYFLD_UDB_P_U_EXT_CRCPRS__SIZE, 0x00000001
 2765              	.set CYVAL_UDB_P_U_EXT_CRCPRS_INTERNAL, 0x00000000
 2766              	.set CYVAL_UDB_P_U_EXT_CRCPRS_EXTERNAL, 0x00000001
 2767              	.set CYFLD_UDB_P_U_FIFO_ASYNC__OFFSET, 0x00000002
 2768              	.set CYFLD_UDB_P_U_FIFO_ASYNC__SIZE, 0x00000001
 2769              	.set CYVAL_UDB_P_U_FIFO_ASYNC_DISABLE, 0x00000000
 2770              	.set CYVAL_UDB_P_U_FIFO_ASYNC_ENABLE, 0x00000001
 2771              	.set CYFLD_UDB_P_U_FIFO_EDGE__OFFSET, 0x00000003
 2772              	.set CYFLD_UDB_P_U_FIFO_EDGE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 50


 2773              	.set CYVAL_UDB_P_U_FIFO_EDGE_LEVEL, 0x00000000
 2774              	.set CYVAL_UDB_P_U_FIFO_EDGE_EDGE, 0x00000001
 2775              	.set CYFLD_UDB_P_U_FIFO_CAP__OFFSET, 0x00000004
 2776              	.set CYFLD_UDB_P_U_FIFO_CAP__SIZE, 0x00000001
 2777              	.set CYVAL_UDB_P_U_FIFO_CAP_DISABLE, 0x00000000
 2778              	.set CYVAL_UDB_P_U_FIFO_CAP_ENABLE, 0x00000001
 2779              	.set CYFLD_UDB_P_U_FIFO_FAST__OFFSET, 0x00000005
 2780              	.set CYFLD_UDB_P_U_FIFO_FAST__SIZE, 0x00000001
 2781              	.set CYVAL_UDB_P_U_FIFO_FAST_DISABLE, 0x00000000
 2782              	.set CYVAL_UDB_P_U_FIFO_FAST_ENABLE, 0x00000001
 2783              	.set CYFLD_UDB_P_U_F0_CK_INV__OFFSET, 0x00000006
 2784              	.set CYFLD_UDB_P_U_F0_CK_INV__SIZE, 0x00000001
 2785              	.set CYVAL_UDB_P_U_F0_CK_INV_NORMAL, 0x00000000
 2786              	.set CYVAL_UDB_P_U_F0_CK_INV_INVERT, 0x00000001
 2787              	.set CYFLD_UDB_P_U_F1_CK_INV__OFFSET, 0x00000007
 2788              	.set CYFLD_UDB_P_U_F1_CK_INV__SIZE, 0x00000001
 2789              	.set CYVAL_UDB_P_U_F1_CK_INV_NORMAL, 0x00000000
 2790              	.set CYVAL_UDB_P_U_F1_CK_INV_INVERT, 0x00000001
 2791              	.set CYREG_UDB_P0_U0_CFG17, 0x400f3051
 2792              	.set CYFLD_UDB_P_U_F0_DYN__OFFSET, 0x00000000
 2793              	.set CYFLD_UDB_P_U_F0_DYN__SIZE, 0x00000001
 2794              	.set CYVAL_UDB_P_U_F0_DYN_STATIC, 0x00000000
 2795              	.set CYVAL_UDB_P_U_F0_DYN_DYNAMIC, 0x00000001
 2796              	.set CYFLD_UDB_P_U_F1_DYN__OFFSET, 0x00000001
 2797              	.set CYFLD_UDB_P_U_F1_DYN__SIZE, 0x00000001
 2798              	.set CYVAL_UDB_P_U_F1_DYN_STATIC, 0x00000000
 2799              	.set CYVAL_UDB_P_U_F1_DYN_DYNAMIC, 0x00000001
 2800              	.set CYFLD_UDB_P_U_NC2__OFFSET, 0x00000002
 2801              	.set CYFLD_UDB_P_U_NC2__SIZE, 0x00000001
 2802              	.set CYFLD_UDB_P_U_FIFO_ADD_SYNC__OFFSET, 0x00000004
 2803              	.set CYFLD_UDB_P_U_FIFO_ADD_SYNC__SIZE, 0x00000001
 2804              	.set CYVAL_UDB_P_U_FIFO_ADD_SYNC_DISABLE, 0x00000000
 2805              	.set CYVAL_UDB_P_U_FIFO_ADD_SYNC_ENABLE, 0x00000001
 2806              	.set CYREG_UDB_P0_U0_CFG18, 0x400f3052
 2807              	.set CYFLD_UDB_P_U_CTL_MD0__OFFSET, 0x00000000
 2808              	.set CYFLD_UDB_P_U_CTL_MD0__SIZE, 0x00000008
 2809              	.set CYVAL_UDB_P_U_CTL_MD0_DIRECT, 0x00000000
 2810              	.set CYVAL_UDB_P_U_CTL_MD0_SYNC, 0x00000001
 2811              	.set CYVAL_UDB_P_U_CTL_MD0_DOUBLE_SYNC, 0x00000002
 2812              	.set CYVAL_UDB_P_U_CTL_MD0_PULSE, 0x00000003
 2813              	.set CYREG_UDB_P0_U0_CFG19, 0x400f3053
 2814              	.set CYFLD_UDB_P_U_CTL_MD1__OFFSET, 0x00000000
 2815              	.set CYFLD_UDB_P_U_CTL_MD1__SIZE, 0x00000008
 2816              	.set CYVAL_UDB_P_U_CTL_MD1_DIRECT, 0x00000000
 2817              	.set CYVAL_UDB_P_U_CTL_MD1_SYNC, 0x00000001
 2818              	.set CYVAL_UDB_P_U_CTL_MD1_DOUBLE_SYNC, 0x00000002
 2819              	.set CYVAL_UDB_P_U_CTL_MD1_PULSE, 0x00000003
 2820              	.set CYREG_UDB_P0_U0_CFG20, 0x400f3054
 2821              	.set CYFLD_UDB_P_U_STAT_MD__OFFSET, 0x00000000
 2822              	.set CYFLD_UDB_P_U_STAT_MD__SIZE, 0x00000008
 2823              	.set CYREG_UDB_P0_U0_CFG21, 0x400f3055
 2824              	.set CYFLD_UDB_P_U_NC0__OFFSET, 0x00000000
 2825              	.set CYFLD_UDB_P_U_NC0__SIZE, 0x00000001
 2826              	.set CYREG_UDB_P0_U0_CFG22, 0x400f3056
 2827              	.set CYFLD_UDB_P_U_SC_OUT_CTL__OFFSET, 0x00000000
 2828              	.set CYFLD_UDB_P_U_SC_OUT_CTL__SIZE, 0x00000002
 2829              	.set CYVAL_UDB_P_U_SC_OUT_CTL_CONTROL, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 51


 2830              	.set CYVAL_UDB_P_U_SC_OUT_CTL_PARALLEL, 0x00000001
 2831              	.set CYVAL_UDB_P_U_SC_OUT_CTL_COUNTER, 0x00000002
 2832              	.set CYVAL_UDB_P_U_SC_OUT_CTL_RESERVED, 0x00000003
 2833              	.set CYFLD_UDB_P_U_SC_INT_MD__OFFSET, 0x00000002
 2834              	.set CYFLD_UDB_P_U_SC_INT_MD__SIZE, 0x00000001
 2835              	.set CYVAL_UDB_P_U_SC_INT_MD_NORMAL, 0x00000000
 2836              	.set CYVAL_UDB_P_U_SC_INT_MD_INT_MODE, 0x00000001
 2837              	.set CYFLD_UDB_P_U_SC_SYNC_MD__OFFSET, 0x00000003
 2838              	.set CYFLD_UDB_P_U_SC_SYNC_MD__SIZE, 0x00000001
 2839              	.set CYVAL_UDB_P_U_SC_SYNC_MD_NORMAL, 0x00000000
 2840              	.set CYVAL_UDB_P_U_SC_SYNC_MD_SYNC_MODE, 0x00000001
 2841              	.set CYFLD_UDB_P_U_SC_EXT_RES__OFFSET, 0x00000004
 2842              	.set CYFLD_UDB_P_U_SC_EXT_RES__SIZE, 0x00000001
 2843              	.set CYVAL_UDB_P_U_SC_EXT_RES_DISABLED, 0x00000000
 2844              	.set CYVAL_UDB_P_U_SC_EXT_RES_ENABLED, 0x00000001
 2845              	.set CYREG_UDB_P0_U0_CFG23, 0x400f3057
 2846              	.set CYFLD_UDB_P_U_CNT_LD_SEL__OFFSET, 0x00000000
 2847              	.set CYFLD_UDB_P_U_CNT_LD_SEL__SIZE, 0x00000002
 2848              	.set CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN0, 0x00000000
 2849              	.set CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN1, 0x00000001
 2850              	.set CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN2, 0x00000002
 2851              	.set CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN3, 0x00000003
 2852              	.set CYFLD_UDB_P_U_CNT_EN_SEL__OFFSET, 0x00000002
 2853              	.set CYFLD_UDB_P_U_CNT_EN_SEL__SIZE, 0x00000002
 2854              	.set CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN4, 0x00000000
 2855              	.set CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN5, 0x00000001
 2856              	.set CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN6, 0x00000002
 2857              	.set CYVAL_UDB_P_U_CNT_EN_SEL_SC_IO, 0x00000003
 2858              	.set CYFLD_UDB_P_U_ROUTE_LD__OFFSET, 0x00000004
 2859              	.set CYFLD_UDB_P_U_ROUTE_LD__SIZE, 0x00000001
 2860              	.set CYVAL_UDB_P_U_ROUTE_LD_DISABLE, 0x00000000
 2861              	.set CYVAL_UDB_P_U_ROUTE_LD_ROUTED, 0x00000001
 2862              	.set CYFLD_UDB_P_U_ROUTE_EN__OFFSET, 0x00000005
 2863              	.set CYFLD_UDB_P_U_ROUTE_EN__SIZE, 0x00000001
 2864              	.set CYVAL_UDB_P_U_ROUTE_EN_DISABLE, 0x00000000
 2865              	.set CYVAL_UDB_P_U_ROUTE_EN_ROUTED, 0x00000001
 2866              	.set CYFLD_UDB_P_U_ALT_CNT__OFFSET, 0x00000006
 2867              	.set CYFLD_UDB_P_U_ALT_CNT__SIZE, 0x00000001
 2868              	.set CYVAL_UDB_P_U_ALT_CNT_DEFAULT_MODE, 0x00000000
 2869              	.set CYVAL_UDB_P_U_ALT_CNT_ALT_MODE, 0x00000001
 2870              	.set CYREG_UDB_P0_U0_CFG24, 0x400f3058
 2871              	.set CYFLD_UDB_P_U_RC_EN_SEL__OFFSET, 0x00000000
 2872              	.set CYFLD_UDB_P_U_RC_EN_SEL__SIZE, 0x00000002
 2873              	.set CYVAL_UDB_P_U_RC_EN_SEL_RC_IN0, 0x00000000
 2874              	.set CYVAL_UDB_P_U_RC_EN_SEL_RC_IN1, 0x00000001
 2875              	.set CYVAL_UDB_P_U_RC_EN_SEL_RC_IN2, 0x00000002
 2876              	.set CYVAL_UDB_P_U_RC_EN_SEL_RC_IN3, 0x00000003
 2877              	.set CYFLD_UDB_P_U_RC_EN_MODE__OFFSET, 0x00000002
 2878              	.set CYFLD_UDB_P_U_RC_EN_MODE__SIZE, 0x00000002
 2879              	.set CYVAL_UDB_P_U_RC_EN_MODE_OFF, 0x00000000
 2880              	.set CYVAL_UDB_P_U_RC_EN_MODE_ON, 0x00000001
 2881              	.set CYVAL_UDB_P_U_RC_EN_MODE_POSEDGE, 0x00000002
 2882              	.set CYVAL_UDB_P_U_RC_EN_MODE_LEVEL, 0x00000003
 2883              	.set CYFLD_UDB_P_U_RC_EN_INV__OFFSET, 0x00000004
 2884              	.set CYFLD_UDB_P_U_RC_EN_INV__SIZE, 0x00000001
 2885              	.set CYVAL_UDB_P_U_RC_EN_INV_NOINV, 0x00000000
 2886              	.set CYVAL_UDB_P_U_RC_EN_INV_INVERT, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 52


 2887              	.set CYFLD_UDB_P_U_RC_INV__OFFSET, 0x00000005
 2888              	.set CYFLD_UDB_P_U_RC_INV__SIZE, 0x00000001
 2889              	.set CYVAL_UDB_P_U_RC_INV_NOINV, 0x00000000
 2890              	.set CYVAL_UDB_P_U_RC_INV_INVERT, 0x00000001
 2891              	.set CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__OFFSET, 0x00000006
 2892              	.set CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__SIZE, 0x00000001
 2893              	.set CYFLD_UDB_P_U_RC_RES_SEL1__OFFSET, 0x00000007
 2894              	.set CYFLD_UDB_P_U_RC_RES_SEL1__SIZE, 0x00000001
 2895              	.set CYREG_UDB_P0_U0_CFG25, 0x400f3059
 2896              	.set CYREG_UDB_P0_U0_CFG26, 0x400f305a
 2897              	.set CYREG_UDB_P0_U0_CFG27, 0x400f305b
 2898              	.set CYREG_UDB_P0_U0_CFG28, 0x400f305c
 2899              	.set CYFLD_UDB_P_U_PLD0_CK_SEL__OFFSET, 0x00000000
 2900              	.set CYFLD_UDB_P_U_PLD0_CK_SEL__SIZE, 0x00000004
 2901              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK0, 0x00000000
 2902              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK1, 0x00000001
 2903              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK2, 0x00000002
 2904              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK3, 0x00000003
 2905              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK4, 0x00000004
 2906              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK5, 0x00000005
 2907              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK6, 0x00000006
 2908              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK7, 0x00000007
 2909              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_EXT_CLK, 0x00000008
 2910              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_SYSCLK, 0x00000009
 2911              	.set CYFLD_UDB_P_U_PLD1_CK_SEL__OFFSET, 0x00000004
 2912              	.set CYFLD_UDB_P_U_PLD1_CK_SEL__SIZE, 0x00000004
 2913              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK0, 0x00000000
 2914              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK1, 0x00000001
 2915              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK2, 0x00000002
 2916              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK3, 0x00000003
 2917              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK4, 0x00000004
 2918              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK5, 0x00000005
 2919              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK6, 0x00000006
 2920              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK7, 0x00000007
 2921              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_EXT_CLK, 0x00000008
 2922              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_SYSCLK, 0x00000009
 2923              	.set CYREG_UDB_P0_U0_CFG29, 0x400f305d
 2924              	.set CYFLD_UDB_P_U_DP_CK_SEL__OFFSET, 0x00000000
 2925              	.set CYFLD_UDB_P_U_DP_CK_SEL__SIZE, 0x00000004
 2926              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK0, 0x00000000
 2927              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK1, 0x00000001
 2928              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK2, 0x00000002
 2929              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK3, 0x00000003
 2930              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK4, 0x00000004
 2931              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK5, 0x00000005
 2932              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK6, 0x00000006
 2933              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK7, 0x00000007
 2934              	.set CYVAL_UDB_P_U_DP_CK_SEL_EXT_CLK, 0x00000008
 2935              	.set CYVAL_UDB_P_U_DP_CK_SEL_SYSCLK, 0x00000009
 2936              	.set CYFLD_UDB_P_U_SC_CK_SEL__OFFSET, 0x00000004
 2937              	.set CYFLD_UDB_P_U_SC_CK_SEL__SIZE, 0x00000004
 2938              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK0, 0x00000000
 2939              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK1, 0x00000001
 2940              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK2, 0x00000002
 2941              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK3, 0x00000003
 2942              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK4, 0x00000004
 2943              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK5, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 53


 2944              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK6, 0x00000006
 2945              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK7, 0x00000007
 2946              	.set CYVAL_UDB_P_U_SC_CK_SEL_EXT_CLK, 0x00000008
 2947              	.set CYVAL_UDB_P_U_SC_CK_SEL_SYSCLK, 0x00000009
 2948              	.set CYREG_UDB_P0_U0_CFG30, 0x400f305e
 2949              	.set CYFLD_UDB_P_U_RES_SEL__OFFSET, 0x00000000
 2950              	.set CYFLD_UDB_P_U_RES_SEL__SIZE, 0x00000002
 2951              	.set CYVAL_UDB_P_U_RES_SEL_RC_IN0, 0x00000000
 2952              	.set CYVAL_UDB_P_U_RES_SEL_RC_IN1, 0x00000001
 2953              	.set CYVAL_UDB_P_U_RES_SEL_RC_IN2, 0x00000002
 2954              	.set CYVAL_UDB_P_U_RES_SEL_RC_IN3, 0x00000003
 2955              	.set CYFLD_UDB_P_U_RES_POL__OFFSET, 0x00000002
 2956              	.set CYFLD_UDB_P_U_RES_POL__SIZE, 0x00000001
 2957              	.set CYVAL_UDB_P_U_RES_POL_NEGATED, 0x00000000
 2958              	.set CYVAL_UDB_P_U_RES_POL_ASSERTED, 0x00000001
 2959              	.set CYFLD_UDB_P_U_EN_RES_CNTCTL__OFFSET, 0x00000003
 2960              	.set CYFLD_UDB_P_U_EN_RES_CNTCTL__SIZE, 0x00000001
 2961              	.set CYVAL_UDB_P_U_EN_RES_CNTCTL_DISABLE, 0x00000000
 2962              	.set CYVAL_UDB_P_U_EN_RES_CNTCTL_ENABLE, 0x00000001
 2963              	.set CYFLD_UDB_P_U_GUDB_WR__OFFSET, 0x00000004
 2964              	.set CYFLD_UDB_P_U_GUDB_WR__SIZE, 0x00000001
 2965              	.set CYVAL_UDB_P_U_GUDB_WR_DISABLE, 0x00000000
 2966              	.set CYVAL_UDB_P_U_GUDB_WR_ENABLE, 0x00000001
 2967              	.set CYFLD_UDB_P_U_DP_RES_POL__OFFSET, 0x00000006
 2968              	.set CYFLD_UDB_P_U_DP_RES_POL__SIZE, 0x00000001
 2969              	.set CYVAL_UDB_P_U_DP_RES_POL_NOINV, 0x00000000
 2970              	.set CYVAL_UDB_P_U_DP_RES_POL_INVERT, 0x00000001
 2971              	.set CYFLD_UDB_P_U_SC_RES_POL__OFFSET, 0x00000007
 2972              	.set CYFLD_UDB_P_U_SC_RES_POL__SIZE, 0x00000001
 2973              	.set CYVAL_UDB_P_U_SC_RES_POL_NOINV, 0x00000000
 2974              	.set CYVAL_UDB_P_U_SC_RES_POL_INVERT, 0x00000001
 2975              	.set CYREG_UDB_P0_U0_CFG31, 0x400f305f
 2976              	.set CYFLD_UDB_P_U_ALT_RES__OFFSET, 0x00000000
 2977              	.set CYFLD_UDB_P_U_ALT_RES__SIZE, 0x00000001
 2978              	.set CYVAL_UDB_P_U_ALT_RES_COMPATIBLE, 0x00000000
 2979              	.set CYVAL_UDB_P_U_ALT_RES_ALTERNATE, 0x00000001
 2980              	.set CYFLD_UDB_P_U_EXT_SYNC__OFFSET, 0x00000001
 2981              	.set CYFLD_UDB_P_U_EXT_SYNC__SIZE, 0x00000001
 2982              	.set CYVAL_UDB_P_U_EXT_SYNC_DISABLE, 0x00000000
 2983              	.set CYVAL_UDB_P_U_EXT_SYNC_ENABLE, 0x00000001
 2984              	.set CYFLD_UDB_P_U_EN_RES_STAT__OFFSET, 0x00000002
 2985              	.set CYFLD_UDB_P_U_EN_RES_STAT__SIZE, 0x00000001
 2986              	.set CYVAL_UDB_P_U_EN_RES_STAT_NEGATED, 0x00000000
 2987              	.set CYVAL_UDB_P_U_EN_RES_STAT_ASSERTED, 0x00000001
 2988              	.set CYFLD_UDB_P_U_EN_RES_DP__OFFSET, 0x00000003
 2989              	.set CYFLD_UDB_P_U_EN_RES_DP__SIZE, 0x00000001
 2990              	.set CYVAL_UDB_P_U_EN_RES_DP_DISABLE, 0x00000000
 2991              	.set CYVAL_UDB_P_U_EN_RES_DP_ENABLE, 0x00000001
 2992              	.set CYFLD_UDB_P_U_EXT_CK_SEL__OFFSET, 0x00000004
 2993              	.set CYFLD_UDB_P_U_EXT_CK_SEL__SIZE, 0x00000002
 2994              	.set CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN0, 0x00000000
 2995              	.set CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN1, 0x00000001
 2996              	.set CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN2, 0x00000002
 2997              	.set CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN3, 0x00000003
 2998              	.set CYFLD_UDB_P_U_PLD0_RES_POL__OFFSET, 0x00000006
 2999              	.set CYFLD_UDB_P_U_PLD0_RES_POL__SIZE, 0x00000001
 3000              	.set CYVAL_UDB_P_U_PLD0_RES_POL_NOINV, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 54


 3001              	.set CYVAL_UDB_P_U_PLD0_RES_POL_INVERT, 0x00000001
 3002              	.set CYFLD_UDB_P_U_PLD1_RES_POL__OFFSET, 0x00000007
 3003              	.set CYFLD_UDB_P_U_PLD1_RES_POL__SIZE, 0x00000001
 3004              	.set CYVAL_UDB_P_U_PLD1_RES_POL_NOINV, 0x00000000
 3005              	.set CYVAL_UDB_P_U_PLD1_RES_POL_INVERT, 0x00000001
 3006              	.set CYREG_UDB_P0_U0_DCFG0, 0x400f3060
 3007              	.set CYFLD_UDB_P_U_CMP_SEL__OFFSET, 0x00000000
 3008              	.set CYFLD_UDB_P_U_CMP_SEL__SIZE, 0x00000001
 3009              	.set CYVAL_UDB_P_U_CMP_SEL_CFG_A, 0x00000000
 3010              	.set CYVAL_UDB_P_U_CMP_SEL_CFG_B, 0x00000001
 3011              	.set CYFLD_UDB_P_U_SI_SEL__OFFSET, 0x00000001
 3012              	.set CYFLD_UDB_P_U_SI_SEL__SIZE, 0x00000001
 3013              	.set CYVAL_UDB_P_U_SI_SEL_CFG_A, 0x00000000
 3014              	.set CYVAL_UDB_P_U_SI_SEL_CFG_B, 0x00000001
 3015              	.set CYFLD_UDB_P_U_CI_SEL__OFFSET, 0x00000002
 3016              	.set CYFLD_UDB_P_U_CI_SEL__SIZE, 0x00000001
 3017              	.set CYVAL_UDB_P_U_CI_SEL_CFG_A, 0x00000000
 3018              	.set CYVAL_UDB_P_U_CI_SEL_CFG_B, 0x00000001
 3019              	.set CYFLD_UDB_P_U_CFB_EN__OFFSET, 0x00000003
 3020              	.set CYFLD_UDB_P_U_CFB_EN__SIZE, 0x00000001
 3021              	.set CYVAL_UDB_P_U_CFB_EN_DISABLE, 0x00000000
 3022              	.set CYVAL_UDB_P_U_CFB_EN_ENABLE, 0x00000001
 3023              	.set CYFLD_UDB_P_U_A1_WR_SRC__OFFSET, 0x00000004
 3024              	.set CYFLD_UDB_P_U_A1_WR_SRC__SIZE, 0x00000002
 3025              	.set CYVAL_UDB_P_U_A1_WR_SRC_NOWRITE, 0x00000000
 3026              	.set CYVAL_UDB_P_U_A1_WR_SRC_ALU, 0x00000001
 3027              	.set CYVAL_UDB_P_U_A1_WR_SRC_D1, 0x00000002
 3028              	.set CYVAL_UDB_P_U_A1_WR_SRC_F1, 0x00000003
 3029              	.set CYFLD_UDB_P_U_A0_WR_SRC__OFFSET, 0x00000006
 3030              	.set CYFLD_UDB_P_U_A0_WR_SRC__SIZE, 0x00000002
 3031              	.set CYVAL_UDB_P_U_A0_WR_SRC_NOWRITE, 0x00000000
 3032              	.set CYVAL_UDB_P_U_A0_WR_SRC_ALU, 0x00000001
 3033              	.set CYVAL_UDB_P_U_A0_WR_SRC_D0, 0x00000002
 3034              	.set CYVAL_UDB_P_U_A0_WR_SRC_F0, 0x00000003
 3035              	.set CYFLD_UDB_P_U_SHIFT__OFFSET, 0x00000008
 3036              	.set CYFLD_UDB_P_U_SHIFT__SIZE, 0x00000002
 3037              	.set CYVAL_UDB_P_U_SHIFT_NOSHIFT, 0x00000000
 3038              	.set CYVAL_UDB_P_U_SHIFT_LEFT, 0x00000001
 3039              	.set CYVAL_UDB_P_U_SHIFT_RIGHT, 0x00000002
 3040              	.set CYVAL_UDB_P_U_SHIFT_SWAP, 0x00000003
 3041              	.set CYFLD_UDB_P_U_SRC_B__OFFSET, 0x0000000a
 3042              	.set CYFLD_UDB_P_U_SRC_B__SIZE, 0x00000002
 3043              	.set CYVAL_UDB_P_U_SRC_B_D0, 0x00000000
 3044              	.set CYVAL_UDB_P_U_SRC_B_D1, 0x00000001
 3045              	.set CYVAL_UDB_P_U_SRC_B_A0, 0x00000002
 3046              	.set CYVAL_UDB_P_U_SRC_B_A1, 0x00000003
 3047              	.set CYFLD_UDB_P_U_SRC_A__OFFSET, 0x0000000c
 3048              	.set CYFLD_UDB_P_U_SRC_A__SIZE, 0x00000001
 3049              	.set CYVAL_UDB_P_U_SRC_A_A0, 0x00000000
 3050              	.set CYVAL_UDB_P_U_SRC_A_A1, 0x00000001
 3051              	.set CYFLD_UDB_P_U_FUNC__OFFSET, 0x0000000d
 3052              	.set CYFLD_UDB_P_U_FUNC__SIZE, 0x00000003
 3053              	.set CYVAL_UDB_P_U_FUNC_PASS, 0x00000000
 3054              	.set CYVAL_UDB_P_U_FUNC_INC_A, 0x00000001
 3055              	.set CYVAL_UDB_P_U_FUNC_DEC_A, 0x00000002
 3056              	.set CYVAL_UDB_P_U_FUNC_ADD, 0x00000003
 3057              	.set CYVAL_UDB_P_U_FUNC_SUB, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 55


 3058              	.set CYVAL_UDB_P_U_FUNC_XOR, 0x00000005
 3059              	.set CYVAL_UDB_P_U_FUNC_AND, 0x00000006
 3060              	.set CYVAL_UDB_P_U_FUNC_OR, 0x00000007
 3061              	.set CYREG_UDB_P0_U0_DCFG1, 0x400f3062
 3062              	.set CYREG_UDB_P0_U0_DCFG2, 0x400f3064
 3063              	.set CYREG_UDB_P0_U0_DCFG3, 0x400f3066
 3064              	.set CYREG_UDB_P0_U0_DCFG4, 0x400f3068
 3065              	.set CYREG_UDB_P0_U0_DCFG5, 0x400f306a
 3066              	.set CYREG_UDB_P0_U0_DCFG6, 0x400f306c
 3067              	.set CYREG_UDB_P0_U0_DCFG7, 0x400f306e
 3068              	.set CYDEV_UDB_P0_U1_BASE, 0x400f3080
 3069              	.set CYDEV_UDB_P0_U1_SIZE, 0x00000080
 3070              	.set CYREG_UDB_P0_U1_PLD_IT0, 0x400f3080
 3071              	.set CYREG_UDB_P0_U1_PLD_IT1, 0x400f3084
 3072              	.set CYREG_UDB_P0_U1_PLD_IT2, 0x400f3088
 3073              	.set CYREG_UDB_P0_U1_PLD_IT3, 0x400f308c
 3074              	.set CYREG_UDB_P0_U1_PLD_IT4, 0x400f3090
 3075              	.set CYREG_UDB_P0_U1_PLD_IT5, 0x400f3094
 3076              	.set CYREG_UDB_P0_U1_PLD_IT6, 0x400f3098
 3077              	.set CYREG_UDB_P0_U1_PLD_IT7, 0x400f309c
 3078              	.set CYREG_UDB_P0_U1_PLD_IT8, 0x400f30a0
 3079              	.set CYREG_UDB_P0_U1_PLD_IT9, 0x400f30a4
 3080              	.set CYREG_UDB_P0_U1_PLD_IT10, 0x400f30a8
 3081              	.set CYREG_UDB_P0_U1_PLD_IT11, 0x400f30ac
 3082              	.set CYREG_UDB_P0_U1_PLD_ORT0, 0x400f30b0
 3083              	.set CYREG_UDB_P0_U1_PLD_ORT1, 0x400f30b2
 3084              	.set CYREG_UDB_P0_U1_PLD_ORT2, 0x400f30b4
 3085              	.set CYREG_UDB_P0_U1_PLD_ORT3, 0x400f30b6
 3086              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST, 0x400f30b8
 3087              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB, 0x400f30ba
 3088              	.set CYREG_UDB_P0_U1_PLD_MC_SET_RESET, 0x400f30bc
 3089              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS, 0x400f30be
 3090              	.set CYREG_UDB_P0_U1_CFG0, 0x400f30c0
 3091              	.set CYREG_UDB_P0_U1_CFG1, 0x400f30c1
 3092              	.set CYREG_UDB_P0_U1_CFG2, 0x400f30c2
 3093              	.set CYREG_UDB_P0_U1_CFG3, 0x400f30c3
 3094              	.set CYREG_UDB_P0_U1_CFG4, 0x400f30c4
 3095              	.set CYREG_UDB_P0_U1_CFG5, 0x400f30c5
 3096              	.set CYREG_UDB_P0_U1_CFG6, 0x400f30c6
 3097              	.set CYREG_UDB_P0_U1_CFG7, 0x400f30c7
 3098              	.set CYREG_UDB_P0_U1_CFG8, 0x400f30c8
 3099              	.set CYREG_UDB_P0_U1_CFG9, 0x400f30c9
 3100              	.set CYREG_UDB_P0_U1_CFG10, 0x400f30ca
 3101              	.set CYREG_UDB_P0_U1_CFG11, 0x400f30cb
 3102              	.set CYREG_UDB_P0_U1_CFG12, 0x400f30cc
 3103              	.set CYREG_UDB_P0_U1_CFG13, 0x400f30cd
 3104              	.set CYREG_UDB_P0_U1_CFG14, 0x400f30ce
 3105              	.set CYREG_UDB_P0_U1_CFG15, 0x400f30cf
 3106              	.set CYREG_UDB_P0_U1_CFG16, 0x400f30d0
 3107              	.set CYREG_UDB_P0_U1_CFG17, 0x400f30d1
 3108              	.set CYREG_UDB_P0_U1_CFG18, 0x400f30d2
 3109              	.set CYREG_UDB_P0_U1_CFG19, 0x400f30d3
 3110              	.set CYREG_UDB_P0_U1_CFG20, 0x400f30d4
 3111              	.set CYREG_UDB_P0_U1_CFG21, 0x400f30d5
 3112              	.set CYREG_UDB_P0_U1_CFG22, 0x400f30d6
 3113              	.set CYREG_UDB_P0_U1_CFG23, 0x400f30d7
 3114              	.set CYREG_UDB_P0_U1_CFG24, 0x400f30d8
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 56


 3115              	.set CYREG_UDB_P0_U1_CFG25, 0x400f30d9
 3116              	.set CYREG_UDB_P0_U1_CFG26, 0x400f30da
 3117              	.set CYREG_UDB_P0_U1_CFG27, 0x400f30db
 3118              	.set CYREG_UDB_P0_U1_CFG28, 0x400f30dc
 3119              	.set CYREG_UDB_P0_U1_CFG29, 0x400f30dd
 3120              	.set CYREG_UDB_P0_U1_CFG30, 0x400f30de
 3121              	.set CYREG_UDB_P0_U1_CFG31, 0x400f30df
 3122              	.set CYREG_UDB_P0_U1_DCFG0, 0x400f30e0
 3123              	.set CYREG_UDB_P0_U1_DCFG1, 0x400f30e2
 3124              	.set CYREG_UDB_P0_U1_DCFG2, 0x400f30e4
 3125              	.set CYREG_UDB_P0_U1_DCFG3, 0x400f30e6
 3126              	.set CYREG_UDB_P0_U1_DCFG4, 0x400f30e8
 3127              	.set CYREG_UDB_P0_U1_DCFG5, 0x400f30ea
 3128              	.set CYREG_UDB_P0_U1_DCFG6, 0x400f30ec
 3129              	.set CYREG_UDB_P0_U1_DCFG7, 0x400f30ee
 3130              	.set CYDEV_UDB_P0_ROUTE_BASE, 0x400f3100
 3131              	.set CYDEV_UDB_P0_ROUTE_SIZE, 0x00000100
 3132              	.set CYREG_UDB_P0_ROUTE_HC0, 0x400f3100
 3133              	.set CYFLD_UDB_P_ROUTE_HC_BYTE__OFFSET, 0x00000000
 3134              	.set CYFLD_UDB_P_ROUTE_HC_BYTE__SIZE, 0x00000008
 3135              	.set CYREG_UDB_P0_ROUTE_HC1, 0x400f3101
 3136              	.set CYREG_UDB_P0_ROUTE_HC2, 0x400f3102
 3137              	.set CYREG_UDB_P0_ROUTE_HC3, 0x400f3103
 3138              	.set CYREG_UDB_P0_ROUTE_HC4, 0x400f3104
 3139              	.set CYREG_UDB_P0_ROUTE_HC5, 0x400f3105
 3140              	.set CYREG_UDB_P0_ROUTE_HC6, 0x400f3106
 3141              	.set CYREG_UDB_P0_ROUTE_HC7, 0x400f3107
 3142              	.set CYREG_UDB_P0_ROUTE_HC8, 0x400f3108
 3143              	.set CYREG_UDB_P0_ROUTE_HC9, 0x400f3109
 3144              	.set CYREG_UDB_P0_ROUTE_HC10, 0x400f310a
 3145              	.set CYREG_UDB_P0_ROUTE_HC11, 0x400f310b
 3146              	.set CYREG_UDB_P0_ROUTE_HC12, 0x400f310c
 3147              	.set CYREG_UDB_P0_ROUTE_HC13, 0x400f310d
 3148              	.set CYREG_UDB_P0_ROUTE_HC14, 0x400f310e
 3149              	.set CYREG_UDB_P0_ROUTE_HC15, 0x400f310f
 3150              	.set CYREG_UDB_P0_ROUTE_HC16, 0x400f3110
 3151              	.set CYREG_UDB_P0_ROUTE_HC17, 0x400f3111
 3152              	.set CYREG_UDB_P0_ROUTE_HC18, 0x400f3112
 3153              	.set CYREG_UDB_P0_ROUTE_HC19, 0x400f3113
 3154              	.set CYREG_UDB_P0_ROUTE_HC20, 0x400f3114
 3155              	.set CYREG_UDB_P0_ROUTE_HC21, 0x400f3115
 3156              	.set CYREG_UDB_P0_ROUTE_HC22, 0x400f3116
 3157              	.set CYREG_UDB_P0_ROUTE_HC23, 0x400f3117
 3158              	.set CYREG_UDB_P0_ROUTE_HC24, 0x400f3118
 3159              	.set CYREG_UDB_P0_ROUTE_HC25, 0x400f3119
 3160              	.set CYREG_UDB_P0_ROUTE_HC26, 0x400f311a
 3161              	.set CYREG_UDB_P0_ROUTE_HC27, 0x400f311b
 3162              	.set CYREG_UDB_P0_ROUTE_HC28, 0x400f311c
 3163              	.set CYREG_UDB_P0_ROUTE_HC29, 0x400f311d
 3164              	.set CYREG_UDB_P0_ROUTE_HC30, 0x400f311e
 3165              	.set CYREG_UDB_P0_ROUTE_HC31, 0x400f311f
 3166              	.set CYREG_UDB_P0_ROUTE_HC32, 0x400f3120
 3167              	.set CYREG_UDB_P0_ROUTE_HC33, 0x400f3121
 3168              	.set CYREG_UDB_P0_ROUTE_HC34, 0x400f3122
 3169              	.set CYREG_UDB_P0_ROUTE_HC35, 0x400f3123
 3170              	.set CYREG_UDB_P0_ROUTE_HC36, 0x400f3124
 3171              	.set CYREG_UDB_P0_ROUTE_HC37, 0x400f3125
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 57


 3172              	.set CYREG_UDB_P0_ROUTE_HC38, 0x400f3126
 3173              	.set CYREG_UDB_P0_ROUTE_HC39, 0x400f3127
 3174              	.set CYREG_UDB_P0_ROUTE_HC40, 0x400f3128
 3175              	.set CYREG_UDB_P0_ROUTE_HC41, 0x400f3129
 3176              	.set CYREG_UDB_P0_ROUTE_HC42, 0x400f312a
 3177              	.set CYREG_UDB_P0_ROUTE_HC43, 0x400f312b
 3178              	.set CYREG_UDB_P0_ROUTE_HC44, 0x400f312c
 3179              	.set CYREG_UDB_P0_ROUTE_HC45, 0x400f312d
 3180              	.set CYREG_UDB_P0_ROUTE_HC46, 0x400f312e
 3181              	.set CYREG_UDB_P0_ROUTE_HC47, 0x400f312f
 3182              	.set CYREG_UDB_P0_ROUTE_HC48, 0x400f3130
 3183              	.set CYREG_UDB_P0_ROUTE_HC49, 0x400f3131
 3184              	.set CYREG_UDB_P0_ROUTE_HC50, 0x400f3132
 3185              	.set CYREG_UDB_P0_ROUTE_HC51, 0x400f3133
 3186              	.set CYREG_UDB_P0_ROUTE_HC52, 0x400f3134
 3187              	.set CYREG_UDB_P0_ROUTE_HC53, 0x400f3135
 3188              	.set CYREG_UDB_P0_ROUTE_HC54, 0x400f3136
 3189              	.set CYREG_UDB_P0_ROUTE_HC55, 0x400f3137
 3190              	.set CYREG_UDB_P0_ROUTE_HC56, 0x400f3138
 3191              	.set CYREG_UDB_P0_ROUTE_HC57, 0x400f3139
 3192              	.set CYREG_UDB_P0_ROUTE_HC58, 0x400f313a
 3193              	.set CYREG_UDB_P0_ROUTE_HC59, 0x400f313b
 3194              	.set CYREG_UDB_P0_ROUTE_HC60, 0x400f313c
 3195              	.set CYREG_UDB_P0_ROUTE_HC61, 0x400f313d
 3196              	.set CYREG_UDB_P0_ROUTE_HC62, 0x400f313e
 3197              	.set CYREG_UDB_P0_ROUTE_HC63, 0x400f313f
 3198              	.set CYREG_UDB_P0_ROUTE_HC64, 0x400f3140
 3199              	.set CYREG_UDB_P0_ROUTE_HC65, 0x400f3141
 3200              	.set CYREG_UDB_P0_ROUTE_HC66, 0x400f3142
 3201              	.set CYREG_UDB_P0_ROUTE_HC67, 0x400f3143
 3202              	.set CYREG_UDB_P0_ROUTE_HC68, 0x400f3144
 3203              	.set CYREG_UDB_P0_ROUTE_HC69, 0x400f3145
 3204              	.set CYREG_UDB_P0_ROUTE_HC70, 0x400f3146
 3205              	.set CYREG_UDB_P0_ROUTE_HC71, 0x400f3147
 3206              	.set CYREG_UDB_P0_ROUTE_HC72, 0x400f3148
 3207              	.set CYREG_UDB_P0_ROUTE_HC73, 0x400f3149
 3208              	.set CYREG_UDB_P0_ROUTE_HC74, 0x400f314a
 3209              	.set CYREG_UDB_P0_ROUTE_HC75, 0x400f314b
 3210              	.set CYREG_UDB_P0_ROUTE_HC76, 0x400f314c
 3211              	.set CYREG_UDB_P0_ROUTE_HC77, 0x400f314d
 3212              	.set CYREG_UDB_P0_ROUTE_HC78, 0x400f314e
 3213              	.set CYREG_UDB_P0_ROUTE_HC79, 0x400f314f
 3214              	.set CYREG_UDB_P0_ROUTE_HC80, 0x400f3150
 3215              	.set CYREG_UDB_P0_ROUTE_HC81, 0x400f3151
 3216              	.set CYREG_UDB_P0_ROUTE_HC82, 0x400f3152
 3217              	.set CYREG_UDB_P0_ROUTE_HC83, 0x400f3153
 3218              	.set CYREG_UDB_P0_ROUTE_HC84, 0x400f3154
 3219              	.set CYREG_UDB_P0_ROUTE_HC85, 0x400f3155
 3220              	.set CYREG_UDB_P0_ROUTE_HC86, 0x400f3156
 3221              	.set CYREG_UDB_P0_ROUTE_HC87, 0x400f3157
 3222              	.set CYREG_UDB_P0_ROUTE_HC88, 0x400f3158
 3223              	.set CYREG_UDB_P0_ROUTE_HC89, 0x400f3159
 3224              	.set CYREG_UDB_P0_ROUTE_HC90, 0x400f315a
 3225              	.set CYREG_UDB_P0_ROUTE_HC91, 0x400f315b
 3226              	.set CYREG_UDB_P0_ROUTE_HC92, 0x400f315c
 3227              	.set CYREG_UDB_P0_ROUTE_HC93, 0x400f315d
 3228              	.set CYREG_UDB_P0_ROUTE_HC94, 0x400f315e
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 58


 3229              	.set CYREG_UDB_P0_ROUTE_HC95, 0x400f315f
 3230              	.set CYREG_UDB_P0_ROUTE_HC96, 0x400f3160
 3231              	.set CYREG_UDB_P0_ROUTE_HC97, 0x400f3161
 3232              	.set CYREG_UDB_P0_ROUTE_HC98, 0x400f3162
 3233              	.set CYREG_UDB_P0_ROUTE_HC99, 0x400f3163
 3234              	.set CYREG_UDB_P0_ROUTE_HC100, 0x400f3164
 3235              	.set CYREG_UDB_P0_ROUTE_HC101, 0x400f3165
 3236              	.set CYREG_UDB_P0_ROUTE_HC102, 0x400f3166
 3237              	.set CYREG_UDB_P0_ROUTE_HC103, 0x400f3167
 3238              	.set CYREG_UDB_P0_ROUTE_HC104, 0x400f3168
 3239              	.set CYREG_UDB_P0_ROUTE_HC105, 0x400f3169
 3240              	.set CYREG_UDB_P0_ROUTE_HC106, 0x400f316a
 3241              	.set CYREG_UDB_P0_ROUTE_HC107, 0x400f316b
 3242              	.set CYREG_UDB_P0_ROUTE_HC108, 0x400f316c
 3243              	.set CYREG_UDB_P0_ROUTE_HC109, 0x400f316d
 3244              	.set CYREG_UDB_P0_ROUTE_HC110, 0x400f316e
 3245              	.set CYREG_UDB_P0_ROUTE_HC111, 0x400f316f
 3246              	.set CYREG_UDB_P0_ROUTE_HC112, 0x400f3170
 3247              	.set CYREG_UDB_P0_ROUTE_HC113, 0x400f3171
 3248              	.set CYREG_UDB_P0_ROUTE_HC114, 0x400f3172
 3249              	.set CYREG_UDB_P0_ROUTE_HC115, 0x400f3173
 3250              	.set CYREG_UDB_P0_ROUTE_HC116, 0x400f3174
 3251              	.set CYREG_UDB_P0_ROUTE_HC117, 0x400f3175
 3252              	.set CYREG_UDB_P0_ROUTE_HC118, 0x400f3176
 3253              	.set CYREG_UDB_P0_ROUTE_HC119, 0x400f3177
 3254              	.set CYREG_UDB_P0_ROUTE_HC120, 0x400f3178
 3255              	.set CYREG_UDB_P0_ROUTE_HC121, 0x400f3179
 3256              	.set CYREG_UDB_P0_ROUTE_HC122, 0x400f317a
 3257              	.set CYREG_UDB_P0_ROUTE_HC123, 0x400f317b
 3258              	.set CYREG_UDB_P0_ROUTE_HC124, 0x400f317c
 3259              	.set CYREG_UDB_P0_ROUTE_HC125, 0x400f317d
 3260              	.set CYREG_UDB_P0_ROUTE_HC126, 0x400f317e
 3261              	.set CYREG_UDB_P0_ROUTE_HC127, 0x400f317f
 3262              	.set CYREG_UDB_P0_ROUTE_HV_L0, 0x400f3180
 3263              	.set CYFLD_UDB_P_ROUTE_HV_BYTE__OFFSET, 0x00000000
 3264              	.set CYFLD_UDB_P_ROUTE_HV_BYTE__SIZE, 0x00000008
 3265              	.set CYREG_UDB_P0_ROUTE_HV_L1, 0x400f3181
 3266              	.set CYREG_UDB_P0_ROUTE_HV_L2, 0x400f3182
 3267              	.set CYREG_UDB_P0_ROUTE_HV_L3, 0x400f3183
 3268              	.set CYREG_UDB_P0_ROUTE_HV_L4, 0x400f3184
 3269              	.set CYREG_UDB_P0_ROUTE_HV_L5, 0x400f3185
 3270              	.set CYREG_UDB_P0_ROUTE_HV_L6, 0x400f3186
 3271              	.set CYREG_UDB_P0_ROUTE_HV_L7, 0x400f3187
 3272              	.set CYREG_UDB_P0_ROUTE_HV_L8, 0x400f3188
 3273              	.set CYREG_UDB_P0_ROUTE_HV_L9, 0x400f3189
 3274              	.set CYREG_UDB_P0_ROUTE_HV_L10, 0x400f318a
 3275              	.set CYREG_UDB_P0_ROUTE_HV_L11, 0x400f318b
 3276              	.set CYREG_UDB_P0_ROUTE_HV_L12, 0x400f318c
 3277              	.set CYREG_UDB_P0_ROUTE_HV_L13, 0x400f318d
 3278              	.set CYREG_UDB_P0_ROUTE_HV_L14, 0x400f318e
 3279              	.set CYREG_UDB_P0_ROUTE_HV_L15, 0x400f318f
 3280              	.set CYREG_UDB_P0_ROUTE_HS0, 0x400f3190
 3281              	.set CYFLD_UDB_P_ROUTE_HS_BYTE__OFFSET, 0x00000000
 3282              	.set CYFLD_UDB_P_ROUTE_HS_BYTE__SIZE, 0x00000008
 3283              	.set CYREG_UDB_P0_ROUTE_HS1, 0x400f3191
 3284              	.set CYREG_UDB_P0_ROUTE_HS2, 0x400f3192
 3285              	.set CYREG_UDB_P0_ROUTE_HS3, 0x400f3193
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 59


 3286              	.set CYREG_UDB_P0_ROUTE_HS4, 0x400f3194
 3287              	.set CYREG_UDB_P0_ROUTE_HS5, 0x400f3195
 3288              	.set CYREG_UDB_P0_ROUTE_HS6, 0x400f3196
 3289              	.set CYREG_UDB_P0_ROUTE_HS7, 0x400f3197
 3290              	.set CYREG_UDB_P0_ROUTE_HS8, 0x400f3198
 3291              	.set CYREG_UDB_P0_ROUTE_HS9, 0x400f3199
 3292              	.set CYREG_UDB_P0_ROUTE_HS10, 0x400f319a
 3293              	.set CYREG_UDB_P0_ROUTE_HS11, 0x400f319b
 3294              	.set CYREG_UDB_P0_ROUTE_HS12, 0x400f319c
 3295              	.set CYREG_UDB_P0_ROUTE_HS13, 0x400f319d
 3296              	.set CYREG_UDB_P0_ROUTE_HS14, 0x400f319e
 3297              	.set CYREG_UDB_P0_ROUTE_HS15, 0x400f319f
 3298              	.set CYREG_UDB_P0_ROUTE_HS16, 0x400f31a0
 3299              	.set CYREG_UDB_P0_ROUTE_HS17, 0x400f31a1
 3300              	.set CYREG_UDB_P0_ROUTE_HS18, 0x400f31a2
 3301              	.set CYREG_UDB_P0_ROUTE_HS19, 0x400f31a3
 3302              	.set CYREG_UDB_P0_ROUTE_HS20, 0x400f31a4
 3303              	.set CYREG_UDB_P0_ROUTE_HS21, 0x400f31a5
 3304              	.set CYREG_UDB_P0_ROUTE_HS22, 0x400f31a6
 3305              	.set CYREG_UDB_P0_ROUTE_HS23, 0x400f31a7
 3306              	.set CYREG_UDB_P0_ROUTE_HV_R0, 0x400f31a8
 3307              	.set CYREG_UDB_P0_ROUTE_HV_R1, 0x400f31a9
 3308              	.set CYREG_UDB_P0_ROUTE_HV_R2, 0x400f31aa
 3309              	.set CYREG_UDB_P0_ROUTE_HV_R3, 0x400f31ab
 3310              	.set CYREG_UDB_P0_ROUTE_HV_R4, 0x400f31ac
 3311              	.set CYREG_UDB_P0_ROUTE_HV_R5, 0x400f31ad
 3312              	.set CYREG_UDB_P0_ROUTE_HV_R6, 0x400f31ae
 3313              	.set CYREG_UDB_P0_ROUTE_HV_R7, 0x400f31af
 3314              	.set CYREG_UDB_P0_ROUTE_HV_R8, 0x400f31b0
 3315              	.set CYREG_UDB_P0_ROUTE_HV_R9, 0x400f31b1
 3316              	.set CYREG_UDB_P0_ROUTE_HV_R10, 0x400f31b2
 3317              	.set CYREG_UDB_P0_ROUTE_HV_R11, 0x400f31b3
 3318              	.set CYREG_UDB_P0_ROUTE_HV_R12, 0x400f31b4
 3319              	.set CYREG_UDB_P0_ROUTE_HV_R13, 0x400f31b5
 3320              	.set CYREG_UDB_P0_ROUTE_HV_R14, 0x400f31b6
 3321              	.set CYREG_UDB_P0_ROUTE_HV_R15, 0x400f31b7
 3322              	.set CYREG_UDB_P0_ROUTE_PLD0IN0, 0x400f31c0
 3323              	.set CYFLD_UDB_P_ROUTE_PI_TOP__OFFSET, 0x00000000
 3324              	.set CYFLD_UDB_P_ROUTE_PI_TOP__SIZE, 0x00000004
 3325              	.set CYFLD_UDB_P_ROUTE_PI_BOT__OFFSET, 0x00000004
 3326              	.set CYFLD_UDB_P_ROUTE_PI_BOT__SIZE, 0x00000004
 3327              	.set CYREG_UDB_P0_ROUTE_PLD0IN1, 0x400f31c2
 3328              	.set CYREG_UDB_P0_ROUTE_PLD0IN2, 0x400f31c4
 3329              	.set CYREG_UDB_P0_ROUTE_PLD1IN0, 0x400f31ca
 3330              	.set CYREG_UDB_P0_ROUTE_PLD1IN1, 0x400f31cc
 3331              	.set CYREG_UDB_P0_ROUTE_PLD1IN2, 0x400f31ce
 3332              	.set CYREG_UDB_P0_ROUTE_DPIN0, 0x400f31d0
 3333              	.set CYREG_UDB_P0_ROUTE_DPIN1, 0x400f31d2
 3334              	.set CYFLD_UDB_P_ROUTE_PI_TOP2__OFFSET, 0x00000002
 3335              	.set CYFLD_UDB_P_ROUTE_PI_TOP2__SIZE, 0x00000002
 3336              	.set CYFLD_UDB_P_ROUTE_PI_BOT2__OFFSET, 0x00000004
 3337              	.set CYFLD_UDB_P_ROUTE_PI_BOT2__SIZE, 0x00000002
 3338              	.set CYREG_UDB_P0_ROUTE_SCIN, 0x400f31d6
 3339              	.set CYREG_UDB_P0_ROUTE_SCIOIN, 0x400f31d8
 3340              	.set CYREG_UDB_P0_ROUTE_RCIN, 0x400f31de
 3341              	.set CYREG_UDB_P0_ROUTE_VS0, 0x400f31e0
 3342              	.set CYFLD_UDB_P_ROUTE_VS_TOP__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 60


 3343              	.set CYFLD_UDB_P_ROUTE_VS_TOP__SIZE, 0x00000004
 3344              	.set CYFLD_UDB_P_ROUTE_VS_BOT__OFFSET, 0x00000004
 3345              	.set CYFLD_UDB_P_ROUTE_VS_BOT__SIZE, 0x00000004
 3346              	.set CYREG_UDB_P0_ROUTE_VS1, 0x400f31e2
 3347              	.set CYREG_UDB_P0_ROUTE_VS2, 0x400f31e4
 3348              	.set CYREG_UDB_P0_ROUTE_VS3, 0x400f31e6
 3349              	.set CYREG_UDB_P0_ROUTE_VS4, 0x400f31e8
 3350              	.set CYREG_UDB_P0_ROUTE_VS5, 0x400f31ea
 3351              	.set CYREG_UDB_P0_ROUTE_VS6, 0x400f31ec
 3352              	.set CYREG_UDB_P0_ROUTE_VS7, 0x400f31ee
 3353              	.set CYDEV_UDB_P1_BASE, 0x400f3200
 3354              	.set CYDEV_UDB_P1_SIZE, 0x00000200
 3355              	.set CYDEV_UDB_P1_U0_BASE, 0x400f3200
 3356              	.set CYDEV_UDB_P1_U0_SIZE, 0x00000080
 3357              	.set CYREG_UDB_P1_U0_PLD_IT0, 0x400f3200
 3358              	.set CYREG_UDB_P1_U0_PLD_IT1, 0x400f3204
 3359              	.set CYREG_UDB_P1_U0_PLD_IT2, 0x400f3208
 3360              	.set CYREG_UDB_P1_U0_PLD_IT3, 0x400f320c
 3361              	.set CYREG_UDB_P1_U0_PLD_IT4, 0x400f3210
 3362              	.set CYREG_UDB_P1_U0_PLD_IT5, 0x400f3214
 3363              	.set CYREG_UDB_P1_U0_PLD_IT6, 0x400f3218
 3364              	.set CYREG_UDB_P1_U0_PLD_IT7, 0x400f321c
 3365              	.set CYREG_UDB_P1_U0_PLD_IT8, 0x400f3220
 3366              	.set CYREG_UDB_P1_U0_PLD_IT9, 0x400f3224
 3367              	.set CYREG_UDB_P1_U0_PLD_IT10, 0x400f3228
 3368              	.set CYREG_UDB_P1_U0_PLD_IT11, 0x400f322c
 3369              	.set CYREG_UDB_P1_U0_PLD_ORT0, 0x400f3230
 3370              	.set CYREG_UDB_P1_U0_PLD_ORT1, 0x400f3232
 3371              	.set CYREG_UDB_P1_U0_PLD_ORT2, 0x400f3234
 3372              	.set CYREG_UDB_P1_U0_PLD_ORT3, 0x400f3236
 3373              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST, 0x400f3238
 3374              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB, 0x400f323a
 3375              	.set CYREG_UDB_P1_U0_PLD_MC_SET_RESET, 0x400f323c
 3376              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS, 0x400f323e
 3377              	.set CYREG_UDB_P1_U0_CFG0, 0x400f3240
 3378              	.set CYREG_UDB_P1_U0_CFG1, 0x400f3241
 3379              	.set CYREG_UDB_P1_U0_CFG2, 0x400f3242
 3380              	.set CYREG_UDB_P1_U0_CFG3, 0x400f3243
 3381              	.set CYREG_UDB_P1_U0_CFG4, 0x400f3244
 3382              	.set CYREG_UDB_P1_U0_CFG5, 0x400f3245
 3383              	.set CYREG_UDB_P1_U0_CFG6, 0x400f3246
 3384              	.set CYREG_UDB_P1_U0_CFG7, 0x400f3247
 3385              	.set CYREG_UDB_P1_U0_CFG8, 0x400f3248
 3386              	.set CYREG_UDB_P1_U0_CFG9, 0x400f3249
 3387              	.set CYREG_UDB_P1_U0_CFG10, 0x400f324a
 3388              	.set CYREG_UDB_P1_U0_CFG11, 0x400f324b
 3389              	.set CYREG_UDB_P1_U0_CFG12, 0x400f324c
 3390              	.set CYREG_UDB_P1_U0_CFG13, 0x400f324d
 3391              	.set CYREG_UDB_P1_U0_CFG14, 0x400f324e
 3392              	.set CYREG_UDB_P1_U0_CFG15, 0x400f324f
 3393              	.set CYREG_UDB_P1_U0_CFG16, 0x400f3250
 3394              	.set CYREG_UDB_P1_U0_CFG17, 0x400f3251
 3395              	.set CYREG_UDB_P1_U0_CFG18, 0x400f3252
 3396              	.set CYREG_UDB_P1_U0_CFG19, 0x400f3253
 3397              	.set CYREG_UDB_P1_U0_CFG20, 0x400f3254
 3398              	.set CYREG_UDB_P1_U0_CFG21, 0x400f3255
 3399              	.set CYREG_UDB_P1_U0_CFG22, 0x400f3256
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 61


 3400              	.set CYREG_UDB_P1_U0_CFG23, 0x400f3257
 3401              	.set CYREG_UDB_P1_U0_CFG24, 0x400f3258
 3402              	.set CYREG_UDB_P1_U0_CFG25, 0x400f3259
 3403              	.set CYREG_UDB_P1_U0_CFG26, 0x400f325a
 3404              	.set CYREG_UDB_P1_U0_CFG27, 0x400f325b
 3405              	.set CYREG_UDB_P1_U0_CFG28, 0x400f325c
 3406              	.set CYREG_UDB_P1_U0_CFG29, 0x400f325d
 3407              	.set CYREG_UDB_P1_U0_CFG30, 0x400f325e
 3408              	.set CYREG_UDB_P1_U0_CFG31, 0x400f325f
 3409              	.set CYREG_UDB_P1_U0_DCFG0, 0x400f3260
 3410              	.set CYREG_UDB_P1_U0_DCFG1, 0x400f3262
 3411              	.set CYREG_UDB_P1_U0_DCFG2, 0x400f3264
 3412              	.set CYREG_UDB_P1_U0_DCFG3, 0x400f3266
 3413              	.set CYREG_UDB_P1_U0_DCFG4, 0x400f3268
 3414              	.set CYREG_UDB_P1_U0_DCFG5, 0x400f326a
 3415              	.set CYREG_UDB_P1_U0_DCFG6, 0x400f326c
 3416              	.set CYREG_UDB_P1_U0_DCFG7, 0x400f326e
 3417              	.set CYDEV_UDB_P1_U1_BASE, 0x400f3280
 3418              	.set CYDEV_UDB_P1_U1_SIZE, 0x00000080
 3419              	.set CYREG_UDB_P1_U1_PLD_IT0, 0x400f3280
 3420              	.set CYREG_UDB_P1_U1_PLD_IT1, 0x400f3284
 3421              	.set CYREG_UDB_P1_U1_PLD_IT2, 0x400f3288
 3422              	.set CYREG_UDB_P1_U1_PLD_IT3, 0x400f328c
 3423              	.set CYREG_UDB_P1_U1_PLD_IT4, 0x400f3290
 3424              	.set CYREG_UDB_P1_U1_PLD_IT5, 0x400f3294
 3425              	.set CYREG_UDB_P1_U1_PLD_IT6, 0x400f3298
 3426              	.set CYREG_UDB_P1_U1_PLD_IT7, 0x400f329c
 3427              	.set CYREG_UDB_P1_U1_PLD_IT8, 0x400f32a0
 3428              	.set CYREG_UDB_P1_U1_PLD_IT9, 0x400f32a4
 3429              	.set CYREG_UDB_P1_U1_PLD_IT10, 0x400f32a8
 3430              	.set CYREG_UDB_P1_U1_PLD_IT11, 0x400f32ac
 3431              	.set CYREG_UDB_P1_U1_PLD_ORT0, 0x400f32b0
 3432              	.set CYREG_UDB_P1_U1_PLD_ORT1, 0x400f32b2
 3433              	.set CYREG_UDB_P1_U1_PLD_ORT2, 0x400f32b4
 3434              	.set CYREG_UDB_P1_U1_PLD_ORT3, 0x400f32b6
 3435              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST, 0x400f32b8
 3436              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB, 0x400f32ba
 3437              	.set CYREG_UDB_P1_U1_PLD_MC_SET_RESET, 0x400f32bc
 3438              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS, 0x400f32be
 3439              	.set CYREG_UDB_P1_U1_CFG0, 0x400f32c0
 3440              	.set CYREG_UDB_P1_U1_CFG1, 0x400f32c1
 3441              	.set CYREG_UDB_P1_U1_CFG2, 0x400f32c2
 3442              	.set CYREG_UDB_P1_U1_CFG3, 0x400f32c3
 3443              	.set CYREG_UDB_P1_U1_CFG4, 0x400f32c4
 3444              	.set CYREG_UDB_P1_U1_CFG5, 0x400f32c5
 3445              	.set CYREG_UDB_P1_U1_CFG6, 0x400f32c6
 3446              	.set CYREG_UDB_P1_U1_CFG7, 0x400f32c7
 3447              	.set CYREG_UDB_P1_U1_CFG8, 0x400f32c8
 3448              	.set CYREG_UDB_P1_U1_CFG9, 0x400f32c9
 3449              	.set CYREG_UDB_P1_U1_CFG10, 0x400f32ca
 3450              	.set CYREG_UDB_P1_U1_CFG11, 0x400f32cb
 3451              	.set CYREG_UDB_P1_U1_CFG12, 0x400f32cc
 3452              	.set CYREG_UDB_P1_U1_CFG13, 0x400f32cd
 3453              	.set CYREG_UDB_P1_U1_CFG14, 0x400f32ce
 3454              	.set CYREG_UDB_P1_U1_CFG15, 0x400f32cf
 3455              	.set CYREG_UDB_P1_U1_CFG16, 0x400f32d0
 3456              	.set CYREG_UDB_P1_U1_CFG17, 0x400f32d1
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 62


 3457              	.set CYREG_UDB_P1_U1_CFG18, 0x400f32d2
 3458              	.set CYREG_UDB_P1_U1_CFG19, 0x400f32d3
 3459              	.set CYREG_UDB_P1_U1_CFG20, 0x400f32d4
 3460              	.set CYREG_UDB_P1_U1_CFG21, 0x400f32d5
 3461              	.set CYREG_UDB_P1_U1_CFG22, 0x400f32d6
 3462              	.set CYREG_UDB_P1_U1_CFG23, 0x400f32d7
 3463              	.set CYREG_UDB_P1_U1_CFG24, 0x400f32d8
 3464              	.set CYREG_UDB_P1_U1_CFG25, 0x400f32d9
 3465              	.set CYREG_UDB_P1_U1_CFG26, 0x400f32da
 3466              	.set CYREG_UDB_P1_U1_CFG27, 0x400f32db
 3467              	.set CYREG_UDB_P1_U1_CFG28, 0x400f32dc
 3468              	.set CYREG_UDB_P1_U1_CFG29, 0x400f32dd
 3469              	.set CYREG_UDB_P1_U1_CFG30, 0x400f32de
 3470              	.set CYREG_UDB_P1_U1_CFG31, 0x400f32df
 3471              	.set CYREG_UDB_P1_U1_DCFG0, 0x400f32e0
 3472              	.set CYREG_UDB_P1_U1_DCFG1, 0x400f32e2
 3473              	.set CYREG_UDB_P1_U1_DCFG2, 0x400f32e4
 3474              	.set CYREG_UDB_P1_U1_DCFG3, 0x400f32e6
 3475              	.set CYREG_UDB_P1_U1_DCFG4, 0x400f32e8
 3476              	.set CYREG_UDB_P1_U1_DCFG5, 0x400f32ea
 3477              	.set CYREG_UDB_P1_U1_DCFG6, 0x400f32ec
 3478              	.set CYREG_UDB_P1_U1_DCFG7, 0x400f32ee
 3479              	.set CYDEV_UDB_P1_ROUTE_BASE, 0x400f3300
 3480              	.set CYDEV_UDB_P1_ROUTE_SIZE, 0x00000100
 3481              	.set CYREG_UDB_P1_ROUTE_HC0, 0x400f3300
 3482              	.set CYREG_UDB_P1_ROUTE_HC1, 0x400f3301
 3483              	.set CYREG_UDB_P1_ROUTE_HC2, 0x400f3302
 3484              	.set CYREG_UDB_P1_ROUTE_HC3, 0x400f3303
 3485              	.set CYREG_UDB_P1_ROUTE_HC4, 0x400f3304
 3486              	.set CYREG_UDB_P1_ROUTE_HC5, 0x400f3305
 3487              	.set CYREG_UDB_P1_ROUTE_HC6, 0x400f3306
 3488              	.set CYREG_UDB_P1_ROUTE_HC7, 0x400f3307
 3489              	.set CYREG_UDB_P1_ROUTE_HC8, 0x400f3308
 3490              	.set CYREG_UDB_P1_ROUTE_HC9, 0x400f3309
 3491              	.set CYREG_UDB_P1_ROUTE_HC10, 0x400f330a
 3492              	.set CYREG_UDB_P1_ROUTE_HC11, 0x400f330b
 3493              	.set CYREG_UDB_P1_ROUTE_HC12, 0x400f330c
 3494              	.set CYREG_UDB_P1_ROUTE_HC13, 0x400f330d
 3495              	.set CYREG_UDB_P1_ROUTE_HC14, 0x400f330e
 3496              	.set CYREG_UDB_P1_ROUTE_HC15, 0x400f330f
 3497              	.set CYREG_UDB_P1_ROUTE_HC16, 0x400f3310
 3498              	.set CYREG_UDB_P1_ROUTE_HC17, 0x400f3311
 3499              	.set CYREG_UDB_P1_ROUTE_HC18, 0x400f3312
 3500              	.set CYREG_UDB_P1_ROUTE_HC19, 0x400f3313
 3501              	.set CYREG_UDB_P1_ROUTE_HC20, 0x400f3314
 3502              	.set CYREG_UDB_P1_ROUTE_HC21, 0x400f3315
 3503              	.set CYREG_UDB_P1_ROUTE_HC22, 0x400f3316
 3504              	.set CYREG_UDB_P1_ROUTE_HC23, 0x400f3317
 3505              	.set CYREG_UDB_P1_ROUTE_HC24, 0x400f3318
 3506              	.set CYREG_UDB_P1_ROUTE_HC25, 0x400f3319
 3507              	.set CYREG_UDB_P1_ROUTE_HC26, 0x400f331a
 3508              	.set CYREG_UDB_P1_ROUTE_HC27, 0x400f331b
 3509              	.set CYREG_UDB_P1_ROUTE_HC28, 0x400f331c
 3510              	.set CYREG_UDB_P1_ROUTE_HC29, 0x400f331d
 3511              	.set CYREG_UDB_P1_ROUTE_HC30, 0x400f331e
 3512              	.set CYREG_UDB_P1_ROUTE_HC31, 0x400f331f
 3513              	.set CYREG_UDB_P1_ROUTE_HC32, 0x400f3320
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 63


 3514              	.set CYREG_UDB_P1_ROUTE_HC33, 0x400f3321
 3515              	.set CYREG_UDB_P1_ROUTE_HC34, 0x400f3322
 3516              	.set CYREG_UDB_P1_ROUTE_HC35, 0x400f3323
 3517              	.set CYREG_UDB_P1_ROUTE_HC36, 0x400f3324
 3518              	.set CYREG_UDB_P1_ROUTE_HC37, 0x400f3325
 3519              	.set CYREG_UDB_P1_ROUTE_HC38, 0x400f3326
 3520              	.set CYREG_UDB_P1_ROUTE_HC39, 0x400f3327
 3521              	.set CYREG_UDB_P1_ROUTE_HC40, 0x400f3328
 3522              	.set CYREG_UDB_P1_ROUTE_HC41, 0x400f3329
 3523              	.set CYREG_UDB_P1_ROUTE_HC42, 0x400f332a
 3524              	.set CYREG_UDB_P1_ROUTE_HC43, 0x400f332b
 3525              	.set CYREG_UDB_P1_ROUTE_HC44, 0x400f332c
 3526              	.set CYREG_UDB_P1_ROUTE_HC45, 0x400f332d
 3527              	.set CYREG_UDB_P1_ROUTE_HC46, 0x400f332e
 3528              	.set CYREG_UDB_P1_ROUTE_HC47, 0x400f332f
 3529              	.set CYREG_UDB_P1_ROUTE_HC48, 0x400f3330
 3530              	.set CYREG_UDB_P1_ROUTE_HC49, 0x400f3331
 3531              	.set CYREG_UDB_P1_ROUTE_HC50, 0x400f3332
 3532              	.set CYREG_UDB_P1_ROUTE_HC51, 0x400f3333
 3533              	.set CYREG_UDB_P1_ROUTE_HC52, 0x400f3334
 3534              	.set CYREG_UDB_P1_ROUTE_HC53, 0x400f3335
 3535              	.set CYREG_UDB_P1_ROUTE_HC54, 0x400f3336
 3536              	.set CYREG_UDB_P1_ROUTE_HC55, 0x400f3337
 3537              	.set CYREG_UDB_P1_ROUTE_HC56, 0x400f3338
 3538              	.set CYREG_UDB_P1_ROUTE_HC57, 0x400f3339
 3539              	.set CYREG_UDB_P1_ROUTE_HC58, 0x400f333a
 3540              	.set CYREG_UDB_P1_ROUTE_HC59, 0x400f333b
 3541              	.set CYREG_UDB_P1_ROUTE_HC60, 0x400f333c
 3542              	.set CYREG_UDB_P1_ROUTE_HC61, 0x400f333d
 3543              	.set CYREG_UDB_P1_ROUTE_HC62, 0x400f333e
 3544              	.set CYREG_UDB_P1_ROUTE_HC63, 0x400f333f
 3545              	.set CYREG_UDB_P1_ROUTE_HC64, 0x400f3340
 3546              	.set CYREG_UDB_P1_ROUTE_HC65, 0x400f3341
 3547              	.set CYREG_UDB_P1_ROUTE_HC66, 0x400f3342
 3548              	.set CYREG_UDB_P1_ROUTE_HC67, 0x400f3343
 3549              	.set CYREG_UDB_P1_ROUTE_HC68, 0x400f3344
 3550              	.set CYREG_UDB_P1_ROUTE_HC69, 0x400f3345
 3551              	.set CYREG_UDB_P1_ROUTE_HC70, 0x400f3346
 3552              	.set CYREG_UDB_P1_ROUTE_HC71, 0x400f3347
 3553              	.set CYREG_UDB_P1_ROUTE_HC72, 0x400f3348
 3554              	.set CYREG_UDB_P1_ROUTE_HC73, 0x400f3349
 3555              	.set CYREG_UDB_P1_ROUTE_HC74, 0x400f334a
 3556              	.set CYREG_UDB_P1_ROUTE_HC75, 0x400f334b
 3557              	.set CYREG_UDB_P1_ROUTE_HC76, 0x400f334c
 3558              	.set CYREG_UDB_P1_ROUTE_HC77, 0x400f334d
 3559              	.set CYREG_UDB_P1_ROUTE_HC78, 0x400f334e
 3560              	.set CYREG_UDB_P1_ROUTE_HC79, 0x400f334f
 3561              	.set CYREG_UDB_P1_ROUTE_HC80, 0x400f3350
 3562              	.set CYREG_UDB_P1_ROUTE_HC81, 0x400f3351
 3563              	.set CYREG_UDB_P1_ROUTE_HC82, 0x400f3352
 3564              	.set CYREG_UDB_P1_ROUTE_HC83, 0x400f3353
 3565              	.set CYREG_UDB_P1_ROUTE_HC84, 0x400f3354
 3566              	.set CYREG_UDB_P1_ROUTE_HC85, 0x400f3355
 3567              	.set CYREG_UDB_P1_ROUTE_HC86, 0x400f3356
 3568              	.set CYREG_UDB_P1_ROUTE_HC87, 0x400f3357
 3569              	.set CYREG_UDB_P1_ROUTE_HC88, 0x400f3358
 3570              	.set CYREG_UDB_P1_ROUTE_HC89, 0x400f3359
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 64


 3571              	.set CYREG_UDB_P1_ROUTE_HC90, 0x400f335a
 3572              	.set CYREG_UDB_P1_ROUTE_HC91, 0x400f335b
 3573              	.set CYREG_UDB_P1_ROUTE_HC92, 0x400f335c
 3574              	.set CYREG_UDB_P1_ROUTE_HC93, 0x400f335d
 3575              	.set CYREG_UDB_P1_ROUTE_HC94, 0x400f335e
 3576              	.set CYREG_UDB_P1_ROUTE_HC95, 0x400f335f
 3577              	.set CYREG_UDB_P1_ROUTE_HC96, 0x400f3360
 3578              	.set CYREG_UDB_P1_ROUTE_HC97, 0x400f3361
 3579              	.set CYREG_UDB_P1_ROUTE_HC98, 0x400f3362
 3580              	.set CYREG_UDB_P1_ROUTE_HC99, 0x400f3363
 3581              	.set CYREG_UDB_P1_ROUTE_HC100, 0x400f3364
 3582              	.set CYREG_UDB_P1_ROUTE_HC101, 0x400f3365
 3583              	.set CYREG_UDB_P1_ROUTE_HC102, 0x400f3366
 3584              	.set CYREG_UDB_P1_ROUTE_HC103, 0x400f3367
 3585              	.set CYREG_UDB_P1_ROUTE_HC104, 0x400f3368
 3586              	.set CYREG_UDB_P1_ROUTE_HC105, 0x400f3369
 3587              	.set CYREG_UDB_P1_ROUTE_HC106, 0x400f336a
 3588              	.set CYREG_UDB_P1_ROUTE_HC107, 0x400f336b
 3589              	.set CYREG_UDB_P1_ROUTE_HC108, 0x400f336c
 3590              	.set CYREG_UDB_P1_ROUTE_HC109, 0x400f336d
 3591              	.set CYREG_UDB_P1_ROUTE_HC110, 0x400f336e
 3592              	.set CYREG_UDB_P1_ROUTE_HC111, 0x400f336f
 3593              	.set CYREG_UDB_P1_ROUTE_HC112, 0x400f3370
 3594              	.set CYREG_UDB_P1_ROUTE_HC113, 0x400f3371
 3595              	.set CYREG_UDB_P1_ROUTE_HC114, 0x400f3372
 3596              	.set CYREG_UDB_P1_ROUTE_HC115, 0x400f3373
 3597              	.set CYREG_UDB_P1_ROUTE_HC116, 0x400f3374
 3598              	.set CYREG_UDB_P1_ROUTE_HC117, 0x400f3375
 3599              	.set CYREG_UDB_P1_ROUTE_HC118, 0x400f3376
 3600              	.set CYREG_UDB_P1_ROUTE_HC119, 0x400f3377
 3601              	.set CYREG_UDB_P1_ROUTE_HC120, 0x400f3378
 3602              	.set CYREG_UDB_P1_ROUTE_HC121, 0x400f3379
 3603              	.set CYREG_UDB_P1_ROUTE_HC122, 0x400f337a
 3604              	.set CYREG_UDB_P1_ROUTE_HC123, 0x400f337b
 3605              	.set CYREG_UDB_P1_ROUTE_HC124, 0x400f337c
 3606              	.set CYREG_UDB_P1_ROUTE_HC125, 0x400f337d
 3607              	.set CYREG_UDB_P1_ROUTE_HC126, 0x400f337e
 3608              	.set CYREG_UDB_P1_ROUTE_HC127, 0x400f337f
 3609              	.set CYREG_UDB_P1_ROUTE_HV_L0, 0x400f3380
 3610              	.set CYREG_UDB_P1_ROUTE_HV_L1, 0x400f3381
 3611              	.set CYREG_UDB_P1_ROUTE_HV_L2, 0x400f3382
 3612              	.set CYREG_UDB_P1_ROUTE_HV_L3, 0x400f3383
 3613              	.set CYREG_UDB_P1_ROUTE_HV_L4, 0x400f3384
 3614              	.set CYREG_UDB_P1_ROUTE_HV_L5, 0x400f3385
 3615              	.set CYREG_UDB_P1_ROUTE_HV_L6, 0x400f3386
 3616              	.set CYREG_UDB_P1_ROUTE_HV_L7, 0x400f3387
 3617              	.set CYREG_UDB_P1_ROUTE_HV_L8, 0x400f3388
 3618              	.set CYREG_UDB_P1_ROUTE_HV_L9, 0x400f3389
 3619              	.set CYREG_UDB_P1_ROUTE_HV_L10, 0x400f338a
 3620              	.set CYREG_UDB_P1_ROUTE_HV_L11, 0x400f338b
 3621              	.set CYREG_UDB_P1_ROUTE_HV_L12, 0x400f338c
 3622              	.set CYREG_UDB_P1_ROUTE_HV_L13, 0x400f338d
 3623              	.set CYREG_UDB_P1_ROUTE_HV_L14, 0x400f338e
 3624              	.set CYREG_UDB_P1_ROUTE_HV_L15, 0x400f338f
 3625              	.set CYREG_UDB_P1_ROUTE_HS0, 0x400f3390
 3626              	.set CYREG_UDB_P1_ROUTE_HS1, 0x400f3391
 3627              	.set CYREG_UDB_P1_ROUTE_HS2, 0x400f3392
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 65


 3628              	.set CYREG_UDB_P1_ROUTE_HS3, 0x400f3393
 3629              	.set CYREG_UDB_P1_ROUTE_HS4, 0x400f3394
 3630              	.set CYREG_UDB_P1_ROUTE_HS5, 0x400f3395
 3631              	.set CYREG_UDB_P1_ROUTE_HS6, 0x400f3396
 3632              	.set CYREG_UDB_P1_ROUTE_HS7, 0x400f3397
 3633              	.set CYREG_UDB_P1_ROUTE_HS8, 0x400f3398
 3634              	.set CYREG_UDB_P1_ROUTE_HS9, 0x400f3399
 3635              	.set CYREG_UDB_P1_ROUTE_HS10, 0x400f339a
 3636              	.set CYREG_UDB_P1_ROUTE_HS11, 0x400f339b
 3637              	.set CYREG_UDB_P1_ROUTE_HS12, 0x400f339c
 3638              	.set CYREG_UDB_P1_ROUTE_HS13, 0x400f339d
 3639              	.set CYREG_UDB_P1_ROUTE_HS14, 0x400f339e
 3640              	.set CYREG_UDB_P1_ROUTE_HS15, 0x400f339f
 3641              	.set CYREG_UDB_P1_ROUTE_HS16, 0x400f33a0
 3642              	.set CYREG_UDB_P1_ROUTE_HS17, 0x400f33a1
 3643              	.set CYREG_UDB_P1_ROUTE_HS18, 0x400f33a2
 3644              	.set CYREG_UDB_P1_ROUTE_HS19, 0x400f33a3
 3645              	.set CYREG_UDB_P1_ROUTE_HS20, 0x400f33a4
 3646              	.set CYREG_UDB_P1_ROUTE_HS21, 0x400f33a5
 3647              	.set CYREG_UDB_P1_ROUTE_HS22, 0x400f33a6
 3648              	.set CYREG_UDB_P1_ROUTE_HS23, 0x400f33a7
 3649              	.set CYREG_UDB_P1_ROUTE_HV_R0, 0x400f33a8
 3650              	.set CYREG_UDB_P1_ROUTE_HV_R1, 0x400f33a9
 3651              	.set CYREG_UDB_P1_ROUTE_HV_R2, 0x400f33aa
 3652              	.set CYREG_UDB_P1_ROUTE_HV_R3, 0x400f33ab
 3653              	.set CYREG_UDB_P1_ROUTE_HV_R4, 0x400f33ac
 3654              	.set CYREG_UDB_P1_ROUTE_HV_R5, 0x400f33ad
 3655              	.set CYREG_UDB_P1_ROUTE_HV_R6, 0x400f33ae
 3656              	.set CYREG_UDB_P1_ROUTE_HV_R7, 0x400f33af
 3657              	.set CYREG_UDB_P1_ROUTE_HV_R8, 0x400f33b0
 3658              	.set CYREG_UDB_P1_ROUTE_HV_R9, 0x400f33b1
 3659              	.set CYREG_UDB_P1_ROUTE_HV_R10, 0x400f33b2
 3660              	.set CYREG_UDB_P1_ROUTE_HV_R11, 0x400f33b3
 3661              	.set CYREG_UDB_P1_ROUTE_HV_R12, 0x400f33b4
 3662              	.set CYREG_UDB_P1_ROUTE_HV_R13, 0x400f33b5
 3663              	.set CYREG_UDB_P1_ROUTE_HV_R14, 0x400f33b6
 3664              	.set CYREG_UDB_P1_ROUTE_HV_R15, 0x400f33b7
 3665              	.set CYREG_UDB_P1_ROUTE_PLD0IN0, 0x400f33c0
 3666              	.set CYREG_UDB_P1_ROUTE_PLD0IN1, 0x400f33c2
 3667              	.set CYREG_UDB_P1_ROUTE_PLD0IN2, 0x400f33c4
 3668              	.set CYREG_UDB_P1_ROUTE_PLD1IN0, 0x400f33ca
 3669              	.set CYREG_UDB_P1_ROUTE_PLD1IN1, 0x400f33cc
 3670              	.set CYREG_UDB_P1_ROUTE_PLD1IN2, 0x400f33ce
 3671              	.set CYREG_UDB_P1_ROUTE_DPIN0, 0x400f33d0
 3672              	.set CYREG_UDB_P1_ROUTE_DPIN1, 0x400f33d2
 3673              	.set CYREG_UDB_P1_ROUTE_SCIN, 0x400f33d6
 3674              	.set CYREG_UDB_P1_ROUTE_SCIOIN, 0x400f33d8
 3675              	.set CYREG_UDB_P1_ROUTE_RCIN, 0x400f33de
 3676              	.set CYREG_UDB_P1_ROUTE_VS0, 0x400f33e0
 3677              	.set CYREG_UDB_P1_ROUTE_VS1, 0x400f33e2
 3678              	.set CYREG_UDB_P1_ROUTE_VS2, 0x400f33e4
 3679              	.set CYREG_UDB_P1_ROUTE_VS3, 0x400f33e6
 3680              	.set CYREG_UDB_P1_ROUTE_VS4, 0x400f33e8
 3681              	.set CYREG_UDB_P1_ROUTE_VS5, 0x400f33ea
 3682              	.set CYREG_UDB_P1_ROUTE_VS6, 0x400f33ec
 3683              	.set CYREG_UDB_P1_ROUTE_VS7, 0x400f33ee
 3684              	.set CYDEV_UDB_DSI0_BASE, 0x400f4000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 66


 3685              	.set CYDEV_UDB_DSI0_SIZE, 0x00000100
 3686              	.set CYREG_UDB_DSI0_HC0, 0x400f4000
 3687              	.set CYFLD_UDB_DSI_HC_BYTE__OFFSET, 0x00000000
 3688              	.set CYFLD_UDB_DSI_HC_BYTE__SIZE, 0x00000008
 3689              	.set CYREG_UDB_DSI0_HC1, 0x400f4001
 3690              	.set CYREG_UDB_DSI0_HC2, 0x400f4002
 3691              	.set CYREG_UDB_DSI0_HC3, 0x400f4003
 3692              	.set CYREG_UDB_DSI0_HC4, 0x400f4004
 3693              	.set CYREG_UDB_DSI0_HC5, 0x400f4005
 3694              	.set CYREG_UDB_DSI0_HC6, 0x400f4006
 3695              	.set CYREG_UDB_DSI0_HC7, 0x400f4007
 3696              	.set CYREG_UDB_DSI0_HC8, 0x400f4008
 3697              	.set CYREG_UDB_DSI0_HC9, 0x400f4009
 3698              	.set CYREG_UDB_DSI0_HC10, 0x400f400a
 3699              	.set CYREG_UDB_DSI0_HC11, 0x400f400b
 3700              	.set CYREG_UDB_DSI0_HC12, 0x400f400c
 3701              	.set CYREG_UDB_DSI0_HC13, 0x400f400d
 3702              	.set CYREG_UDB_DSI0_HC14, 0x400f400e
 3703              	.set CYREG_UDB_DSI0_HC15, 0x400f400f
 3704              	.set CYREG_UDB_DSI0_HC16, 0x400f4010
 3705              	.set CYREG_UDB_DSI0_HC17, 0x400f4011
 3706              	.set CYREG_UDB_DSI0_HC18, 0x400f4012
 3707              	.set CYREG_UDB_DSI0_HC19, 0x400f4013
 3708              	.set CYREG_UDB_DSI0_HC20, 0x400f4014
 3709              	.set CYREG_UDB_DSI0_HC21, 0x400f4015
 3710              	.set CYREG_UDB_DSI0_HC22, 0x400f4016
 3711              	.set CYREG_UDB_DSI0_HC23, 0x400f4017
 3712              	.set CYREG_UDB_DSI0_HC24, 0x400f4018
 3713              	.set CYREG_UDB_DSI0_HC25, 0x400f4019
 3714              	.set CYREG_UDB_DSI0_HC26, 0x400f401a
 3715              	.set CYREG_UDB_DSI0_HC27, 0x400f401b
 3716              	.set CYREG_UDB_DSI0_HC28, 0x400f401c
 3717              	.set CYREG_UDB_DSI0_HC29, 0x400f401d
 3718              	.set CYREG_UDB_DSI0_HC30, 0x400f401e
 3719              	.set CYREG_UDB_DSI0_HC31, 0x400f401f
 3720              	.set CYREG_UDB_DSI0_HC32, 0x400f4020
 3721              	.set CYREG_UDB_DSI0_HC33, 0x400f4021
 3722              	.set CYREG_UDB_DSI0_HC34, 0x400f4022
 3723              	.set CYREG_UDB_DSI0_HC35, 0x400f4023
 3724              	.set CYREG_UDB_DSI0_HC36, 0x400f4024
 3725              	.set CYREG_UDB_DSI0_HC37, 0x400f4025
 3726              	.set CYREG_UDB_DSI0_HC38, 0x400f4026
 3727              	.set CYREG_UDB_DSI0_HC39, 0x400f4027
 3728              	.set CYREG_UDB_DSI0_HC40, 0x400f4028
 3729              	.set CYREG_UDB_DSI0_HC41, 0x400f4029
 3730              	.set CYREG_UDB_DSI0_HC42, 0x400f402a
 3731              	.set CYREG_UDB_DSI0_HC43, 0x400f402b
 3732              	.set CYREG_UDB_DSI0_HC44, 0x400f402c
 3733              	.set CYREG_UDB_DSI0_HC45, 0x400f402d
 3734              	.set CYREG_UDB_DSI0_HC46, 0x400f402e
 3735              	.set CYREG_UDB_DSI0_HC47, 0x400f402f
 3736              	.set CYREG_UDB_DSI0_HC48, 0x400f4030
 3737              	.set CYREG_UDB_DSI0_HC49, 0x400f4031
 3738              	.set CYREG_UDB_DSI0_HC50, 0x400f4032
 3739              	.set CYREG_UDB_DSI0_HC51, 0x400f4033
 3740              	.set CYREG_UDB_DSI0_HC52, 0x400f4034
 3741              	.set CYREG_UDB_DSI0_HC53, 0x400f4035
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 67


 3742              	.set CYREG_UDB_DSI0_HC54, 0x400f4036
 3743              	.set CYREG_UDB_DSI0_HC55, 0x400f4037
 3744              	.set CYREG_UDB_DSI0_HC56, 0x400f4038
 3745              	.set CYREG_UDB_DSI0_HC57, 0x400f4039
 3746              	.set CYREG_UDB_DSI0_HC58, 0x400f403a
 3747              	.set CYREG_UDB_DSI0_HC59, 0x400f403b
 3748              	.set CYREG_UDB_DSI0_HC60, 0x400f403c
 3749              	.set CYREG_UDB_DSI0_HC61, 0x400f403d
 3750              	.set CYREG_UDB_DSI0_HC62, 0x400f403e
 3751              	.set CYREG_UDB_DSI0_HC63, 0x400f403f
 3752              	.set CYREG_UDB_DSI0_HC64, 0x400f4040
 3753              	.set CYREG_UDB_DSI0_HC65, 0x400f4041
 3754              	.set CYREG_UDB_DSI0_HC66, 0x400f4042
 3755              	.set CYREG_UDB_DSI0_HC67, 0x400f4043
 3756              	.set CYREG_UDB_DSI0_HC68, 0x400f4044
 3757              	.set CYREG_UDB_DSI0_HC69, 0x400f4045
 3758              	.set CYREG_UDB_DSI0_HC70, 0x400f4046
 3759              	.set CYREG_UDB_DSI0_HC71, 0x400f4047
 3760              	.set CYREG_UDB_DSI0_HC72, 0x400f4048
 3761              	.set CYREG_UDB_DSI0_HC73, 0x400f4049
 3762              	.set CYREG_UDB_DSI0_HC74, 0x400f404a
 3763              	.set CYREG_UDB_DSI0_HC75, 0x400f404b
 3764              	.set CYREG_UDB_DSI0_HC76, 0x400f404c
 3765              	.set CYREG_UDB_DSI0_HC77, 0x400f404d
 3766              	.set CYREG_UDB_DSI0_HC78, 0x400f404e
 3767              	.set CYREG_UDB_DSI0_HC79, 0x400f404f
 3768              	.set CYREG_UDB_DSI0_HC80, 0x400f4050
 3769              	.set CYREG_UDB_DSI0_HC81, 0x400f4051
 3770              	.set CYREG_UDB_DSI0_HC82, 0x400f4052
 3771              	.set CYREG_UDB_DSI0_HC83, 0x400f4053
 3772              	.set CYREG_UDB_DSI0_HC84, 0x400f4054
 3773              	.set CYREG_UDB_DSI0_HC85, 0x400f4055
 3774              	.set CYREG_UDB_DSI0_HC86, 0x400f4056
 3775              	.set CYREG_UDB_DSI0_HC87, 0x400f4057
 3776              	.set CYREG_UDB_DSI0_HC88, 0x400f4058
 3777              	.set CYREG_UDB_DSI0_HC89, 0x400f4059
 3778              	.set CYREG_UDB_DSI0_HC90, 0x400f405a
 3779              	.set CYREG_UDB_DSI0_HC91, 0x400f405b
 3780              	.set CYREG_UDB_DSI0_HC92, 0x400f405c
 3781              	.set CYREG_UDB_DSI0_HC93, 0x400f405d
 3782              	.set CYREG_UDB_DSI0_HC94, 0x400f405e
 3783              	.set CYREG_UDB_DSI0_HC95, 0x400f405f
 3784              	.set CYREG_UDB_DSI0_HC96, 0x400f4060
 3785              	.set CYREG_UDB_DSI0_HC97, 0x400f4061
 3786              	.set CYREG_UDB_DSI0_HC98, 0x400f4062
 3787              	.set CYREG_UDB_DSI0_HC99, 0x400f4063
 3788              	.set CYREG_UDB_DSI0_HC100, 0x400f4064
 3789              	.set CYREG_UDB_DSI0_HC101, 0x400f4065
 3790              	.set CYREG_UDB_DSI0_HC102, 0x400f4066
 3791              	.set CYREG_UDB_DSI0_HC103, 0x400f4067
 3792              	.set CYREG_UDB_DSI0_HC104, 0x400f4068
 3793              	.set CYREG_UDB_DSI0_HC105, 0x400f4069
 3794              	.set CYREG_UDB_DSI0_HC106, 0x400f406a
 3795              	.set CYREG_UDB_DSI0_HC107, 0x400f406b
 3796              	.set CYREG_UDB_DSI0_HC108, 0x400f406c
 3797              	.set CYREG_UDB_DSI0_HC109, 0x400f406d
 3798              	.set CYREG_UDB_DSI0_HC110, 0x400f406e
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 68


 3799              	.set CYREG_UDB_DSI0_HC111, 0x400f406f
 3800              	.set CYREG_UDB_DSI0_HC112, 0x400f4070
 3801              	.set CYREG_UDB_DSI0_HC113, 0x400f4071
 3802              	.set CYREG_UDB_DSI0_HC114, 0x400f4072
 3803              	.set CYREG_UDB_DSI0_HC115, 0x400f4073
 3804              	.set CYREG_UDB_DSI0_HC116, 0x400f4074
 3805              	.set CYREG_UDB_DSI0_HC117, 0x400f4075
 3806              	.set CYREG_UDB_DSI0_HC118, 0x400f4076
 3807              	.set CYREG_UDB_DSI0_HC119, 0x400f4077
 3808              	.set CYREG_UDB_DSI0_HC120, 0x400f4078
 3809              	.set CYREG_UDB_DSI0_HC121, 0x400f4079
 3810              	.set CYREG_UDB_DSI0_HC122, 0x400f407a
 3811              	.set CYREG_UDB_DSI0_HC123, 0x400f407b
 3812              	.set CYREG_UDB_DSI0_HC124, 0x400f407c
 3813              	.set CYREG_UDB_DSI0_HC125, 0x400f407d
 3814              	.set CYREG_UDB_DSI0_HC126, 0x400f407e
 3815              	.set CYREG_UDB_DSI0_HC127, 0x400f407f
 3816              	.set CYREG_UDB_DSI0_HV_L0, 0x400f4080
 3817              	.set CYFLD_UDB_DSI_HV_BYTE__OFFSET, 0x00000000
 3818              	.set CYFLD_UDB_DSI_HV_BYTE__SIZE, 0x00000008
 3819              	.set CYREG_UDB_DSI0_HV_L1, 0x400f4081
 3820              	.set CYREG_UDB_DSI0_HV_L2, 0x400f4082
 3821              	.set CYREG_UDB_DSI0_HV_L3, 0x400f4083
 3822              	.set CYREG_UDB_DSI0_HV_L4, 0x400f4084
 3823              	.set CYREG_UDB_DSI0_HV_L5, 0x400f4085
 3824              	.set CYREG_UDB_DSI0_HV_L6, 0x400f4086
 3825              	.set CYREG_UDB_DSI0_HV_L7, 0x400f4087
 3826              	.set CYREG_UDB_DSI0_HV_L8, 0x400f4088
 3827              	.set CYREG_UDB_DSI0_HV_L9, 0x400f4089
 3828              	.set CYREG_UDB_DSI0_HV_L10, 0x400f408a
 3829              	.set CYREG_UDB_DSI0_HV_L11, 0x400f408b
 3830              	.set CYREG_UDB_DSI0_HV_L12, 0x400f408c
 3831              	.set CYREG_UDB_DSI0_HV_L13, 0x400f408d
 3832              	.set CYREG_UDB_DSI0_HV_L14, 0x400f408e
 3833              	.set CYREG_UDB_DSI0_HV_L15, 0x400f408f
 3834              	.set CYREG_UDB_DSI0_HS0, 0x400f4090
 3835              	.set CYFLD_UDB_DSI_HS_BYTE__OFFSET, 0x00000000
 3836              	.set CYFLD_UDB_DSI_HS_BYTE__SIZE, 0x00000008
 3837              	.set CYREG_UDB_DSI0_HS1, 0x400f4091
 3838              	.set CYREG_UDB_DSI0_HS2, 0x400f4092
 3839              	.set CYREG_UDB_DSI0_HS3, 0x400f4093
 3840              	.set CYREG_UDB_DSI0_HS4, 0x400f4094
 3841              	.set CYREG_UDB_DSI0_HS5, 0x400f4095
 3842              	.set CYREG_UDB_DSI0_HS6, 0x400f4096
 3843              	.set CYREG_UDB_DSI0_HS7, 0x400f4097
 3844              	.set CYREG_UDB_DSI0_HS8, 0x400f4098
 3845              	.set CYREG_UDB_DSI0_HS9, 0x400f4099
 3846              	.set CYREG_UDB_DSI0_HS10, 0x400f409a
 3847              	.set CYREG_UDB_DSI0_HS11, 0x400f409b
 3848              	.set CYREG_UDB_DSI0_HS12, 0x400f409c
 3849              	.set CYREG_UDB_DSI0_HS13, 0x400f409d
 3850              	.set CYREG_UDB_DSI0_HS14, 0x400f409e
 3851              	.set CYREG_UDB_DSI0_HS15, 0x400f409f
 3852              	.set CYREG_UDB_DSI0_HS16, 0x400f40a0
 3853              	.set CYREG_UDB_DSI0_HS17, 0x400f40a1
 3854              	.set CYREG_UDB_DSI0_HS18, 0x400f40a2
 3855              	.set CYREG_UDB_DSI0_HS19, 0x400f40a3
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 69


 3856              	.set CYREG_UDB_DSI0_HS20, 0x400f40a4
 3857              	.set CYREG_UDB_DSI0_HS21, 0x400f40a5
 3858              	.set CYREG_UDB_DSI0_HS22, 0x400f40a6
 3859              	.set CYREG_UDB_DSI0_HS23, 0x400f40a7
 3860              	.set CYREG_UDB_DSI0_HV_R0, 0x400f40a8
 3861              	.set CYREG_UDB_DSI0_HV_R1, 0x400f40a9
 3862              	.set CYREG_UDB_DSI0_HV_R2, 0x400f40aa
 3863              	.set CYREG_UDB_DSI0_HV_R3, 0x400f40ab
 3864              	.set CYREG_UDB_DSI0_HV_R4, 0x400f40ac
 3865              	.set CYREG_UDB_DSI0_HV_R5, 0x400f40ad
 3866              	.set CYREG_UDB_DSI0_HV_R6, 0x400f40ae
 3867              	.set CYREG_UDB_DSI0_HV_R7, 0x400f40af
 3868              	.set CYREG_UDB_DSI0_HV_R8, 0x400f40b0
 3869              	.set CYREG_UDB_DSI0_HV_R9, 0x400f40b1
 3870              	.set CYREG_UDB_DSI0_HV_R10, 0x400f40b2
 3871              	.set CYREG_UDB_DSI0_HV_R11, 0x400f40b3
 3872              	.set CYREG_UDB_DSI0_HV_R12, 0x400f40b4
 3873              	.set CYREG_UDB_DSI0_HV_R13, 0x400f40b5
 3874              	.set CYREG_UDB_DSI0_HV_R14, 0x400f40b6
 3875              	.set CYREG_UDB_DSI0_HV_R15, 0x400f40b7
 3876              	.set CYREG_UDB_DSI0_DSIINP0, 0x400f40c0
 3877              	.set CYFLD_UDB_DSI_PI_TOP__OFFSET, 0x00000000
 3878              	.set CYFLD_UDB_DSI_PI_TOP__SIZE, 0x00000004
 3879              	.set CYFLD_UDB_DSI_PI_BOT__OFFSET, 0x00000004
 3880              	.set CYFLD_UDB_DSI_PI_BOT__SIZE, 0x00000004
 3881              	.set CYREG_UDB_DSI0_DSIINP1, 0x400f40c2
 3882              	.set CYREG_UDB_DSI0_DSIINP2, 0x400f40c4
 3883              	.set CYREG_UDB_DSI0_DSIINP3, 0x400f40c6
 3884              	.set CYREG_UDB_DSI0_DSIINP4, 0x400f40c8
 3885              	.set CYREG_UDB_DSI0_DSIINP5, 0x400f40ca
 3886              	.set CYREG_UDB_DSI0_DSIOUTP0, 0x400f40cc
 3887              	.set CYREG_UDB_DSI0_DSIOUTP1, 0x400f40ce
 3888              	.set CYREG_UDB_DSI0_DSIOUTP2, 0x400f40d0
 3889              	.set CYREG_UDB_DSI0_DSIOUTP3, 0x400f40d2
 3890              	.set CYREG_UDB_DSI0_DSIOUTT0, 0x400f40d4
 3891              	.set CYREG_UDB_DSI0_DSIOUTT1, 0x400f40d6
 3892              	.set CYREG_UDB_DSI0_DSIOUTT2, 0x400f40d8
 3893              	.set CYREG_UDB_DSI0_DSIOUTT3, 0x400f40da
 3894              	.set CYREG_UDB_DSI0_DSIOUTT4, 0x400f40dc
 3895              	.set CYREG_UDB_DSI0_DSIOUTT5, 0x400f40de
 3896              	.set CYREG_UDB_DSI0_VS0, 0x400f40e0
 3897              	.set CYFLD_UDB_DSI_VS_TOP__OFFSET, 0x00000000
 3898              	.set CYFLD_UDB_DSI_VS_TOP__SIZE, 0x00000004
 3899              	.set CYFLD_UDB_DSI_VS_BOT__OFFSET, 0x00000004
 3900              	.set CYFLD_UDB_DSI_VS_BOT__SIZE, 0x00000004
 3901              	.set CYREG_UDB_DSI0_VS1, 0x400f40e2
 3902              	.set CYREG_UDB_DSI0_VS2, 0x400f40e4
 3903              	.set CYREG_UDB_DSI0_VS3, 0x400f40e6
 3904              	.set CYREG_UDB_DSI0_VS4, 0x400f40e8
 3905              	.set CYREG_UDB_DSI0_VS5, 0x400f40ea
 3906              	.set CYREG_UDB_DSI0_VS6, 0x400f40ec
 3907              	.set CYREG_UDB_DSI0_VS7, 0x400f40ee
 3908              	.set CYDEV_UDB_DSI1_BASE, 0x400f4100
 3909              	.set CYDEV_UDB_DSI1_SIZE, 0x00000100
 3910              	.set CYREG_UDB_DSI1_HC0, 0x400f4100
 3911              	.set CYREG_UDB_DSI1_HC1, 0x400f4101
 3912              	.set CYREG_UDB_DSI1_HC2, 0x400f4102
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 70


 3913              	.set CYREG_UDB_DSI1_HC3, 0x400f4103
 3914              	.set CYREG_UDB_DSI1_HC4, 0x400f4104
 3915              	.set CYREG_UDB_DSI1_HC5, 0x400f4105
 3916              	.set CYREG_UDB_DSI1_HC6, 0x400f4106
 3917              	.set CYREG_UDB_DSI1_HC7, 0x400f4107
 3918              	.set CYREG_UDB_DSI1_HC8, 0x400f4108
 3919              	.set CYREG_UDB_DSI1_HC9, 0x400f4109
 3920              	.set CYREG_UDB_DSI1_HC10, 0x400f410a
 3921              	.set CYREG_UDB_DSI1_HC11, 0x400f410b
 3922              	.set CYREG_UDB_DSI1_HC12, 0x400f410c
 3923              	.set CYREG_UDB_DSI1_HC13, 0x400f410d
 3924              	.set CYREG_UDB_DSI1_HC14, 0x400f410e
 3925              	.set CYREG_UDB_DSI1_HC15, 0x400f410f
 3926              	.set CYREG_UDB_DSI1_HC16, 0x400f4110
 3927              	.set CYREG_UDB_DSI1_HC17, 0x400f4111
 3928              	.set CYREG_UDB_DSI1_HC18, 0x400f4112
 3929              	.set CYREG_UDB_DSI1_HC19, 0x400f4113
 3930              	.set CYREG_UDB_DSI1_HC20, 0x400f4114
 3931              	.set CYREG_UDB_DSI1_HC21, 0x400f4115
 3932              	.set CYREG_UDB_DSI1_HC22, 0x400f4116
 3933              	.set CYREG_UDB_DSI1_HC23, 0x400f4117
 3934              	.set CYREG_UDB_DSI1_HC24, 0x400f4118
 3935              	.set CYREG_UDB_DSI1_HC25, 0x400f4119
 3936              	.set CYREG_UDB_DSI1_HC26, 0x400f411a
 3937              	.set CYREG_UDB_DSI1_HC27, 0x400f411b
 3938              	.set CYREG_UDB_DSI1_HC28, 0x400f411c
 3939              	.set CYREG_UDB_DSI1_HC29, 0x400f411d
 3940              	.set CYREG_UDB_DSI1_HC30, 0x400f411e
 3941              	.set CYREG_UDB_DSI1_HC31, 0x400f411f
 3942              	.set CYREG_UDB_DSI1_HC32, 0x400f4120
 3943              	.set CYREG_UDB_DSI1_HC33, 0x400f4121
 3944              	.set CYREG_UDB_DSI1_HC34, 0x400f4122
 3945              	.set CYREG_UDB_DSI1_HC35, 0x400f4123
 3946              	.set CYREG_UDB_DSI1_HC36, 0x400f4124
 3947              	.set CYREG_UDB_DSI1_HC37, 0x400f4125
 3948              	.set CYREG_UDB_DSI1_HC38, 0x400f4126
 3949              	.set CYREG_UDB_DSI1_HC39, 0x400f4127
 3950              	.set CYREG_UDB_DSI1_HC40, 0x400f4128
 3951              	.set CYREG_UDB_DSI1_HC41, 0x400f4129
 3952              	.set CYREG_UDB_DSI1_HC42, 0x400f412a
 3953              	.set CYREG_UDB_DSI1_HC43, 0x400f412b
 3954              	.set CYREG_UDB_DSI1_HC44, 0x400f412c
 3955              	.set CYREG_UDB_DSI1_HC45, 0x400f412d
 3956              	.set CYREG_UDB_DSI1_HC46, 0x400f412e
 3957              	.set CYREG_UDB_DSI1_HC47, 0x400f412f
 3958              	.set CYREG_UDB_DSI1_HC48, 0x400f4130
 3959              	.set CYREG_UDB_DSI1_HC49, 0x400f4131
 3960              	.set CYREG_UDB_DSI1_HC50, 0x400f4132
 3961              	.set CYREG_UDB_DSI1_HC51, 0x400f4133
 3962              	.set CYREG_UDB_DSI1_HC52, 0x400f4134
 3963              	.set CYREG_UDB_DSI1_HC53, 0x400f4135
 3964              	.set CYREG_UDB_DSI1_HC54, 0x400f4136
 3965              	.set CYREG_UDB_DSI1_HC55, 0x400f4137
 3966              	.set CYREG_UDB_DSI1_HC56, 0x400f4138
 3967              	.set CYREG_UDB_DSI1_HC57, 0x400f4139
 3968              	.set CYREG_UDB_DSI1_HC58, 0x400f413a
 3969              	.set CYREG_UDB_DSI1_HC59, 0x400f413b
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 71


 3970              	.set CYREG_UDB_DSI1_HC60, 0x400f413c
 3971              	.set CYREG_UDB_DSI1_HC61, 0x400f413d
 3972              	.set CYREG_UDB_DSI1_HC62, 0x400f413e
 3973              	.set CYREG_UDB_DSI1_HC63, 0x400f413f
 3974              	.set CYREG_UDB_DSI1_HC64, 0x400f4140
 3975              	.set CYREG_UDB_DSI1_HC65, 0x400f4141
 3976              	.set CYREG_UDB_DSI1_HC66, 0x400f4142
 3977              	.set CYREG_UDB_DSI1_HC67, 0x400f4143
 3978              	.set CYREG_UDB_DSI1_HC68, 0x400f4144
 3979              	.set CYREG_UDB_DSI1_HC69, 0x400f4145
 3980              	.set CYREG_UDB_DSI1_HC70, 0x400f4146
 3981              	.set CYREG_UDB_DSI1_HC71, 0x400f4147
 3982              	.set CYREG_UDB_DSI1_HC72, 0x400f4148
 3983              	.set CYREG_UDB_DSI1_HC73, 0x400f4149
 3984              	.set CYREG_UDB_DSI1_HC74, 0x400f414a
 3985              	.set CYREG_UDB_DSI1_HC75, 0x400f414b
 3986              	.set CYREG_UDB_DSI1_HC76, 0x400f414c
 3987              	.set CYREG_UDB_DSI1_HC77, 0x400f414d
 3988              	.set CYREG_UDB_DSI1_HC78, 0x400f414e
 3989              	.set CYREG_UDB_DSI1_HC79, 0x400f414f
 3990              	.set CYREG_UDB_DSI1_HC80, 0x400f4150
 3991              	.set CYREG_UDB_DSI1_HC81, 0x400f4151
 3992              	.set CYREG_UDB_DSI1_HC82, 0x400f4152
 3993              	.set CYREG_UDB_DSI1_HC83, 0x400f4153
 3994              	.set CYREG_UDB_DSI1_HC84, 0x400f4154
 3995              	.set CYREG_UDB_DSI1_HC85, 0x400f4155
 3996              	.set CYREG_UDB_DSI1_HC86, 0x400f4156
 3997              	.set CYREG_UDB_DSI1_HC87, 0x400f4157
 3998              	.set CYREG_UDB_DSI1_HC88, 0x400f4158
 3999              	.set CYREG_UDB_DSI1_HC89, 0x400f4159
 4000              	.set CYREG_UDB_DSI1_HC90, 0x400f415a
 4001              	.set CYREG_UDB_DSI1_HC91, 0x400f415b
 4002              	.set CYREG_UDB_DSI1_HC92, 0x400f415c
 4003              	.set CYREG_UDB_DSI1_HC93, 0x400f415d
 4004              	.set CYREG_UDB_DSI1_HC94, 0x400f415e
 4005              	.set CYREG_UDB_DSI1_HC95, 0x400f415f
 4006              	.set CYREG_UDB_DSI1_HC96, 0x400f4160
 4007              	.set CYREG_UDB_DSI1_HC97, 0x400f4161
 4008              	.set CYREG_UDB_DSI1_HC98, 0x400f4162
 4009              	.set CYREG_UDB_DSI1_HC99, 0x400f4163
 4010              	.set CYREG_UDB_DSI1_HC100, 0x400f4164
 4011              	.set CYREG_UDB_DSI1_HC101, 0x400f4165
 4012              	.set CYREG_UDB_DSI1_HC102, 0x400f4166
 4013              	.set CYREG_UDB_DSI1_HC103, 0x400f4167
 4014              	.set CYREG_UDB_DSI1_HC104, 0x400f4168
 4015              	.set CYREG_UDB_DSI1_HC105, 0x400f4169
 4016              	.set CYREG_UDB_DSI1_HC106, 0x400f416a
 4017              	.set CYREG_UDB_DSI1_HC107, 0x400f416b
 4018              	.set CYREG_UDB_DSI1_HC108, 0x400f416c
 4019              	.set CYREG_UDB_DSI1_HC109, 0x400f416d
 4020              	.set CYREG_UDB_DSI1_HC110, 0x400f416e
 4021              	.set CYREG_UDB_DSI1_HC111, 0x400f416f
 4022              	.set CYREG_UDB_DSI1_HC112, 0x400f4170
 4023              	.set CYREG_UDB_DSI1_HC113, 0x400f4171
 4024              	.set CYREG_UDB_DSI1_HC114, 0x400f4172
 4025              	.set CYREG_UDB_DSI1_HC115, 0x400f4173
 4026              	.set CYREG_UDB_DSI1_HC116, 0x400f4174
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 72


 4027              	.set CYREG_UDB_DSI1_HC117, 0x400f4175
 4028              	.set CYREG_UDB_DSI1_HC118, 0x400f4176
 4029              	.set CYREG_UDB_DSI1_HC119, 0x400f4177
 4030              	.set CYREG_UDB_DSI1_HC120, 0x400f4178
 4031              	.set CYREG_UDB_DSI1_HC121, 0x400f4179
 4032              	.set CYREG_UDB_DSI1_HC122, 0x400f417a
 4033              	.set CYREG_UDB_DSI1_HC123, 0x400f417b
 4034              	.set CYREG_UDB_DSI1_HC124, 0x400f417c
 4035              	.set CYREG_UDB_DSI1_HC125, 0x400f417d
 4036              	.set CYREG_UDB_DSI1_HC126, 0x400f417e
 4037              	.set CYREG_UDB_DSI1_HC127, 0x400f417f
 4038              	.set CYREG_UDB_DSI1_HV_L0, 0x400f4180
 4039              	.set CYREG_UDB_DSI1_HV_L1, 0x400f4181
 4040              	.set CYREG_UDB_DSI1_HV_L2, 0x400f4182
 4041              	.set CYREG_UDB_DSI1_HV_L3, 0x400f4183
 4042              	.set CYREG_UDB_DSI1_HV_L4, 0x400f4184
 4043              	.set CYREG_UDB_DSI1_HV_L5, 0x400f4185
 4044              	.set CYREG_UDB_DSI1_HV_L6, 0x400f4186
 4045              	.set CYREG_UDB_DSI1_HV_L7, 0x400f4187
 4046              	.set CYREG_UDB_DSI1_HV_L8, 0x400f4188
 4047              	.set CYREG_UDB_DSI1_HV_L9, 0x400f4189
 4048              	.set CYREG_UDB_DSI1_HV_L10, 0x400f418a
 4049              	.set CYREG_UDB_DSI1_HV_L11, 0x400f418b
 4050              	.set CYREG_UDB_DSI1_HV_L12, 0x400f418c
 4051              	.set CYREG_UDB_DSI1_HV_L13, 0x400f418d
 4052              	.set CYREG_UDB_DSI1_HV_L14, 0x400f418e
 4053              	.set CYREG_UDB_DSI1_HV_L15, 0x400f418f
 4054              	.set CYREG_UDB_DSI1_HS0, 0x400f4190
 4055              	.set CYREG_UDB_DSI1_HS1, 0x400f4191
 4056              	.set CYREG_UDB_DSI1_HS2, 0x400f4192
 4057              	.set CYREG_UDB_DSI1_HS3, 0x400f4193
 4058              	.set CYREG_UDB_DSI1_HS4, 0x400f4194
 4059              	.set CYREG_UDB_DSI1_HS5, 0x400f4195
 4060              	.set CYREG_UDB_DSI1_HS6, 0x400f4196
 4061              	.set CYREG_UDB_DSI1_HS7, 0x400f4197
 4062              	.set CYREG_UDB_DSI1_HS8, 0x400f4198
 4063              	.set CYREG_UDB_DSI1_HS9, 0x400f4199
 4064              	.set CYREG_UDB_DSI1_HS10, 0x400f419a
 4065              	.set CYREG_UDB_DSI1_HS11, 0x400f419b
 4066              	.set CYREG_UDB_DSI1_HS12, 0x400f419c
 4067              	.set CYREG_UDB_DSI1_HS13, 0x400f419d
 4068              	.set CYREG_UDB_DSI1_HS14, 0x400f419e
 4069              	.set CYREG_UDB_DSI1_HS15, 0x400f419f
 4070              	.set CYREG_UDB_DSI1_HS16, 0x400f41a0
 4071              	.set CYREG_UDB_DSI1_HS17, 0x400f41a1
 4072              	.set CYREG_UDB_DSI1_HS18, 0x400f41a2
 4073              	.set CYREG_UDB_DSI1_HS19, 0x400f41a3
 4074              	.set CYREG_UDB_DSI1_HS20, 0x400f41a4
 4075              	.set CYREG_UDB_DSI1_HS21, 0x400f41a5
 4076              	.set CYREG_UDB_DSI1_HS22, 0x400f41a6
 4077              	.set CYREG_UDB_DSI1_HS23, 0x400f41a7
 4078              	.set CYREG_UDB_DSI1_HV_R0, 0x400f41a8
 4079              	.set CYREG_UDB_DSI1_HV_R1, 0x400f41a9
 4080              	.set CYREG_UDB_DSI1_HV_R2, 0x400f41aa
 4081              	.set CYREG_UDB_DSI1_HV_R3, 0x400f41ab
 4082              	.set CYREG_UDB_DSI1_HV_R4, 0x400f41ac
 4083              	.set CYREG_UDB_DSI1_HV_R5, 0x400f41ad
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 73


 4084              	.set CYREG_UDB_DSI1_HV_R6, 0x400f41ae
 4085              	.set CYREG_UDB_DSI1_HV_R7, 0x400f41af
 4086              	.set CYREG_UDB_DSI1_HV_R8, 0x400f41b0
 4087              	.set CYREG_UDB_DSI1_HV_R9, 0x400f41b1
 4088              	.set CYREG_UDB_DSI1_HV_R10, 0x400f41b2
 4089              	.set CYREG_UDB_DSI1_HV_R11, 0x400f41b3
 4090              	.set CYREG_UDB_DSI1_HV_R12, 0x400f41b4
 4091              	.set CYREG_UDB_DSI1_HV_R13, 0x400f41b5
 4092              	.set CYREG_UDB_DSI1_HV_R14, 0x400f41b6
 4093              	.set CYREG_UDB_DSI1_HV_R15, 0x400f41b7
 4094              	.set CYREG_UDB_DSI1_DSIINP0, 0x400f41c0
 4095              	.set CYREG_UDB_DSI1_DSIINP1, 0x400f41c2
 4096              	.set CYREG_UDB_DSI1_DSIINP2, 0x400f41c4
 4097              	.set CYREG_UDB_DSI1_DSIINP3, 0x400f41c6
 4098              	.set CYREG_UDB_DSI1_DSIINP4, 0x400f41c8
 4099              	.set CYREG_UDB_DSI1_DSIINP5, 0x400f41ca
 4100              	.set CYREG_UDB_DSI1_DSIOUTP0, 0x400f41cc
 4101              	.set CYREG_UDB_DSI1_DSIOUTP1, 0x400f41ce
 4102              	.set CYREG_UDB_DSI1_DSIOUTP2, 0x400f41d0
 4103              	.set CYREG_UDB_DSI1_DSIOUTP3, 0x400f41d2
 4104              	.set CYREG_UDB_DSI1_DSIOUTT0, 0x400f41d4
 4105              	.set CYREG_UDB_DSI1_DSIOUTT1, 0x400f41d6
 4106              	.set CYREG_UDB_DSI1_DSIOUTT2, 0x400f41d8
 4107              	.set CYREG_UDB_DSI1_DSIOUTT3, 0x400f41da
 4108              	.set CYREG_UDB_DSI1_DSIOUTT4, 0x400f41dc
 4109              	.set CYREG_UDB_DSI1_DSIOUTT5, 0x400f41de
 4110              	.set CYREG_UDB_DSI1_VS0, 0x400f41e0
 4111              	.set CYREG_UDB_DSI1_VS1, 0x400f41e2
 4112              	.set CYREG_UDB_DSI1_VS2, 0x400f41e4
 4113              	.set CYREG_UDB_DSI1_VS3, 0x400f41e6
 4114              	.set CYREG_UDB_DSI1_VS4, 0x400f41e8
 4115              	.set CYREG_UDB_DSI1_VS5, 0x400f41ea
 4116              	.set CYREG_UDB_DSI1_VS6, 0x400f41ec
 4117              	.set CYREG_UDB_DSI1_VS7, 0x400f41ee
 4118              	.set CYDEV_UDB_DSI2_BASE, 0x400f4200
 4119              	.set CYDEV_UDB_DSI2_SIZE, 0x00000100
 4120              	.set CYREG_UDB_DSI2_HC0, 0x400f4200
 4121              	.set CYREG_UDB_DSI2_HC1, 0x400f4201
 4122              	.set CYREG_UDB_DSI2_HC2, 0x400f4202
 4123              	.set CYREG_UDB_DSI2_HC3, 0x400f4203
 4124              	.set CYREG_UDB_DSI2_HC4, 0x400f4204
 4125              	.set CYREG_UDB_DSI2_HC5, 0x400f4205
 4126              	.set CYREG_UDB_DSI2_HC6, 0x400f4206
 4127              	.set CYREG_UDB_DSI2_HC7, 0x400f4207
 4128              	.set CYREG_UDB_DSI2_HC8, 0x400f4208
 4129              	.set CYREG_UDB_DSI2_HC9, 0x400f4209
 4130              	.set CYREG_UDB_DSI2_HC10, 0x400f420a
 4131              	.set CYREG_UDB_DSI2_HC11, 0x400f420b
 4132              	.set CYREG_UDB_DSI2_HC12, 0x400f420c
 4133              	.set CYREG_UDB_DSI2_HC13, 0x400f420d
 4134              	.set CYREG_UDB_DSI2_HC14, 0x400f420e
 4135              	.set CYREG_UDB_DSI2_HC15, 0x400f420f
 4136              	.set CYREG_UDB_DSI2_HC16, 0x400f4210
 4137              	.set CYREG_UDB_DSI2_HC17, 0x400f4211
 4138              	.set CYREG_UDB_DSI2_HC18, 0x400f4212
 4139              	.set CYREG_UDB_DSI2_HC19, 0x400f4213
 4140              	.set CYREG_UDB_DSI2_HC20, 0x400f4214
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 74


 4141              	.set CYREG_UDB_DSI2_HC21, 0x400f4215
 4142              	.set CYREG_UDB_DSI2_HC22, 0x400f4216
 4143              	.set CYREG_UDB_DSI2_HC23, 0x400f4217
 4144              	.set CYREG_UDB_DSI2_HC24, 0x400f4218
 4145              	.set CYREG_UDB_DSI2_HC25, 0x400f4219
 4146              	.set CYREG_UDB_DSI2_HC26, 0x400f421a
 4147              	.set CYREG_UDB_DSI2_HC27, 0x400f421b
 4148              	.set CYREG_UDB_DSI2_HC28, 0x400f421c
 4149              	.set CYREG_UDB_DSI2_HC29, 0x400f421d
 4150              	.set CYREG_UDB_DSI2_HC30, 0x400f421e
 4151              	.set CYREG_UDB_DSI2_HC31, 0x400f421f
 4152              	.set CYREG_UDB_DSI2_HC32, 0x400f4220
 4153              	.set CYREG_UDB_DSI2_HC33, 0x400f4221
 4154              	.set CYREG_UDB_DSI2_HC34, 0x400f4222
 4155              	.set CYREG_UDB_DSI2_HC35, 0x400f4223
 4156              	.set CYREG_UDB_DSI2_HC36, 0x400f4224
 4157              	.set CYREG_UDB_DSI2_HC37, 0x400f4225
 4158              	.set CYREG_UDB_DSI2_HC38, 0x400f4226
 4159              	.set CYREG_UDB_DSI2_HC39, 0x400f4227
 4160              	.set CYREG_UDB_DSI2_HC40, 0x400f4228
 4161              	.set CYREG_UDB_DSI2_HC41, 0x400f4229
 4162              	.set CYREG_UDB_DSI2_HC42, 0x400f422a
 4163              	.set CYREG_UDB_DSI2_HC43, 0x400f422b
 4164              	.set CYREG_UDB_DSI2_HC44, 0x400f422c
 4165              	.set CYREG_UDB_DSI2_HC45, 0x400f422d
 4166              	.set CYREG_UDB_DSI2_HC46, 0x400f422e
 4167              	.set CYREG_UDB_DSI2_HC47, 0x400f422f
 4168              	.set CYREG_UDB_DSI2_HC48, 0x400f4230
 4169              	.set CYREG_UDB_DSI2_HC49, 0x400f4231
 4170              	.set CYREG_UDB_DSI2_HC50, 0x400f4232
 4171              	.set CYREG_UDB_DSI2_HC51, 0x400f4233
 4172              	.set CYREG_UDB_DSI2_HC52, 0x400f4234
 4173              	.set CYREG_UDB_DSI2_HC53, 0x400f4235
 4174              	.set CYREG_UDB_DSI2_HC54, 0x400f4236
 4175              	.set CYREG_UDB_DSI2_HC55, 0x400f4237
 4176              	.set CYREG_UDB_DSI2_HC56, 0x400f4238
 4177              	.set CYREG_UDB_DSI2_HC57, 0x400f4239
 4178              	.set CYREG_UDB_DSI2_HC58, 0x400f423a
 4179              	.set CYREG_UDB_DSI2_HC59, 0x400f423b
 4180              	.set CYREG_UDB_DSI2_HC60, 0x400f423c
 4181              	.set CYREG_UDB_DSI2_HC61, 0x400f423d
 4182              	.set CYREG_UDB_DSI2_HC62, 0x400f423e
 4183              	.set CYREG_UDB_DSI2_HC63, 0x400f423f
 4184              	.set CYREG_UDB_DSI2_HC64, 0x400f4240
 4185              	.set CYREG_UDB_DSI2_HC65, 0x400f4241
 4186              	.set CYREG_UDB_DSI2_HC66, 0x400f4242
 4187              	.set CYREG_UDB_DSI2_HC67, 0x400f4243
 4188              	.set CYREG_UDB_DSI2_HC68, 0x400f4244
 4189              	.set CYREG_UDB_DSI2_HC69, 0x400f4245
 4190              	.set CYREG_UDB_DSI2_HC70, 0x400f4246
 4191              	.set CYREG_UDB_DSI2_HC71, 0x400f4247
 4192              	.set CYREG_UDB_DSI2_HC72, 0x400f4248
 4193              	.set CYREG_UDB_DSI2_HC73, 0x400f4249
 4194              	.set CYREG_UDB_DSI2_HC74, 0x400f424a
 4195              	.set CYREG_UDB_DSI2_HC75, 0x400f424b
 4196              	.set CYREG_UDB_DSI2_HC76, 0x400f424c
 4197              	.set CYREG_UDB_DSI2_HC77, 0x400f424d
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 75


 4198              	.set CYREG_UDB_DSI2_HC78, 0x400f424e
 4199              	.set CYREG_UDB_DSI2_HC79, 0x400f424f
 4200              	.set CYREG_UDB_DSI2_HC80, 0x400f4250
 4201              	.set CYREG_UDB_DSI2_HC81, 0x400f4251
 4202              	.set CYREG_UDB_DSI2_HC82, 0x400f4252
 4203              	.set CYREG_UDB_DSI2_HC83, 0x400f4253
 4204              	.set CYREG_UDB_DSI2_HC84, 0x400f4254
 4205              	.set CYREG_UDB_DSI2_HC85, 0x400f4255
 4206              	.set CYREG_UDB_DSI2_HC86, 0x400f4256
 4207              	.set CYREG_UDB_DSI2_HC87, 0x400f4257
 4208              	.set CYREG_UDB_DSI2_HC88, 0x400f4258
 4209              	.set CYREG_UDB_DSI2_HC89, 0x400f4259
 4210              	.set CYREG_UDB_DSI2_HC90, 0x400f425a
 4211              	.set CYREG_UDB_DSI2_HC91, 0x400f425b
 4212              	.set CYREG_UDB_DSI2_HC92, 0x400f425c
 4213              	.set CYREG_UDB_DSI2_HC93, 0x400f425d
 4214              	.set CYREG_UDB_DSI2_HC94, 0x400f425e
 4215              	.set CYREG_UDB_DSI2_HC95, 0x400f425f
 4216              	.set CYREG_UDB_DSI2_HC96, 0x400f4260
 4217              	.set CYREG_UDB_DSI2_HC97, 0x400f4261
 4218              	.set CYREG_UDB_DSI2_HC98, 0x400f4262
 4219              	.set CYREG_UDB_DSI2_HC99, 0x400f4263
 4220              	.set CYREG_UDB_DSI2_HC100, 0x400f4264
 4221              	.set CYREG_UDB_DSI2_HC101, 0x400f4265
 4222              	.set CYREG_UDB_DSI2_HC102, 0x400f4266
 4223              	.set CYREG_UDB_DSI2_HC103, 0x400f4267
 4224              	.set CYREG_UDB_DSI2_HC104, 0x400f4268
 4225              	.set CYREG_UDB_DSI2_HC105, 0x400f4269
 4226              	.set CYREG_UDB_DSI2_HC106, 0x400f426a
 4227              	.set CYREG_UDB_DSI2_HC107, 0x400f426b
 4228              	.set CYREG_UDB_DSI2_HC108, 0x400f426c
 4229              	.set CYREG_UDB_DSI2_HC109, 0x400f426d
 4230              	.set CYREG_UDB_DSI2_HC110, 0x400f426e
 4231              	.set CYREG_UDB_DSI2_HC111, 0x400f426f
 4232              	.set CYREG_UDB_DSI2_HC112, 0x400f4270
 4233              	.set CYREG_UDB_DSI2_HC113, 0x400f4271
 4234              	.set CYREG_UDB_DSI2_HC114, 0x400f4272
 4235              	.set CYREG_UDB_DSI2_HC115, 0x400f4273
 4236              	.set CYREG_UDB_DSI2_HC116, 0x400f4274
 4237              	.set CYREG_UDB_DSI2_HC117, 0x400f4275
 4238              	.set CYREG_UDB_DSI2_HC118, 0x400f4276
 4239              	.set CYREG_UDB_DSI2_HC119, 0x400f4277
 4240              	.set CYREG_UDB_DSI2_HC120, 0x400f4278
 4241              	.set CYREG_UDB_DSI2_HC121, 0x400f4279
 4242              	.set CYREG_UDB_DSI2_HC122, 0x400f427a
 4243              	.set CYREG_UDB_DSI2_HC123, 0x400f427b
 4244              	.set CYREG_UDB_DSI2_HC124, 0x400f427c
 4245              	.set CYREG_UDB_DSI2_HC125, 0x400f427d
 4246              	.set CYREG_UDB_DSI2_HC126, 0x400f427e
 4247              	.set CYREG_UDB_DSI2_HC127, 0x400f427f
 4248              	.set CYREG_UDB_DSI2_HV_L0, 0x400f4280
 4249              	.set CYREG_UDB_DSI2_HV_L1, 0x400f4281
 4250              	.set CYREG_UDB_DSI2_HV_L2, 0x400f4282
 4251              	.set CYREG_UDB_DSI2_HV_L3, 0x400f4283
 4252              	.set CYREG_UDB_DSI2_HV_L4, 0x400f4284
 4253              	.set CYREG_UDB_DSI2_HV_L5, 0x400f4285
 4254              	.set CYREG_UDB_DSI2_HV_L6, 0x400f4286
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 76


 4255              	.set CYREG_UDB_DSI2_HV_L7, 0x400f4287
 4256              	.set CYREG_UDB_DSI2_HV_L8, 0x400f4288
 4257              	.set CYREG_UDB_DSI2_HV_L9, 0x400f4289
 4258              	.set CYREG_UDB_DSI2_HV_L10, 0x400f428a
 4259              	.set CYREG_UDB_DSI2_HV_L11, 0x400f428b
 4260              	.set CYREG_UDB_DSI2_HV_L12, 0x400f428c
 4261              	.set CYREG_UDB_DSI2_HV_L13, 0x400f428d
 4262              	.set CYREG_UDB_DSI2_HV_L14, 0x400f428e
 4263              	.set CYREG_UDB_DSI2_HV_L15, 0x400f428f
 4264              	.set CYREG_UDB_DSI2_HS0, 0x400f4290
 4265              	.set CYREG_UDB_DSI2_HS1, 0x400f4291
 4266              	.set CYREG_UDB_DSI2_HS2, 0x400f4292
 4267              	.set CYREG_UDB_DSI2_HS3, 0x400f4293
 4268              	.set CYREG_UDB_DSI2_HS4, 0x400f4294
 4269              	.set CYREG_UDB_DSI2_HS5, 0x400f4295
 4270              	.set CYREG_UDB_DSI2_HS6, 0x400f4296
 4271              	.set CYREG_UDB_DSI2_HS7, 0x400f4297
 4272              	.set CYREG_UDB_DSI2_HS8, 0x400f4298
 4273              	.set CYREG_UDB_DSI2_HS9, 0x400f4299
 4274              	.set CYREG_UDB_DSI2_HS10, 0x400f429a
 4275              	.set CYREG_UDB_DSI2_HS11, 0x400f429b
 4276              	.set CYREG_UDB_DSI2_HS12, 0x400f429c
 4277              	.set CYREG_UDB_DSI2_HS13, 0x400f429d
 4278              	.set CYREG_UDB_DSI2_HS14, 0x400f429e
 4279              	.set CYREG_UDB_DSI2_HS15, 0x400f429f
 4280              	.set CYREG_UDB_DSI2_HS16, 0x400f42a0
 4281              	.set CYREG_UDB_DSI2_HS17, 0x400f42a1
 4282              	.set CYREG_UDB_DSI2_HS18, 0x400f42a2
 4283              	.set CYREG_UDB_DSI2_HS19, 0x400f42a3
 4284              	.set CYREG_UDB_DSI2_HS20, 0x400f42a4
 4285              	.set CYREG_UDB_DSI2_HS21, 0x400f42a5
 4286              	.set CYREG_UDB_DSI2_HS22, 0x400f42a6
 4287              	.set CYREG_UDB_DSI2_HS23, 0x400f42a7
 4288              	.set CYREG_UDB_DSI2_HV_R0, 0x400f42a8
 4289              	.set CYREG_UDB_DSI2_HV_R1, 0x400f42a9
 4290              	.set CYREG_UDB_DSI2_HV_R2, 0x400f42aa
 4291              	.set CYREG_UDB_DSI2_HV_R3, 0x400f42ab
 4292              	.set CYREG_UDB_DSI2_HV_R4, 0x400f42ac
 4293              	.set CYREG_UDB_DSI2_HV_R5, 0x400f42ad
 4294              	.set CYREG_UDB_DSI2_HV_R6, 0x400f42ae
 4295              	.set CYREG_UDB_DSI2_HV_R7, 0x400f42af
 4296              	.set CYREG_UDB_DSI2_HV_R8, 0x400f42b0
 4297              	.set CYREG_UDB_DSI2_HV_R9, 0x400f42b1
 4298              	.set CYREG_UDB_DSI2_HV_R10, 0x400f42b2
 4299              	.set CYREG_UDB_DSI2_HV_R11, 0x400f42b3
 4300              	.set CYREG_UDB_DSI2_HV_R12, 0x400f42b4
 4301              	.set CYREG_UDB_DSI2_HV_R13, 0x400f42b5
 4302              	.set CYREG_UDB_DSI2_HV_R14, 0x400f42b6
 4303              	.set CYREG_UDB_DSI2_HV_R15, 0x400f42b7
 4304              	.set CYREG_UDB_DSI2_DSIINP0, 0x400f42c0
 4305              	.set CYREG_UDB_DSI2_DSIINP1, 0x400f42c2
 4306              	.set CYREG_UDB_DSI2_DSIINP2, 0x400f42c4
 4307              	.set CYREG_UDB_DSI2_DSIINP3, 0x400f42c6
 4308              	.set CYREG_UDB_DSI2_DSIINP4, 0x400f42c8
 4309              	.set CYREG_UDB_DSI2_DSIINP5, 0x400f42ca
 4310              	.set CYREG_UDB_DSI2_DSIOUTP0, 0x400f42cc
 4311              	.set CYREG_UDB_DSI2_DSIOUTP1, 0x400f42ce
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 77


 4312              	.set CYREG_UDB_DSI2_DSIOUTP2, 0x400f42d0
 4313              	.set CYREG_UDB_DSI2_DSIOUTP3, 0x400f42d2
 4314              	.set CYREG_UDB_DSI2_DSIOUTT0, 0x400f42d4
 4315              	.set CYREG_UDB_DSI2_DSIOUTT1, 0x400f42d6
 4316              	.set CYREG_UDB_DSI2_DSIOUTT2, 0x400f42d8
 4317              	.set CYREG_UDB_DSI2_DSIOUTT3, 0x400f42da
 4318              	.set CYREG_UDB_DSI2_DSIOUTT4, 0x400f42dc
 4319              	.set CYREG_UDB_DSI2_DSIOUTT5, 0x400f42de
 4320              	.set CYREG_UDB_DSI2_VS0, 0x400f42e0
 4321              	.set CYREG_UDB_DSI2_VS1, 0x400f42e2
 4322              	.set CYREG_UDB_DSI2_VS2, 0x400f42e4
 4323              	.set CYREG_UDB_DSI2_VS3, 0x400f42e6
 4324              	.set CYREG_UDB_DSI2_VS4, 0x400f42e8
 4325              	.set CYREG_UDB_DSI2_VS5, 0x400f42ea
 4326              	.set CYREG_UDB_DSI2_VS6, 0x400f42ec
 4327              	.set CYREG_UDB_DSI2_VS7, 0x400f42ee
 4328              	.set CYDEV_UDB_DSI3_BASE, 0x400f4300
 4329              	.set CYDEV_UDB_DSI3_SIZE, 0x00000100
 4330              	.set CYREG_UDB_DSI3_HC0, 0x400f4300
 4331              	.set CYREG_UDB_DSI3_HC1, 0x400f4301
 4332              	.set CYREG_UDB_DSI3_HC2, 0x400f4302
 4333              	.set CYREG_UDB_DSI3_HC3, 0x400f4303
 4334              	.set CYREG_UDB_DSI3_HC4, 0x400f4304
 4335              	.set CYREG_UDB_DSI3_HC5, 0x400f4305
 4336              	.set CYREG_UDB_DSI3_HC6, 0x400f4306
 4337              	.set CYREG_UDB_DSI3_HC7, 0x400f4307
 4338              	.set CYREG_UDB_DSI3_HC8, 0x400f4308
 4339              	.set CYREG_UDB_DSI3_HC9, 0x400f4309
 4340              	.set CYREG_UDB_DSI3_HC10, 0x400f430a
 4341              	.set CYREG_UDB_DSI3_HC11, 0x400f430b
 4342              	.set CYREG_UDB_DSI3_HC12, 0x400f430c
 4343              	.set CYREG_UDB_DSI3_HC13, 0x400f430d
 4344              	.set CYREG_UDB_DSI3_HC14, 0x400f430e
 4345              	.set CYREG_UDB_DSI3_HC15, 0x400f430f
 4346              	.set CYREG_UDB_DSI3_HC16, 0x400f4310
 4347              	.set CYREG_UDB_DSI3_HC17, 0x400f4311
 4348              	.set CYREG_UDB_DSI3_HC18, 0x400f4312
 4349              	.set CYREG_UDB_DSI3_HC19, 0x400f4313
 4350              	.set CYREG_UDB_DSI3_HC20, 0x400f4314
 4351              	.set CYREG_UDB_DSI3_HC21, 0x400f4315
 4352              	.set CYREG_UDB_DSI3_HC22, 0x400f4316
 4353              	.set CYREG_UDB_DSI3_HC23, 0x400f4317
 4354              	.set CYREG_UDB_DSI3_HC24, 0x400f4318
 4355              	.set CYREG_UDB_DSI3_HC25, 0x400f4319
 4356              	.set CYREG_UDB_DSI3_HC26, 0x400f431a
 4357              	.set CYREG_UDB_DSI3_HC27, 0x400f431b
 4358              	.set CYREG_UDB_DSI3_HC28, 0x400f431c
 4359              	.set CYREG_UDB_DSI3_HC29, 0x400f431d
 4360              	.set CYREG_UDB_DSI3_HC30, 0x400f431e
 4361              	.set CYREG_UDB_DSI3_HC31, 0x400f431f
 4362              	.set CYREG_UDB_DSI3_HC32, 0x400f4320
 4363              	.set CYREG_UDB_DSI3_HC33, 0x400f4321
 4364              	.set CYREG_UDB_DSI3_HC34, 0x400f4322
 4365              	.set CYREG_UDB_DSI3_HC35, 0x400f4323
 4366              	.set CYREG_UDB_DSI3_HC36, 0x400f4324
 4367              	.set CYREG_UDB_DSI3_HC37, 0x400f4325
 4368              	.set CYREG_UDB_DSI3_HC38, 0x400f4326
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 78


 4369              	.set CYREG_UDB_DSI3_HC39, 0x400f4327
 4370              	.set CYREG_UDB_DSI3_HC40, 0x400f4328
 4371              	.set CYREG_UDB_DSI3_HC41, 0x400f4329
 4372              	.set CYREG_UDB_DSI3_HC42, 0x400f432a
 4373              	.set CYREG_UDB_DSI3_HC43, 0x400f432b
 4374              	.set CYREG_UDB_DSI3_HC44, 0x400f432c
 4375              	.set CYREG_UDB_DSI3_HC45, 0x400f432d
 4376              	.set CYREG_UDB_DSI3_HC46, 0x400f432e
 4377              	.set CYREG_UDB_DSI3_HC47, 0x400f432f
 4378              	.set CYREG_UDB_DSI3_HC48, 0x400f4330
 4379              	.set CYREG_UDB_DSI3_HC49, 0x400f4331
 4380              	.set CYREG_UDB_DSI3_HC50, 0x400f4332
 4381              	.set CYREG_UDB_DSI3_HC51, 0x400f4333
 4382              	.set CYREG_UDB_DSI3_HC52, 0x400f4334
 4383              	.set CYREG_UDB_DSI3_HC53, 0x400f4335
 4384              	.set CYREG_UDB_DSI3_HC54, 0x400f4336
 4385              	.set CYREG_UDB_DSI3_HC55, 0x400f4337
 4386              	.set CYREG_UDB_DSI3_HC56, 0x400f4338
 4387              	.set CYREG_UDB_DSI3_HC57, 0x400f4339
 4388              	.set CYREG_UDB_DSI3_HC58, 0x400f433a
 4389              	.set CYREG_UDB_DSI3_HC59, 0x400f433b
 4390              	.set CYREG_UDB_DSI3_HC60, 0x400f433c
 4391              	.set CYREG_UDB_DSI3_HC61, 0x400f433d
 4392              	.set CYREG_UDB_DSI3_HC62, 0x400f433e
 4393              	.set CYREG_UDB_DSI3_HC63, 0x400f433f
 4394              	.set CYREG_UDB_DSI3_HC64, 0x400f4340
 4395              	.set CYREG_UDB_DSI3_HC65, 0x400f4341
 4396              	.set CYREG_UDB_DSI3_HC66, 0x400f4342
 4397              	.set CYREG_UDB_DSI3_HC67, 0x400f4343
 4398              	.set CYREG_UDB_DSI3_HC68, 0x400f4344
 4399              	.set CYREG_UDB_DSI3_HC69, 0x400f4345
 4400              	.set CYREG_UDB_DSI3_HC70, 0x400f4346
 4401              	.set CYREG_UDB_DSI3_HC71, 0x400f4347
 4402              	.set CYREG_UDB_DSI3_HC72, 0x400f4348
 4403              	.set CYREG_UDB_DSI3_HC73, 0x400f4349
 4404              	.set CYREG_UDB_DSI3_HC74, 0x400f434a
 4405              	.set CYREG_UDB_DSI3_HC75, 0x400f434b
 4406              	.set CYREG_UDB_DSI3_HC76, 0x400f434c
 4407              	.set CYREG_UDB_DSI3_HC77, 0x400f434d
 4408              	.set CYREG_UDB_DSI3_HC78, 0x400f434e
 4409              	.set CYREG_UDB_DSI3_HC79, 0x400f434f
 4410              	.set CYREG_UDB_DSI3_HC80, 0x400f4350
 4411              	.set CYREG_UDB_DSI3_HC81, 0x400f4351
 4412              	.set CYREG_UDB_DSI3_HC82, 0x400f4352
 4413              	.set CYREG_UDB_DSI3_HC83, 0x400f4353
 4414              	.set CYREG_UDB_DSI3_HC84, 0x400f4354
 4415              	.set CYREG_UDB_DSI3_HC85, 0x400f4355
 4416              	.set CYREG_UDB_DSI3_HC86, 0x400f4356
 4417              	.set CYREG_UDB_DSI3_HC87, 0x400f4357
 4418              	.set CYREG_UDB_DSI3_HC88, 0x400f4358
 4419              	.set CYREG_UDB_DSI3_HC89, 0x400f4359
 4420              	.set CYREG_UDB_DSI3_HC90, 0x400f435a
 4421              	.set CYREG_UDB_DSI3_HC91, 0x400f435b
 4422              	.set CYREG_UDB_DSI3_HC92, 0x400f435c
 4423              	.set CYREG_UDB_DSI3_HC93, 0x400f435d
 4424              	.set CYREG_UDB_DSI3_HC94, 0x400f435e
 4425              	.set CYREG_UDB_DSI3_HC95, 0x400f435f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 79


 4426              	.set CYREG_UDB_DSI3_HC96, 0x400f4360
 4427              	.set CYREG_UDB_DSI3_HC97, 0x400f4361
 4428              	.set CYREG_UDB_DSI3_HC98, 0x400f4362
 4429              	.set CYREG_UDB_DSI3_HC99, 0x400f4363
 4430              	.set CYREG_UDB_DSI3_HC100, 0x400f4364
 4431              	.set CYREG_UDB_DSI3_HC101, 0x400f4365
 4432              	.set CYREG_UDB_DSI3_HC102, 0x400f4366
 4433              	.set CYREG_UDB_DSI3_HC103, 0x400f4367
 4434              	.set CYREG_UDB_DSI3_HC104, 0x400f4368
 4435              	.set CYREG_UDB_DSI3_HC105, 0x400f4369
 4436              	.set CYREG_UDB_DSI3_HC106, 0x400f436a
 4437              	.set CYREG_UDB_DSI3_HC107, 0x400f436b
 4438              	.set CYREG_UDB_DSI3_HC108, 0x400f436c
 4439              	.set CYREG_UDB_DSI3_HC109, 0x400f436d
 4440              	.set CYREG_UDB_DSI3_HC110, 0x400f436e
 4441              	.set CYREG_UDB_DSI3_HC111, 0x400f436f
 4442              	.set CYREG_UDB_DSI3_HC112, 0x400f4370
 4443              	.set CYREG_UDB_DSI3_HC113, 0x400f4371
 4444              	.set CYREG_UDB_DSI3_HC114, 0x400f4372
 4445              	.set CYREG_UDB_DSI3_HC115, 0x400f4373
 4446              	.set CYREG_UDB_DSI3_HC116, 0x400f4374
 4447              	.set CYREG_UDB_DSI3_HC117, 0x400f4375
 4448              	.set CYREG_UDB_DSI3_HC118, 0x400f4376
 4449              	.set CYREG_UDB_DSI3_HC119, 0x400f4377
 4450              	.set CYREG_UDB_DSI3_HC120, 0x400f4378
 4451              	.set CYREG_UDB_DSI3_HC121, 0x400f4379
 4452              	.set CYREG_UDB_DSI3_HC122, 0x400f437a
 4453              	.set CYREG_UDB_DSI3_HC123, 0x400f437b
 4454              	.set CYREG_UDB_DSI3_HC124, 0x400f437c
 4455              	.set CYREG_UDB_DSI3_HC125, 0x400f437d
 4456              	.set CYREG_UDB_DSI3_HC126, 0x400f437e
 4457              	.set CYREG_UDB_DSI3_HC127, 0x400f437f
 4458              	.set CYREG_UDB_DSI3_HV_L0, 0x400f4380
 4459              	.set CYREG_UDB_DSI3_HV_L1, 0x400f4381
 4460              	.set CYREG_UDB_DSI3_HV_L2, 0x400f4382
 4461              	.set CYREG_UDB_DSI3_HV_L3, 0x400f4383
 4462              	.set CYREG_UDB_DSI3_HV_L4, 0x400f4384
 4463              	.set CYREG_UDB_DSI3_HV_L5, 0x400f4385
 4464              	.set CYREG_UDB_DSI3_HV_L6, 0x400f4386
 4465              	.set CYREG_UDB_DSI3_HV_L7, 0x400f4387
 4466              	.set CYREG_UDB_DSI3_HV_L8, 0x400f4388
 4467              	.set CYREG_UDB_DSI3_HV_L9, 0x400f4389
 4468              	.set CYREG_UDB_DSI3_HV_L10, 0x400f438a
 4469              	.set CYREG_UDB_DSI3_HV_L11, 0x400f438b
 4470              	.set CYREG_UDB_DSI3_HV_L12, 0x400f438c
 4471              	.set CYREG_UDB_DSI3_HV_L13, 0x400f438d
 4472              	.set CYREG_UDB_DSI3_HV_L14, 0x400f438e
 4473              	.set CYREG_UDB_DSI3_HV_L15, 0x400f438f
 4474              	.set CYREG_UDB_DSI3_HS0, 0x400f4390
 4475              	.set CYREG_UDB_DSI3_HS1, 0x400f4391
 4476              	.set CYREG_UDB_DSI3_HS2, 0x400f4392
 4477              	.set CYREG_UDB_DSI3_HS3, 0x400f4393
 4478              	.set CYREG_UDB_DSI3_HS4, 0x400f4394
 4479              	.set CYREG_UDB_DSI3_HS5, 0x400f4395
 4480              	.set CYREG_UDB_DSI3_HS6, 0x400f4396
 4481              	.set CYREG_UDB_DSI3_HS7, 0x400f4397
 4482              	.set CYREG_UDB_DSI3_HS8, 0x400f4398
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 80


 4483              	.set CYREG_UDB_DSI3_HS9, 0x400f4399
 4484              	.set CYREG_UDB_DSI3_HS10, 0x400f439a
 4485              	.set CYREG_UDB_DSI3_HS11, 0x400f439b
 4486              	.set CYREG_UDB_DSI3_HS12, 0x400f439c
 4487              	.set CYREG_UDB_DSI3_HS13, 0x400f439d
 4488              	.set CYREG_UDB_DSI3_HS14, 0x400f439e
 4489              	.set CYREG_UDB_DSI3_HS15, 0x400f439f
 4490              	.set CYREG_UDB_DSI3_HS16, 0x400f43a0
 4491              	.set CYREG_UDB_DSI3_HS17, 0x400f43a1
 4492              	.set CYREG_UDB_DSI3_HS18, 0x400f43a2
 4493              	.set CYREG_UDB_DSI3_HS19, 0x400f43a3
 4494              	.set CYREG_UDB_DSI3_HS20, 0x400f43a4
 4495              	.set CYREG_UDB_DSI3_HS21, 0x400f43a5
 4496              	.set CYREG_UDB_DSI3_HS22, 0x400f43a6
 4497              	.set CYREG_UDB_DSI3_HS23, 0x400f43a7
 4498              	.set CYREG_UDB_DSI3_HV_R0, 0x400f43a8
 4499              	.set CYREG_UDB_DSI3_HV_R1, 0x400f43a9
 4500              	.set CYREG_UDB_DSI3_HV_R2, 0x400f43aa
 4501              	.set CYREG_UDB_DSI3_HV_R3, 0x400f43ab
 4502              	.set CYREG_UDB_DSI3_HV_R4, 0x400f43ac
 4503              	.set CYREG_UDB_DSI3_HV_R5, 0x400f43ad
 4504              	.set CYREG_UDB_DSI3_HV_R6, 0x400f43ae
 4505              	.set CYREG_UDB_DSI3_HV_R7, 0x400f43af
 4506              	.set CYREG_UDB_DSI3_HV_R8, 0x400f43b0
 4507              	.set CYREG_UDB_DSI3_HV_R9, 0x400f43b1
 4508              	.set CYREG_UDB_DSI3_HV_R10, 0x400f43b2
 4509              	.set CYREG_UDB_DSI3_HV_R11, 0x400f43b3
 4510              	.set CYREG_UDB_DSI3_HV_R12, 0x400f43b4
 4511              	.set CYREG_UDB_DSI3_HV_R13, 0x400f43b5
 4512              	.set CYREG_UDB_DSI3_HV_R14, 0x400f43b6
 4513              	.set CYREG_UDB_DSI3_HV_R15, 0x400f43b7
 4514              	.set CYREG_UDB_DSI3_DSIINP0, 0x400f43c0
 4515              	.set CYREG_UDB_DSI3_DSIINP1, 0x400f43c2
 4516              	.set CYREG_UDB_DSI3_DSIINP2, 0x400f43c4
 4517              	.set CYREG_UDB_DSI3_DSIINP3, 0x400f43c6
 4518              	.set CYREG_UDB_DSI3_DSIINP4, 0x400f43c8
 4519              	.set CYREG_UDB_DSI3_DSIINP5, 0x400f43ca
 4520              	.set CYREG_UDB_DSI3_DSIOUTP0, 0x400f43cc
 4521              	.set CYREG_UDB_DSI3_DSIOUTP1, 0x400f43ce
 4522              	.set CYREG_UDB_DSI3_DSIOUTP2, 0x400f43d0
 4523              	.set CYREG_UDB_DSI3_DSIOUTP3, 0x400f43d2
 4524              	.set CYREG_UDB_DSI3_DSIOUTT0, 0x400f43d4
 4525              	.set CYREG_UDB_DSI3_DSIOUTT1, 0x400f43d6
 4526              	.set CYREG_UDB_DSI3_DSIOUTT2, 0x400f43d8
 4527              	.set CYREG_UDB_DSI3_DSIOUTT3, 0x400f43da
 4528              	.set CYREG_UDB_DSI3_DSIOUTT4, 0x400f43dc
 4529              	.set CYREG_UDB_DSI3_DSIOUTT5, 0x400f43de
 4530              	.set CYREG_UDB_DSI3_VS0, 0x400f43e0
 4531              	.set CYREG_UDB_DSI3_VS1, 0x400f43e2
 4532              	.set CYREG_UDB_DSI3_VS2, 0x400f43e4
 4533              	.set CYREG_UDB_DSI3_VS3, 0x400f43e6
 4534              	.set CYREG_UDB_DSI3_VS4, 0x400f43e8
 4535              	.set CYREG_UDB_DSI3_VS5, 0x400f43ea
 4536              	.set CYREG_UDB_DSI3_VS6, 0x400f43ec
 4537              	.set CYREG_UDB_DSI3_VS7, 0x400f43ee
 4538              	.set CYDEV_UDB_PA0_BASE, 0x400f5000
 4539              	.set CYDEV_UDB_PA0_SIZE, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 81


 4540              	.set CYREG_UDB_PA0_CFG0, 0x400f5000
 4541              	.set CYFLD_UDB_PA_CLKIN_EN_SEL__OFFSET, 0x00000000
 4542              	.set CYFLD_UDB_PA_CLKIN_EN_SEL__SIZE, 0x00000002
 4543              	.set CYVAL_UDB_PA_CLKIN_EN_SEL_PIN_RC, 0x00000000
 4544              	.set CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_0, 0x00000001
 4545              	.set CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_1, 0x00000002
 4546              	.set CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_2, 0x00000003
 4547              	.set CYFLD_UDB_PA_CLKIN_EN_MODE__OFFSET, 0x00000002
 4548              	.set CYFLD_UDB_PA_CLKIN_EN_MODE__SIZE, 0x00000002
 4549              	.set CYVAL_UDB_PA_CLKIN_EN_MODE_OFF, 0x00000000
 4550              	.set CYVAL_UDB_PA_CLKIN_EN_MODE_ON, 0x00000001
 4551              	.set CYVAL_UDB_PA_CLKIN_EN_MODE_POSEDGE, 0x00000002
 4552              	.set CYVAL_UDB_PA_CLKIN_EN_MODE_LEVEL, 0x00000003
 4553              	.set CYFLD_UDB_PA_CLKIN_EN_INV__OFFSET, 0x00000004
 4554              	.set CYFLD_UDB_PA_CLKIN_EN_INV__SIZE, 0x00000001
 4555              	.set CYVAL_UDB_PA_CLKIN_EN_INV_NOINV, 0x00000000
 4556              	.set CYVAL_UDB_PA_CLKIN_EN_INV_INV, 0x00000001
 4557              	.set CYFLD_UDB_PA_CLKIN_INV__OFFSET, 0x00000005
 4558              	.set CYFLD_UDB_PA_CLKIN_INV__SIZE, 0x00000001
 4559              	.set CYVAL_UDB_PA_CLKIN_INV_NOINV, 0x00000000
 4560              	.set CYVAL_UDB_PA_CLKIN_INV_INV, 0x00000001
 4561              	.set CYFLD_UDB_PA_NC__OFFSET, 0x00000006
 4562              	.set CYFLD_UDB_PA_NC__SIZE, 0x00000002
 4563              	.set CYREG_UDB_PA0_CFG1, 0x400f5001
 4564              	.set CYFLD_UDB_PA_CLKOUT_EN_SEL__OFFSET, 0x00000000
 4565              	.set CYFLD_UDB_PA_CLKOUT_EN_SEL__SIZE, 0x00000002
 4566              	.set CYVAL_UDB_PA_CLKOUT_EN_SEL_PIN_RC, 0x00000000
 4567              	.set CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_0, 0x00000001
 4568              	.set CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_1, 0x00000002
 4569              	.set CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_2, 0x00000003
 4570              	.set CYFLD_UDB_PA_CLKOUT_EN_MODE__OFFSET, 0x00000002
 4571              	.set CYFLD_UDB_PA_CLKOUT_EN_MODE__SIZE, 0x00000002
 4572              	.set CYVAL_UDB_PA_CLKOUT_EN_MODE_OFF, 0x00000000
 4573              	.set CYVAL_UDB_PA_CLKOUT_EN_MODE_ON, 0x00000001
 4574              	.set CYVAL_UDB_PA_CLKOUT_EN_MODE_POSEDGE, 0x00000002
 4575              	.set CYVAL_UDB_PA_CLKOUT_EN_MODE_LEVEL, 0x00000003
 4576              	.set CYFLD_UDB_PA_CLKOUT_EN_INV__OFFSET, 0x00000004
 4577              	.set CYFLD_UDB_PA_CLKOUT_EN_INV__SIZE, 0x00000001
 4578              	.set CYVAL_UDB_PA_CLKOUT_EN_INV_NOINV, 0x00000000
 4579              	.set CYVAL_UDB_PA_CLKOUT_EN_INV_INV, 0x00000001
 4580              	.set CYFLD_UDB_PA_CLKOUT_INV__OFFSET, 0x00000005
 4581              	.set CYFLD_UDB_PA_CLKOUT_INV__SIZE, 0x00000001
 4582              	.set CYVAL_UDB_PA_CLKOUT_INV_NOINV, 0x00000000
 4583              	.set CYVAL_UDB_PA_CLKOUT_INV_INV, 0x00000001
 4584              	.set CYREG_UDB_PA0_CFG2, 0x400f5002
 4585              	.set CYFLD_UDB_PA_CLKIN_SEL__OFFSET, 0x00000000
 4586              	.set CYFLD_UDB_PA_CLKIN_SEL__SIZE, 0x00000004
 4587              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK0, 0x00000000
 4588              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK1, 0x00000001
 4589              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK2, 0x00000002
 4590              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK3, 0x00000003
 4591              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK4, 0x00000004
 4592              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK5, 0x00000005
 4593              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK6, 0x00000006
 4594              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK7, 0x00000007
 4595              	.set CYVAL_UDB_PA_CLKIN_SEL_BUS_CLK_APP, 0x00000009
 4596              	.set CYVAL_UDB_PA_CLKIN_SEL_PIN_RC, 0x0000000c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 82


 4597              	.set CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_0, 0x0000000d
 4598              	.set CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_1, 0x0000000e
 4599              	.set CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_2, 0x0000000f
 4600              	.set CYFLD_UDB_PA_CLKOUT_SEL__OFFSET, 0x00000004
 4601              	.set CYFLD_UDB_PA_CLKOUT_SEL__SIZE, 0x00000004
 4602              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK0, 0x00000000
 4603              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK1, 0x00000001
 4604              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK2, 0x00000002
 4605              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK3, 0x00000003
 4606              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK4, 0x00000004
 4607              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK5, 0x00000005
 4608              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK6, 0x00000006
 4609              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK7, 0x00000007
 4610              	.set CYVAL_UDB_PA_CLKOUT_SEL_BUS_CLK_APP, 0x00000009
 4611              	.set CYVAL_UDB_PA_CLKOUT_SEL_PIN_RC, 0x0000000c
 4612              	.set CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_0, 0x0000000d
 4613              	.set CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_1, 0x0000000e
 4614              	.set CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_2, 0x0000000f
 4615              	.set CYREG_UDB_PA0_CFG3, 0x400f5003
 4616              	.set CYFLD_UDB_PA_RES_IN_SEL__OFFSET, 0x00000000
 4617              	.set CYFLD_UDB_PA_RES_IN_SEL__SIZE, 0x00000002
 4618              	.set CYVAL_UDB_PA_RES_IN_SEL_PIN_RC, 0x00000000
 4619              	.set CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_0, 0x00000001
 4620              	.set CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_1, 0x00000002
 4621              	.set CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_2, 0x00000003
 4622              	.set CYFLD_UDB_PA_RES_IN_INV__OFFSET, 0x00000002
 4623              	.set CYFLD_UDB_PA_RES_IN_INV__SIZE, 0x00000001
 4624              	.set CYVAL_UDB_PA_RES_IN_INV_NOINV, 0x00000000
 4625              	.set CYVAL_UDB_PA_RES_IN_INV_INV, 0x00000001
 4626              	.set CYFLD_UDB_PA_NC0__OFFSET, 0x00000003
 4627              	.set CYFLD_UDB_PA_NC0__SIZE, 0x00000001
 4628              	.set CYFLD_UDB_PA_RES_OUT_SEL__OFFSET, 0x00000004
 4629              	.set CYFLD_UDB_PA_RES_OUT_SEL__SIZE, 0x00000002
 4630              	.set CYVAL_UDB_PA_RES_OUT_SEL_PIN_RC, 0x00000000
 4631              	.set CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_0, 0x00000001
 4632              	.set CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_1, 0x00000002
 4633              	.set CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_2, 0x00000003
 4634              	.set CYFLD_UDB_PA_RES_OUT_INV__OFFSET, 0x00000006
 4635              	.set CYFLD_UDB_PA_RES_OUT_INV__SIZE, 0x00000001
 4636              	.set CYVAL_UDB_PA_RES_OUT_INV_NOINV, 0x00000000
 4637              	.set CYVAL_UDB_PA_RES_OUT_INV_INV, 0x00000001
 4638              	.set CYFLD_UDB_PA_NC7__OFFSET, 0x00000007
 4639              	.set CYFLD_UDB_PA_NC7__SIZE, 0x00000001
 4640              	.set CYREG_UDB_PA0_CFG4, 0x400f5004
 4641              	.set CYFLD_UDB_PA_RES_IN_EN__OFFSET, 0x00000000
 4642              	.set CYFLD_UDB_PA_RES_IN_EN__SIZE, 0x00000001
 4643              	.set CYVAL_UDB_PA_RES_IN_EN_DISABLE, 0x00000000
 4644              	.set CYVAL_UDB_PA_RES_IN_EN_ENABLE, 0x00000001
 4645              	.set CYFLD_UDB_PA_RES_OUT_EN__OFFSET, 0x00000001
 4646              	.set CYFLD_UDB_PA_RES_OUT_EN__SIZE, 0x00000001
 4647              	.set CYVAL_UDB_PA_RES_OUT_EN_DISABLE, 0x00000000
 4648              	.set CYVAL_UDB_PA_RES_OUT_EN_ENABLE, 0x00000001
 4649              	.set CYFLD_UDB_PA_RES_OE_EN__OFFSET, 0x00000002
 4650              	.set CYFLD_UDB_PA_RES_OE_EN__SIZE, 0x00000001
 4651              	.set CYVAL_UDB_PA_RES_OE_EN_DISABLE, 0x00000000
 4652              	.set CYVAL_UDB_PA_RES_OE_EN_ENABLE, 0x00000001
 4653              	.set CYFLD_UDB_PA_NC7654__OFFSET, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 83


 4654              	.set CYFLD_UDB_PA_NC7654__SIZE, 0x00000005
 4655              	.set CYREG_UDB_PA0_CFG5, 0x400f5005
 4656              	.set CYFLD_UDB_PA_PIN_SEL__OFFSET, 0x00000000
 4657              	.set CYFLD_UDB_PA_PIN_SEL__SIZE, 0x00000001
 4658              	.set CYVAL_UDB_PA_PIN_SEL_PIN0, 0x00000000
 4659              	.set CYVAL_UDB_PA_PIN_SEL_PIN1, 0x00000001
 4660              	.set CYVAL_UDB_PA_PIN_SEL_PIN2, 0x00000002
 4661              	.set CYVAL_UDB_PA_PIN_SEL_PIN3, 0x00000003
 4662              	.set CYVAL_UDB_PA_PIN_SEL_PIN4, 0x00000004
 4663              	.set CYVAL_UDB_PA_PIN_SEL_PIN5, 0x00000005
 4664              	.set CYVAL_UDB_PA_PIN_SEL_PIN6, 0x00000006
 4665              	.set CYVAL_UDB_PA_PIN_SEL_PIN7, 0x00000007
 4666              	.set CYREG_UDB_PA0_CFG6, 0x400f5006
 4667              	.set CYFLD_UDB_PA_IN_SYNC0__OFFSET, 0x00000000
 4668              	.set CYFLD_UDB_PA_IN_SYNC0__SIZE, 0x00000002
 4669              	.set CYVAL_UDB_PA_IN_SYNC0_TRANSPARENT, 0x00000000
 4670              	.set CYVAL_UDB_PA_IN_SYNC0_SINGLESYNC, 0x00000001
 4671              	.set CYVAL_UDB_PA_IN_SYNC0_DOUBLESYNC, 0x00000002
 4672              	.set CYVAL_UDB_PA_IN_SYNC0_RSVD, 0x00000003
 4673              	.set CYFLD_UDB_PA_IN_SYNC1__OFFSET, 0x00000002
 4674              	.set CYFLD_UDB_PA_IN_SYNC1__SIZE, 0x00000002
 4675              	.set CYVAL_UDB_PA_IN_SYNC1_TRANSPARENT, 0x00000000
 4676              	.set CYVAL_UDB_PA_IN_SYNC1_SINGLESYNC, 0x00000001
 4677              	.set CYVAL_UDB_PA_IN_SYNC1_DOUBLESYNC, 0x00000002
 4678              	.set CYVAL_UDB_PA_IN_SYNC1_RSVD, 0x00000003
 4679              	.set CYFLD_UDB_PA_IN_SYNC2__OFFSET, 0x00000004
 4680              	.set CYFLD_UDB_PA_IN_SYNC2__SIZE, 0x00000002
 4681              	.set CYVAL_UDB_PA_IN_SYNC2_TRANSPARENT, 0x00000000
 4682              	.set CYVAL_UDB_PA_IN_SYNC2_SINGLESYNC, 0x00000001
 4683              	.set CYVAL_UDB_PA_IN_SYNC2_DOUBLESYNC, 0x00000002
 4684              	.set CYVAL_UDB_PA_IN_SYNC2_RSVD, 0x00000003
 4685              	.set CYFLD_UDB_PA_IN_SYNC3__OFFSET, 0x00000006
 4686              	.set CYFLD_UDB_PA_IN_SYNC3__SIZE, 0x00000002
 4687              	.set CYVAL_UDB_PA_IN_SYNC3_TRANSPARENT, 0x00000000
 4688              	.set CYVAL_UDB_PA_IN_SYNC3_SINGLESYNC, 0x00000001
 4689              	.set CYVAL_UDB_PA_IN_SYNC3_DOUBLESYNC, 0x00000002
 4690              	.set CYVAL_UDB_PA_IN_SYNC3_RSVD, 0x00000003
 4691              	.set CYREG_UDB_PA0_CFG7, 0x400f5007
 4692              	.set CYFLD_UDB_PA_IN_SYNC4__OFFSET, 0x00000000
 4693              	.set CYFLD_UDB_PA_IN_SYNC4__SIZE, 0x00000002
 4694              	.set CYVAL_UDB_PA_IN_SYNC4_TRANSPARENT, 0x00000000
 4695              	.set CYVAL_UDB_PA_IN_SYNC4_SINGLESYNC, 0x00000001
 4696              	.set CYVAL_UDB_PA_IN_SYNC4_DOUBLESYNC, 0x00000002
 4697              	.set CYVAL_UDB_PA_IN_SYNC4_RSVD, 0x00000003
 4698              	.set CYFLD_UDB_PA_IN_SYNC5__OFFSET, 0x00000002
 4699              	.set CYFLD_UDB_PA_IN_SYNC5__SIZE, 0x00000002
 4700              	.set CYVAL_UDB_PA_IN_SYNC5_TRANSPARENT, 0x00000000
 4701              	.set CYVAL_UDB_PA_IN_SYNC5_SINGLESYNC, 0x00000001
 4702              	.set CYVAL_UDB_PA_IN_SYNC5_DOUBLESYNC, 0x00000002
 4703              	.set CYVAL_UDB_PA_IN_SYNC5_RSVD, 0x00000003
 4704              	.set CYFLD_UDB_PA_IN_SYNC6__OFFSET, 0x00000004
 4705              	.set CYFLD_UDB_PA_IN_SYNC6__SIZE, 0x00000002
 4706              	.set CYVAL_UDB_PA_IN_SYNC6_TRANSPARENT, 0x00000000
 4707              	.set CYVAL_UDB_PA_IN_SYNC6_SINGLESYNC, 0x00000001
 4708              	.set CYVAL_UDB_PA_IN_SYNC6_DOUBLESYNC, 0x00000002
 4709              	.set CYVAL_UDB_PA_IN_SYNC6_RSVD, 0x00000003
 4710              	.set CYFLD_UDB_PA_IN_SYNC7__OFFSET, 0x00000006
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 84


 4711              	.set CYFLD_UDB_PA_IN_SYNC7__SIZE, 0x00000002
 4712              	.set CYVAL_UDB_PA_IN_SYNC7_TRANSPARENT, 0x00000000
 4713              	.set CYVAL_UDB_PA_IN_SYNC7_SINGLESYNC, 0x00000001
 4714              	.set CYVAL_UDB_PA_IN_SYNC7_DOUBLESYNC, 0x00000002
 4715              	.set CYVAL_UDB_PA_IN_SYNC7_RSVD, 0x00000003
 4716              	.set CYREG_UDB_PA0_CFG8, 0x400f5008
 4717              	.set CYFLD_UDB_PA_OUT_SYNC0__OFFSET, 0x00000000
 4718              	.set CYFLD_UDB_PA_OUT_SYNC0__SIZE, 0x00000002
 4719              	.set CYVAL_UDB_PA_OUT_SYNC0_TRANSPARENT, 0x00000000
 4720              	.set CYVAL_UDB_PA_OUT_SYNC0_SINGLESYNC, 0x00000001
 4721              	.set CYVAL_UDB_PA_OUT_SYNC0_CLOCK, 0x00000002
 4722              	.set CYVAL_UDB_PA_OUT_SYNC0_CLOCKINV, 0x00000003
 4723              	.set CYFLD_UDB_PA_OUT_SYNC1__OFFSET, 0x00000002
 4724              	.set CYFLD_UDB_PA_OUT_SYNC1__SIZE, 0x00000002
 4725              	.set CYVAL_UDB_PA_OUT_SYNC1_TRANSPARENT, 0x00000000
 4726              	.set CYVAL_UDB_PA_OUT_SYNC1_SINGLESYNC, 0x00000001
 4727              	.set CYVAL_UDB_PA_OUT_SYNC1_CLOCK, 0x00000002
 4728              	.set CYVAL_UDB_PA_OUT_SYNC1_CLOCKINV, 0x00000003
 4729              	.set CYFLD_UDB_PA_OUT_SYNC2__OFFSET, 0x00000004
 4730              	.set CYFLD_UDB_PA_OUT_SYNC2__SIZE, 0x00000002
 4731              	.set CYVAL_UDB_PA_OUT_SYNC2_TRANSPARENT, 0x00000000
 4732              	.set CYVAL_UDB_PA_OUT_SYNC2_SINGLESYNC, 0x00000001
 4733              	.set CYVAL_UDB_PA_OUT_SYNC2_CLOCK, 0x00000002
 4734              	.set CYVAL_UDB_PA_OUT_SYNC2_CLOCKINV, 0x00000003
 4735              	.set CYFLD_UDB_PA_OUT_SYNC3__OFFSET, 0x00000006
 4736              	.set CYFLD_UDB_PA_OUT_SYNC3__SIZE, 0x00000002
 4737              	.set CYVAL_UDB_PA_OUT_SYNC3_TRANSPARENT, 0x00000000
 4738              	.set CYVAL_UDB_PA_OUT_SYNC3_SINGLESYNC, 0x00000001
 4739              	.set CYVAL_UDB_PA_OUT_SYNC3_CLOCK, 0x00000002
 4740              	.set CYVAL_UDB_PA_OUT_SYNC3_CLOCKINV, 0x00000003
 4741              	.set CYREG_UDB_PA0_CFG9, 0x400f5009
 4742              	.set CYFLD_UDB_PA_OUT_SYNC4__OFFSET, 0x00000000
 4743              	.set CYFLD_UDB_PA_OUT_SYNC4__SIZE, 0x00000002
 4744              	.set CYVAL_UDB_PA_OUT_SYNC4_TRANSPARENT, 0x00000000
 4745              	.set CYVAL_UDB_PA_OUT_SYNC4_SINGLESYNC, 0x00000001
 4746              	.set CYVAL_UDB_PA_OUT_SYNC4_CLOCK, 0x00000002
 4747              	.set CYVAL_UDB_PA_OUT_SYNC4_CLOCKINV, 0x00000003
 4748              	.set CYFLD_UDB_PA_OUT_SYNC5__OFFSET, 0x00000002
 4749              	.set CYFLD_UDB_PA_OUT_SYNC5__SIZE, 0x00000002
 4750              	.set CYVAL_UDB_PA_OUT_SYNC5_TRANSPARENT, 0x00000000
 4751              	.set CYVAL_UDB_PA_OUT_SYNC5_SINGLESYNC, 0x00000001
 4752              	.set CYVAL_UDB_PA_OUT_SYNC5_CLOCK, 0x00000002
 4753              	.set CYVAL_UDB_PA_OUT_SYNC5_CLOCKINV, 0x00000003
 4754              	.set CYFLD_UDB_PA_OUT_SYNC6__OFFSET, 0x00000004
 4755              	.set CYFLD_UDB_PA_OUT_SYNC6__SIZE, 0x00000002
 4756              	.set CYVAL_UDB_PA_OUT_SYNC6_TRANSPARENT, 0x00000000
 4757              	.set CYVAL_UDB_PA_OUT_SYNC6_SINGLESYNC, 0x00000001
 4758              	.set CYVAL_UDB_PA_OUT_SYNC6_CLOCK, 0x00000002
 4759              	.set CYVAL_UDB_PA_OUT_SYNC6_CLOCKINV, 0x00000003
 4760              	.set CYFLD_UDB_PA_OUT_SYNC7__OFFSET, 0x00000006
 4761              	.set CYFLD_UDB_PA_OUT_SYNC7__SIZE, 0x00000002
 4762              	.set CYVAL_UDB_PA_OUT_SYNC7_TRANSPARENT, 0x00000000
 4763              	.set CYVAL_UDB_PA_OUT_SYNC7_SINGLESYNC, 0x00000001
 4764              	.set CYVAL_UDB_PA_OUT_SYNC7_CLOCK, 0x00000002
 4765              	.set CYVAL_UDB_PA_OUT_SYNC7_CLOCKINV, 0x00000003
 4766              	.set CYREG_UDB_PA0_CFG10, 0x400f500a
 4767              	.set CYFLD_UDB_PA_DATA_SEL0__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 85


 4768              	.set CYFLD_UDB_PA_DATA_SEL0__SIZE, 0x00000002
 4769              	.set CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT0, 0x00000000
 4770              	.set CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT1, 0x00000001
 4771              	.set CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT2, 0x00000002
 4772              	.set CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT3, 0x00000003
 4773              	.set CYFLD_UDB_PA_DATA_SEL1__OFFSET, 0x00000002
 4774              	.set CYFLD_UDB_PA_DATA_SEL1__SIZE, 0x00000002
 4775              	.set CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT0, 0x00000000
 4776              	.set CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT1, 0x00000001
 4777              	.set CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT2, 0x00000002
 4778              	.set CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT3, 0x00000003
 4779              	.set CYFLD_UDB_PA_DATA_SEL2__OFFSET, 0x00000004
 4780              	.set CYFLD_UDB_PA_DATA_SEL2__SIZE, 0x00000002
 4781              	.set CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT0, 0x00000000
 4782              	.set CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT1, 0x00000001
 4783              	.set CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT2, 0x00000002
 4784              	.set CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT3, 0x00000003
 4785              	.set CYFLD_UDB_PA_DATA_SEL3__OFFSET, 0x00000006
 4786              	.set CYFLD_UDB_PA_DATA_SEL3__SIZE, 0x00000002
 4787              	.set CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT0, 0x00000000
 4788              	.set CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT1, 0x00000001
 4789              	.set CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT2, 0x00000002
 4790              	.set CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT3, 0x00000003
 4791              	.set CYREG_UDB_PA0_CFG11, 0x400f500b
 4792              	.set CYFLD_UDB_PA_DATA_SEL4__OFFSET, 0x00000000
 4793              	.set CYFLD_UDB_PA_DATA_SEL4__SIZE, 0x00000002
 4794              	.set CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT0, 0x00000000
 4795              	.set CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT1, 0x00000001
 4796              	.set CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT2, 0x00000002
 4797              	.set CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT3, 0x00000003
 4798              	.set CYFLD_UDB_PA_DATA_SEL5__OFFSET, 0x00000002
 4799              	.set CYFLD_UDB_PA_DATA_SEL5__SIZE, 0x00000002
 4800              	.set CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT0, 0x00000000
 4801              	.set CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT1, 0x00000001
 4802              	.set CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT2, 0x00000002
 4803              	.set CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT3, 0x00000003
 4804              	.set CYFLD_UDB_PA_DATA_SEL6__OFFSET, 0x00000004
 4805              	.set CYFLD_UDB_PA_DATA_SEL6__SIZE, 0x00000002
 4806              	.set CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT0, 0x00000000
 4807              	.set CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT1, 0x00000001
 4808              	.set CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT2, 0x00000002
 4809              	.set CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT3, 0x00000003
 4810              	.set CYFLD_UDB_PA_DATA_SEL7__OFFSET, 0x00000006
 4811              	.set CYFLD_UDB_PA_DATA_SEL7__SIZE, 0x00000002
 4812              	.set CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT0, 0x00000000
 4813              	.set CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT1, 0x00000001
 4814              	.set CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT2, 0x00000002
 4815              	.set CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT3, 0x00000003
 4816              	.set CYREG_UDB_PA0_CFG12, 0x400f500c
 4817              	.set CYFLD_UDB_PA_OE_SEL0__OFFSET, 0x00000000
 4818              	.set CYFLD_UDB_PA_OE_SEL0__SIZE, 0x00000002
 4819              	.set CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT0, 0x00000000
 4820              	.set CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT1, 0x00000001
 4821              	.set CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT2, 0x00000002
 4822              	.set CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT3, 0x00000003
 4823              	.set CYFLD_UDB_PA_OE_SEL1__OFFSET, 0x00000002
 4824              	.set CYFLD_UDB_PA_OE_SEL1__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 86


 4825              	.set CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT0, 0x00000000
 4826              	.set CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT1, 0x00000001
 4827              	.set CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT2, 0x00000002
 4828              	.set CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT3, 0x00000003
 4829              	.set CYFLD_UDB_PA_OE_SEL2__OFFSET, 0x00000004
 4830              	.set CYFLD_UDB_PA_OE_SEL2__SIZE, 0x00000002
 4831              	.set CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT0, 0x00000000
 4832              	.set CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT1, 0x00000001
 4833              	.set CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT2, 0x00000002
 4834              	.set CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT3, 0x00000003
 4835              	.set CYFLD_UDB_PA_OE_SEL3__OFFSET, 0x00000006
 4836              	.set CYFLD_UDB_PA_OE_SEL3__SIZE, 0x00000002
 4837              	.set CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT0, 0x00000000
 4838              	.set CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT1, 0x00000001
 4839              	.set CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT2, 0x00000002
 4840              	.set CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT3, 0x00000003
 4841              	.set CYREG_UDB_PA0_CFG13, 0x400f500d
 4842              	.set CYFLD_UDB_PA_OE_SEL4__OFFSET, 0x00000000
 4843              	.set CYFLD_UDB_PA_OE_SEL4__SIZE, 0x00000002
 4844              	.set CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT0, 0x00000000
 4845              	.set CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT1, 0x00000001
 4846              	.set CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT2, 0x00000002
 4847              	.set CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT3, 0x00000003
 4848              	.set CYFLD_UDB_PA_OE_SEL5__OFFSET, 0x00000002
 4849              	.set CYFLD_UDB_PA_OE_SEL5__SIZE, 0x00000002
 4850              	.set CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT0, 0x00000000
 4851              	.set CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT1, 0x00000001
 4852              	.set CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT2, 0x00000002
 4853              	.set CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT3, 0x00000003
 4854              	.set CYFLD_UDB_PA_OE_SEL6__OFFSET, 0x00000004
 4855              	.set CYFLD_UDB_PA_OE_SEL6__SIZE, 0x00000002
 4856              	.set CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT0, 0x00000000
 4857              	.set CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT1, 0x00000001
 4858              	.set CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT2, 0x00000002
 4859              	.set CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT3, 0x00000003
 4860              	.set CYFLD_UDB_PA_OE_SEL7__OFFSET, 0x00000006
 4861              	.set CYFLD_UDB_PA_OE_SEL7__SIZE, 0x00000002
 4862              	.set CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT0, 0x00000000
 4863              	.set CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT1, 0x00000001
 4864              	.set CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT2, 0x00000002
 4865              	.set CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT3, 0x00000003
 4866              	.set CYREG_UDB_PA0_CFG14, 0x400f500e
 4867              	.set CYFLD_UDB_PA_OE_SYNC0__OFFSET, 0x00000000
 4868              	.set CYFLD_UDB_PA_OE_SYNC0__SIZE, 0x00000002
 4869              	.set CYVAL_UDB_PA_OE_SYNC0_TRANSPARENT, 0x00000000
 4870              	.set CYVAL_UDB_PA_OE_SYNC0_SINGLESYNC, 0x00000001
 4871              	.set CYVAL_UDB_PA_OE_SYNC0_CONSTANT1, 0x00000002
 4872              	.set CYVAL_UDB_PA_OE_SYNC0_CONSTANT0, 0x00000003
 4873              	.set CYFLD_UDB_PA_OE_SYNC1__OFFSET, 0x00000002
 4874              	.set CYFLD_UDB_PA_OE_SYNC1__SIZE, 0x00000002
 4875              	.set CYVAL_UDB_PA_OE_SYNC1_TRANSPARENT, 0x00000000
 4876              	.set CYVAL_UDB_PA_OE_SYNC1_SINGLESYNC, 0x00000001
 4877              	.set CYVAL_UDB_PA_OE_SYNC1_CONSTANT1, 0x00000002
 4878              	.set CYVAL_UDB_PA_OE_SYNC1_CONSTANT0, 0x00000003
 4879              	.set CYFLD_UDB_PA_OE_SYNC2__OFFSET, 0x00000004
 4880              	.set CYFLD_UDB_PA_OE_SYNC2__SIZE, 0x00000002
 4881              	.set CYVAL_UDB_PA_OE_SYNC2_TRANSPARENT, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 87


 4882              	.set CYVAL_UDB_PA_OE_SYNC2_SINGLESYNC, 0x00000001
 4883              	.set CYVAL_UDB_PA_OE_SYNC2_CONSTANT1, 0x00000002
 4884              	.set CYVAL_UDB_PA_OE_SYNC2_CONSTANT0, 0x00000003
 4885              	.set CYFLD_UDB_PA_OE_SYNC3__OFFSET, 0x00000006
 4886              	.set CYFLD_UDB_PA_OE_SYNC3__SIZE, 0x00000002
 4887              	.set CYVAL_UDB_PA_OE_SYNC3_TRANSPARENT, 0x00000000
 4888              	.set CYVAL_UDB_PA_OE_SYNC3_SINGLESYNC, 0x00000001
 4889              	.set CYVAL_UDB_PA_OE_SYNC3_CONSTANT1, 0x00000002
 4890              	.set CYVAL_UDB_PA_OE_SYNC3_CONSTANT0, 0x00000003
 4891              	.set CYDEV_UDB_PA1_BASE, 0x400f5010
 4892              	.set CYDEV_UDB_PA1_SIZE, 0x00000010
 4893              	.set CYREG_UDB_PA1_CFG0, 0x400f5010
 4894              	.set CYREG_UDB_PA1_CFG1, 0x400f5011
 4895              	.set CYREG_UDB_PA1_CFG2, 0x400f5012
 4896              	.set CYREG_UDB_PA1_CFG3, 0x400f5013
 4897              	.set CYREG_UDB_PA1_CFG4, 0x400f5014
 4898              	.set CYREG_UDB_PA1_CFG5, 0x400f5015
 4899              	.set CYREG_UDB_PA1_CFG6, 0x400f5016
 4900              	.set CYREG_UDB_PA1_CFG7, 0x400f5017
 4901              	.set CYREG_UDB_PA1_CFG8, 0x400f5018
 4902              	.set CYREG_UDB_PA1_CFG9, 0x400f5019
 4903              	.set CYREG_UDB_PA1_CFG10, 0x400f501a
 4904              	.set CYREG_UDB_PA1_CFG11, 0x400f501b
 4905              	.set CYREG_UDB_PA1_CFG12, 0x400f501c
 4906              	.set CYREG_UDB_PA1_CFG13, 0x400f501d
 4907              	.set CYREG_UDB_PA1_CFG14, 0x400f501e
 4908              	.set CYDEV_UDB_PA2_BASE, 0x400f5020
 4909              	.set CYDEV_UDB_PA2_SIZE, 0x00000010
 4910              	.set CYREG_UDB_PA2_CFG0, 0x400f5020
 4911              	.set CYREG_UDB_PA2_CFG1, 0x400f5021
 4912              	.set CYREG_UDB_PA2_CFG2, 0x400f5022
 4913              	.set CYREG_UDB_PA2_CFG3, 0x400f5023
 4914              	.set CYREG_UDB_PA2_CFG4, 0x400f5024
 4915              	.set CYREG_UDB_PA2_CFG5, 0x400f5025
 4916              	.set CYREG_UDB_PA2_CFG6, 0x400f5026
 4917              	.set CYREG_UDB_PA2_CFG7, 0x400f5027
 4918              	.set CYREG_UDB_PA2_CFG8, 0x400f5028
 4919              	.set CYREG_UDB_PA2_CFG9, 0x400f5029
 4920              	.set CYREG_UDB_PA2_CFG10, 0x400f502a
 4921              	.set CYREG_UDB_PA2_CFG11, 0x400f502b
 4922              	.set CYREG_UDB_PA2_CFG12, 0x400f502c
 4923              	.set CYREG_UDB_PA2_CFG13, 0x400f502d
 4924              	.set CYREG_UDB_PA2_CFG14, 0x400f502e
 4925              	.set CYDEV_UDB_PA3_BASE, 0x400f5030
 4926              	.set CYDEV_UDB_PA3_SIZE, 0x00000010
 4927              	.set CYREG_UDB_PA3_CFG0, 0x400f5030
 4928              	.set CYREG_UDB_PA3_CFG1, 0x400f5031
 4929              	.set CYREG_UDB_PA3_CFG2, 0x400f5032
 4930              	.set CYREG_UDB_PA3_CFG3, 0x400f5033
 4931              	.set CYREG_UDB_PA3_CFG4, 0x400f5034
 4932              	.set CYREG_UDB_PA3_CFG5, 0x400f5035
 4933              	.set CYREG_UDB_PA3_CFG6, 0x400f5036
 4934              	.set CYREG_UDB_PA3_CFG7, 0x400f5037
 4935              	.set CYREG_UDB_PA3_CFG8, 0x400f5038
 4936              	.set CYREG_UDB_PA3_CFG9, 0x400f5039
 4937              	.set CYREG_UDB_PA3_CFG10, 0x400f503a
 4938              	.set CYREG_UDB_PA3_CFG11, 0x400f503b
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 88


 4939              	.set CYREG_UDB_PA3_CFG12, 0x400f503c
 4940              	.set CYREG_UDB_PA3_CFG13, 0x400f503d
 4941              	.set CYREG_UDB_PA3_CFG14, 0x400f503e
 4942              	.set CYDEV_UDB_BCTL0_BASE, 0x400f6000
 4943              	.set CYDEV_UDB_BCTL0_SIZE, 0x00001000
 4944              	.set CYREG_UDB_BCTL0_DRV, 0x400f6000
 4945              	.set CYFLD_UDB_BCTL0_DRV__OFFSET, 0x00000000
 4946              	.set CYFLD_UDB_BCTL0_DRV__SIZE, 0x00000008
 4947              	.set CYVAL_UDB_BCTL0_DRV_DISABLE, 0x00000000
 4948              	.set CYVAL_UDB_BCTL0_DRV_ENABLE, 0x00000001
 4949              	.set CYREG_UDB_BCTL0_MDCLK_EN, 0x400f6001
 4950              	.set CYFLD_UDB_BCTL0_DCEN__OFFSET, 0x00000000
 4951              	.set CYFLD_UDB_BCTL0_DCEN__SIZE, 0x00000008
 4952              	.set CYVAL_UDB_BCTL0_DCEN_DISABLE, 0x00000000
 4953              	.set CYVAL_UDB_BCTL0_DCEN_ENABLE, 0x00000001
 4954              	.set CYREG_UDB_BCTL0_MBCLK_EN, 0x400f6002
 4955              	.set CYFLD_UDB_BCTL0_BCEN__OFFSET, 0x00000000
 4956              	.set CYFLD_UDB_BCTL0_BCEN__SIZE, 0x00000001
 4957              	.set CYVAL_UDB_BCTL0_BCEN_DISABLE, 0x00000000
 4958              	.set CYVAL_UDB_BCTL0_BCEN_ENABLE, 0x00000001
 4959              	.set CYREG_UDB_BCTL0_BOTSEL_L, 0x400f6008
 4960              	.set CYFLD_UDB_BCTL0_CLK_SEL0__OFFSET, 0x00000000
 4961              	.set CYFLD_UDB_BCTL0_CLK_SEL0__SIZE, 0x00000002
 4962              	.set CYVAL_UDB_BCTL0_CLK_SEL0_EDGE_ENABLES, 0x00000000
 4963              	.set CYVAL_UDB_BCTL0_CLK_SEL0_PORT_INPUT, 0x00000001
 4964              	.set CYVAL_UDB_BCTL0_CLK_SEL0_DSI_OUTPUT, 0x00000002
 4965              	.set CYVAL_UDB_BCTL0_CLK_SEL0_SYNC_DSI_OUTPUT, 0x00000003
 4966              	.set CYFLD_UDB_BCTL0_CLK_SEL1__OFFSET, 0x00000002
 4967              	.set CYFLD_UDB_BCTL0_CLK_SEL1__SIZE, 0x00000002
 4968              	.set CYVAL_UDB_BCTL0_CLK_SEL1_EDGE_ENABLES, 0x00000000
 4969              	.set CYVAL_UDB_BCTL0_CLK_SEL1_PORT_INPUT, 0x00000001
 4970              	.set CYVAL_UDB_BCTL0_CLK_SEL1_DSI_OUTPUT, 0x00000002
 4971              	.set CYVAL_UDB_BCTL0_CLK_SEL1_SYNC_DSI_OUTPUT, 0x00000003
 4972              	.set CYFLD_UDB_BCTL0_CLK_SEL2__OFFSET, 0x00000004
 4973              	.set CYFLD_UDB_BCTL0_CLK_SEL2__SIZE, 0x00000002
 4974              	.set CYVAL_UDB_BCTL0_CLK_SEL2_EDGE_ENABLES, 0x00000000
 4975              	.set CYVAL_UDB_BCTL0_CLK_SEL2_PORT_INPUT, 0x00000001
 4976              	.set CYVAL_UDB_BCTL0_CLK_SEL2_DSI_OUTPUT, 0x00000002
 4977              	.set CYVAL_UDB_BCTL0_CLK_SEL2_SYNC_DSI_OUTPUT, 0x00000003
 4978              	.set CYFLD_UDB_BCTL0_CLK_SEL3__OFFSET, 0x00000006
 4979              	.set CYFLD_UDB_BCTL0_CLK_SEL3__SIZE, 0x00000002
 4980              	.set CYVAL_UDB_BCTL0_CLK_SEL3_EDGE_ENABLES, 0x00000000
 4981              	.set CYVAL_UDB_BCTL0_CLK_SEL3_PORT_INPUT, 0x00000001
 4982              	.set CYVAL_UDB_BCTL0_CLK_SEL3_DSI_OUTPUT, 0x00000002
 4983              	.set CYVAL_UDB_BCTL0_CLK_SEL3_SYNC_DSI_OUTPUT, 0x00000003
 4984              	.set CYREG_UDB_BCTL0_BOTSEL_U, 0x400f6009
 4985              	.set CYFLD_UDB_BCTL0_CLK_SEL4__OFFSET, 0x00000000
 4986              	.set CYFLD_UDB_BCTL0_CLK_SEL4__SIZE, 0x00000002
 4987              	.set CYVAL_UDB_BCTL0_CLK_SEL4_EDGE_ENABLES, 0x00000000
 4988              	.set CYVAL_UDB_BCTL0_CLK_SEL4_PORT_INPUT, 0x00000001
 4989              	.set CYVAL_UDB_BCTL0_CLK_SEL4_DSI_OUTPUT, 0x00000002
 4990              	.set CYVAL_UDB_BCTL0_CLK_SEL4_SYNC_DSI_OUTPUT, 0x00000003
 4991              	.set CYFLD_UDB_BCTL0_CLK_SEL5__OFFSET, 0x00000002
 4992              	.set CYFLD_UDB_BCTL0_CLK_SEL5__SIZE, 0x00000002
 4993              	.set CYVAL_UDB_BCTL0_CLK_SEL5_EDGE_ENABLES, 0x00000000
 4994              	.set CYVAL_UDB_BCTL0_CLK_SEL5_PORT_INPUT, 0x00000001
 4995              	.set CYVAL_UDB_BCTL0_CLK_SEL5_DSI_OUTPUT, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 89


 4996              	.set CYVAL_UDB_BCTL0_CLK_SEL5_SYNC_DSI_OUTPUT, 0x00000003
 4997              	.set CYFLD_UDB_BCTL0_CLK_SEL6__OFFSET, 0x00000004
 4998              	.set CYFLD_UDB_BCTL0_CLK_SEL6__SIZE, 0x00000002
 4999              	.set CYVAL_UDB_BCTL0_CLK_SEL6_EDGE_ENABLES, 0x00000000
 5000              	.set CYVAL_UDB_BCTL0_CLK_SEL6_PORT_INPUT, 0x00000001
 5001              	.set CYVAL_UDB_BCTL0_CLK_SEL6_DSI_OUTPUT, 0x00000002
 5002              	.set CYVAL_UDB_BCTL0_CLK_SEL6_SYNC_DSI_OUTPUT, 0x00000003
 5003              	.set CYFLD_UDB_BCTL0_CLK_SEL7__OFFSET, 0x00000006
 5004              	.set CYFLD_UDB_BCTL0_CLK_SEL7__SIZE, 0x00000002
 5005              	.set CYVAL_UDB_BCTL0_CLK_SEL7_EDGE_ENABLES, 0x00000000
 5006              	.set CYVAL_UDB_BCTL0_CLK_SEL7_PORT_INPUT, 0x00000001
 5007              	.set CYVAL_UDB_BCTL0_CLK_SEL7_DSI_OUTPUT, 0x00000002
 5008              	.set CYVAL_UDB_BCTL0_CLK_SEL7_SYNC_DSI_OUTPUT, 0x00000003
 5009              	.set CYREG_UDB_BCTL0_TOPSEL_L, 0x400f600a
 5010              	.set CYREG_UDB_BCTL0_TOPSEL_U, 0x400f600b
 5011              	.set CYREG_UDB_BCTL0_QCLK_EN0, 0x400f6010
 5012              	.set CYFLD_UDB_BCTL0_DCEN_Q__OFFSET, 0x00000000
 5013              	.set CYFLD_UDB_BCTL0_DCEN_Q__SIZE, 0x00000008
 5014              	.set CYVAL_UDB_BCTL0_DCEN_Q_DISABLE, 0x00000000
 5015              	.set CYVAL_UDB_BCTL0_DCEN_Q_ENABLE, 0x00000001
 5016              	.set CYFLD_UDB_BCTL0_BCEN_Q__OFFSET, 0x00000008
 5017              	.set CYFLD_UDB_BCTL0_BCEN_Q__SIZE, 0x00000001
 5018              	.set CYVAL_UDB_BCTL0_BCEN_Q_DISABLE, 0x00000000
 5019              	.set CYVAL_UDB_BCTL0_BCEN_Q_ENABLE, 0x00000001
 5020              	.set CYFLD_UDB_BCTL0_GCH_WR_LO__OFFSET, 0x00000009
 5021              	.set CYFLD_UDB_BCTL0_GCH_WR_LO__SIZE, 0x00000001
 5022              	.set CYVAL_UDB_BCTL0_GCH_WR_LO_DISABLE, 0x00000000
 5023              	.set CYVAL_UDB_BCTL0_GCH_WR_LO_ENABLE, 0x00000001
 5024              	.set CYFLD_UDB_BCTL0_GCH_WR_HI__OFFSET, 0x0000000a
 5025              	.set CYFLD_UDB_BCTL0_GCH_WR_HI__SIZE, 0x00000001
 5026              	.set CYVAL_UDB_BCTL0_GCH_WR_HI_DISABLE, 0x00000000
 5027              	.set CYVAL_UDB_BCTL0_GCH_WR_HI_ENABLE, 0x00000001
 5028              	.set CYFLD_UDB_BCTL0_DISABLE_ROUTE__OFFSET, 0x0000000b
 5029              	.set CYFLD_UDB_BCTL0_DISABLE_ROUTE__SIZE, 0x00000001
 5030              	.set CYVAL_UDB_BCTL0_DISABLE_ROUTE_DISABLE, 0x00000000
 5031              	.set CYVAL_UDB_BCTL0_DISABLE_ROUTE_ENABLE, 0x00000001
 5032              	.set CYFLD_UDB_BCTL0_GLB_DSI_WR__OFFSET, 0x0000000c
 5033              	.set CYFLD_UDB_BCTL0_GLB_DSI_WR__SIZE, 0x00000001
 5034              	.set CYVAL_UDB_BCTL0_GLB_DSI_WR_DISABLE, 0x00000000
 5035              	.set CYVAL_UDB_BCTL0_GLB_DSI_WR_ENABLE, 0x00000001
 5036              	.set CYFLD_UDB_BCTL0_WR_CFG_OPT__OFFSET, 0x0000000d
 5037              	.set CYFLD_UDB_BCTL0_WR_CFG_OPT__SIZE, 0x00000001
 5038              	.set CYVAL_UDB_BCTL0_WR_CFG_OPT_FULL_CYCLE_STB, 0x00000000
 5039              	.set CYVAL_UDB_BCTL0_WR_CFG_OPT_HALF_CYCLE_STB, 0x00000001
 5040              	.set CYFLD_UDB_BCTL0_NC0__OFFSET, 0x0000000e
 5041              	.set CYFLD_UDB_BCTL0_NC0__SIZE, 0x00000001
 5042              	.set CYFLD_UDB_BCTL0_SLEEP_TEST__OFFSET, 0x0000000f
 5043              	.set CYFLD_UDB_BCTL0_SLEEP_TEST__SIZE, 0x00000001
 5044              	.set CYVAL_UDB_BCTL0_SLEEP_TEST_DISABLE, 0x00000000
 5045              	.set CYVAL_UDB_BCTL0_SLEEP_TEST_ENABLE, 0x00000001
 5046              	.set CYREG_UDB_BCTL0_QCLK_EN1, 0x400f6012
 5047              	.set CYREG_UDB_BCTL0_QCLK_EN2, 0x400f6014
 5048              	.set CYREG_UDB_BCTL0_QCLK_EN3, 0x400f6016
 5049              	.set CYDEV_UDB_UDBIF_BASE, 0x400f7000
 5050              	.set CYDEV_UDB_UDBIF_SIZE, 0x00001000
 5051              	.set CYREG_UDB_UDBIF_BANK_CTL, 0x400f7000
 5052              	.set CYFLD_UDB_UDBIF_DIS_COR__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 90


 5053              	.set CYFLD_UDB_UDBIF_DIS_COR__SIZE, 0x00000001
 5054              	.set CYVAL_UDB_UDBIF_DIS_COR_NORMAL, 0x00000000
 5055              	.set CYVAL_UDB_UDBIF_DIS_COR_DISABLE, 0x00000001
 5056              	.set CYFLD_UDB_UDBIF_ROUTE_EN__OFFSET, 0x00000001
 5057              	.set CYFLD_UDB_UDBIF_ROUTE_EN__SIZE, 0x00000001
 5058              	.set CYVAL_UDB_UDBIF_ROUTE_EN_DISABLE, 0x00000000
 5059              	.set CYVAL_UDB_UDBIF_ROUTE_EN_ENABLE, 0x00000001
 5060              	.set CYFLD_UDB_UDBIF_BANK_EN__OFFSET, 0x00000002
 5061              	.set CYFLD_UDB_UDBIF_BANK_EN__SIZE, 0x00000001
 5062              	.set CYVAL_UDB_UDBIF_BANK_EN_DISABLE, 0x00000000
 5063              	.set CYVAL_UDB_UDBIF_BANK_EN_ENABLE, 0x00000001
 5064              	.set CYFLD_UDB_UDBIF_LOCK__OFFSET, 0x00000003
 5065              	.set CYFLD_UDB_UDBIF_LOCK__SIZE, 0x00000001
 5066              	.set CYVAL_UDB_UDBIF_LOCK_MUTABLE, 0x00000000
 5067              	.set CYVAL_UDB_UDBIF_LOCK_LOCKED, 0x00000001
 5068              	.set CYFLD_UDB_UDBIF_PIPE__OFFSET, 0x00000004
 5069              	.set CYFLD_UDB_UDBIF_PIPE__SIZE, 0x00000001
 5070              	.set CYVAL_UDB_UDBIF_PIPE_BYPASS, 0x00000000
 5071              	.set CYVAL_UDB_UDBIF_PIPE_PIPELINED, 0x00000001
 5072              	.set CYFLD_UDB_UDBIF_GLBL_WR__OFFSET, 0x00000007
 5073              	.set CYFLD_UDB_UDBIF_GLBL_WR__SIZE, 0x00000001
 5074              	.set CYVAL_UDB_UDBIF_GLBL_WR_DISABLE, 0x00000000
 5075              	.set CYVAL_UDB_UDBIF_GLBL_WR_ENABLE, 0x00000001
 5076              	.set CYREG_UDB_UDBIF_WAIT_CFG, 0x400f7001
 5077              	.set CYFLD_UDB_UDBIF_RD_CFG_WAIT__OFFSET, 0x00000000
 5078              	.set CYFLD_UDB_UDBIF_RD_CFG_WAIT__SIZE, 0x00000002
 5079              	.set CYVAL_UDB_UDBIF_RD_CFG_WAIT_FIVE_WAITS, 0x00000000
 5080              	.set CYVAL_UDB_UDBIF_RD_CFG_WAIT_FOUR_WAITS, 0x00000001
 5081              	.set CYVAL_UDB_UDBIF_RD_CFG_WAIT_THREE_WAITS, 0x00000002
 5082              	.set CYVAL_UDB_UDBIF_RD_CFG_WAIT_ONE_WAIT, 0x00000003
 5083              	.set CYFLD_UDB_UDBIF_WR_CFG_WAIT__OFFSET, 0x00000002
 5084              	.set CYFLD_UDB_UDBIF_WR_CFG_WAIT__SIZE, 0x00000002
 5085              	.set CYVAL_UDB_UDBIF_WR_CFG_WAIT_ONE_WAIT, 0x00000000
 5086              	.set CYVAL_UDB_UDBIF_WR_CFG_WAIT_TWO_WAITS, 0x00000001
 5087              	.set CYVAL_UDB_UDBIF_WR_CFG_WAIT_THREE_WAITS, 0x00000002
 5088              	.set CYVAL_UDB_UDBIF_WR_CFG_WAIT_ZERO_WAITS, 0x00000003
 5089              	.set CYFLD_UDB_UDBIF_RD_WRK_WAIT__OFFSET, 0x00000004
 5090              	.set CYFLD_UDB_UDBIF_RD_WRK_WAIT__SIZE, 0x00000002
 5091              	.set CYVAL_UDB_UDBIF_RD_WRK_WAIT_ONE_WAIT, 0x00000000
 5092              	.set CYVAL_UDB_UDBIF_RD_WRK_WAIT_TWO_WAITS, 0x00000001
 5093              	.set CYVAL_UDB_UDBIF_RD_WRK_WAIT_THREE_WAITS, 0x00000002
 5094              	.set CYVAL_UDB_UDBIF_RD_WRK_WAIT_ZERO_WAITS, 0x00000003
 5095              	.set CYFLD_UDB_UDBIF_WR_WRK_WAIT__OFFSET, 0x00000006
 5096              	.set CYFLD_UDB_UDBIF_WR_WRK_WAIT__SIZE, 0x00000002
 5097              	.set CYVAL_UDB_UDBIF_WR_WRK_WAIT_ONE_WAIT, 0x00000000
 5098              	.set CYVAL_UDB_UDBIF_WR_WRK_WAIT_TWO_WAITS, 0x00000001
 5099              	.set CYVAL_UDB_UDBIF_WR_WRK_WAIT_THREE_WAITS, 0x00000002
 5100              	.set CYVAL_UDB_UDBIF_WR_WRK_WAIT_ZERO_WAITS, 0x00000003
 5101              	.set CYREG_UDB_UDBIF_INT_CLK_CTL, 0x400f701c
 5102              	.set CYFLD_UDB_UDBIF_EN_HFCLK__OFFSET, 0x00000000
 5103              	.set CYFLD_UDB_UDBIF_EN_HFCLK__SIZE, 0x00000001
 5104              	.set CYREG_UDB_INT_CFG, 0x400f8000
 5105              	.set CYFLD_UDB_INT_MODE_CFG__OFFSET, 0x00000000
 5106              	.set CYFLD_UDB_INT_MODE_CFG__SIZE, 0x00000008
 5107              	.set CYVAL_UDB_INT_MODE_CFG_LEVEL, 0x00000000
 5108              	.set CYVAL_UDB_INT_MODE_CFG_PULSE, 0x00000001
 5109              	.set CYDEV_CPUSS_BASE, 0x40100000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 91


 5110              	.set CYDEV_CPUSS_SIZE, 0x00001000
 5111              	.set CYREG_CPUSS_CONFIG, 0x40100000
 5112              	.set CYFLD_CPUSS_VECT_IN_RAM__OFFSET, 0x00000000
 5113              	.set CYFLD_CPUSS_VECT_IN_RAM__SIZE, 0x00000001
 5114              	.set CYREG_CPUSS_SYSREQ, 0x40100004
 5115              	.set CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET, 0x00000000
 5116              	.set CYFLD_CPUSS_SYSCALL_COMMAND__SIZE, 0x00000010
 5117              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET, 0x0000001b
 5118              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE, 0x00000001
 5119              	.set CYFLD_CPUSS_PRIVILEGED__OFFSET, 0x0000001c
 5120              	.set CYFLD_CPUSS_PRIVILEGED__SIZE, 0x00000001
 5121              	.set CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET, 0x0000001d
 5122              	.set CYFLD_CPUSS_ROM_ACCESS_EN__SIZE, 0x00000001
 5123              	.set CYFLD_CPUSS_HMASTER_0__OFFSET, 0x0000001e
 5124              	.set CYFLD_CPUSS_HMASTER_0__SIZE, 0x00000001
 5125              	.set CYFLD_CPUSS_SYSCALL_REQ__OFFSET, 0x0000001f
 5126              	.set CYFLD_CPUSS_SYSCALL_REQ__SIZE, 0x00000001
 5127              	.set CYREG_CPUSS_SYSARG, 0x40100008
 5128              	.set CYFLD_CPUSS_SYSCALL_ARG__OFFSET, 0x00000000
 5129              	.set CYFLD_CPUSS_SYSCALL_ARG__SIZE, 0x00000020
 5130              	.set CYREG_CPUSS_PROTECTION, 0x4010000c
 5131              	.set CYFLD_CPUSS_PROTECTION_MODE__OFFSET, 0x00000000
 5132              	.set CYFLD_CPUSS_PROTECTION_MODE__SIZE, 0x00000004
 5133              	.set CYFLD_CPUSS_FLASH_LOCK__OFFSET, 0x0000001e
 5134              	.set CYFLD_CPUSS_FLASH_LOCK__SIZE, 0x00000001
 5135              	.set CYFLD_CPUSS_PROTECTION_LOCK__OFFSET, 0x0000001f
 5136              	.set CYFLD_CPUSS_PROTECTION_LOCK__SIZE, 0x00000001
 5137              	.set CYREG_CPUSS_PRIV_ROM, 0x40100010
 5138              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET, 0x00000000
 5139              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE, 0x00000008
 5140              	.set CYREG_CPUSS_PRIV_RAM, 0x40100014
 5141              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET, 0x00000000
 5142              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE, 0x00000009
 5143              	.set CYREG_CPUSS_PRIV_FLASH, 0x40100018
 5144              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET, 0x00000000
 5145              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE, 0x0000000b
 5146              	.set CYREG_CPUSS_WOUNDING, 0x4010001c
 5147              	.set CYFLD_CPUSS_RAM_WOUND__OFFSET, 0x00000010
 5148              	.set CYFLD_CPUSS_RAM_WOUND__SIZE, 0x00000003
 5149              	.set CYFLD_CPUSS_FLASH_WOUND__OFFSET, 0x00000014
 5150              	.set CYFLD_CPUSS_FLASH_WOUND__SIZE, 0x00000003
 5151              	.set CYREG_CPUSS_INT_SEL, 0x40100020
 5152              	.set CYFLD_CPUSS_DSI__OFFSET, 0x00000000
 5153              	.set CYFLD_CPUSS_DSI__SIZE, 0x00000020
 5154              	.set CYREG_CPUSS_INT_MODE, 0x40100024
 5155              	.set CYFLD_CPUSS_DSI_INT_PULSE__OFFSET, 0x00000000
 5156              	.set CYFLD_CPUSS_DSI_INT_PULSE__SIZE, 0x00000020
 5157              	.set CYREG_CPUSS_NMI_MODE, 0x40100028
 5158              	.set CYFLD_CPUSS_DSI_NMI_PULSE__OFFSET, 0x00000000
 5159              	.set CYFLD_CPUSS_DSI_NMI_PULSE__SIZE, 0x00000001
 5160              	.set CYREG_CPUSS_FLASH_CTL, 0x40100030
 5161              	.set CYFLD_CPUSS_FLASH_WS__OFFSET, 0x00000000
 5162              	.set CYFLD_CPUSS_FLASH_WS__SIZE, 0x00000002
 5163              	.set CYFLD_CPUSS_PREF_EN__OFFSET, 0x00000004
 5164              	.set CYFLD_CPUSS_PREF_EN__SIZE, 0x00000001
 5165              	.set CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET, 0x00000008
 5166              	.set CYFLD_CPUSS_FLASH_INVALIDATE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 92


 5167              	.set CYREG_CPUSS_ROM_CTL, 0x40100034
 5168              	.set CYFLD_CPUSS_ROM_WS__OFFSET, 0x00000000
 5169              	.set CYFLD_CPUSS_ROM_WS__SIZE, 0x00000001
 5170              	.set CYDEV_SPCIF_BASE, 0x40110000
 5171              	.set CYDEV_SPCIF_SIZE, 0x00010000
 5172              	.set CYREG_SPCIF_GEOMETRY, 0x40110000
 5173              	.set CYFLD_SPCIF_FLASH__OFFSET, 0x00000000
 5174              	.set CYFLD_SPCIF_FLASH__SIZE, 0x00000010
 5175              	.set CYFLD_SPCIF_SFLASH__OFFSET, 0x00000010
 5176              	.set CYFLD_SPCIF_SFLASH__SIZE, 0x00000004
 5177              	.set CYFLD_SPCIF_NUM_FLASH__OFFSET, 0x00000014
 5178              	.set CYFLD_SPCIF_NUM_FLASH__SIZE, 0x00000002
 5179              	.set CYFLD_SPCIF_FLASH_ROW__OFFSET, 0x00000016
 5180              	.set CYFLD_SPCIF_FLASH_ROW__SIZE, 0x00000002
 5181              	.set CYFLD_SPCIF_NVL__OFFSET, 0x00000018
 5182              	.set CYFLD_SPCIF_NVL__SIZE, 0x00000007
 5183              	.set CYFLD_SPCIF_DE_CPD_LP__OFFSET, 0x0000001f
 5184              	.set CYFLD_SPCIF_DE_CPD_LP__SIZE, 0x00000001
 5185              	.set CYREG_SPCIF_NVL_WR_DATA, 0x4011001c
 5186              	.set CYFLD_SPCIF_DATA__OFFSET, 0x00000000
 5187              	.set CYFLD_SPCIF_DATA__SIZE, 0x00000008
 5188              	.set CYREG_SPCIF_INTR, 0x401107f0
 5189              	.set CYFLD_SPCIF_TIMER__OFFSET, 0x00000000
 5190              	.set CYFLD_SPCIF_TIMER__SIZE, 0x00000001
 5191              	.set CYREG_SPCIF_INTR_SET, 0x401107f4
 5192              	.set CYREG_SPCIF_INTR_MASK, 0x401107f8
 5193              	.set CYREG_SPCIF_INTR_MASKED, 0x401107fc
 5194              	.set CYDEV_TCPWM_BASE, 0x40200000
 5195              	.set CYDEV_TCPWM_SIZE, 0x00010000
 5196              	.set CYREG_TCPWM_CTRL, 0x40200000
 5197              	.set CYFLD_TCPWM_COUNTER_ENABLED__OFFSET, 0x00000000
 5198              	.set CYFLD_TCPWM_COUNTER_ENABLED__SIZE, 0x00000004
 5199              	.set CYREG_TCPWM_CMD, 0x40200008
 5200              	.set CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET, 0x00000000
 5201              	.set CYFLD_TCPWM_COUNTER_CAPTURE__SIZE, 0x00000004
 5202              	.set CYFLD_TCPWM_COUNTER_RELOAD__OFFSET, 0x00000008
 5203              	.set CYFLD_TCPWM_COUNTER_RELOAD__SIZE, 0x00000004
 5204              	.set CYFLD_TCPWM_COUNTER_STOP__OFFSET, 0x00000010
 5205              	.set CYFLD_TCPWM_COUNTER_STOP__SIZE, 0x00000004
 5206              	.set CYFLD_TCPWM_COUNTER_START__OFFSET, 0x00000018
 5207              	.set CYFLD_TCPWM_COUNTER_START__SIZE, 0x00000004
 5208              	.set CYREG_TCPWM_INTR_CAUSE, 0x4020000c
 5209              	.set CYFLD_TCPWM_COUNTER_INT__OFFSET, 0x00000000
 5210              	.set CYFLD_TCPWM_COUNTER_INT__SIZE, 0x00000004
 5211              	.set CYDEV_TCPWM_CNT0_BASE, 0x40200100
 5212              	.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
 5213              	.set CYREG_TCPWM_CNT0_CTRL, 0x40200100
 5214              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET, 0x00000000
 5215              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE, 0x00000001
 5216              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET, 0x00000001
 5217              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE, 0x00000001
 5218              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET, 0x00000002
 5219              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE, 0x00000001
 5220              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET, 0x00000003
 5221              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE, 0x00000001
 5222              	.set CYFLD_TCPWM_CNT_GENERIC__OFFSET, 0x00000008
 5223              	.set CYFLD_TCPWM_CNT_GENERIC__SIZE, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 93


 5224              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY1, 0x00000000
 5225              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY2, 0x00000001
 5226              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY4, 0x00000002
 5227              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY8, 0x00000003
 5228              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY16, 0x00000004
 5229              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY32, 0x00000005
 5230              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY64, 0x00000006
 5231              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY128, 0x00000007
 5232              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET, 0x00000010
 5233              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE, 0x00000002
 5234              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP, 0x00000000
 5235              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN, 0x00000001
 5236              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1, 0x00000002
 5237              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2, 0x00000003
 5238              	.set CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET, 0x00000012
 5239              	.set CYFLD_TCPWM_CNT_ONE_SHOT__SIZE, 0x00000001
 5240              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET, 0x00000014
 5241              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE, 0x00000002
 5242              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1, 0x00000000
 5243              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2, 0x00000001
 5244              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4, 0x00000002
 5245              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT, 0x00000001
 5246              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT, 0x00000002
 5247              	.set CYFLD_TCPWM_CNT_MODE__OFFSET, 0x00000018
 5248              	.set CYFLD_TCPWM_CNT_MODE__SIZE, 0x00000003
 5249              	.set CYVAL_TCPWM_CNT_MODE_TIMER, 0x00000000
 5250              	.set CYVAL_TCPWM_CNT_MODE_CAPTURE, 0x00000002
 5251              	.set CYVAL_TCPWM_CNT_MODE_QUAD, 0x00000003
 5252              	.set CYVAL_TCPWM_CNT_MODE_PWM, 0x00000004
 5253              	.set CYVAL_TCPWM_CNT_MODE_PWM_DT, 0x00000005
 5254              	.set CYVAL_TCPWM_CNT_MODE_PWM_PR, 0x00000006
 5255              	.set CYREG_TCPWM_CNT0_STATUS, 0x40200104
 5256              	.set CYFLD_TCPWM_CNT_DOWN__OFFSET, 0x00000000
 5257              	.set CYFLD_TCPWM_CNT_DOWN__SIZE, 0x00000001
 5258              	.set CYFLD_TCPWM_CNT_RUNNING__OFFSET, 0x0000001f
 5259              	.set CYFLD_TCPWM_CNT_RUNNING__SIZE, 0x00000001
 5260              	.set CYREG_TCPWM_CNT0_COUNTER, 0x40200108
 5261              	.set CYFLD_TCPWM_CNT_COUNTER__OFFSET, 0x00000000
 5262              	.set CYFLD_TCPWM_CNT_COUNTER__SIZE, 0x00000010
 5263              	.set CYREG_TCPWM_CNT0_CC, 0x4020010c
 5264              	.set CYFLD_TCPWM_CNT_CC__OFFSET, 0x00000000
 5265              	.set CYFLD_TCPWM_CNT_CC__SIZE, 0x00000010
 5266              	.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40200110
 5267              	.set CYREG_TCPWM_CNT0_PERIOD, 0x40200114
 5268              	.set CYFLD_TCPWM_CNT_PERIOD__OFFSET, 0x00000000
 5269              	.set CYFLD_TCPWM_CNT_PERIOD__SIZE, 0x00000010
 5270              	.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40200118
 5271              	.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40200120
 5272              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET, 0x00000000
 5273              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE, 0x00000004
 5274              	.set CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET, 0x00000004
 5275              	.set CYFLD_TCPWM_CNT_COUNT_SEL__SIZE, 0x00000004
 5276              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET, 0x00000008
 5277              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE, 0x00000004
 5278              	.set CYFLD_TCPWM_CNT_STOP_SEL__OFFSET, 0x0000000c
 5279              	.set CYFLD_TCPWM_CNT_STOP_SEL__SIZE, 0x00000004
 5280              	.set CYFLD_TCPWM_CNT_START_SEL__OFFSET, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 94


 5281              	.set CYFLD_TCPWM_CNT_START_SEL__SIZE, 0x00000004
 5282              	.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40200124
 5283              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET, 0x00000000
 5284              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE, 0x00000002
 5285              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE, 0x00000000
 5286              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE, 0x00000001
 5287              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES, 0x00000002
 5288              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET, 0x00000003
 5289              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET, 0x00000002
 5290              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE, 0x00000002
 5291              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE, 0x00000000
 5292              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE, 0x00000001
 5293              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES, 0x00000002
 5294              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET, 0x00000003
 5295              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET, 0x00000004
 5296              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE, 0x00000002
 5297              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE, 0x00000000
 5298              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE, 0x00000001
 5299              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES, 0x00000002
 5300              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET, 0x00000003
 5301              	.set CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET, 0x00000006
 5302              	.set CYFLD_TCPWM_CNT_STOP_EDGE__SIZE, 0x00000002
 5303              	.set CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE, 0x00000000
 5304              	.set CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE, 0x00000001
 5305              	.set CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES, 0x00000002
 5306              	.set CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET, 0x00000003
 5307              	.set CYFLD_TCPWM_CNT_START_EDGE__OFFSET, 0x00000008
 5308              	.set CYFLD_TCPWM_CNT_START_EDGE__SIZE, 0x00000002
 5309              	.set CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE, 0x00000000
 5310              	.set CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE, 0x00000001
 5311              	.set CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES, 0x00000002
 5312              	.set CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET, 0x00000003
 5313              	.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40200128
 5314              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET, 0x00000000
 5315              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE, 0x00000002
 5316              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET, 0x00000000
 5317              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR, 0x00000001
 5318              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT, 0x00000002
 5319              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE, 0x00000003
 5320              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET, 0x00000002
 5321              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE, 0x00000002
 5322              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET, 0x00000000
 5323              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR, 0x00000001
 5324              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT, 0x00000002
 5325              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE, 0x00000003
 5326              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET, 0x00000004
 5327              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE, 0x00000002
 5328              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET, 0x00000000
 5329              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR, 0x00000001
 5330              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT, 0x00000002
 5331              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE, 0x00000003
 5332              	.set CYREG_TCPWM_CNT0_INTR, 0x40200130
 5333              	.set CYFLD_TCPWM_CNT_TC__OFFSET, 0x00000000
 5334              	.set CYFLD_TCPWM_CNT_TC__SIZE, 0x00000001
 5335              	.set CYFLD_TCPWM_CNT_CC_MATCH__OFFSET, 0x00000001
 5336              	.set CYFLD_TCPWM_CNT_CC_MATCH__SIZE, 0x00000001
 5337              	.set CYREG_TCPWM_CNT0_INTR_SET, 0x40200134
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 95


 5338              	.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40200138
 5339              	.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4020013c
 5340              	.set CYDEV_TCPWM_CNT1_BASE, 0x40200140
 5341              	.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
 5342              	.set CYREG_TCPWM_CNT1_CTRL, 0x40200140
 5343              	.set CYREG_TCPWM_CNT1_STATUS, 0x40200144
 5344              	.set CYREG_TCPWM_CNT1_COUNTER, 0x40200148
 5345              	.set CYREG_TCPWM_CNT1_CC, 0x4020014c
 5346              	.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40200150
 5347              	.set CYREG_TCPWM_CNT1_PERIOD, 0x40200154
 5348              	.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40200158
 5349              	.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40200160
 5350              	.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40200164
 5351              	.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40200168
 5352              	.set CYREG_TCPWM_CNT1_INTR, 0x40200170
 5353              	.set CYREG_TCPWM_CNT1_INTR_SET, 0x40200174
 5354              	.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40200178
 5355              	.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4020017c
 5356              	.set CYDEV_TCPWM_CNT2_BASE, 0x40200180
 5357              	.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
 5358              	.set CYREG_TCPWM_CNT2_CTRL, 0x40200180
 5359              	.set CYREG_TCPWM_CNT2_STATUS, 0x40200184
 5360              	.set CYREG_TCPWM_CNT2_COUNTER, 0x40200188
 5361              	.set CYREG_TCPWM_CNT2_CC, 0x4020018c
 5362              	.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40200190
 5363              	.set CYREG_TCPWM_CNT2_PERIOD, 0x40200194
 5364              	.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40200198
 5365              	.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x402001a0
 5366              	.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x402001a4
 5367              	.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x402001a8
 5368              	.set CYREG_TCPWM_CNT2_INTR, 0x402001b0
 5369              	.set CYREG_TCPWM_CNT2_INTR_SET, 0x402001b4
 5370              	.set CYREG_TCPWM_CNT2_INTR_MASK, 0x402001b8
 5371              	.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x402001bc
 5372              	.set CYDEV_TCPWM_CNT3_BASE, 0x402001c0
 5373              	.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
 5374              	.set CYREG_TCPWM_CNT3_CTRL, 0x402001c0
 5375              	.set CYREG_TCPWM_CNT3_STATUS, 0x402001c4
 5376              	.set CYREG_TCPWM_CNT3_COUNTER, 0x402001c8
 5377              	.set CYREG_TCPWM_CNT3_CC, 0x402001cc
 5378              	.set CYREG_TCPWM_CNT3_CC_BUFF, 0x402001d0
 5379              	.set CYREG_TCPWM_CNT3_PERIOD, 0x402001d4
 5380              	.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x402001d8
 5381              	.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x402001e0
 5382              	.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x402001e4
 5383              	.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x402001e8
 5384              	.set CYREG_TCPWM_CNT3_INTR, 0x402001f0
 5385              	.set CYREG_TCPWM_CNT3_INTR_SET, 0x402001f4
 5386              	.set CYREG_TCPWM_CNT3_INTR_MASK, 0x402001f8
 5387              	.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x402001fc
 5388              	.set CYDEV_SCB0_BASE, 0x40240000
 5389              	.set CYDEV_SCB0_SIZE, 0x00010000
 5390              	.set CYREG_SCB0_CTRL, 0x40240000
 5391              	.set CYFLD_SCB_OVS__OFFSET, 0x00000000
 5392              	.set CYFLD_SCB_OVS__SIZE, 0x00000004
 5393              	.set CYFLD_SCB_EC_AM_MODE__OFFSET, 0x00000008
 5394              	.set CYFLD_SCB_EC_AM_MODE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 96


 5395              	.set CYFLD_SCB_EC_OP_MODE__OFFSET, 0x00000009
 5396              	.set CYFLD_SCB_EC_OP_MODE__SIZE, 0x00000001
 5397              	.set CYFLD_SCB_EZ_MODE__OFFSET, 0x0000000a
 5398              	.set CYFLD_SCB_EZ_MODE__SIZE, 0x00000001
 5399              	.set CYFLD_SCB_BYTE_MODE__OFFSET, 0x0000000b
 5400              	.set CYFLD_SCB_BYTE_MODE__SIZE, 0x00000001
 5401              	.set CYFLD_SCB_ADDR_ACCEPT__OFFSET, 0x00000010
 5402              	.set CYFLD_SCB_ADDR_ACCEPT__SIZE, 0x00000001
 5403              	.set CYFLD_SCB_BLOCK__OFFSET, 0x00000011
 5404              	.set CYFLD_SCB_BLOCK__SIZE, 0x00000001
 5405              	.set CYFLD_SCB_MODE__OFFSET, 0x00000018
 5406              	.set CYFLD_SCB_MODE__SIZE, 0x00000002
 5407              	.set CYVAL_SCB_MODE_I2C, 0x00000000
 5408              	.set CYVAL_SCB_MODE_SPI, 0x00000001
 5409              	.set CYVAL_SCB_MODE_UART, 0x00000002
 5410              	.set CYFLD_SCB_ENABLED__OFFSET, 0x0000001f
 5411              	.set CYFLD_SCB_ENABLED__SIZE, 0x00000001
 5412              	.set CYREG_SCB0_STATUS, 0x40240004
 5413              	.set CYFLD_SCB_EC_BUSY__OFFSET, 0x00000000
 5414              	.set CYFLD_SCB_EC_BUSY__SIZE, 0x00000001
 5415              	.set CYREG_SCB0_SPI_CTRL, 0x40240020
 5416              	.set CYFLD_SCB_CONTINUOUS__OFFSET, 0x00000000
 5417              	.set CYFLD_SCB_CONTINUOUS__SIZE, 0x00000001
 5418              	.set CYFLD_SCB_SELECT_PRECEDE__OFFSET, 0x00000001
 5419              	.set CYFLD_SCB_SELECT_PRECEDE__SIZE, 0x00000001
 5420              	.set CYFLD_SCB_CPHA__OFFSET, 0x00000002
 5421              	.set CYFLD_SCB_CPHA__SIZE, 0x00000001
 5422              	.set CYFLD_SCB_CPOL__OFFSET, 0x00000003
 5423              	.set CYFLD_SCB_CPOL__SIZE, 0x00000001
 5424              	.set CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET, 0x00000004
 5425              	.set CYFLD_SCB_LATE_MISO_SAMPLE__SIZE, 0x00000001
 5426              	.set CYFLD_SCB_SCLK_CONTINUOUS__OFFSET, 0x00000005
 5427              	.set CYFLD_SCB_SCLK_CONTINUOUS__SIZE, 0x00000001
 5428              	.set CYFLD_SCB_SSEL_POLARITY0__OFFSET, 0x00000008
 5429              	.set CYFLD_SCB_SSEL_POLARITY0__SIZE, 0x00000001
 5430              	.set CYFLD_SCB_SSEL_POLARITY1__OFFSET, 0x00000009
 5431              	.set CYFLD_SCB_SSEL_POLARITY1__SIZE, 0x00000001
 5432              	.set CYFLD_SCB_SSEL_POLARITY2__OFFSET, 0x0000000a
 5433              	.set CYFLD_SCB_SSEL_POLARITY2__SIZE, 0x00000001
 5434              	.set CYFLD_SCB_SSEL_POLARITY3__OFFSET, 0x0000000b
 5435              	.set CYFLD_SCB_SSEL_POLARITY3__SIZE, 0x00000001
 5436              	.set CYFLD_SCB_LOOPBACK__OFFSET, 0x00000010
 5437              	.set CYFLD_SCB_LOOPBACK__SIZE, 0x00000001
 5438              	.set CYFLD_SCB_SLAVE_SELECT__OFFSET, 0x0000001a
 5439              	.set CYFLD_SCB_SLAVE_SELECT__SIZE, 0x00000002
 5440              	.set CYFLD_SCB_MASTER_MODE__OFFSET, 0x0000001f
 5441              	.set CYFLD_SCB_MASTER_MODE__SIZE, 0x00000001
 5442              	.set CYREG_SCB0_SPI_STATUS, 0x40240024
 5443              	.set CYFLD_SCB_BUS_BUSY__OFFSET, 0x00000000
 5444              	.set CYFLD_SCB_BUS_BUSY__SIZE, 0x00000001
 5445              	.set CYFLD_SCB_SPI_EC_BUSY__OFFSET, 0x00000001
 5446              	.set CYFLD_SCB_SPI_EC_BUSY__SIZE, 0x00000001
 5447              	.set CYFLD_SCB_CURR_EZ_ADDR__OFFSET, 0x00000008
 5448              	.set CYFLD_SCB_CURR_EZ_ADDR__SIZE, 0x00000008
 5449              	.set CYFLD_SCB_BASE_EZ_ADDR__OFFSET, 0x00000010
 5450              	.set CYFLD_SCB_BASE_EZ_ADDR__SIZE, 0x00000008
 5451              	.set CYREG_SCB0_UART_CTRL, 0x40240040
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 97


 5452              	.set CYREG_SCB0_UART_TX_CTRL, 0x40240044
 5453              	.set CYFLD_SCB_STOP_BITS__OFFSET, 0x00000000
 5454              	.set CYFLD_SCB_STOP_BITS__SIZE, 0x00000003
 5455              	.set CYFLD_SCB_PARITY__OFFSET, 0x00000004
 5456              	.set CYFLD_SCB_PARITY__SIZE, 0x00000001
 5457              	.set CYFLD_SCB_PARITY_ENABLED__OFFSET, 0x00000005
 5458              	.set CYFLD_SCB_PARITY_ENABLED__SIZE, 0x00000001
 5459              	.set CYFLD_SCB_RETRY_ON_NACK__OFFSET, 0x00000008
 5460              	.set CYFLD_SCB_RETRY_ON_NACK__SIZE, 0x00000001
 5461              	.set CYREG_SCB0_UART_RX_CTRL, 0x40240048
 5462              	.set CYFLD_SCB_POLARITY__OFFSET, 0x00000006
 5463              	.set CYFLD_SCB_POLARITY__SIZE, 0x00000001
 5464              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET, 0x00000008
 5465              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE, 0x00000001
 5466              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET, 0x00000009
 5467              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE, 0x00000001
 5468              	.set CYFLD_SCB_MP_MODE__OFFSET, 0x0000000a
 5469              	.set CYFLD_SCB_MP_MODE__SIZE, 0x00000001
 5470              	.set CYFLD_SCB_LIN_MODE__OFFSET, 0x0000000c
 5471              	.set CYFLD_SCB_LIN_MODE__SIZE, 0x00000001
 5472              	.set CYFLD_SCB_SKIP_START__OFFSET, 0x0000000d
 5473              	.set CYFLD_SCB_SKIP_START__SIZE, 0x00000001
 5474              	.set CYFLD_SCB_BREAK_WIDTH__OFFSET, 0x00000010
 5475              	.set CYFLD_SCB_BREAK_WIDTH__SIZE, 0x00000004
 5476              	.set CYREG_SCB0_UART_RX_STATUS, 0x4024004c
 5477              	.set CYFLD_SCB_BR_COUNTER__OFFSET, 0x00000000
 5478              	.set CYFLD_SCB_BR_COUNTER__SIZE, 0x0000000c
 5479              	.set CYREG_SCB0_UART_FLOW_CTRL, 0x40240050
 5480              	.set CYFLD_SCB_TRIGGER_LEVEL__OFFSET, 0x00000000
 5481              	.set CYFLD_SCB_TRIGGER_LEVEL__SIZE, 0x00000004
 5482              	.set CYFLD_SCB_RTS_POLARITY__OFFSET, 0x00000010
 5483              	.set CYFLD_SCB_RTS_POLARITY__SIZE, 0x00000001
 5484              	.set CYFLD_SCB_CTS_POLARITY__OFFSET, 0x00000018
 5485              	.set CYFLD_SCB_CTS_POLARITY__SIZE, 0x00000001
 5486              	.set CYFLD_SCB_CTS_ENABLED__OFFSET, 0x00000019
 5487              	.set CYFLD_SCB_CTS_ENABLED__SIZE, 0x00000001
 5488              	.set CYREG_SCB0_I2C_CTRL, 0x40240060
 5489              	.set CYFLD_SCB_HIGH_PHASE_OVS__OFFSET, 0x00000000
 5490              	.set CYFLD_SCB_HIGH_PHASE_OVS__SIZE, 0x00000004
 5491              	.set CYFLD_SCB_LOW_PHASE_OVS__OFFSET, 0x00000004
 5492              	.set CYFLD_SCB_LOW_PHASE_OVS__SIZE, 0x00000004
 5493              	.set CYFLD_SCB_M_READY_DATA_ACK__OFFSET, 0x00000008
 5494              	.set CYFLD_SCB_M_READY_DATA_ACK__SIZE, 0x00000001
 5495              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET, 0x00000009
 5496              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE, 0x00000001
 5497              	.set CYFLD_SCB_S_GENERAL_IGNORE__OFFSET, 0x0000000b
 5498              	.set CYFLD_SCB_S_GENERAL_IGNORE__SIZE, 0x00000001
 5499              	.set CYFLD_SCB_S_READY_ADDR_ACK__OFFSET, 0x0000000c
 5500              	.set CYFLD_SCB_S_READY_ADDR_ACK__SIZE, 0x00000001
 5501              	.set CYFLD_SCB_S_READY_DATA_ACK__OFFSET, 0x0000000d
 5502              	.set CYFLD_SCB_S_READY_DATA_ACK__SIZE, 0x00000001
 5503              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET, 0x0000000e
 5504              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE, 0x00000001
 5505              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET, 0x0000000f
 5506              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE, 0x00000001
 5507              	.set CYFLD_SCB_SLAVE_MODE__OFFSET, 0x0000001e
 5508              	.set CYFLD_SCB_SLAVE_MODE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 98


 5509              	.set CYREG_SCB0_I2C_STATUS, 0x40240064
 5510              	.set CYFLD_SCB_I2C_EC_BUSY__OFFSET, 0x00000001
 5511              	.set CYFLD_SCB_I2C_EC_BUSY__SIZE, 0x00000001
 5512              	.set CYFLD_SCB_S_READ__OFFSET, 0x00000004
 5513              	.set CYFLD_SCB_S_READ__SIZE, 0x00000001
 5514              	.set CYFLD_SCB_M_READ__OFFSET, 0x00000005
 5515              	.set CYFLD_SCB_M_READ__SIZE, 0x00000001
 5516              	.set CYREG_SCB0_I2C_M_CMD, 0x40240068
 5517              	.set CYFLD_SCB_M_START__OFFSET, 0x00000000
 5518              	.set CYFLD_SCB_M_START__SIZE, 0x00000001
 5519              	.set CYFLD_SCB_M_START_ON_IDLE__OFFSET, 0x00000001
 5520              	.set CYFLD_SCB_M_START_ON_IDLE__SIZE, 0x00000001
 5521              	.set CYFLD_SCB_M_ACK__OFFSET, 0x00000002
 5522              	.set CYFLD_SCB_M_ACK__SIZE, 0x00000001
 5523              	.set CYFLD_SCB_M_NACK__OFFSET, 0x00000003
 5524              	.set CYFLD_SCB_M_NACK__SIZE, 0x00000001
 5525              	.set CYFLD_SCB_M_STOP__OFFSET, 0x00000004
 5526              	.set CYFLD_SCB_M_STOP__SIZE, 0x00000001
 5527              	.set CYREG_SCB0_I2C_S_CMD, 0x4024006c
 5528              	.set CYFLD_SCB_S_ACK__OFFSET, 0x00000000
 5529              	.set CYFLD_SCB_S_ACK__SIZE, 0x00000001
 5530              	.set CYFLD_SCB_S_NACK__OFFSET, 0x00000001
 5531              	.set CYFLD_SCB_S_NACK__SIZE, 0x00000001
 5532              	.set CYREG_SCB0_I2C_CFG, 0x40240070
 5533              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET, 0x00000000
 5534              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE, 0x00000002
 5535              	.set CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET, 0x00000004
 5536              	.set CYFLD_SCB_SDA_IN_FILT_SEL__SIZE, 0x00000001
 5537              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET, 0x00000008
 5538              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE, 0x00000002
 5539              	.set CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET, 0x0000000c
 5540              	.set CYFLD_SCB_SCL_IN_FILT_SEL__SIZE, 0x00000001
 5541              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET, 0x00000010
 5542              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE, 0x00000002
 5543              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET, 0x00000012
 5544              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE, 0x00000002
 5545              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET, 0x00000014
 5546              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE, 0x00000002
 5547              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET, 0x0000001c
 5548              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE, 0x00000002
 5549              	.set CYREG_SCB0_TX_CTRL, 0x40240200
 5550              	.set CYFLD_SCB_DATA_WIDTH__OFFSET, 0x00000000
 5551              	.set CYFLD_SCB_DATA_WIDTH__SIZE, 0x00000004
 5552              	.set CYFLD_SCB_MSB_FIRST__OFFSET, 0x00000008
 5553              	.set CYFLD_SCB_MSB_FIRST__SIZE, 0x00000001
 5554              	.set CYREG_SCB0_TX_FIFO_CTRL, 0x40240204
 5555              	.set CYFLD_SCB_CLEAR__OFFSET, 0x00000010
 5556              	.set CYFLD_SCB_CLEAR__SIZE, 0x00000001
 5557              	.set CYFLD_SCB_FREEZE__OFFSET, 0x00000011
 5558              	.set CYFLD_SCB_FREEZE__SIZE, 0x00000001
 5559              	.set CYREG_SCB0_TX_FIFO_STATUS, 0x40240208
 5560              	.set CYFLD_SCB_USED__OFFSET, 0x00000000
 5561              	.set CYFLD_SCB_USED__SIZE, 0x00000005
 5562              	.set CYFLD_SCB_SR_VALID__OFFSET, 0x0000000f
 5563              	.set CYFLD_SCB_SR_VALID__SIZE, 0x00000001
 5564              	.set CYFLD_SCB_RD_PTR__OFFSET, 0x00000010
 5565              	.set CYFLD_SCB_RD_PTR__SIZE, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 99


 5566              	.set CYFLD_SCB_WR_PTR__OFFSET, 0x00000018
 5567              	.set CYFLD_SCB_WR_PTR__SIZE, 0x00000004
 5568              	.set CYREG_SCB0_TX_FIFO_WR, 0x40240240
 5569              	.set CYFLD_SCB_DATA__OFFSET, 0x00000000
 5570              	.set CYFLD_SCB_DATA__SIZE, 0x00000010
 5571              	.set CYREG_SCB0_RX_CTRL, 0x40240300
 5572              	.set CYFLD_SCB_MEDIAN__OFFSET, 0x00000009
 5573              	.set CYFLD_SCB_MEDIAN__SIZE, 0x00000001
 5574              	.set CYREG_SCB0_RX_FIFO_CTRL, 0x40240304
 5575              	.set CYREG_SCB0_RX_FIFO_STATUS, 0x40240308
 5576              	.set CYREG_SCB0_RX_MATCH, 0x40240310
 5577              	.set CYFLD_SCB_ADDR__OFFSET, 0x00000000
 5578              	.set CYFLD_SCB_ADDR__SIZE, 0x00000008
 5579              	.set CYFLD_SCB_MASK__OFFSET, 0x00000010
 5580              	.set CYFLD_SCB_MASK__SIZE, 0x00000008
 5581              	.set CYREG_SCB0_RX_FIFO_RD, 0x40240340
 5582              	.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40240344
 5583              	.set CYREG_SCB0_EZ_DATA0, 0x40240400
 5584              	.set CYFLD_SCB_EZ_DATA__OFFSET, 0x00000000
 5585              	.set CYFLD_SCB_EZ_DATA__SIZE, 0x00000008
 5586              	.set CYREG_SCB0_EZ_DATA1, 0x40240404
 5587              	.set CYREG_SCB0_EZ_DATA2, 0x40240408
 5588              	.set CYREG_SCB0_EZ_DATA3, 0x4024040c
 5589              	.set CYREG_SCB0_EZ_DATA4, 0x40240410
 5590              	.set CYREG_SCB0_EZ_DATA5, 0x40240414
 5591              	.set CYREG_SCB0_EZ_DATA6, 0x40240418
 5592              	.set CYREG_SCB0_EZ_DATA7, 0x4024041c
 5593              	.set CYREG_SCB0_EZ_DATA8, 0x40240420
 5594              	.set CYREG_SCB0_EZ_DATA9, 0x40240424
 5595              	.set CYREG_SCB0_EZ_DATA10, 0x40240428
 5596              	.set CYREG_SCB0_EZ_DATA11, 0x4024042c
 5597              	.set CYREG_SCB0_EZ_DATA12, 0x40240430
 5598              	.set CYREG_SCB0_EZ_DATA13, 0x40240434
 5599              	.set CYREG_SCB0_EZ_DATA14, 0x40240438
 5600              	.set CYREG_SCB0_EZ_DATA15, 0x4024043c
 5601              	.set CYREG_SCB0_EZ_DATA16, 0x40240440
 5602              	.set CYREG_SCB0_EZ_DATA17, 0x40240444
 5603              	.set CYREG_SCB0_EZ_DATA18, 0x40240448
 5604              	.set CYREG_SCB0_EZ_DATA19, 0x4024044c
 5605              	.set CYREG_SCB0_EZ_DATA20, 0x40240450
 5606              	.set CYREG_SCB0_EZ_DATA21, 0x40240454
 5607              	.set CYREG_SCB0_EZ_DATA22, 0x40240458
 5608              	.set CYREG_SCB0_EZ_DATA23, 0x4024045c
 5609              	.set CYREG_SCB0_EZ_DATA24, 0x40240460
 5610              	.set CYREG_SCB0_EZ_DATA25, 0x40240464
 5611              	.set CYREG_SCB0_EZ_DATA26, 0x40240468
 5612              	.set CYREG_SCB0_EZ_DATA27, 0x4024046c
 5613              	.set CYREG_SCB0_EZ_DATA28, 0x40240470
 5614              	.set CYREG_SCB0_EZ_DATA29, 0x40240474
 5615              	.set CYREG_SCB0_EZ_DATA30, 0x40240478
 5616              	.set CYREG_SCB0_EZ_DATA31, 0x4024047c
 5617              	.set CYREG_SCB0_INTR_CAUSE, 0x40240e00
 5618              	.set CYFLD_SCB_M__OFFSET, 0x00000000
 5619              	.set CYFLD_SCB_M__SIZE, 0x00000001
 5620              	.set CYFLD_SCB_S__OFFSET, 0x00000001
 5621              	.set CYFLD_SCB_S__SIZE, 0x00000001
 5622              	.set CYFLD_SCB_TX__OFFSET, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 100


 5623              	.set CYFLD_SCB_TX__SIZE, 0x00000001
 5624              	.set CYFLD_SCB_RX__OFFSET, 0x00000003
 5625              	.set CYFLD_SCB_RX__SIZE, 0x00000001
 5626              	.set CYFLD_SCB_I2C_EC__OFFSET, 0x00000004
 5627              	.set CYFLD_SCB_I2C_EC__SIZE, 0x00000001
 5628              	.set CYFLD_SCB_SPI_EC__OFFSET, 0x00000005
 5629              	.set CYFLD_SCB_SPI_EC__SIZE, 0x00000001
 5630              	.set CYREG_SCB0_INTR_I2C_EC, 0x40240e80
 5631              	.set CYFLD_SCB_WAKE_UP__OFFSET, 0x00000000
 5632              	.set CYFLD_SCB_WAKE_UP__SIZE, 0x00000001
 5633              	.set CYFLD_SCB_EZ_STOP__OFFSET, 0x00000001
 5634              	.set CYFLD_SCB_EZ_STOP__SIZE, 0x00000001
 5635              	.set CYFLD_SCB_EZ_WRITE_STOP__OFFSET, 0x00000002
 5636              	.set CYFLD_SCB_EZ_WRITE_STOP__SIZE, 0x00000001
 5637              	.set CYFLD_SCB_EZ_READ_STOP__OFFSET, 0x00000003
 5638              	.set CYFLD_SCB_EZ_READ_STOP__SIZE, 0x00000001
 5639              	.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40240e88
 5640              	.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40240e8c
 5641              	.set CYREG_SCB0_INTR_SPI_EC, 0x40240ec0
 5642              	.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40240ec8
 5643              	.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40240ecc
 5644              	.set CYREG_SCB0_INTR_M, 0x40240f00
 5645              	.set CYFLD_SCB_I2C_ARB_LOST__OFFSET, 0x00000000
 5646              	.set CYFLD_SCB_I2C_ARB_LOST__SIZE, 0x00000001
 5647              	.set CYFLD_SCB_I2C_NACK__OFFSET, 0x00000001
 5648              	.set CYFLD_SCB_I2C_NACK__SIZE, 0x00000001
 5649              	.set CYFLD_SCB_I2C_ACK__OFFSET, 0x00000002
 5650              	.set CYFLD_SCB_I2C_ACK__SIZE, 0x00000001
 5651              	.set CYFLD_SCB_I2C_STOP__OFFSET, 0x00000004
 5652              	.set CYFLD_SCB_I2C_STOP__SIZE, 0x00000001
 5653              	.set CYFLD_SCB_I2C_BUS_ERROR__OFFSET, 0x00000008
 5654              	.set CYFLD_SCB_I2C_BUS_ERROR__SIZE, 0x00000001
 5655              	.set CYFLD_SCB_SPI_DONE__OFFSET, 0x00000009
 5656              	.set CYFLD_SCB_SPI_DONE__SIZE, 0x00000001
 5657              	.set CYREG_SCB0_INTR_M_SET, 0x40240f04
 5658              	.set CYREG_SCB0_INTR_M_MASK, 0x40240f08
 5659              	.set CYREG_SCB0_INTR_M_MASKED, 0x40240f0c
 5660              	.set CYREG_SCB0_INTR_S, 0x40240f40
 5661              	.set CYFLD_SCB_I2C_WRITE_STOP__OFFSET, 0x00000003
 5662              	.set CYFLD_SCB_I2C_WRITE_STOP__SIZE, 0x00000001
 5663              	.set CYFLD_SCB_I2C_START__OFFSET, 0x00000005
 5664              	.set CYFLD_SCB_I2C_START__SIZE, 0x00000001
 5665              	.set CYFLD_SCB_I2C_ADDR_MATCH__OFFSET, 0x00000006
 5666              	.set CYFLD_SCB_I2C_ADDR_MATCH__SIZE, 0x00000001
 5667              	.set CYFLD_SCB_I2C_GENERAL__OFFSET, 0x00000007
 5668              	.set CYFLD_SCB_I2C_GENERAL__SIZE, 0x00000001
 5669              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET, 0x00000009
 5670              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE, 0x00000001
 5671              	.set CYFLD_SCB_SPI_EZ_STOP__OFFSET, 0x0000000a
 5672              	.set CYFLD_SCB_SPI_EZ_STOP__SIZE, 0x00000001
 5673              	.set CYFLD_SCB_SPI_BUS_ERROR__OFFSET, 0x0000000b
 5674              	.set CYFLD_SCB_SPI_BUS_ERROR__SIZE, 0x00000001
 5675              	.set CYREG_SCB0_INTR_S_SET, 0x40240f44
 5676              	.set CYREG_SCB0_INTR_S_MASK, 0x40240f48
 5677              	.set CYREG_SCB0_INTR_S_MASKED, 0x40240f4c
 5678              	.set CYREG_SCB0_INTR_TX, 0x40240f80
 5679              	.set CYFLD_SCB_TRIGGER__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 101


 5680              	.set CYFLD_SCB_TRIGGER__SIZE, 0x00000001
 5681              	.set CYFLD_SCB_NOT_FULL__OFFSET, 0x00000001
 5682              	.set CYFLD_SCB_NOT_FULL__SIZE, 0x00000001
 5683              	.set CYFLD_SCB_EMPTY__OFFSET, 0x00000004
 5684              	.set CYFLD_SCB_EMPTY__SIZE, 0x00000001
 5685              	.set CYFLD_SCB_OVERFLOW__OFFSET, 0x00000005
 5686              	.set CYFLD_SCB_OVERFLOW__SIZE, 0x00000001
 5687              	.set CYFLD_SCB_UNDERFLOW__OFFSET, 0x00000006
 5688              	.set CYFLD_SCB_UNDERFLOW__SIZE, 0x00000001
 5689              	.set CYFLD_SCB_BLOCKED__OFFSET, 0x00000007
 5690              	.set CYFLD_SCB_BLOCKED__SIZE, 0x00000001
 5691              	.set CYFLD_SCB_UART_NACK__OFFSET, 0x00000008
 5692              	.set CYFLD_SCB_UART_NACK__SIZE, 0x00000001
 5693              	.set CYFLD_SCB_UART_DONE__OFFSET, 0x00000009
 5694              	.set CYFLD_SCB_UART_DONE__SIZE, 0x00000001
 5695              	.set CYFLD_SCB_UART_ARB_LOST__OFFSET, 0x0000000a
 5696              	.set CYFLD_SCB_UART_ARB_LOST__SIZE, 0x00000001
 5697              	.set CYREG_SCB0_INTR_TX_SET, 0x40240f84
 5698              	.set CYREG_SCB0_INTR_TX_MASK, 0x40240f88
 5699              	.set CYREG_SCB0_INTR_TX_MASKED, 0x40240f8c
 5700              	.set CYREG_SCB0_INTR_RX, 0x40240fc0
 5701              	.set CYFLD_SCB_NOT_EMPTY__OFFSET, 0x00000002
 5702              	.set CYFLD_SCB_NOT_EMPTY__SIZE, 0x00000001
 5703              	.set CYFLD_SCB_FULL__OFFSET, 0x00000003
 5704              	.set CYFLD_SCB_FULL__SIZE, 0x00000001
 5705              	.set CYFLD_SCB_FRAME_ERROR__OFFSET, 0x00000008
 5706              	.set CYFLD_SCB_FRAME_ERROR__SIZE, 0x00000001
 5707              	.set CYFLD_SCB_PARITY_ERROR__OFFSET, 0x00000009
 5708              	.set CYFLD_SCB_PARITY_ERROR__SIZE, 0x00000001
 5709              	.set CYFLD_SCB_BAUD_DETECT__OFFSET, 0x0000000a
 5710              	.set CYFLD_SCB_BAUD_DETECT__SIZE, 0x00000001
 5711              	.set CYFLD_SCB_BREAK_DETECT__OFFSET, 0x0000000b
 5712              	.set CYFLD_SCB_BREAK_DETECT__SIZE, 0x00000001
 5713              	.set CYREG_SCB0_INTR_RX_SET, 0x40240fc4
 5714              	.set CYREG_SCB0_INTR_RX_MASK, 0x40240fc8
 5715              	.set CYREG_SCB0_INTR_RX_MASKED, 0x40240fcc
 5716              	.set CYDEV_SCB1_BASE, 0x40250000
 5717              	.set CYDEV_SCB1_SIZE, 0x00010000
 5718              	.set CYREG_SCB1_CTRL, 0x40250000
 5719              	.set CYREG_SCB1_STATUS, 0x40250004
 5720              	.set CYREG_SCB1_SPI_CTRL, 0x40250020
 5721              	.set CYREG_SCB1_SPI_STATUS, 0x40250024
 5722              	.set CYREG_SCB1_UART_CTRL, 0x40250040
 5723              	.set CYREG_SCB1_UART_TX_CTRL, 0x40250044
 5724              	.set CYREG_SCB1_UART_RX_CTRL, 0x40250048
 5725              	.set CYREG_SCB1_UART_RX_STATUS, 0x4025004c
 5726              	.set CYREG_SCB1_UART_FLOW_CTRL, 0x40250050
 5727              	.set CYREG_SCB1_I2C_CTRL, 0x40250060
 5728              	.set CYREG_SCB1_I2C_STATUS, 0x40250064
 5729              	.set CYREG_SCB1_I2C_M_CMD, 0x40250068
 5730              	.set CYREG_SCB1_I2C_S_CMD, 0x4025006c
 5731              	.set CYREG_SCB1_I2C_CFG, 0x40250070
 5732              	.set CYREG_SCB1_TX_CTRL, 0x40250200
 5733              	.set CYREG_SCB1_TX_FIFO_CTRL, 0x40250204
 5734              	.set CYREG_SCB1_TX_FIFO_STATUS, 0x40250208
 5735              	.set CYREG_SCB1_TX_FIFO_WR, 0x40250240
 5736              	.set CYREG_SCB1_RX_CTRL, 0x40250300
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 102


 5737              	.set CYREG_SCB1_RX_FIFO_CTRL, 0x40250304
 5738              	.set CYREG_SCB1_RX_FIFO_STATUS, 0x40250308
 5739              	.set CYREG_SCB1_RX_MATCH, 0x40250310
 5740              	.set CYREG_SCB1_RX_FIFO_RD, 0x40250340
 5741              	.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40250344
 5742              	.set CYREG_SCB1_EZ_DATA0, 0x40250400
 5743              	.set CYREG_SCB1_EZ_DATA1, 0x40250404
 5744              	.set CYREG_SCB1_EZ_DATA2, 0x40250408
 5745              	.set CYREG_SCB1_EZ_DATA3, 0x4025040c
 5746              	.set CYREG_SCB1_EZ_DATA4, 0x40250410
 5747              	.set CYREG_SCB1_EZ_DATA5, 0x40250414
 5748              	.set CYREG_SCB1_EZ_DATA6, 0x40250418
 5749              	.set CYREG_SCB1_EZ_DATA7, 0x4025041c
 5750              	.set CYREG_SCB1_EZ_DATA8, 0x40250420
 5751              	.set CYREG_SCB1_EZ_DATA9, 0x40250424
 5752              	.set CYREG_SCB1_EZ_DATA10, 0x40250428
 5753              	.set CYREG_SCB1_EZ_DATA11, 0x4025042c
 5754              	.set CYREG_SCB1_EZ_DATA12, 0x40250430
 5755              	.set CYREG_SCB1_EZ_DATA13, 0x40250434
 5756              	.set CYREG_SCB1_EZ_DATA14, 0x40250438
 5757              	.set CYREG_SCB1_EZ_DATA15, 0x4025043c
 5758              	.set CYREG_SCB1_EZ_DATA16, 0x40250440
 5759              	.set CYREG_SCB1_EZ_DATA17, 0x40250444
 5760              	.set CYREG_SCB1_EZ_DATA18, 0x40250448
 5761              	.set CYREG_SCB1_EZ_DATA19, 0x4025044c
 5762              	.set CYREG_SCB1_EZ_DATA20, 0x40250450
 5763              	.set CYREG_SCB1_EZ_DATA21, 0x40250454
 5764              	.set CYREG_SCB1_EZ_DATA22, 0x40250458
 5765              	.set CYREG_SCB1_EZ_DATA23, 0x4025045c
 5766              	.set CYREG_SCB1_EZ_DATA24, 0x40250460
 5767              	.set CYREG_SCB1_EZ_DATA25, 0x40250464
 5768              	.set CYREG_SCB1_EZ_DATA26, 0x40250468
 5769              	.set CYREG_SCB1_EZ_DATA27, 0x4025046c
 5770              	.set CYREG_SCB1_EZ_DATA28, 0x40250470
 5771              	.set CYREG_SCB1_EZ_DATA29, 0x40250474
 5772              	.set CYREG_SCB1_EZ_DATA30, 0x40250478
 5773              	.set CYREG_SCB1_EZ_DATA31, 0x4025047c
 5774              	.set CYREG_SCB1_INTR_CAUSE, 0x40250e00
 5775              	.set CYREG_SCB1_INTR_I2C_EC, 0x40250e80
 5776              	.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40250e88
 5777              	.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40250e8c
 5778              	.set CYREG_SCB1_INTR_SPI_EC, 0x40250ec0
 5779              	.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40250ec8
 5780              	.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40250ecc
 5781              	.set CYREG_SCB1_INTR_M, 0x40250f00
 5782              	.set CYREG_SCB1_INTR_M_SET, 0x40250f04
 5783              	.set CYREG_SCB1_INTR_M_MASK, 0x40250f08
 5784              	.set CYREG_SCB1_INTR_M_MASKED, 0x40250f0c
 5785              	.set CYREG_SCB1_INTR_S, 0x40250f40
 5786              	.set CYREG_SCB1_INTR_S_SET, 0x40250f44
 5787              	.set CYREG_SCB1_INTR_S_MASK, 0x40250f48
 5788              	.set CYREG_SCB1_INTR_S_MASKED, 0x40250f4c
 5789              	.set CYREG_SCB1_INTR_TX, 0x40250f80
 5790              	.set CYREG_SCB1_INTR_TX_SET, 0x40250f84
 5791              	.set CYREG_SCB1_INTR_TX_MASK, 0x40250f88
 5792              	.set CYREG_SCB1_INTR_TX_MASKED, 0x40250f8c
 5793              	.set CYREG_SCB1_INTR_RX, 0x40250fc0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 103


 5794              	.set CYREG_SCB1_INTR_RX_SET, 0x40250fc4
 5795              	.set CYREG_SCB1_INTR_RX_MASK, 0x40250fc8
 5796              	.set CYREG_SCB1_INTR_RX_MASKED, 0x40250fcc
 5797              	.set CYDEV_CSD_BASE, 0x40280000
 5798              	.set CYDEV_CSD_SIZE, 0x00010000
 5799              	.set CYREG_CSD_ID, 0x40280000
 5800              	.set CYFLD_CSD_ID__OFFSET, 0x00000000
 5801              	.set CYFLD_CSD_ID__SIZE, 0x00000010
 5802              	.set CYFLD_CSD_REVISION__OFFSET, 0x00000010
 5803              	.set CYFLD_CSD_REVISION__SIZE, 0x00000010
 5804              	.set CYREG_CSD_CONFIG, 0x40280004
 5805              	.set CYFLD_CSD_DSI_SAMPLE_EN__OFFSET, 0x00000000
 5806              	.set CYFLD_CSD_DSI_SAMPLE_EN__SIZE, 0x00000001
 5807              	.set CYFLD_CSD_SAMPLE_SYNC__OFFSET, 0x00000001
 5808              	.set CYFLD_CSD_SAMPLE_SYNC__SIZE, 0x00000001
 5809              	.set CYFLD_CSD_BYPASS_SEL__OFFSET, 0x00000002
 5810              	.set CYFLD_CSD_BYPASS_SEL__SIZE, 0x00000001
 5811              	.set CYVAL_CSD_BYPASS_SEL_PRS_OR_DIV2, 0x00000000
 5812              	.set CYVAL_CSD_BYPASS_SEL_DIRECT_CLOCK, 0x00000001
 5813              	.set CYFLD_CSD_FILTER_ENABLE__OFFSET, 0x00000003
 5814              	.set CYFLD_CSD_FILTER_ENABLE__SIZE, 0x00000001
 5815              	.set CYVAL_CSD_FILTER_ENABLE_FILTER_OFF, 0x00000000
 5816              	.set CYVAL_CSD_FILTER_ENABLE_FILTER_ON, 0x00000001
 5817              	.set CYFLD_CSD_DUAL_CAP_EN__OFFSET, 0x00000004
 5818              	.set CYFLD_CSD_DUAL_CAP_EN__SIZE, 0x00000001
 5819              	.set CYVAL_CSD_DUAL_CAP_EN_DISABLE, 0x00000000
 5820              	.set CYVAL_CSD_DUAL_CAP_EN_ENABLE, 0x00000001
 5821              	.set CYFLD_CSD_PRS_CLEAR__OFFSET, 0x00000005
 5822              	.set CYFLD_CSD_PRS_CLEAR__SIZE, 0x00000001
 5823              	.set CYFLD_CSD_PRS_SELECT__OFFSET, 0x00000006
 5824              	.set CYFLD_CSD_PRS_SELECT__SIZE, 0x00000001
 5825              	.set CYVAL_CSD_PRS_SELECT_DIV2, 0x00000000
 5826              	.set CYVAL_CSD_PRS_SELECT_PRS, 0x00000001
 5827              	.set CYFLD_CSD_PRS_12_8__OFFSET, 0x00000007
 5828              	.set CYFLD_CSD_PRS_12_8__SIZE, 0x00000001
 5829              	.set CYVAL_CSD_PRS_12_8_8B, 0x00000000
 5830              	.set CYVAL_CSD_PRS_12_8_12B, 0x00000001
 5831              	.set CYFLD_CSD_DSI_SENSE_EN__OFFSET, 0x00000008
 5832              	.set CYFLD_CSD_DSI_SENSE_EN__SIZE, 0x00000001
 5833              	.set CYFLD_CSD_SHIELD_DELAY__OFFSET, 0x00000009
 5834              	.set CYFLD_CSD_SHIELD_DELAY__SIZE, 0x00000002
 5835              	.set CYVAL_CSD_SHIELD_DELAY_OFF, 0x00000000
 5836              	.set CYVAL_CSD_SHIELD_DELAY_50NS, 0x00000002
 5837              	.set CYVAL_CSD_SHIELD_DELAY_10NS, 0x00000003
 5838              	.set CYFLD_CSD_SENSE_COMP_BW__OFFSET, 0x0000000b
 5839              	.set CYFLD_CSD_SENSE_COMP_BW__SIZE, 0x00000001
 5840              	.set CYVAL_CSD_SENSE_COMP_BW_LOW, 0x00000000
 5841              	.set CYVAL_CSD_SENSE_COMP_BW_HIGH, 0x00000001
 5842              	.set CYFLD_CSD_SENSE_EN__OFFSET, 0x0000000c
 5843              	.set CYFLD_CSD_SENSE_EN__SIZE, 0x00000001
 5844              	.set CYFLD_CSD_REFBUF_EN__OFFSET, 0x0000000d
 5845              	.set CYFLD_CSD_REFBUF_EN__SIZE, 0x00000001
 5846              	.set CYFLD_CSD_COMP_MODE__OFFSET, 0x0000000e
 5847              	.set CYFLD_CSD_COMP_MODE__SIZE, 0x00000001
 5848              	.set CYVAL_CSD_COMP_MODE_CHARGE_BUF, 0x00000000
 5849              	.set CYVAL_CSD_COMP_MODE_CHARGE_IO, 0x00000001
 5850              	.set CYFLD_CSD_COMP_PIN__OFFSET, 0x0000000f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 104


 5851              	.set CYFLD_CSD_COMP_PIN__SIZE, 0x00000001
 5852              	.set CYVAL_CSD_COMP_PIN_CHANNEL1, 0x00000000
 5853              	.set CYVAL_CSD_COMP_PIN_CHANNEL2, 0x00000001
 5854              	.set CYFLD_CSD_POLARITY__OFFSET, 0x00000010
 5855              	.set CYFLD_CSD_POLARITY__SIZE, 0x00000001
 5856              	.set CYVAL_CSD_POLARITY_VSSIO, 0x00000000
 5857              	.set CYVAL_CSD_POLARITY_VDDIO, 0x00000001
 5858              	.set CYFLD_CSD_POLARITY2__OFFSET, 0x00000011
 5859              	.set CYFLD_CSD_POLARITY2__SIZE, 0x00000001
 5860              	.set CYVAL_CSD_POLARITY2_VSSIO, 0x00000000
 5861              	.set CYVAL_CSD_POLARITY2_VDDIO, 0x00000001
 5862              	.set CYFLD_CSD_MUTUAL_CAP__OFFSET, 0x00000012
 5863              	.set CYFLD_CSD_MUTUAL_CAP__SIZE, 0x00000001
 5864              	.set CYVAL_CSD_MUTUAL_CAP_SELFCAP, 0x00000000
 5865              	.set CYVAL_CSD_MUTUAL_CAP_MUTUALCAP, 0x00000001
 5866              	.set CYFLD_CSD_SENSE_COMP_EN__OFFSET, 0x00000013
 5867              	.set CYFLD_CSD_SENSE_COMP_EN__SIZE, 0x00000001
 5868              	.set CYFLD_CSD_REBUF_OUTSEL__OFFSET, 0x00000015
 5869              	.set CYFLD_CSD_REBUF_OUTSEL__SIZE, 0x00000001
 5870              	.set CYVAL_CSD_REBUF_OUTSEL_AMUXA, 0x00000000
 5871              	.set CYVAL_CSD_REBUF_OUTSEL_AMUXB, 0x00000001
 5872              	.set CYFLD_CSD_SENSE_INSEL__OFFSET, 0x00000016
 5873              	.set CYFLD_CSD_SENSE_INSEL__SIZE, 0x00000001
 5874              	.set CYVAL_CSD_SENSE_INSEL_SENSE_CHANNEL1, 0x00000000
 5875              	.set CYVAL_CSD_SENSE_INSEL_SENSE_AMUXA, 0x00000001
 5876              	.set CYFLD_CSD_REFBUF_DRV__OFFSET, 0x00000017
 5877              	.set CYFLD_CSD_REFBUF_DRV__SIZE, 0x00000002
 5878              	.set CYVAL_CSD_REFBUF_DRV_OFF, 0x00000000
 5879              	.set CYVAL_CSD_REFBUF_DRV_DRV_1, 0x00000001
 5880              	.set CYVAL_CSD_REFBUF_DRV_DRV_2, 0x00000002
 5881              	.set CYVAL_CSD_REFBUF_DRV_DRV_3, 0x00000003
 5882              	.set CYFLD_CSD_DDFTSEL__OFFSET, 0x0000001a
 5883              	.set CYFLD_CSD_DDFTSEL__SIZE, 0x00000003
 5884              	.set CYVAL_CSD_DDFTSEL_NORMAL, 0x00000000
 5885              	.set CYVAL_CSD_DDFTSEL_CSD_SENSE, 0x00000001
 5886              	.set CYVAL_CSD_DDFTSEL_CSD_SHIELD, 0x00000002
 5887              	.set CYVAL_CSD_DDFTSEL_CLK_SAMPLE, 0x00000003
 5888              	.set CYVAL_CSD_DDFTSEL_COMP_OUT, 0x00000004
 5889              	.set CYFLD_CSD_ADFTEN__OFFSET, 0x0000001d
 5890              	.set CYFLD_CSD_ADFTEN__SIZE, 0x00000001
 5891              	.set CYFLD_CSD_DDFTCOMP__OFFSET, 0x0000001e
 5892              	.set CYFLD_CSD_DDFTCOMP__SIZE, 0x00000001
 5893              	.set CYVAL_CSD_DDFTCOMP_REFBUFCOMP, 0x00000000
 5894              	.set CYVAL_CSD_DDFTCOMP_SENSECOMP, 0x00000001
 5895              	.set CYFLD_CSD_ENABLE__OFFSET, 0x0000001f
 5896              	.set CYFLD_CSD_ENABLE__SIZE, 0x00000001
 5897              	.set CYREG_CSD_IDAC, 0x40280008
 5898              	.set CYFLD_CSD_IDAC1__OFFSET, 0x00000000
 5899              	.set CYFLD_CSD_IDAC1__SIZE, 0x00000008
 5900              	.set CYFLD_CSD_IDAC1_MODE__OFFSET, 0x00000008
 5901              	.set CYFLD_CSD_IDAC1_MODE__SIZE, 0x00000002
 5902              	.set CYVAL_CSD_IDAC1_MODE_OFF, 0x00000000
 5903              	.set CYVAL_CSD_IDAC1_MODE_FIXED, 0x00000001
 5904              	.set CYVAL_CSD_IDAC1_MODE_VARIABLE, 0x00000002
 5905              	.set CYVAL_CSD_IDAC1_MODE_DSI, 0x00000003
 5906              	.set CYFLD_CSD_IDAC1_RANGE__OFFSET, 0x0000000a
 5907              	.set CYFLD_CSD_IDAC1_RANGE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 105


 5908              	.set CYVAL_CSD_IDAC1_RANGE_4X, 0x00000000
 5909              	.set CYVAL_CSD_IDAC1_RANGE_8X, 0x00000001
 5910              	.set CYFLD_CSD_POLARITY1_MIR__OFFSET, 0x0000000c
 5911              	.set CYFLD_CSD_POLARITY1_MIR__SIZE, 0x00000001
 5912              	.set CYFLD_CSD_IDAC2__OFFSET, 0x00000010
 5913              	.set CYFLD_CSD_IDAC2__SIZE, 0x00000007
 5914              	.set CYFLD_CSD_IDAC2_MODE__OFFSET, 0x00000018
 5915              	.set CYFLD_CSD_IDAC2_MODE__SIZE, 0x00000002
 5916              	.set CYVAL_CSD_IDAC2_MODE_OFF, 0x00000000
 5917              	.set CYVAL_CSD_IDAC2_MODE_FIXED, 0x00000001
 5918              	.set CYVAL_CSD_IDAC2_MODE_VARIABLE, 0x00000002
 5919              	.set CYVAL_CSD_IDAC2_MODE_DSI, 0x00000003
 5920              	.set CYFLD_CSD_IDAC2_RANGE__OFFSET, 0x0000001a
 5921              	.set CYFLD_CSD_IDAC2_RANGE__SIZE, 0x00000001
 5922              	.set CYVAL_CSD_IDAC2_RANGE_4X, 0x00000000
 5923              	.set CYVAL_CSD_IDAC2_RANGE_8X, 0x00000001
 5924              	.set CYFLD_CSD_POLARITY2_MIR__OFFSET, 0x0000001c
 5925              	.set CYFLD_CSD_POLARITY2_MIR__SIZE, 0x00000001
 5926              	.set CYFLD_CSD_FEEDBACK_MODE__OFFSET, 0x0000001e
 5927              	.set CYFLD_CSD_FEEDBACK_MODE__SIZE, 0x00000001
 5928              	.set CYVAL_CSD_FEEDBACK_MODE_FLOP, 0x00000000
 5929              	.set CYVAL_CSD_FEEDBACK_MODE_COMP, 0x00000001
 5930              	.set CYREG_CSD_COUNTER, 0x4028000c
 5931              	.set CYFLD_CSD_COUNTER__OFFSET, 0x00000000
 5932              	.set CYFLD_CSD_COUNTER__SIZE, 0x00000010
 5933              	.set CYFLD_CSD_PERIOD__OFFSET, 0x00000010
 5934              	.set CYFLD_CSD_PERIOD__SIZE, 0x00000010
 5935              	.set CYREG_CSD_STATUS, 0x40280010
 5936              	.set CYFLD_CSD_CSD_CHARGE__OFFSET, 0x00000000
 5937              	.set CYFLD_CSD_CSD_CHARGE__SIZE, 0x00000001
 5938              	.set CYFLD_CSD_CSD_SENSE__OFFSET, 0x00000001
 5939              	.set CYFLD_CSD_CSD_SENSE__SIZE, 0x00000001
 5940              	.set CYFLD_CSD_COMP_OUT__OFFSET, 0x00000002
 5941              	.set CYFLD_CSD_COMP_OUT__SIZE, 0x00000001
 5942              	.set CYVAL_CSD_COMP_OUT_C_LT_VREF, 0x00000000
 5943              	.set CYVAL_CSD_COMP_OUT_C_GT_VREF, 0x00000001
 5944              	.set CYFLD_CSD_SAMPLE__OFFSET, 0x00000003
 5945              	.set CYFLD_CSD_SAMPLE__SIZE, 0x00000001
 5946              	.set CYREG_CSD_INTR, 0x40280014
 5947              	.set CYFLD_CSD_CSD__OFFSET, 0x00000000
 5948              	.set CYFLD_CSD_CSD__SIZE, 0x00000001
 5949              	.set CYREG_CSD_INTR_SET, 0x40280018
 5950              	.set CYREG_CSD_PWM, 0x4028001c
 5951              	.set CYFLD_CSD_PWM_COUNT__OFFSET, 0x00000000
 5952              	.set CYFLD_CSD_PWM_COUNT__SIZE, 0x00000004
 5953              	.set CYFLD_CSD_PWM_SEL__OFFSET, 0x00000004
 5954              	.set CYFLD_CSD_PWM_SEL__SIZE, 0x00000002
 5955              	.set CYVAL_CSD_PWM_SEL_OFF, 0x00000000
 5956              	.set CYVAL_CSD_PWM_SEL_FIXED_HIGH, 0x00000002
 5957              	.set CYVAL_CSD_PWM_SEL_FIXED_LOW, 0x00000003
 5958              	.set CYREG_CSD_TRIM1, 0x4028ff00
 5959              	.set CYFLD_CSD_IDAC1_SRC_TRIM__OFFSET, 0x00000000
 5960              	.set CYFLD_CSD_IDAC1_SRC_TRIM__SIZE, 0x00000004
 5961              	.set CYFLD_CSD_IDAC2_SRC_TRIM__OFFSET, 0x00000004
 5962              	.set CYFLD_CSD_IDAC2_SRC_TRIM__SIZE, 0x00000004
 5963              	.set CYREG_CSD_TRIM2, 0x4028ff04
 5964              	.set CYFLD_CSD_IDAC1_SNK_TRIM__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 106


 5965              	.set CYFLD_CSD_IDAC1_SNK_TRIM__SIZE, 0x00000004
 5966              	.set CYFLD_CSD_IDAC2_SNK_TRIM__OFFSET, 0x00000004
 5967              	.set CYFLD_CSD_IDAC2_SNK_TRIM__SIZE, 0x00000004
 5968              	.set CYDEV_LCD_BASE, 0x402a0000
 5969              	.set CYDEV_LCD_SIZE, 0x00010000
 5970              	.set CYREG_LCD_ID, 0x402a0000
 5971              	.set CYFLD_LCD_ID__OFFSET, 0x00000000
 5972              	.set CYFLD_LCD_ID__SIZE, 0x00000010
 5973              	.set CYFLD_LCD_REVISION__OFFSET, 0x00000010
 5974              	.set CYFLD_LCD_REVISION__SIZE, 0x00000010
 5975              	.set CYREG_LCD_DIVIDER, 0x402a0004
 5976              	.set CYFLD_LCD_SUBFR_DIV__OFFSET, 0x00000000
 5977              	.set CYFLD_LCD_SUBFR_DIV__SIZE, 0x00000010
 5978              	.set CYFLD_LCD_DEAD_DIV__OFFSET, 0x00000010
 5979              	.set CYFLD_LCD_DEAD_DIV__SIZE, 0x00000010
 5980              	.set CYREG_LCD_CONTROL, 0x402a0008
 5981              	.set CYFLD_LCD_LS_EN__OFFSET, 0x00000000
 5982              	.set CYFLD_LCD_LS_EN__SIZE, 0x00000001
 5983              	.set CYFLD_LCD_HS_EN__OFFSET, 0x00000001
 5984              	.set CYFLD_LCD_HS_EN__SIZE, 0x00000001
 5985              	.set CYFLD_LCD_LCD_MODE__OFFSET, 0x00000002
 5986              	.set CYFLD_LCD_LCD_MODE__SIZE, 0x00000001
 5987              	.set CYVAL_LCD_LCD_MODE_LS, 0x00000000
 5988              	.set CYVAL_LCD_LCD_MODE_HS, 0x00000001
 5989              	.set CYFLD_LCD_TYPE__OFFSET, 0x00000003
 5990              	.set CYFLD_LCD_TYPE__SIZE, 0x00000001
 5991              	.set CYVAL_LCD_TYPE_TYPE_A, 0x00000000
 5992              	.set CYVAL_LCD_TYPE_TYPE_B, 0x00000001
 5993              	.set CYFLD_LCD_OP_MODE__OFFSET, 0x00000004
 5994              	.set CYFLD_LCD_OP_MODE__SIZE, 0x00000001
 5995              	.set CYVAL_LCD_OP_MODE_PWM, 0x00000000
 5996              	.set CYVAL_LCD_OP_MODE_CORRELATION, 0x00000001
 5997              	.set CYFLD_LCD_BIAS__OFFSET, 0x00000005
 5998              	.set CYFLD_LCD_BIAS__SIZE, 0x00000002
 5999              	.set CYVAL_LCD_BIAS_HALF, 0x00000000
 6000              	.set CYVAL_LCD_BIAS_THIRD, 0x00000001
 6001              	.set CYVAL_LCD_BIAS_FOURTH, 0x00000002
 6002              	.set CYVAL_LCD_BIAS_FIFTH, 0x00000003
 6003              	.set CYFLD_LCD_COM_NUM__OFFSET, 0x00000008
 6004              	.set CYFLD_LCD_COM_NUM__SIZE, 0x00000004
 6005              	.set CYFLD_LCD_LS_EN_STAT__OFFSET, 0x0000001f
 6006              	.set CYFLD_LCD_LS_EN_STAT__SIZE, 0x00000001
 6007              	.set CYREG_LCD_DATA00, 0x402a0100
 6008              	.set CYFLD_LCD_DATA__OFFSET, 0x00000000
 6009              	.set CYFLD_LCD_DATA__SIZE, 0x00000020
 6010              	.set CYREG_LCD_DATA01, 0x402a0104
 6011              	.set CYREG_LCD_DATA02, 0x402a0108
 6012              	.set CYREG_LCD_DATA03, 0x402a010c
 6013              	.set CYREG_LCD_DATA04, 0x402a0110
 6014              	.set CYDEV_LPCOMP_BASE, 0x402b0000
 6015              	.set CYDEV_LPCOMP_SIZE, 0x00010000
 6016              	.set CYREG_LPCOMP_ID, 0x402b0000
 6017              	.set CYFLD_LPCOMP_ID__OFFSET, 0x00000000
 6018              	.set CYFLD_LPCOMP_ID__SIZE, 0x00000010
 6019              	.set CYFLD_LPCOMP_REVISION__OFFSET, 0x00000010
 6020              	.set CYFLD_LPCOMP_REVISION__SIZE, 0x00000010
 6021              	.set CYREG_LPCOMP_CONFIG, 0x402b0004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 107


 6022              	.set CYFLD_LPCOMP_MODE1__OFFSET, 0x00000000
 6023              	.set CYFLD_LPCOMP_MODE1__SIZE, 0x00000002
 6024              	.set CYVAL_LPCOMP_MODE1_SLOW, 0x00000000
 6025              	.set CYVAL_LPCOMP_MODE1_FAST, 0x00000001
 6026              	.set CYVAL_LPCOMP_MODE1_ULP, 0x00000002
 6027              	.set CYFLD_LPCOMP_HYST1__OFFSET, 0x00000002
 6028              	.set CYFLD_LPCOMP_HYST1__SIZE, 0x00000001
 6029              	.set CYFLD_LPCOMP_FILTER1__OFFSET, 0x00000003
 6030              	.set CYFLD_LPCOMP_FILTER1__SIZE, 0x00000001
 6031              	.set CYFLD_LPCOMP_INTTYPE1__OFFSET, 0x00000004
 6032              	.set CYFLD_LPCOMP_INTTYPE1__SIZE, 0x00000002
 6033              	.set CYVAL_LPCOMP_INTTYPE1_DISABLE, 0x00000000
 6034              	.set CYVAL_LPCOMP_INTTYPE1_RISING, 0x00000001
 6035              	.set CYVAL_LPCOMP_INTTYPE1_FALLING, 0x00000002
 6036              	.set CYVAL_LPCOMP_INTTYPE1_BOTH, 0x00000003
 6037              	.set CYFLD_LPCOMP_OUT1__OFFSET, 0x00000006
 6038              	.set CYFLD_LPCOMP_OUT1__SIZE, 0x00000001
 6039              	.set CYFLD_LPCOMP_ENABLE1__OFFSET, 0x00000007
 6040              	.set CYFLD_LPCOMP_ENABLE1__SIZE, 0x00000001
 6041              	.set CYFLD_LPCOMP_MODE2__OFFSET, 0x00000008
 6042              	.set CYFLD_LPCOMP_MODE2__SIZE, 0x00000002
 6043              	.set CYVAL_LPCOMP_MODE2_SLOW, 0x00000000
 6044              	.set CYVAL_LPCOMP_MODE2_FAST, 0x00000001
 6045              	.set CYVAL_LPCOMP_MODE2_ULP, 0x00000002
 6046              	.set CYFLD_LPCOMP_HYST2__OFFSET, 0x0000000a
 6047              	.set CYFLD_LPCOMP_HYST2__SIZE, 0x00000001
 6048              	.set CYFLD_LPCOMP_FILTER2__OFFSET, 0x0000000b
 6049              	.set CYFLD_LPCOMP_FILTER2__SIZE, 0x00000001
 6050              	.set CYFLD_LPCOMP_INTTYPE2__OFFSET, 0x0000000c
 6051              	.set CYFLD_LPCOMP_INTTYPE2__SIZE, 0x00000002
 6052              	.set CYVAL_LPCOMP_INTTYPE2_DISABLE, 0x00000000
 6053              	.set CYVAL_LPCOMP_INTTYPE2_RISING, 0x00000001
 6054              	.set CYVAL_LPCOMP_INTTYPE2_FALLING, 0x00000002
 6055              	.set CYVAL_LPCOMP_INTTYPE2_BOTH, 0x00000003
 6056              	.set CYFLD_LPCOMP_OUT2__OFFSET, 0x0000000e
 6057              	.set CYFLD_LPCOMP_OUT2__SIZE, 0x00000001
 6058              	.set CYFLD_LPCOMP_ENABLE2__OFFSET, 0x0000000f
 6059              	.set CYFLD_LPCOMP_ENABLE2__SIZE, 0x00000001
 6060              	.set CYFLD_LPCOMP_DSI_BYPASS1__OFFSET, 0x00000010
 6061              	.set CYFLD_LPCOMP_DSI_BYPASS1__SIZE, 0x00000001
 6062              	.set CYFLD_LPCOMP_DSI_LEVEL1__OFFSET, 0x00000011
 6063              	.set CYFLD_LPCOMP_DSI_LEVEL1__SIZE, 0x00000001
 6064              	.set CYFLD_LPCOMP_DSI_BYPASS2__OFFSET, 0x00000014
 6065              	.set CYFLD_LPCOMP_DSI_BYPASS2__SIZE, 0x00000001
 6066              	.set CYFLD_LPCOMP_DSI_LEVEL2__OFFSET, 0x00000015
 6067              	.set CYFLD_LPCOMP_DSI_LEVEL2__SIZE, 0x00000001
 6068              	.set CYREG_LPCOMP_DFT, 0x402b0008
 6069              	.set CYFLD_LPCOMP_CAL_EN__OFFSET, 0x00000000
 6070              	.set CYFLD_LPCOMP_CAL_EN__SIZE, 0x00000001
 6071              	.set CYFLD_LPCOMP_BYPASS__OFFSET, 0x00000001
 6072              	.set CYFLD_LPCOMP_BYPASS__SIZE, 0x00000001
 6073              	.set CYREG_LPCOMP_INTR, 0x402b0010
 6074              	.set CYFLD_LPCOMP_COMP1__OFFSET, 0x00000000
 6075              	.set CYFLD_LPCOMP_COMP1__SIZE, 0x00000001
 6076              	.set CYFLD_LPCOMP_COMP2__OFFSET, 0x00000001
 6077              	.set CYFLD_LPCOMP_COMP2__SIZE, 0x00000001
 6078              	.set CYREG_LPCOMP_INTR_SET, 0x402b0014
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 108


 6079              	.set CYREG_LPCOMP_INTR_MASK, 0x402b0018
 6080              	.set CYFLD_LPCOMP_COMP1_MASK__OFFSET, 0x00000000
 6081              	.set CYFLD_LPCOMP_COMP1_MASK__SIZE, 0x00000001
 6082              	.set CYFLD_LPCOMP_COMP2_MASK__OFFSET, 0x00000001
 6083              	.set CYFLD_LPCOMP_COMP2_MASK__SIZE, 0x00000001
 6084              	.set CYREG_LPCOMP_INTR_MASKED, 0x402b001c
 6085              	.set CYFLD_LPCOMP_COMP1_MASKED__OFFSET, 0x00000000
 6086              	.set CYFLD_LPCOMP_COMP1_MASKED__SIZE, 0x00000001
 6087              	.set CYFLD_LPCOMP_COMP2_MASKED__OFFSET, 0x00000001
 6088              	.set CYFLD_LPCOMP_COMP2_MASKED__SIZE, 0x00000001
 6089              	.set CYREG_LPCOMP_TRIM1, 0x402bff00
 6090              	.set CYFLD_LPCOMP_COMP1_TRIMA__OFFSET, 0x00000000
 6091              	.set CYFLD_LPCOMP_COMP1_TRIMA__SIZE, 0x00000005
 6092              	.set CYREG_LPCOMP_TRIM2, 0x402bff04
 6093              	.set CYFLD_LPCOMP_COMP1_TRIMB__OFFSET, 0x00000000
 6094              	.set CYFLD_LPCOMP_COMP1_TRIMB__SIZE, 0x00000005
 6095              	.set CYREG_LPCOMP_TRIM3, 0x402bff08
 6096              	.set CYFLD_LPCOMP_COMP2_TRIMA__OFFSET, 0x00000000
 6097              	.set CYFLD_LPCOMP_COMP2_TRIMA__SIZE, 0x00000005
 6098              	.set CYREG_LPCOMP_TRIM4, 0x402bff0c
 6099              	.set CYFLD_LPCOMP_COMP2_TRIMB__OFFSET, 0x00000000
 6100              	.set CYFLD_LPCOMP_COMP2_TRIMB__SIZE, 0x00000005
 6101              	.set CYDEV_BLE_BASE, 0x402e0000
 6102              	.set CYDEV_BLE_SIZE, 0x00010000
 6103              	.set CYDEV_BLE_BLERD_BASE, 0x402e0000
 6104              	.set CYDEV_BLE_BLERD_SIZE, 0x00000200
 6105              	.set CYREG_BLE_BLERD_CFG1, 0x402e0000
 6106              	.set CYFLD_BLE_BLERD_RX_DATA_INVERSE__OFFSET, 0x00000000
 6107              	.set CYFLD_BLE_BLERD_RX_DATA_INVERSE__SIZE, 0x00000001
 6108              	.set CYFLD_BLE_BLERD_TX_DATA_INVERSE__OFFSET, 0x00000001
 6109              	.set CYFLD_BLE_BLERD_TX_DATA_INVERSE__SIZE, 0x00000001
 6110              	.set CYFLD_BLE_BLERD_AGC_DISABLE__OFFSET, 0x00000002
 6111              	.set CYFLD_BLE_BLERD_AGC_DISABLE__SIZE, 0x00000001
 6112              	.set CYFLD_BLE_BLERD_RF_PLL_DIRECT__OFFSET, 0x00000003
 6113              	.set CYFLD_BLE_BLERD_RF_PLL_DIRECT__SIZE, 0x00000001
 6114              	.set CYFLD_BLE_BLERD_CLKGATING_DISABLE__OFFSET, 0x00000004
 6115              	.set CYFLD_BLE_BLERD_CLKGATING_DISABLE__SIZE, 0x00000001
 6116              	.set CYFLD_BLE_BLERD_EN_BR_CLK__OFFSET, 0x00000005
 6117              	.set CYFLD_BLE_BLERD_EN_BR_CLK__SIZE, 0x00000001
 6118              	.set CYFLD_BLE_BLERD_ADC_IQ_INVERSE__OFFSET, 0x00000006
 6119              	.set CYFLD_BLE_BLERD_ADC_IQ_INVERSE__SIZE, 0x00000001
 6120              	.set CYFLD_BLE_BLERD_TX_PA_RAMP_MODE__OFFSET, 0x00000007
 6121              	.set CYFLD_BLE_BLERD_TX_PA_RAMP_MODE__SIZE, 0x00000001
 6122              	.set CYFLD_BLE_BLERD_RADIO_STANDALONE__OFFSET, 0x00000008
 6123              	.set CYFLD_BLE_BLERD_RADIO_STANDALONE__SIZE, 0x00000001
 6124              	.set CYFLD_BLE_BLERD_ADC_DC_CAPTURE_EN__OFFSET, 0x00000009
 6125              	.set CYFLD_BLE_BLERD_ADC_DC_CAPTURE_EN__SIZE, 0x00000001
 6126              	.set CYFLD_BLE_BLERD_BURNIN_CLK_EN__OFFSET, 0x0000000a
 6127              	.set CYFLD_BLE_BLERD_BURNIN_CLK_EN__SIZE, 0x00000001
 6128              	.set CYFLD_BLE_BLERD_CBPF_GAIN__OFFSET, 0x0000000b
 6129              	.set CYFLD_BLE_BLERD_CBPF_GAIN__SIZE, 0x00000002
 6130              	.set CYFLD_BLE_BLERD_LNA_GAIN__OFFSET, 0x0000000d
 6131              	.set CYFLD_BLE_BLERD_LNA_GAIN__SIZE, 0x00000003
 6132              	.set CYREG_BLE_BLERD_CFG2, 0x402e0004
 6133              	.set CYFLD_BLE_BLERD_DAC_REG_DATA__OFFSET, 0x00000000
 6134              	.set CYFLD_BLE_BLERD_DAC_REG_DATA__SIZE, 0x0000000a
 6135              	.set CYFLD_BLE_BLERD_DAC_DFT_MODE__OFFSET, 0x0000000a
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 109


 6136              	.set CYFLD_BLE_BLERD_DAC_DFT_MODE__SIZE, 0x00000002
 6137              	.set CYFLD_BLE_BLERD_DAC_DFT_EN__OFFSET, 0x0000000c
 6138              	.set CYFLD_BLE_BLERD_DAC_DFT_EN__SIZE, 0x00000001
 6139              	.set CYFLD_BLE_BLERD_ADC_DFT_MODE__OFFSET, 0x0000000d
 6140              	.set CYFLD_BLE_BLERD_ADC_DFT_MODE__SIZE, 0x00000002
 6141              	.set CYFLD_BLE_BLERD_ADC_DFT_EN__OFFSET, 0x0000000f
 6142              	.set CYFLD_BLE_BLERD_ADC_DFT_EN__SIZE, 0x00000001
 6143              	.set CYREG_BLE_BLERD_MODEM, 0x402e0008
 6144              	.set CYFLD_BLE_BLERD_NARROW_SPD__OFFSET, 0x00000000
 6145              	.set CYFLD_BLE_BLERD_NARROW_SPD__SIZE, 0x00000002
 6146              	.set CYFLD_BLE_BLERD_WIDE_SPD__OFFSET, 0x00000002
 6147              	.set CYFLD_BLE_BLERD_WIDE_SPD__SIZE, 0x00000002
 6148              	.set CYFLD_BLE_BLERD_RST_CNT2_SEL__OFFSET, 0x00000004
 6149              	.set CYFLD_BLE_BLERD_RST_CNT2_SEL__SIZE, 0x00000001
 6150              	.set CYFLD_BLE_BLERD_RESET2_EN__OFFSET, 0x00000005
 6151              	.set CYFLD_BLE_BLERD_RESET2_EN__SIZE, 0x00000001
 6152              	.set CYFLD_BLE_BLERD_DC_PARAM__OFFSET, 0x00000006
 6153              	.set CYFLD_BLE_BLERD_DC_PARAM__SIZE, 0x00000002
 6154              	.set CYFLD_BLE_BLERD_IMREJ_BYPASS__OFFSET, 0x00000008
 6155              	.set CYFLD_BLE_BLERD_IMREJ_BYPASS__SIZE, 0x00000001
 6156              	.set CYFLD_BLE_BLERD_ADC_FULL_SWING_DETECT_EN__OFFSET, 0x00000009
 6157              	.set CYFLD_BLE_BLERD_ADC_FULL_SWING_DETECT_EN__SIZE, 0x00000001
 6158              	.set CYFLD_BLE_BLERD_DC_SCALING_EN__OFFSET, 0x0000000a
 6159              	.set CYFLD_BLE_BLERD_DC_SCALING_EN__SIZE, 0x00000001
 6160              	.set CYFLD_BLE_BLERD_ADC_PWR_EST_EN__OFFSET, 0x0000000b
 6161              	.set CYFLD_BLE_BLERD_ADC_PWR_EST_EN__SIZE, 0x00000001
 6162              	.set CYFLD_BLE_BLERD_LOAD_PREV_GAIN_EN__OFFSET, 0x0000000c
 6163              	.set CYFLD_BLE_BLERD_LOAD_PREV_GAIN_EN__SIZE, 0x00000001
 6164              	.set CYFLD_BLE_BLERD_READ_DC_OFFSET_SEL__OFFSET, 0x0000000d
 6165              	.set CYFLD_BLE_BLERD_READ_DC_OFFSET_SEL__SIZE, 0x00000001
 6166              	.set CYFLD_BLE_BLERD_ADCDFT_SEL__OFFSET, 0x0000000e
 6167              	.set CYFLD_BLE_BLERD_ADCDFT_SEL__SIZE, 0x00000001
 6168              	.set CYFLD_BLE_BLERD_CW_MODE__OFFSET, 0x0000000f
 6169              	.set CYFLD_BLE_BLERD_CW_MODE__SIZE, 0x00000001
 6170              	.set CYREG_BLE_BLERD_FSM, 0x402e000c
 6171              	.set CYFLD_BLE_BLERD_XO_AMP_DETECT__OFFSET, 0x00000000
 6172              	.set CYFLD_BLE_BLERD_XO_AMP_DETECT__SIZE, 0x00000001
 6173              	.set CYFLD_BLE_BLERD_LSLDO_OK__OFFSET, 0x00000001
 6174              	.set CYFLD_BLE_BLERD_LSLDO_OK__SIZE, 0x00000001
 6175              	.set CYFLD_BLE_BLERD_LFLDO_OK__OFFSET, 0x00000002
 6176              	.set CYFLD_BLE_BLERD_LFLDO_OK__SIZE, 0x00000001
 6177              	.set CYFLD_BLE_BLERD_FCAL_PASS_DETECT__OFFSET, 0x00000003
 6178              	.set CYFLD_BLE_BLERD_FCAL_PASS_DETECT__SIZE, 0x00000001
 6179              	.set CYFLD_BLE_BLERD_ISO_ENABLE__OFFSET, 0x00000004
 6180              	.set CYFLD_BLE_BLERD_ISO_ENABLE__SIZE, 0x00000001
 6181              	.set CYFLD_BLE_BLERD_RX_STATE__OFFSET, 0x00000005
 6182              	.set CYFLD_BLE_BLERD_RX_STATE__SIZE, 0x00000003
 6183              	.set CYFLD_BLE_BLERD_TX_STATE__OFFSET, 0x00000008
 6184              	.set CYFLD_BLE_BLERD_TX_STATE__SIZE, 0x00000003
 6185              	.set CYFLD_BLE_BLERD_SY_STATE__OFFSET, 0x0000000b
 6186              	.set CYFLD_BLE_BLERD_SY_STATE__SIZE, 0x00000003
 6187              	.set CYFLD_BLE_BLERD_STATE__OFFSET, 0x0000000e
 6188              	.set CYFLD_BLE_BLERD_STATE__SIZE, 0x00000002
 6189              	.set CYREG_BLE_BLERD_DBUS, 0x402e0010
 6190              	.set CYFLD_BLE_BLERD_RF_FREQ__OFFSET, 0x00000000
 6191              	.set CYFLD_BLE_BLERD_RF_FREQ__SIZE, 0x0000000c
 6192              	.set CYFLD_BLE_BLERD_DIRECT_RXEN__OFFSET, 0x0000000c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 110


 6193              	.set CYFLD_BLE_BLERD_DIRECT_RXEN__SIZE, 0x00000001
 6194              	.set CYFLD_BLE_BLERD_DIRECT_TXEN__OFFSET, 0x0000000d
 6195              	.set CYFLD_BLE_BLERD_DIRECT_TXEN__SIZE, 0x00000001
 6196              	.set CYFLD_BLE_BLERD_ISOLATE_N__OFFSET, 0x0000000e
 6197              	.set CYFLD_BLE_BLERD_ISOLATE_N__SIZE, 0x00000001
 6198              	.set CYFLD_BLE_BLERD_XTAL_ENABLE__OFFSET, 0x0000000f
 6199              	.set CYFLD_BLE_BLERD_XTAL_ENABLE__SIZE, 0x00000001
 6200              	.set CYREG_BLE_BLERD_CFGCTRL, 0x402e0014
 6201              	.set CYFLD_BLE_BLERD_DSM_MODE__OFFSET, 0x00000000
 6202              	.set CYFLD_BLE_BLERD_DSM_MODE__SIZE, 0x00000005
 6203              	.set CYFLD_BLE_BLERD_IGNORE_FRAC__OFFSET, 0x00000005
 6204              	.set CYFLD_BLE_BLERD_IGNORE_FRAC__SIZE, 0x00000001
 6205              	.set CYFLD_BLE_BLERD_DCCAL_RERUN__OFFSET, 0x00000006
 6206              	.set CYFLD_BLE_BLERD_DCCAL_RERUN__SIZE, 0x00000001
 6207              	.set CYFLD_BLE_BLERD_DCCAL_MODE__OFFSET, 0x00000007
 6208              	.set CYFLD_BLE_BLERD_DCCAL_MODE__SIZE, 0x00000001
 6209              	.set CYFLD_BLE_BLERD_RCCAL_RERUN__OFFSET, 0x00000008
 6210              	.set CYFLD_BLE_BLERD_RCCAL_RERUN__SIZE, 0x00000001
 6211              	.set CYFLD_BLE_BLERD_RCCAL_MODE__OFFSET, 0x00000009
 6212              	.set CYFLD_BLE_BLERD_RCCAL_MODE__SIZE, 0x00000001
 6213              	.set CYFLD_BLE_BLERD_KVCAL_RERUN__OFFSET, 0x0000000a
 6214              	.set CYFLD_BLE_BLERD_KVCAL_RERUN__SIZE, 0x00000001
 6215              	.set CYFLD_BLE_BLERD_FCAL_RERUN__OFFSET, 0x0000000b
 6216              	.set CYFLD_BLE_BLERD_FCAL_RERUN__SIZE, 0x00000001
 6217              	.set CYFLD_BLE_BLERD_TESTMODE_EN__OFFSET, 0x0000000f
 6218              	.set CYFLD_BLE_BLERD_TESTMODE_EN__SIZE, 0x00000001
 6219              	.set CYREG_BLE_BLERD_RSSI, 0x402e0018
 6220              	.set CYFLD_BLE_BLERD_PREFILT__OFFSET, 0x00000000
 6221              	.set CYFLD_BLE_BLERD_PREFILT__SIZE, 0x00000007
 6222              	.set CYFLD_BLE_BLERD_POSTFILT__OFFSET, 0x00000008
 6223              	.set CYFLD_BLE_BLERD_POSTFILT__SIZE, 0x00000007
 6224              	.set CYREG_BLE_BLERD_RMAP, 0x402e0024
 6225              	.set CYFLD_BLE_BLERD_BB_BYPASS__OFFSET, 0x00000000
 6226              	.set CYFLD_BLE_BLERD_BB_BYPASS__SIZE, 0x00000010
 6227              	.set CYREG_BLE_BLERD_KVCAL, 0x402e0028
 6228              	.set CYFLD_BLE_BLERD_DAC_STEP__OFFSET, 0x00000000
 6229              	.set CYFLD_BLE_BLERD_DAC_STEP__SIZE, 0x00000002
 6230              	.set CYFLD_BLE_BLERD_RUN_DURATION__OFFSET, 0x00000002
 6231              	.set CYFLD_BLE_BLERD_RUN_DURATION__SIZE, 0x00000002
 6232              	.set CYFLD_BLE_BLERD_EXP_FREQ_DIFF__OFFSET, 0x00000004
 6233              	.set CYFLD_BLE_BLERD_EXP_FREQ_DIFF__SIZE, 0x00000008
 6234              	.set CYREG_BLE_BLERD_CFG_1_FCAL, 0x402e002c
 6235              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_6__OFFSET, 0x00000000
 6236              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_6__SIZE, 0x00000007
 6237              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_7__OFFSET, 0x00000007
 6238              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_7__SIZE, 0x00000007
 6239              	.set CYREG_BLE_BLERD_CFG_2_FCAL, 0x402e0030
 6240              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_4__OFFSET, 0x00000000
 6241              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_4__SIZE, 0x00000007
 6242              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_5__OFFSET, 0x00000007
 6243              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_5__SIZE, 0x00000007
 6244              	.set CYREG_BLE_BLERD_CFG_3_FCAL, 0x402e0034
 6245              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_2__OFFSET, 0x00000000
 6246              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_2__SIZE, 0x00000007
 6247              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_3__OFFSET, 0x00000007
 6248              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_3__SIZE, 0x00000007
 6249              	.set CYREG_BLE_BLERD_CFG_4_FCAL, 0x402e0038
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 111


 6250              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_0__OFFSET, 0x00000000
 6251              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_0__SIZE, 0x00000007
 6252              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_1__OFFSET, 0x00000007
 6253              	.set CYFLD_BLE_BLERD_COARSE_FRAMES_1__SIZE, 0x00000007
 6254              	.set CYREG_BLE_BLERD_CFG_5_FCAL, 0x402e003c
 6255              	.set CYFLD_BLE_BLERD_FINE_FRAMES__OFFSET, 0x00000000
 6256              	.set CYFLD_BLE_BLERD_FINE_FRAMES__SIZE, 0x00000007
 6257              	.set CYFLD_BLE_BLERD_CNT_SEL__OFFSET, 0x00000007
 6258              	.set CYFLD_BLE_BLERD_CNT_SEL__SIZE, 0x00000004
 6259              	.set CYREG_BLE_BLERD_CFG_6_FCAL, 0x402e0040
 6260              	.set CYFLD_BLE_BLERD_FRAMES_VCO_OL__OFFSET, 0x00000000
 6261              	.set CYFLD_BLE_BLERD_FRAMES_VCO_OL__SIZE, 0x0000000b
 6262              	.set CYFLD_BLE_BLERD_VCO_OL_ENBL__OFFSET, 0x0000000b
 6263              	.set CYFLD_BLE_BLERD_VCO_OL_ENBL__SIZE, 0x00000001
 6264              	.set CYFLD_BLE_BLERD_DRIFT_CHECK_EN__OFFSET, 0x0000000c
 6265              	.set CYFLD_BLE_BLERD_DRIFT_CHECK_EN__SIZE, 0x00000001
 6266              	.set CYFLD_BLE_BLERD_DRIFT_CHECK__OFFSET, 0x0000000d
 6267              	.set CYFLD_BLE_BLERD_DRIFT_CHECK__SIZE, 0x00000002
 6268              	.set CYREG_BLE_BLERD_FCAL_TEST, 0x402e0044
 6269              	.set CYFLD_BLE_BLERD_FINE__OFFSET, 0x00000000
 6270              	.set CYFLD_BLE_BLERD_FINE__SIZE, 0x00000004
 6271              	.set CYFLD_BLE_BLERD_COARSE__OFFSET, 0x00000004
 6272              	.set CYFLD_BLE_BLERD_COARSE__SIZE, 0x00000008
 6273              	.set CYFLD_BLE_BLERD_MODE__OFFSET, 0x0000000c
 6274              	.set CYFLD_BLE_BLERD_MODE__SIZE, 0x00000001
 6275              	.set CYFLD_BLE_BLERD_CNT_POLARITY__OFFSET, 0x0000000d
 6276              	.set CYFLD_BLE_BLERD_CNT_POLARITY__SIZE, 0x00000001
 6277              	.set CYFLD_BLE_BLERD_LOOP_POLARITY__OFFSET, 0x0000000e
 6278              	.set CYFLD_BLE_BLERD_LOOP_POLARITY__SIZE, 0x00000001
 6279              	.set CYREG_BLE_BLERD_TEST, 0x402e0048
 6280              	.set CYFLD_BLE_BLERD_KVCAL_GAIN__OFFSET, 0x00000000
 6281              	.set CYFLD_BLE_BLERD_KVCAL_GAIN__SIZE, 0x00000007
 6282              	.set CYFLD_BLE_BLERD_KVCAL_MODE__OFFSET, 0x00000007
 6283              	.set CYFLD_BLE_BLERD_KVCAL_MODE__SIZE, 0x00000001
 6284              	.set CYFLD_BLE_BLERD_FRCCAL_CODE__OFFSET, 0x00000008
 6285              	.set CYFLD_BLE_BLERD_FRCCAL_CODE__SIZE, 0x00000005
 6286              	.set CYFLD_BLE_BLERD_FRCCAL_MODE__OFFSET, 0x0000000d
 6287              	.set CYFLD_BLE_BLERD_FRCCAL_MODE__SIZE, 0x00000001
 6288              	.set CYFLD_BLE_BLERD_FRCCAL_POLARITY__OFFSET, 0x0000000e
 6289              	.set CYFLD_BLE_BLERD_FRCCAL_POLARITY__SIZE, 0x00000001
 6290              	.set CYREG_BLE_BLERD_FPD_TEST, 0x402e004c
 6291              	.set CYFLD_BLE_BLERD_BB_FPUP_XO_BUF_ALL__OFFSET, 0x00000000
 6292              	.set CYFLD_BLE_BLERD_BB_FPUP_XO_BUF_ALL__SIZE, 0x00000001
 6293              	.set CYFLD_BLE_BLERD_BB_XO_BUF_ADC__OFFSET, 0x00000002
 6294              	.set CYFLD_BLE_BLERD_BB_XO_BUF_ADC__SIZE, 0x00000001
 6295              	.set CYFLD_BLE_BLERD_BB_XO_BUF_SY__OFFSET, 0x00000003
 6296              	.set CYFLD_BLE_BLERD_BB_XO_BUF_SY__SIZE, 0x00000001
 6297              	.set CYFLD_BLE_BLERD_BB_RCCAL_BLOCK__OFFSET, 0x00000004
 6298              	.set CYFLD_BLE_BLERD_BB_RCCAL_BLOCK__SIZE, 0x00000001
 6299              	.set CYFLD_BLE_BLERD_FAST_CHARGE__OFFSET, 0x00000007
 6300              	.set CYFLD_BLE_BLERD_FAST_CHARGE__SIZE, 0x00000001
 6301              	.set CYFLD_BLE_BLERD_SY_LDOVCO__OFFSET, 0x00000008
 6302              	.set CYFLD_BLE_BLERD_SY_LDOVCO__SIZE, 0x00000001
 6303              	.set CYFLD_BLE_BLERD_SY_LDOLOPATH__OFFSET, 0x00000009
 6304              	.set CYFLD_BLE_BLERD_SY_LDOLOPATH__SIZE, 0x00000001
 6305              	.set CYFLD_BLE_BLERD_SY_LDOFFFB__OFFSET, 0x0000000a
 6306              	.set CYFLD_BLE_BLERD_SY_LDOFFFB__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 112


 6307              	.set CYFLD_BLE_BLERD_BALUN_HFLDO__OFFSET, 0x0000000b
 6308              	.set CYFLD_BLE_BLERD_BALUN_HFLDO__SIZE, 0x00000001
 6309              	.set CYFLD_BLE_BLERD_BALUN_CTUNE__OFFSET, 0x0000000c
 6310              	.set CYFLD_BLE_BLERD_BALUN_CTUNE__SIZE, 0x00000001
 6311              	.set CYFLD_BLE_BLERD_FPUP_ALL__OFFSET, 0x0000000d
 6312              	.set CYFLD_BLE_BLERD_FPUP_ALL__SIZE, 0x00000001
 6313              	.set CYREG_BLE_BLERD_SY, 0x402e0050
 6314              	.set CYFLD_BLE_BLERD_TEST_FPD_IBIAS__OFFSET, 0x00000000
 6315              	.set CYFLD_BLE_BLERD_TEST_FPD_IBIAS__SIZE, 0x00000001
 6316              	.set CYFLD_BLE_BLERD_TEST_FPD_VCO__OFFSET, 0x00000001
 6317              	.set CYFLD_BLE_BLERD_TEST_FPD_VCO__SIZE, 0x00000001
 6318              	.set CYFLD_BLE_BLERD_TEST_FPD_DIV2__OFFSET, 0x00000002
 6319              	.set CYFLD_BLE_BLERD_TEST_FPD_DIV2__SIZE, 0x00000001
 6320              	.set CYFLD_BLE_BLERD_TEST_FPD_LOPATHDIVN__OFFSET, 0x00000004
 6321              	.set CYFLD_BLE_BLERD_TEST_FPD_LOPATHDIVN__SIZE, 0x00000001
 6322              	.set CYFLD_BLE_BLERD_TEST_FPD_DIV2_BUF__OFFSET, 0x00000005
 6323              	.set CYFLD_BLE_BLERD_TEST_FPD_DIV2_BUF__SIZE, 0x00000001
 6324              	.set CYFLD_BLE_BLERD_TEST_FPD_DIVN__OFFSET, 0x00000006
 6325              	.set CYFLD_BLE_BLERD_TEST_FPD_DIVN__SIZE, 0x00000001
 6326              	.set CYFLD_BLE_BLERD_TEST_FPD_FCAL__OFFSET, 0x00000007
 6327              	.set CYFLD_BLE_BLERD_TEST_FPD_FCAL__SIZE, 0x00000001
 6328              	.set CYFLD_BLE_BLERD_TEST_FPD_CPLPF__OFFSET, 0x00000008
 6329              	.set CYFLD_BLE_BLERD_TEST_FPD_CPLPF__SIZE, 0x00000001
 6330              	.set CYFLD_BLE_BLERD_TEST_FPD_LOPATHTX__OFFSET, 0x00000009
 6331              	.set CYFLD_BLE_BLERD_TEST_FPD_LOPATHTX__SIZE, 0x00000001
 6332              	.set CYFLD_BLE_BLERD_TEST_FPD_DIV2_DRV__OFFSET, 0x0000000a
 6333              	.set CYFLD_BLE_BLERD_TEST_FPD_DIV2_DRV__SIZE, 0x00000001
 6334              	.set CYFLD_BLE_BLERD_TEST_FPD_TX_POWERSAVE__OFFSET, 0x0000000b
 6335              	.set CYFLD_BLE_BLERD_TEST_FPD_TX_POWERSAVE__SIZE, 0x00000001
 6336              	.set CYFLD_BLE_BLERD_TEST_FPD_FCAL_AMP__OFFSET, 0x0000000c
 6337              	.set CYFLD_BLE_BLERD_TEST_FPD_FCAL_AMP__SIZE, 0x00000001
 6338              	.set CYFLD_BLE_BLERD_TEST_FPD_OPENLOOP__OFFSET, 0x0000000d
 6339              	.set CYFLD_BLE_BLERD_TEST_FPD_OPENLOOP__SIZE, 0x00000001
 6340              	.set CYFLD_BLE_BLERD_TEST_FPD_LOOP_FREEZE__OFFSET, 0x0000000e
 6341              	.set CYFLD_BLE_BLERD_TEST_FPD_LOOP_FREEZE__SIZE, 0x00000001
 6342              	.set CYFLD_BLE_BLERD_TEST_FPUP_ALL__OFFSET, 0x0000000f
 6343              	.set CYFLD_BLE_BLERD_TEST_FPUP_ALL__SIZE, 0x00000001
 6344              	.set CYREG_BLE_BLERD_TEST2_SY, 0x402e0054
 6345              	.set CYFLD_BLE_BLERD_ICP_CODE__OFFSET, 0x00000000
 6346              	.set CYFLD_BLE_BLERD_ICP_CODE__SIZE, 0x00000004
 6347              	.set CYFLD_BLE_BLERD_FPD_DSM_RUN__OFFSET, 0x00000005
 6348              	.set CYFLD_BLE_BLERD_FPD_DSM_RUN__SIZE, 0x00000001
 6349              	.set CYFLD_BLE_BLERD_FORCE_DSM_RUN__OFFSET, 0x00000006
 6350              	.set CYFLD_BLE_BLERD_FORCE_DSM_RUN__SIZE, 0x00000001
 6351              	.set CYFLD_BLE_BLERD_FORCE_DSM_FRAC__OFFSET, 0x00000007
 6352              	.set CYFLD_BLE_BLERD_FORCE_DSM_FRAC__SIZE, 0x00000001
 6353              	.set CYFLD_BLE_BLERD_DSM_FRAC__OFFSET, 0x00000008
 6354              	.set CYFLD_BLE_BLERD_DSM_FRAC__SIZE, 0x00000008
 6355              	.set CYREG_BLE_BLERD_TX, 0x402e0058
 6356              	.set CYFLD_BLE_BLERD_TEST_FPD_DAC__OFFSET, 0x00000001
 6357              	.set CYFLD_BLE_BLERD_TEST_FPD_DAC__SIZE, 0x00000001
 6358              	.set CYFLD_BLE_BLERD_TEST_FPD_LPF__OFFSET, 0x00000002
 6359              	.set CYFLD_BLE_BLERD_TEST_FPD_LPF__SIZE, 0x00000001
 6360              	.set CYFLD_BLE_BLERD_TEST_FPD_DRIVER__OFFSET, 0x00000003
 6361              	.set CYFLD_BLE_BLERD_TEST_FPD_DRIVER__SIZE, 0x00000001
 6362              	.set CYFLD_BLE_BLERD_TEST_FPD_PREDRIVER__OFFSET, 0x00000004
 6363              	.set CYFLD_BLE_BLERD_TEST_FPD_PREDRIVER__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 113


 6364              	.set CYFLD_BLE_BLERD_TEST_FPD_FN_TXEN__OFFSET, 0x00000005
 6365              	.set CYFLD_BLE_BLERD_TEST_FPD_FN_TXEN__SIZE, 0x00000001
 6366              	.set CYFLD_BLE_BLERD_TEST_FPD_KVM_NFDEV__OFFSET, 0x00000006
 6367              	.set CYFLD_BLE_BLERD_TEST_FPD_KVM_NFDEV__SIZE, 0x00000001
 6368              	.set CYFLD_BLE_BLERD_TEST_FPD_KVM_PFDEV__OFFSET, 0x00000007
 6369              	.set CYFLD_BLE_BLERD_TEST_FPD_KVM_PFDEV__SIZE, 0x00000001
 6370              	.set CYFLD_BLE_BLERD_TEST_FPUP_TX_ALL__OFFSET, 0x00000008
 6371              	.set CYFLD_BLE_BLERD_TEST_FPUP_TX_ALL__SIZE, 0x00000001
 6372              	.set CYREG_BLE_BLERD_RX, 0x402e005c
 6373              	.set CYFLD_BLE_BLERD_TEST_FPD_ADC_ICORE__OFFSET, 0x00000001
 6374              	.set CYFLD_BLE_BLERD_TEST_FPD_ADC_ICORE__SIZE, 0x00000001
 6375              	.set CYFLD_BLE_BLERD_TEST_FPD_ADC_IREFGEN__OFFSET, 0x00000002
 6376              	.set CYFLD_BLE_BLERD_TEST_FPD_ADC_IREFGEN__SIZE, 0x00000001
 6377              	.set CYFLD_BLE_BLERD_TEST_FPD_ADC_QCORE__OFFSET, 0x00000003
 6378              	.set CYFLD_BLE_BLERD_TEST_FPD_ADC_QCORE__SIZE, 0x00000001
 6379              	.set CYFLD_BLE_BLERD_TEST_FPD_ADC_QREFGEN__OFFSET, 0x00000004
 6380              	.set CYFLD_BLE_BLERD_TEST_FPD_ADC_QREFGEN__SIZE, 0x00000001
 6381              	.set CYFLD_BLE_BLERD_TEST_FPD_BPF__OFFSET, 0x00000005
 6382              	.set CYFLD_BLE_BLERD_TEST_FPD_BPF__SIZE, 0x00000001
 6383              	.set CYFLD_BLE_BLERD_TEST_FPD_TIA__OFFSET, 0x00000006
 6384              	.set CYFLD_BLE_BLERD_TEST_FPD_TIA__SIZE, 0x00000001
 6385              	.set CYFLD_BLE_BLERD_TEST_FPD_MIXER_LO__OFFSET, 0x00000007
 6386              	.set CYFLD_BLE_BLERD_TEST_FPD_MIXER_LO__SIZE, 0x00000001
 6387              	.set CYFLD_BLE_BLERD_TEST_FPD_MIXER_RF__OFFSET, 0x00000008
 6388              	.set CYFLD_BLE_BLERD_TEST_FPD_MIXER_RF__SIZE, 0x00000001
 6389              	.set CYFLD_BLE_BLERD_TEST_FPD_LNA__OFFSET, 0x00000009
 6390              	.set CYFLD_BLE_BLERD_TEST_FPD_LNA__SIZE, 0x00000001
 6391              	.set CYFLD_BLE_BLERD_TEST_FPD_LNA_HIZ__OFFSET, 0x0000000a
 6392              	.set CYFLD_BLE_BLERD_TEST_FPD_LNA_HIZ__SIZE, 0x00000001
 6393              	.set CYFLD_BLE_BLERD_TEST_FPD_FN_RXEN__OFFSET, 0x0000000b
 6394              	.set CYFLD_BLE_BLERD_TEST_FPD_FN_RXEN__SIZE, 0x00000001
 6395              	.set CYFLD_BLE_BLERD_TEST_FPUP_RX_ALL__OFFSET, 0x0000000c
 6396              	.set CYFLD_BLE_BLERD_TEST_FPUP_RX_ALL__SIZE, 0x00000001
 6397              	.set CYREG_BLE_BLERD_DIAG1, 0x402e0060
 6398              	.set CYFLD_BLE_BLERD_DISABLE__OFFSET, 0x00000000
 6399              	.set CYFLD_BLE_BLERD_DISABLE__SIZE, 0x00000001
 6400              	.set CYFLD_BLE_BLERD_CODE__OFFSET, 0x00000001
 6401              	.set CYFLD_BLE_BLERD_CODE__SIZE, 0x00000004
 6402              	.set CYFLD_BLE_BLERD_SEL__OFFSET, 0x00000005
 6403              	.set CYFLD_BLE_BLERD_SEL__SIZE, 0x00000005
 6404              	.set CYREG_BLE_BLERD_IM, 0x402e0064
 6405              	.set CYFLD_BLE_BLERD_DIAG_MON_DISABLE__OFFSET, 0x00000000
 6406              	.set CYFLD_BLE_BLERD_DIAG_MON_DISABLE__SIZE, 0x00000001
 6407              	.set CYFLD_BLE_BLERD_DIAG_MONI_CODE__OFFSET, 0x00000001
 6408              	.set CYFLD_BLE_BLERD_DIAG_MONI_CODE__SIZE, 0x00000004
 6409              	.set CYFLD_BLE_BLERD_DIAG_INJ_DISABLE__OFFSET, 0x00000005
 6410              	.set CYFLD_BLE_BLERD_DIAG_INJ_DISABLE__SIZE, 0x00000001
 6411              	.set CYFLD_BLE_BLERD_DIAG_INJ_CODE__OFFSET, 0x00000006
 6412              	.set CYFLD_BLE_BLERD_DIAG_INJ_CODE__SIZE, 0x00000004
 6413              	.set CYFLD_BLE_BLERD_DIAG_LOOPBACK__OFFSET, 0x0000000a
 6414              	.set CYFLD_BLE_BLERD_DIAG_LOOPBACK__SIZE, 0x00000001
 6415              	.set CYFLD_BLE_BLERD_DIAG_BUMP__OFFSET, 0x0000000b
 6416              	.set CYFLD_BLE_BLERD_DIAG_BUMP__SIZE, 0x00000004
 6417              	.set CYFLD_BLE_BLERD_DIAG_RESV__OFFSET, 0x0000000f
 6418              	.set CYFLD_BLE_BLERD_DIAG_RESV__SIZE, 0x00000001
 6419              	.set CYREG_BLE_BLERD_LDO_BYPASS, 0x402e0068
 6420              	.set CYFLD_BLE_BLERD_SYLDOVCO__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 114


 6421              	.set CYFLD_BLE_BLERD_SYLDOVCO__SIZE, 0x00000001
 6422              	.set CYFLD_BLE_BLERD_SYLDOLOPATH__OFFSET, 0x00000001
 6423              	.set CYFLD_BLE_BLERD_SYLDOLOPATH__SIZE, 0x00000001
 6424              	.set CYFLD_BLE_BLERD_SYLDOFFFB__OFFSET, 0x00000002
 6425              	.set CYFLD_BLE_BLERD_SYLDOFFFB__SIZE, 0x00000001
 6426              	.set CYFLD_BLE_BLERD_HFLDO__OFFSET, 0x00000003
 6427              	.set CYFLD_BLE_BLERD_HFLDO__SIZE, 0x00000001
 6428              	.set CYFLD_BLE_BLERD_RESV_LDOBP__OFFSET, 0x00000004
 6429              	.set CYFLD_BLE_BLERD_RESV_LDOBP__SIZE, 0x0000000c
 6430              	.set CYREG_BLE_BLERD_LDO, 0x402e006c
 6431              	.set CYFLD_BLE_BLERD_BUMP_BALUM_HF__OFFSET, 0x00000000
 6432              	.set CYFLD_BLE_BLERD_BUMP_BALUM_HF__SIZE, 0x00000003
 6433              	.set CYFLD_BLE_BLERD_BUMP_SY_VCO__OFFSET, 0x00000003
 6434              	.set CYFLD_BLE_BLERD_BUMP_SY_VCO__SIZE, 0x00000002
 6435              	.set CYFLD_BLE_BLERD_BUMP_SY_LOPATH__OFFSET, 0x00000005
 6436              	.set CYFLD_BLE_BLERD_BUMP_SY_LOPATH__SIZE, 0x00000002
 6437              	.set CYFLD_BLE_BLERD_BUMP_SY_LHV__OFFSET, 0x00000007
 6438              	.set CYFLD_BLE_BLERD_BUMP_SY_LHV__SIZE, 0x00000002
 6439              	.set CYFLD_BLE_BLERD_BUMP_SY_FFFB__OFFSET, 0x00000009
 6440              	.set CYFLD_BLE_BLERD_BUMP_SY_FFFB__SIZE, 0x00000003
 6441              	.set CYFLD_BLE_BLERD_REV_LDO__OFFSET, 0x0000000c
 6442              	.set CYFLD_BLE_BLERD_REV_LDO__SIZE, 0x00000004
 6443              	.set CYREG_BLE_BLERD_BB_BUMP1, 0x402e0070
 6444              	.set CYFLD_BLE_BLERD_REFCORE_VDD__OFFSET, 0x00000000
 6445              	.set CYFLD_BLE_BLERD_REFCORE_VDD__SIZE, 0x00000002
 6446              	.set CYFLD_BLE_BLERD_V2I_REG__OFFSET, 0x00000002
 6447              	.set CYFLD_BLE_BLERD_V2I_REG__SIZE, 0x00000003
 6448              	.set CYFLD_BLE_BLERD_LFLDO__OFFSET, 0x00000005
 6449              	.set CYFLD_BLE_BLERD_LFLDO__SIZE, 0x00000003
 6450              	.set CYFLD_BLE_BLERD_LSLDO__OFFSET, 0x00000008
 6451              	.set CYFLD_BLE_BLERD_LSLDO__SIZE, 0x00000003
 6452              	.set CYFLD_BLE_BLERD_REV_BBBUMP__OFFSET, 0x0000000b
 6453              	.set CYFLD_BLE_BLERD_REV_BBBUMP__SIZE, 0x00000002
 6454              	.set CYFLD_BLE_BLERD_FORCE_BGSTARTUP__OFFSET, 0x0000000e
 6455              	.set CYFLD_BLE_BLERD_FORCE_BGSTARTUP__SIZE, 0x00000001
 6456              	.set CYFLD_BLE_BLERD_FPD_REFORCE__OFFSET, 0x0000000f
 6457              	.set CYFLD_BLE_BLERD_FPD_REFORCE__SIZE, 0x00000001
 6458              	.set CYREG_BLE_BLERD_BB_BUMP2, 0x402e0074
 6459              	.set CYFLD_BLE_BLERD_V2I_RCAL__OFFSET, 0x00000000
 6460              	.set CYFLD_BLE_BLERD_V2I_RCAL__SIZE, 0x00000005
 6461              	.set CYFLD_BLE_BLERD_V2I__OFFSET, 0x00000005
 6462              	.set CYFLD_BLE_BLERD_V2I__SIZE, 0x00000005
 6463              	.set CYFLD_BLE_BLERD_VBG_TRIM__OFFSET, 0x0000000a
 6464              	.set CYFLD_BLE_BLERD_VBG_TRIM__SIZE, 0x00000003
 6465              	.set CYFLD_BLE_BLERD_SY_IBIAS__OFFSET, 0x0000000d
 6466              	.set CYFLD_BLE_BLERD_SY_IBIAS__SIZE, 0x00000003
 6467              	.set CYREG_BLE_BLERD_BB_XO, 0x402e0078
 6468              	.set CYFLD_BLE_BLERD_DIS_XOCORE_SUPFILT__OFFSET, 0x00000000
 6469              	.set CYFLD_BLE_BLERD_DIS_XOCORE_SUPFILT__SIZE, 0x00000001
 6470              	.set CYFLD_BLE_BLERD_EN_RE_FASTSTART__OFFSET, 0x00000001
 6471              	.set CYFLD_BLE_BLERD_EN_RE_FASTSTART__SIZE, 0x00000001
 6472              	.set CYFLD_BLE_BLERD_EN_CURMEAS__OFFSET, 0x00000002
 6473              	.set CYFLD_BLE_BLERD_EN_CURMEAS__SIZE, 0x00000001
 6474              	.set CYFLD_BLE_BLERD_EN_AMPDET_CURMEAS__OFFSET, 0x00000003
 6475              	.set CYFLD_BLE_BLERD_EN_AMPDET_CURMEAS__SIZE, 0x00000001
 6476              	.set CYFLD_BLE_BLERD_EN_AMPDET_FASTSTART__OFFSET, 0x00000004
 6477              	.set CYFLD_BLE_BLERD_EN_AMPDET_FASTSTART__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 115


 6478              	.set CYFLD_BLE_BLERD_CTRL_RC_FASTSTART_RES__OFFSET, 0x00000005
 6479              	.set CYFLD_BLE_BLERD_CTRL_RC_FASTSTART_RES__SIZE, 0x00000002
 6480              	.set CYFLD_BLE_BLERD_CTRL_VDDL_XO__OFFSET, 0x00000007
 6481              	.set CYFLD_BLE_BLERD_CTRL_VDDL_XO__SIZE, 0x00000003
 6482              	.set CYFLD_BLE_BLERD_CTRL_VDDL_XB__OFFSET, 0x0000000a
 6483              	.set CYFLD_BLE_BLERD_CTRL_VDDL_XB__SIZE, 0x00000003
 6484              	.set CYFLD_BLE_BLERD_CTRL_RPREF__OFFSET, 0x0000000d
 6485              	.set CYFLD_BLE_BLERD_CTRL_RPREF__SIZE, 0x00000002
 6486              	.set CYFLD_BLE_BLERD_rev_bb_xo__OFFSET, 0x0000000f
 6487              	.set CYFLD_BLE_BLERD_rev_bb_xo__SIZE, 0x00000001
 6488              	.set CYREG_BLE_BLERD_BB_XO_CAPTRIM, 0x402e007c
 6489              	.set CYFLD_BLE_BLERD_X2__OFFSET, 0x00000000
 6490              	.set CYFLD_BLE_BLERD_X2__SIZE, 0x00000008
 6491              	.set CYFLD_BLE_BLERD_X1__OFFSET, 0x00000008
 6492              	.set CYFLD_BLE_BLERD_X1__SIZE, 0x00000008
 6493              	.set CYREG_BLE_BLERD_SY_BUMP1, 0x402e0080
 6494              	.set CYFLD_BLE_BLERD_VCO__OFFSET, 0x00000000
 6495              	.set CYFLD_BLE_BLERD_VCO__SIZE, 0x00000004
 6496              	.set CYFLD_BLE_BLERD_LOFB_POWERSAVE__OFFSET, 0x00000004
 6497              	.set CYFLD_BLE_BLERD_LOFB_POWERSAVE__SIZE, 0x00000001
 6498              	.set CYFLD_BLE_BLERD_IBIAS_LOPATH__OFFSET, 0x00000005
 6499              	.set CYFLD_BLE_BLERD_IBIAS_LOPATH__SIZE, 0x00000002
 6500              	.set CYFLD_BLE_BLERD_LDOLO_FORCE_STARTUP__OFFSET, 0x00000007
 6501              	.set CYFLD_BLE_BLERD_LDOLO_FORCE_STARTUP__SIZE, 0x00000001
 6502              	.set CYFLD_BLE_BLERD_LOPATH__OFFSET, 0x00000008
 6503              	.set CYFLD_BLE_BLERD_LOPATH__SIZE, 0x00000004
 6504              	.set CYFLD_BLE_BLERD_PDCPLPF__OFFSET, 0x0000000c
 6505              	.set CYFLD_BLE_BLERD_PDCPLPF__SIZE, 0x00000004
 6506              	.set CYREG_BLE_BLERD_SY_BUMP2, 0x402e0084
 6507              	.set CYFLD_BLE_BLERD_FCAL_BIAS_SEL__OFFSET, 0x00000000
 6508              	.set CYFLD_BLE_BLERD_FCAL_BIAS_SEL__SIZE, 0x00000002
 6509              	.set CYFLD_BLE_BLERD_ACAP_BIAS_SEL__OFFSET, 0x00000002
 6510              	.set CYFLD_BLE_BLERD_ACAP_BIAS_SEL__SIZE, 0x00000002
 6511              	.set CYFLD_BLE_BLERD_ICP_XFACTOR__OFFSET, 0x00000004
 6512              	.set CYFLD_BLE_BLERD_ICP_XFACTOR__SIZE, 0x00000002
 6513              	.set CYFLD_BLE_BLERD_ICP_OFFSET__OFFSET, 0x00000006
 6514              	.set CYFLD_BLE_BLERD_ICP_OFFSET__SIZE, 0x00000002
 6515              	.set CYFLD_BLE_BLERD_CLKNC_MODE__OFFSET, 0x00000008
 6516              	.set CYFLD_BLE_BLERD_CLKNC_MODE__SIZE, 0x00000001
 6517              	.set CYFLD_BLE_BLERD_PUP_MON__OFFSET, 0x00000009
 6518              	.set CYFLD_BLE_BLERD_PUP_MON__SIZE, 0x00000001
 6519              	.set CYFLD_BLE_BLERD_VCTRL_PULLDN__OFFSET, 0x0000000a
 6520              	.set CYFLD_BLE_BLERD_VCTRL_PULLDN__SIZE, 0x00000001
 6521              	.set CYFLD_BLE_BLERD_VMOD_PULLDN__OFFSET, 0x0000000b
 6522              	.set CYFLD_BLE_BLERD_VMOD_PULLDN__SIZE, 0x00000001
 6523              	.set CYFLD_BLE_BLERD_RST_DLY__OFFSET, 0x0000000c
 6524              	.set CYFLD_BLE_BLERD_RST_DLY__SIZE, 0x00000002
 6525              	.set CYFLD_BLE_BLERD_PDCP_OFFSET__OFFSET, 0x0000000e
 6526              	.set CYFLD_BLE_BLERD_PDCP_OFFSET__SIZE, 0x00000002
 6527              	.set CYREG_BLE_BLERD_TX_BUMP1, 0x402e0088
 6528              	.set CYFLD_BLE_BLERD_TX_DRIVER__OFFSET, 0x00000000
 6529              	.set CYFLD_BLE_BLERD_TX_DRIVER__SIZE, 0x00000004
 6530              	.set CYFLD_BLE_BLERD_SY_RST_DLY_TX__OFFSET, 0x00000004
 6531              	.set CYFLD_BLE_BLERD_SY_RST_DLY_TX__SIZE, 0x00000002
 6532              	.set CYFLD_BLE_BLERD_TX_LPF__OFFSET, 0x00000006
 6533              	.set CYFLD_BLE_BLERD_TX_LPF__SIZE, 0x00000004
 6534              	.set CYFLD_BLE_BLERD_TX_VTXREF_PROG__OFFSET, 0x0000000a
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 116


 6535              	.set CYFLD_BLE_BLERD_TX_VTXREF_PROG__SIZE, 0x00000004
 6536              	.set CYFLD_BLE_BLERD_SY_DIVN_TXPOWERSAVE__OFFSET, 0x0000000e
 6537              	.set CYFLD_BLE_BLERD_SY_DIVN_TXPOWERSAVE__SIZE, 0x00000002
 6538              	.set CYREG_BLE_BLERD_TX_BUMP2, 0x402e008c
 6539              	.set CYFLD_BLE_BLERD_DRV_AB_VBIAS__OFFSET, 0x00000000
 6540              	.set CYFLD_BLE_BLERD_DRV_AB_VBIAS__SIZE, 0x00000004
 6541              	.set CYFLD_BLE_BLERD_DRV_VCASCH__OFFSET, 0x00000004
 6542              	.set CYFLD_BLE_BLERD_DRV_VCASCH__SIZE, 0x00000002
 6543              	.set CYFLD_BLE_BLERD_SY_LDOBGREF_EN__OFFSET, 0x00000006
 6544              	.set CYFLD_BLE_BLERD_SY_LDOBGREF_EN__SIZE, 0x00000002
 6545              	.set CYFLD_BLE_BLERD_SY_ICP_OFFSET_TX__OFFSET, 0x00000008
 6546              	.set CYFLD_BLE_BLERD_SY_ICP_OFFSET_TX__SIZE, 0x00000002
 6547              	.set CYFLD_BLE_BLERD_DAC_RES__OFFSET, 0x0000000a
 6548              	.set CYFLD_BLE_BLERD_DAC_RES__SIZE, 0x00000004
 6549              	.set CYFLD_BLE_BLERD_SY_CP_TXPOWERSAVE__OFFSET, 0x0000000e
 6550              	.set CYFLD_BLE_BLERD_SY_CP_TXPOWERSAVE__SIZE, 0x00000002
 6551              	.set CYREG_BLE_BLERD_RX_BUMP1, 0x402e0090
 6552              	.set CYFLD_BLE_BLERD_TIA__OFFSET, 0x00000000
 6553              	.set CYFLD_BLE_BLERD_TIA__SIZE, 0x00000003
 6554              	.set CYFLD_BLE_BLERD_CBPF__OFFSET, 0x00000003
 6555              	.set CYFLD_BLE_BLERD_CBPF__SIZE, 0x00000003
 6556              	.set CYFLD_BLE_BLERD_IF_OFFSET_CALDAC__OFFSET, 0x00000006
 6557              	.set CYFLD_BLE_BLERD_IF_OFFSET_CALDAC__SIZE, 0x00000002
 6558              	.set CYFLD_BLE_BLERD_MIXER_VBIAS_SW__OFFSET, 0x00000008
 6559              	.set CYFLD_BLE_BLERD_MIXER_VBIAS_SW__SIZE, 0x00000002
 6560              	.set CYFLD_BLE_BLERD_MIXER__OFFSET, 0x0000000a
 6561              	.set CYFLD_BLE_BLERD_MIXER__SIZE, 0x00000002
 6562              	.set CYFLD_BLE_BLERD_LNA__OFFSET, 0x0000000c
 6563              	.set CYFLD_BLE_BLERD_LNA__SIZE, 0x00000004
 6564              	.set CYREG_BLE_BLERD_RX_BUMP2, 0x402e0094
 6565              	.set CYFLD_BLE_BLERD_LNA_IBIAS__OFFSET, 0x00000000
 6566              	.set CYFLD_BLE_BLERD_LNA_IBIAS__SIZE, 0x00000002
 6567              	.set CYFLD_BLE_BLERD_TIA_IBIAS__OFFSET, 0x00000002
 6568              	.set CYFLD_BLE_BLERD_TIA_IBIAS__SIZE, 0x00000002
 6569              	.set CYFLD_BLE_BLERD_CBPF_IBIAS__OFFSET, 0x00000004
 6570              	.set CYFLD_BLE_BLERD_CBPF_IBIAS__SIZE, 0x00000002
 6571              	.set CYFLD_BLE_BLERD_IF_CM_IBIAS__OFFSET, 0x00000006
 6572              	.set CYFLD_BLE_BLERD_IF_CM_IBIAS__SIZE, 0x00000002
 6573              	.set CYFLD_BLE_BLERD_CBPF_HIZ_ENABLE__OFFSET, 0x00000008
 6574              	.set CYFLD_BLE_BLERD_CBPF_HIZ_ENABLE__SIZE, 0x00000001
 6575              	.set CYFLD_BLE_BLERD_COMPLEX_DISABLE__OFFSET, 0x00000009
 6576              	.set CYFLD_BLE_BLERD_COMPLEX_DISABLE__SIZE, 0x00000001
 6577              	.set CYFLD_BLE_BLERD_SY_R2HIGHMODE__OFFSET, 0x0000000a
 6578              	.set CYFLD_BLE_BLERD_SY_R2HIGHMODE__SIZE, 0x00000001
 6579              	.set CYFLD_BLE_BLERD_SY_HILINEARITYR2_MODE__OFFSET, 0x0000000b
 6580              	.set CYFLD_BLE_BLERD_SY_HILINEARITYR2_MODE__SIZE, 0x00000001
 6581              	.set CYFLD_BLE_BLERD_SY_LOWKVAMODE__OFFSET, 0x0000000c
 6582              	.set CYFLD_BLE_BLERD_SY_LOWKVAMODE__SIZE, 0x00000001
 6583              	.set CYFLD_BLE_BLERD_SY_LOWKVMMODE__OFFSET, 0x0000000d
 6584              	.set CYFLD_BLE_BLERD_SY_LOWKVMMODE__SIZE, 0x00000001
 6585              	.set CYFLD_BLE_BLERD_REV_RX_BUMP2__OFFSET, 0x0000000e
 6586              	.set CYFLD_BLE_BLERD_REV_RX_BUMP2__SIZE, 0x00000002
 6587              	.set CYREG_BLE_BLERD_ADC_BUMP1, 0x402e0098
 6588              	.set CYFLD_BLE_BLERD_I_REF__OFFSET, 0x00000000
 6589              	.set CYFLD_BLE_BLERD_I_REF__SIZE, 0x00000003
 6590              	.set CYFLD_BLE_BLERD_Q_REF__OFFSET, 0x00000003
 6591              	.set CYFLD_BLE_BLERD_Q_REF__SIZE, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 117


 6592              	.set CYFLD_BLE_BLERD_IBG_CAL__OFFSET, 0x00000006
 6593              	.set CYFLD_BLE_BLERD_IBG_CAL__SIZE, 0x00000003
 6594              	.set CYFLD_BLE_BLERD_LOOPDLY__OFFSET, 0x00000009
 6595              	.set CYFLD_BLE_BLERD_LOOPDLY__SIZE, 0x00000002
 6596              	.set CYFLD_BLE_BLERD_LOOPDLY4X_EN__OFFSET, 0x0000000b
 6597              	.set CYFLD_BLE_BLERD_LOOPDLY4X_EN__SIZE, 0x00000001
 6598              	.set CYFLD_BLE_BLERD_LOWPOWER__OFFSET, 0x0000000c
 6599              	.set CYFLD_BLE_BLERD_LOWPOWER__SIZE, 0x00000001
 6600              	.set CYFLD_BLE_BLERD_OPAMP_BYPASS__OFFSET, 0x0000000d
 6601              	.set CYFLD_BLE_BLERD_OPAMP_BYPASS__SIZE, 0x00000001
 6602              	.set CYFLD_BLE_BLERD_BWCTRL__OFFSET, 0x0000000e
 6603              	.set CYFLD_BLE_BLERD_BWCTRL__SIZE, 0x00000002
 6604              	.set CYREG_BLE_BLERD_ADC_BUMP2, 0x402e009c
 6605              	.set CYFLD_BLE_BLERD_CYCLE_B2_DELAY__OFFSET, 0x00000000
 6606              	.set CYFLD_BLE_BLERD_CYCLE_B2_DELAY__SIZE, 0x00000001
 6607              	.set CYFLD_BLE_BLERD_CYCLE_B5_DELAY__OFFSET, 0x00000001
 6608              	.set CYFLD_BLE_BLERD_CYCLE_B5_DELAY__SIZE, 0x00000001
 6609              	.set CYFLD_BLE_BLERD_DUTCYCLE_25__OFFSET, 0x00000002
 6610              	.set CYFLD_BLE_BLERD_DUTCYCLE_25__SIZE, 0x00000001
 6611              	.set CYFLD_BLE_BLERD_METADET_EN__OFFSET, 0x00000003
 6612              	.set CYFLD_BLE_BLERD_METADET_EN__SIZE, 0x00000001
 6613              	.set CYFLD_BLE_BLERD_IBUMP__OFFSET, 0x00000004
 6614              	.set CYFLD_BLE_BLERD_IBUMP__SIZE, 0x00000001
 6615              	.set CYFLD_BLE_BLERD_PREAMP_SOURCECTRL_N__OFFSET, 0x00000005
 6616              	.set CYFLD_BLE_BLERD_PREAMP_SOURCECTRL_N__SIZE, 0x00000001
 6617              	.set CYFLD_BLE_BLERD_PREAMP_GAINCTRL_N__OFFSET, 0x00000006
 6618              	.set CYFLD_BLE_BLERD_PREAMP_GAINCTRL_N__SIZE, 0x00000001
 6619              	.set CYFLD_BLE_BLERD_SHORT_INPUT__OFFSET, 0x00000007
 6620              	.set CYFLD_BLE_BLERD_SHORT_INPUT__SIZE, 0x00000001
 6621              	.set CYFLD_BLE_BLERD_RETURN_SKEW__OFFSET, 0x00000008
 6622              	.set CYFLD_BLE_BLERD_RETURN_SKEW__SIZE, 0x00000003
 6623              	.set CYFLD_BLE_BLERD_IQSWAP__OFFSET, 0x0000000b
 6624              	.set CYFLD_BLE_BLERD_IQSWAP__SIZE, 0x00000001
 6625              	.set CYFLD_BLE_BLERD_PREAMP_BWCTRL__OFFSET, 0x0000000c
 6626              	.set CYFLD_BLE_BLERD_PREAMP_BWCTRL__SIZE, 0x00000002
 6627              	.set CYFLD_BLE_BLERD_REV_ADC_BUMP2__OFFSET, 0x0000000e
 6628              	.set CYFLD_BLE_BLERD_REV_ADC_BUMP2__SIZE, 0x00000002
 6629              	.set CYREG_BLE_BLERD_BALUN, 0x402e00a0
 6630              	.set CYFLD_BLE_BLERD_BUMP_RX_CTUNE__OFFSET, 0x00000000
 6631              	.set CYFLD_BLE_BLERD_BUMP_RX_CTUNE__SIZE, 0x00000004
 6632              	.set CYFLD_BLE_BLERD_BUMP_TX_CTUNE__OFFSET, 0x00000004
 6633              	.set CYFLD_BLE_BLERD_BUMP_TX_CTUNE__SIZE, 0x00000004
 6634              	.set CYFLD_BLE_BLERD_BUMP_VTUNE__OFFSET, 0x00000008
 6635              	.set CYFLD_BLE_BLERD_BUMP_VTUNE__SIZE, 0x00000003
 6636              	.set CYFLD_BLE_BLERD_BUMP_RTUNE__OFFSET, 0x0000000b
 6637              	.set CYFLD_BLE_BLERD_BUMP_RTUNE__SIZE, 0x00000002
 6638              	.set CYFLD_BLE_BLERD_REV_BALUN__OFFSET, 0x0000000d
 6639              	.set CYFLD_BLE_BLERD_REV_BALUN__SIZE, 0x00000003
 6640              	.set CYREG_BLE_BLERD_CTR1, 0x402e00a4
 6641              	.set CYFLD_BLE_BLERD_VCO_WARMUP_TIME__OFFSET, 0x00000000
 6642              	.set CYFLD_BLE_BLERD_VCO_WARMUP_TIME__SIZE, 0x00000001
 6643              	.set CYFLD_BLE_BLERD_PLL_SETTLING_TIME__OFFSET, 0x00000001
 6644              	.set CYFLD_BLE_BLERD_PLL_SETTLING_TIME__SIZE, 0x00000002
 6645              	.set CYFLD_BLE_BLERD_TX_FREEZE_TIME__OFFSET, 0x00000003
 6646              	.set CYFLD_BLE_BLERD_TX_FREEZE_TIME__SIZE, 0x00000002
 6647              	.set CYFLD_BLE_BLERD_TX_PREDRV_TIME__OFFSET, 0x00000005
 6648              	.set CYFLD_BLE_BLERD_TX_PREDRV_TIME__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 118


 6649              	.set CYFLD_BLE_BLERD_TX_MODSTART_TIME__OFFSET, 0x00000006
 6650              	.set CYFLD_BLE_BLERD_TX_MODSTART_TIME__SIZE, 0x00000002
 6651              	.set CYFLD_BLE_BLERD_TX_DF2_SEL__OFFSET, 0x00000008
 6652              	.set CYFLD_BLE_BLERD_TX_DF2_SEL__SIZE, 0x00000001
 6653              	.set CYFLD_BLE_BLERD_ADC_FULL_SWING_MONI_EN__OFFSET, 0x00000009
 6654              	.set CYFLD_BLE_BLERD_ADC_FULL_SWING_MONI_EN__SIZE, 0x00000001
 6655              	.set CYFLD_BLE_BLERD_DBG_SELECT__OFFSET, 0x0000000a
 6656              	.set CYFLD_BLE_BLERD_DBG_SELECT__SIZE, 0x00000002
 6657              	.set CYFLD_BLE_BLERD_RX_DC_FREEZE_EN__OFFSET, 0x0000000c
 6658              	.set CYFLD_BLE_BLERD_RX_DC_FREEZE_EN__SIZE, 0x00000001
 6659              	.set CYFLD_BLE_BLERD_RX_ENV_FREEZE_EN__OFFSET, 0x0000000d
 6660              	.set CYFLD_BLE_BLERD_RX_ENV_FREEZE_EN__SIZE, 0x00000001
 6661              	.set CYFLD_BLE_BLERD_AGC_RST_DLY__OFFSET, 0x0000000e
 6662              	.set CYFLD_BLE_BLERD_AGC_RST_DLY__SIZE, 0x00000002
 6663              	.set CYREG_BLE_BLERD_AGC, 0x402e00a8
 6664              	.set CYFLD_BLE_BLERD_RST_EN__OFFSET, 0x00000000
 6665              	.set CYFLD_BLE_BLERD_RST_EN__SIZE, 0x00000001
 6666              	.set CYFLD_BLE_BLERD_CHECK_SAT_EN__OFFSET, 0x00000001
 6667              	.set CYFLD_BLE_BLERD_CHECK_SAT_EN__SIZE, 0x00000001
 6668              	.set CYFLD_BLE_BLERD_SAT_CHK_TIM__OFFSET, 0x00000002
 6669              	.set CYFLD_BLE_BLERD_SAT_CHK_TIM__SIZE, 0x00000001
 6670              	.set CYFLD_BLE_BLERD_GAIN_MAPPING_MODE__OFFSET, 0x00000003
 6671              	.set CYFLD_BLE_BLERD_GAIN_MAPPING_MODE__SIZE, 0x00000001
 6672              	.set CYFLD_BLE_BLERD_GAIN_SAT_THRES__OFFSET, 0x00000004
 6673              	.set CYFLD_BLE_BLERD_GAIN_SAT_THRES__SIZE, 0x00000002
 6674              	.set CYFLD_BLE_BLERD_PWR_MEAS_TIM__OFFSET, 0x00000006
 6675              	.set CYFLD_BLE_BLERD_PWR_MEAS_TIM__SIZE, 0x00000002
 6676              	.set CYFLD_BLE_BLERD_GAIN_STABLE_TIM__OFFSET, 0x00000008
 6677              	.set CYFLD_BLE_BLERD_GAIN_STABLE_TIM__SIZE, 0x00000005
 6678              	.set CYFLD_BLE_BLERD_START_WAIT_TIM__OFFSET, 0x0000000d
 6679              	.set CYFLD_BLE_BLERD_START_WAIT_TIM__SIZE, 0x00000003
 6680              	.set CYREG_BLE_BLERD_THRSHD1, 0x402e00ac
 6681              	.set CYFLD_BLE_BLERD_AGC60_66__OFFSET, 0x00000000
 6682              	.set CYFLD_BLE_BLERD_AGC60_66__SIZE, 0x00000006
 6683              	.set CYFLD_BLE_BLERD_AGC66_60__OFFSET, 0x00000008
 6684              	.set CYFLD_BLE_BLERD_AGC66_60__SIZE, 0x00000006
 6685              	.set CYREG_BLE_BLERD_THRSHD2, 0x402e00b0
 6686              	.set CYFLD_BLE_BLERD_AGC48_60__OFFSET, 0x00000000
 6687              	.set CYFLD_BLE_BLERD_AGC48_60__SIZE, 0x00000006
 6688              	.set CYFLD_BLE_BLERD_AGC60_48__OFFSET, 0x00000008
 6689              	.set CYFLD_BLE_BLERD_AGC60_48__SIZE, 0x00000006
 6690              	.set CYREG_BLE_BLERD_THRSHD3, 0x402e00b4
 6691              	.set CYFLD_BLE_BLERD_AGC36_48__OFFSET, 0x00000000
 6692              	.set CYFLD_BLE_BLERD_AGC36_48__SIZE, 0x00000006
 6693              	.set CYFLD_BLE_BLERD_AGC48_36__OFFSET, 0x00000008
 6694              	.set CYFLD_BLE_BLERD_AGC48_36__SIZE, 0x00000006
 6695              	.set CYREG_BLE_BLERD_THRSHD4, 0x402e00b8
 6696              	.set CYFLD_BLE_BLERD_AGC18_36__OFFSET, 0x00000000
 6697              	.set CYFLD_BLE_BLERD_AGC18_36__SIZE, 0x00000006
 6698              	.set CYFLD_BLE_BLERD_AGC36_18__OFFSET, 0x00000008
 6699              	.set CYFLD_BLE_BLERD_AGC36_18__SIZE, 0x00000006
 6700              	.set CYREG_BLE_BLERD_THRSHD5, 0x402e00bc
 6701              	.set CYFLD_BLE_BLERD_AGC0_18__OFFSET, 0x00000000
 6702              	.set CYFLD_BLE_BLERD_AGC0_18__SIZE, 0x00000006
 6703              	.set CYFLD_BLE_BLERD_AGC18_0__OFFSET, 0x00000008
 6704              	.set CYFLD_BLE_BLERD_AGC18_0__SIZE, 0x00000006
 6705              	.set CYREG_BLE_BLERD_DC, 0x402e00c0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 119


 6706              	.set CYFLD_BLE_BLERD_COMP_Q_CODE__OFFSET, 0x00000000
 6707              	.set CYFLD_BLE_BLERD_COMP_Q_CODE__SIZE, 0x00000008
 6708              	.set CYFLD_BLE_BLERD_COMP_I_CODE__OFFSET, 0x00000008
 6709              	.set CYFLD_BLE_BLERD_COMP_I_CODE__SIZE, 0x00000008
 6710              	.set CYREG_BLE_BLERD_IQMIS, 0x402e00c4
 6711              	.set CYFLD_BLE_BLERD_IQCOMP_QVAL__OFFSET, 0x00000000
 6712              	.set CYFLD_BLE_BLERD_IQCOMP_QVAL__SIZE, 0x00000008
 6713              	.set CYFLD_BLE_BLERD_IQCOMP_IVAL__OFFSET, 0x00000008
 6714              	.set CYFLD_BLE_BLERD_IQCOMP_IVAL__SIZE, 0x00000008
 6715              	.set CYREG_BLE_BLERD_DCCAL, 0x402e00c8
 6716              	.set CYFLD_BLE_BLERD_TEST_IBITS__OFFSET, 0x00000000
 6717              	.set CYFLD_BLE_BLERD_TEST_IBITS__SIZE, 0x00000006
 6718              	.set CYFLD_BLE_BLERD_TEST_QBITS__OFFSET, 0x00000006
 6719              	.set CYFLD_BLE_BLERD_TEST_QBITS__SIZE, 0x00000006
 6720              	.set CYFLD_BLE_BLERD_TEST_MODE__OFFSET, 0x0000000c
 6721              	.set CYFLD_BLE_BLERD_TEST_MODE__SIZE, 0x00000001
 6722              	.set CYFLD_BLE_BLERD_TEST_Q_POLARITY__OFFSET, 0x0000000d
 6723              	.set CYFLD_BLE_BLERD_TEST_Q_POLARITY__SIZE, 0x00000001
 6724              	.set CYFLD_BLE_BLERD_TEST_I_POLARITY__OFFSET, 0x0000000e
 6725              	.set CYFLD_BLE_BLERD_TEST_I_POLARITY__SIZE, 0x00000001
 6726              	.set CYREG_BLE_BLERD_RCCAL, 0x402e00cc
 6727              	.set CYFLD_BLE_BLERD_CODE_RX__OFFSET, 0x00000000
 6728              	.set CYFLD_BLE_BLERD_CODE_RX__SIZE, 0x00000005
 6729              	.set CYFLD_BLE_BLERD_CODE_TX__OFFSET, 0x00000005
 6730              	.set CYFLD_BLE_BLERD_CODE_TX__SIZE, 0x00000005
 6731              	.set CYFLD_BLE_BLERD_SOFTRST_POWER_DIFF__OFFSET, 0x0000000b
 6732              	.set CYFLD_BLE_BLERD_SOFTRST_POWER_DIFF__SIZE, 0x00000001
 6733              	.set CYFLD_BLE_BLERD_SOFTRST_EN_TOSTR__OFFSET, 0x0000000c
 6734              	.set CYFLD_BLE_BLERD_SOFTRST_EN_TOSTR__SIZE, 0x00000001
 6735              	.set CYFLD_BLE_BLERD_SOFTRST_EN_TODIFF__OFFSET, 0x0000000d
 6736              	.set CYFLD_BLE_BLERD_SOFTRST_EN_TODIFF__SIZE, 0x00000001
 6737              	.set CYFLD_BLE_BLERD_AGC_GAIN_INC_TIMES_THRES__OFFSET, 0x0000000e
 6738              	.set CYFLD_BLE_BLERD_AGC_GAIN_INC_TIMES_THRES__SIZE, 0x00000002
 6739              	.set CYREG_BLE_BLERD_DSM1, 0x402e00d0
 6740              	.set CYFLD_BLE_BLERD_INDX_CODE3__OFFSET, 0x00000000
 6741              	.set CYFLD_BLE_BLERD_INDX_CODE3__SIZE, 0x00000004
 6742              	.set CYFLD_BLE_BLERD_INDX_CODE2__OFFSET, 0x00000004
 6743              	.set CYFLD_BLE_BLERD_INDX_CODE2__SIZE, 0x00000004
 6744              	.set CYFLD_BLE_BLERD_INDX_CODE1__OFFSET, 0x00000008
 6745              	.set CYFLD_BLE_BLERD_INDX_CODE1__SIZE, 0x00000004
 6746              	.set CYFLD_BLE_BLERD_INDX_CODE0__OFFSET, 0x0000000c
 6747              	.set CYFLD_BLE_BLERD_INDX_CODE0__SIZE, 0x00000004
 6748              	.set CYREG_BLE_BLERD_DSM2, 0x402e00d4
 6749              	.set CYFLD_BLE_BLERD_INDX_CODE7__OFFSET, 0x00000000
 6750              	.set CYFLD_BLE_BLERD_INDX_CODE7__SIZE, 0x00000004
 6751              	.set CYFLD_BLE_BLERD_INDX_CODE6__OFFSET, 0x00000004
 6752              	.set CYFLD_BLE_BLERD_INDX_CODE6__SIZE, 0x00000004
 6753              	.set CYFLD_BLE_BLERD_INDX_CODE5__OFFSET, 0x00000008
 6754              	.set CYFLD_BLE_BLERD_INDX_CODE5__SIZE, 0x00000004
 6755              	.set CYFLD_BLE_BLERD_INDX_CODE4__OFFSET, 0x0000000c
 6756              	.set CYFLD_BLE_BLERD_INDX_CODE4__SIZE, 0x00000004
 6757              	.set CYREG_BLE_BLERD_DSM3, 0x402e00d8
 6758              	.set CYFLD_BLE_BLERD_INDX_CODE11__OFFSET, 0x00000000
 6759              	.set CYFLD_BLE_BLERD_INDX_CODE11__SIZE, 0x00000004
 6760              	.set CYFLD_BLE_BLERD_INDX_CODE10__OFFSET, 0x00000004
 6761              	.set CYFLD_BLE_BLERD_INDX_CODE10__SIZE, 0x00000004
 6762              	.set CYFLD_BLE_BLERD_INDX_CODE9__OFFSET, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 120


 6763              	.set CYFLD_BLE_BLERD_INDX_CODE9__SIZE, 0x00000004
 6764              	.set CYFLD_BLE_BLERD_INDX_CODE8__OFFSET, 0x0000000c
 6765              	.set CYFLD_BLE_BLERD_INDX_CODE8__SIZE, 0x00000004
 6766              	.set CYREG_BLE_BLERD_DSM4, 0x402e00dc
 6767              	.set CYFLD_BLE_BLERD_INDX_CODE15__OFFSET, 0x00000000
 6768              	.set CYFLD_BLE_BLERD_INDX_CODE15__SIZE, 0x00000004
 6769              	.set CYFLD_BLE_BLERD_INDX_CODE14__OFFSET, 0x00000004
 6770              	.set CYFLD_BLE_BLERD_INDX_CODE14__SIZE, 0x00000004
 6771              	.set CYFLD_BLE_BLERD_INDX_CODE13__OFFSET, 0x00000008
 6772              	.set CYFLD_BLE_BLERD_INDX_CODE13__SIZE, 0x00000004
 6773              	.set CYFLD_BLE_BLERD_INDX_CODE12__OFFSET, 0x0000000c
 6774              	.set CYFLD_BLE_BLERD_INDX_CODE12__SIZE, 0x00000004
 6775              	.set CYREG_BLE_BLERD_DSM5, 0x402e00e0
 6776              	.set CYFLD_BLE_BLERD_INDX_CODE19__OFFSET, 0x00000000
 6777              	.set CYFLD_BLE_BLERD_INDX_CODE19__SIZE, 0x00000004
 6778              	.set CYFLD_BLE_BLERD_INDX_CODE18__OFFSET, 0x00000004
 6779              	.set CYFLD_BLE_BLERD_INDX_CODE18__SIZE, 0x00000004
 6780              	.set CYFLD_BLE_BLERD_INDX_CODE17__OFFSET, 0x00000008
 6781              	.set CYFLD_BLE_BLERD_INDX_CODE17__SIZE, 0x00000004
 6782              	.set CYFLD_BLE_BLERD_INDX_CODE16__OFFSET, 0x0000000c
 6783              	.set CYFLD_BLE_BLERD_INDX_CODE16__SIZE, 0x00000004
 6784              	.set CYREG_BLE_BLERD_DSM6, 0x402e00e4
 6785              	.set CYFLD_BLE_BLERD_INDX_CODE23__OFFSET, 0x00000000
 6786              	.set CYFLD_BLE_BLERD_INDX_CODE23__SIZE, 0x00000004
 6787              	.set CYFLD_BLE_BLERD_INDX_CODE22__OFFSET, 0x00000004
 6788              	.set CYFLD_BLE_BLERD_INDX_CODE22__SIZE, 0x00000004
 6789              	.set CYFLD_BLE_BLERD_INDX_CODE21__OFFSET, 0x00000008
 6790              	.set CYFLD_BLE_BLERD_INDX_CODE21__SIZE, 0x00000004
 6791              	.set CYFLD_BLE_BLERD_INDX_CODE20__OFFSET, 0x0000000c
 6792              	.set CYFLD_BLE_BLERD_INDX_CODE20__SIZE, 0x00000004
 6793              	.set CYREG_BLE_BLERD_MONI, 0x402e00e8
 6794              	.set CYFLD_BLE_BLERD_PUP_SIG__OFFSET, 0x00000000
 6795              	.set CYFLD_BLE_BLERD_PUP_SIG__SIZE, 0x0000000b
 6796              	.set CYFLD_BLE_BLERD_CBPF_CODE__OFFSET, 0x0000000b
 6797              	.set CYFLD_BLE_BLERD_CBPF_CODE__SIZE, 0x00000002
 6798              	.set CYFLD_BLE_BLERD_LNA_CODE__OFFSET, 0x0000000d
 6799              	.set CYFLD_BLE_BLERD_LNA_CODE__SIZE, 0x00000003
 6800              	.set CYREG_BLE_BLERD_DBG_BB, 0x402e00ec
 6801              	.set CYFLD_BLE_BLERD_RX_OFFSET_Q_CODE__OFFSET, 0x00000000
 6802              	.set CYFLD_BLE_BLERD_RX_OFFSET_Q_CODE__SIZE, 0x00000008
 6803              	.set CYFLD_BLE_BLERD_RX_OFFSET_I_CODE__OFFSET, 0x00000008
 6804              	.set CYFLD_BLE_BLERD_RX_OFFSET_I_CODE__SIZE, 0x00000008
 6805              	.set CYREG_BLE_BLERD_DBG_1, 0x402e00f0
 6806              	.set CYFLD_BLE_BLERD_FCAL_FINE_CODE__OFFSET, 0x00000000
 6807              	.set CYFLD_BLE_BLERD_FCAL_FINE_CODE__SIZE, 0x00000004
 6808              	.set CYFLD_BLE_BLERD_FCAL_COARSE_CODE__OFFSET, 0x00000004
 6809              	.set CYFLD_BLE_BLERD_FCAL_COARSE_CODE__SIZE, 0x00000008
 6810              	.set CYFLD_BLE_BLERD_FCAL_DONE__OFFSET, 0x0000000c
 6811              	.set CYFLD_BLE_BLERD_FCAL_DONE__SIZE, 0x00000001
 6812              	.set CYFLD_BLE_BLERD_KVCAL_DONE__OFFSET, 0x0000000d
 6813              	.set CYFLD_BLE_BLERD_KVCAL_DONE__SIZE, 0x00000001
 6814              	.set CYFLD_BLE_BLERD_DCCAL_DONE__OFFSET, 0x0000000e
 6815              	.set CYFLD_BLE_BLERD_DCCAL_DONE__SIZE, 0x00000001
 6816              	.set CYREG_BLE_BLERD_DBG_2, 0x402e00f4
 6817              	.set CYFLD_BLE_BLERD_FCAL_CNT_LSB__OFFSET, 0x00000000
 6818              	.set CYFLD_BLE_BLERD_FCAL_CNT_LSB__SIZE, 0x00000010
 6819              	.set CYREG_BLE_BLERD_DBG_3, 0x402e00f8
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 121


 6820              	.set CYFLD_BLE_BLERD_FCAL_CNT_MSB__OFFSET, 0x00000000
 6821              	.set CYFLD_BLE_BLERD_FCAL_CNT_MSB__SIZE, 0x00000004
 6822              	.set CYFLD_BLE_BLERD_RD_RCCAL_CODE__OFFSET, 0x0000000a
 6823              	.set CYFLD_BLE_BLERD_RD_RCCAL_CODE__SIZE, 0x00000005
 6824              	.set CYFLD_BLE_BLERD_RD_RCCAL_DONE__OFFSET, 0x0000000f
 6825              	.set CYFLD_BLE_BLERD_RD_RCCAL_DONE__SIZE, 0x00000001
 6826              	.set CYREG_BLE_BLERD_READ_IQ_1, 0x402e0100
 6827              	.set CYFLD_BLE_BLERD_ADC_1__OFFSET, 0x00000000
 6828              	.set CYFLD_BLE_BLERD_ADC_1__SIZE, 0x00000020
 6829              	.set CYREG_BLE_BLERD_READ_IQ_2, 0x402e0104
 6830              	.set CYFLD_BLE_BLERD_ADC_2__OFFSET, 0x00000000
 6831              	.set CYFLD_BLE_BLERD_ADC_2__SIZE, 0x00000020
 6832              	.set CYREG_BLE_BLERD_READ_IQ_3, 0x402e0108
 6833              	.set CYFLD_BLE_BLERD_ADC_3__OFFSET, 0x00000000
 6834              	.set CYFLD_BLE_BLERD_ADC_3__SIZE, 0x00000020
 6835              	.set CYREG_BLE_BLERD_READ_IQ_4, 0x402e010c
 6836              	.set CYFLD_BLE_BLERD_ADC_4__OFFSET, 0x00000000
 6837              	.set CYFLD_BLE_BLERD_ADC_4__SIZE, 0x00000020
 6838              	.set CYDEV_BLE_BLELL_BASE, 0x402e1000
 6839              	.set CYDEV_BLE_BLELL_SIZE, 0x00001000
 6840              	.set CYREG_BLE_BLELL_COMMAND_REGISTER, 0x402e1000
 6841              	.set CYFLD_BLE_BLELL_COMMAND__OFFSET, 0x00000000
 6842              	.set CYFLD_BLE_BLELL_COMMAND__SIZE, 0x00000008
 6843              	.set CYREG_BLE_BLELL_EVENT_INTR, 0x402e1008
 6844              	.set CYFLD_BLE_BLELL_ADV_INTR__OFFSET, 0x00000000
 6845              	.set CYFLD_BLE_BLELL_ADV_INTR__SIZE, 0x00000001
 6846              	.set CYFLD_BLE_BLELL_SCAN_INTR__OFFSET, 0x00000001
 6847              	.set CYFLD_BLE_BLELL_SCAN_INTR__SIZE, 0x00000001
 6848              	.set CYFLD_BLE_BLELL_INIT_INTR__OFFSET, 0x00000002
 6849              	.set CYFLD_BLE_BLELL_INIT_INTR__SIZE, 0x00000001
 6850              	.set CYFLD_BLE_BLELL_CONN_INTR__OFFSET, 0x00000003
 6851              	.set CYFLD_BLE_BLELL_CONN_INTR__SIZE, 0x00000001
 6852              	.set CYFLD_BLE_BLELL_SM_INTR__OFFSET, 0x00000004
 6853              	.set CYFLD_BLE_BLELL_SM_INTR__SIZE, 0x00000001
 6854              	.set CYFLD_BLE_BLELL_DSM_INTR__OFFSET, 0x00000005
 6855              	.set CYFLD_BLE_BLELL_DSM_INTR__SIZE, 0x00000001
 6856              	.set CYFLD_BLE_BLELL_ENC_INTR__OFFSET, 0x00000006
 6857              	.set CYFLD_BLE_BLELL_ENC_INTR__SIZE, 0x00000001
 6858              	.set CYREG_BLE_BLELL_EVENT_ENABLE, 0x402e1010
 6859              	.set CYFLD_BLE_BLELL_ADV_INT_EN__OFFSET, 0x00000000
 6860              	.set CYFLD_BLE_BLELL_ADV_INT_EN__SIZE, 0x00000001
 6861              	.set CYFLD_BLE_BLELL_SCN_INT_EN__OFFSET, 0x00000001
 6862              	.set CYFLD_BLE_BLELL_SCN_INT_EN__SIZE, 0x00000001
 6863              	.set CYFLD_BLE_BLELL_INIT_INT_EN__OFFSET, 0x00000002
 6864              	.set CYFLD_BLE_BLELL_INIT_INT_EN__SIZE, 0x00000001
 6865              	.set CYFLD_BLE_BLELL_CONN_INT_EN__OFFSET, 0x00000003
 6866              	.set CYFLD_BLE_BLELL_CONN_INT_EN__SIZE, 0x00000001
 6867              	.set CYFLD_BLE_BLELL_SM_INT_EN__OFFSET, 0x00000004
 6868              	.set CYFLD_BLE_BLELL_SM_INT_EN__SIZE, 0x00000001
 6869              	.set CYFLD_BLE_BLELL_DSM_INT_EN__OFFSET, 0x00000005
 6870              	.set CYFLD_BLE_BLELL_DSM_INT_EN__SIZE, 0x00000001
 6871              	.set CYFLD_BLE_BLELL_ENC_INT_EN__OFFSET, 0x00000006
 6872              	.set CYFLD_BLE_BLELL_ENC_INT_EN__SIZE, 0x00000001
 6873              	.set CYREG_BLE_BLELL_ADV_PARAMS, 0x402e1018
 6874              	.set CYFLD_BLE_BLELL_TX_ADDR__OFFSET, 0x00000000
 6875              	.set CYFLD_BLE_BLELL_TX_ADDR__SIZE, 0x00000001
 6876              	.set CYFLD_BLE_BLELL_ADV_TYPE__OFFSET, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 122


 6877              	.set CYFLD_BLE_BLELL_ADV_TYPE__SIZE, 0x00000002
 6878              	.set CYFLD_BLE_BLELL_ADV_FILT_POLICY__OFFSET, 0x00000003
 6879              	.set CYFLD_BLE_BLELL_ADV_FILT_POLICY__SIZE, 0x00000002
 6880              	.set CYFLD_BLE_BLELL_ADV_CHANNEL_MAP__OFFSET, 0x00000005
 6881              	.set CYFLD_BLE_BLELL_ADV_CHANNEL_MAP__SIZE, 0x00000003
 6882              	.set CYFLD_BLE_BLELL_RX_ADDR__OFFSET, 0x00000008
 6883              	.set CYFLD_BLE_BLELL_RX_ADDR__SIZE, 0x00000001
 6884              	.set CYFLD_BLE_BLELL_ADV_LOW_DUTY_CYCLE__OFFSET, 0x0000000a
 6885              	.set CYFLD_BLE_BLELL_ADV_LOW_DUTY_CYCLE__SIZE, 0x00000001
 6886              	.set CYFLD_BLE_BLELL_RCV_TX_ADDR__OFFSET, 0x0000000f
 6887              	.set CYFLD_BLE_BLELL_RCV_TX_ADDR__SIZE, 0x00000001
 6888              	.set CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT, 0x402e101c
 6889              	.set CYFLD_BLE_BLELL_ADV_INTERVAL__OFFSET, 0x00000000
 6890              	.set CYFLD_BLE_BLELL_ADV_INTERVAL__SIZE, 0x0000000f
 6891              	.set CYREG_BLE_BLELL_ADV_INTR, 0x402e1020
 6892              	.set CYFLD_BLE_BLELL_ADV_STRT_INTR__OFFSET, 0x00000000
 6893              	.set CYFLD_BLE_BLELL_ADV_STRT_INTR__SIZE, 0x00000001
 6894              	.set CYFLD_BLE_BLELL_ADV_CLOSE_INTR__OFFSET, 0x00000001
 6895              	.set CYFLD_BLE_BLELL_ADV_CLOSE_INTR__SIZE, 0x00000001
 6896              	.set CYFLD_BLE_BLELL_ADV_TX_INTR__OFFSET, 0x00000002
 6897              	.set CYFLD_BLE_BLELL_ADV_TX_INTR__SIZE, 0x00000001
 6898              	.set CYFLD_BLE_BLELL_SCAN_RSP_TX_INTR__OFFSET, 0x00000003
 6899              	.set CYFLD_BLE_BLELL_SCAN_RSP_TX_INTR__SIZE, 0x00000001
 6900              	.set CYFLD_BLE_BLELL_SCAN_REQ_RX_INTR__OFFSET, 0x00000004
 6901              	.set CYFLD_BLE_BLELL_SCAN_REQ_RX_INTR__SIZE, 0x00000001
 6902              	.set CYFLD_BLE_BLELL_CONN_REQ_RX_INTR__OFFSET, 0x00000005
 6903              	.set CYFLD_BLE_BLELL_CONN_REQ_RX_INTR__SIZE, 0x00000001
 6904              	.set CYFLD_BLE_BLELL_SLV_CONNECTED__OFFSET, 0x00000006
 6905              	.set CYFLD_BLE_BLELL_SLV_CONNECTED__SIZE, 0x00000001
 6906              	.set CYFLD_BLE_BLELL_ADV_TIMEOUT__OFFSET, 0x00000007
 6907              	.set CYFLD_BLE_BLELL_ADV_TIMEOUT__SIZE, 0x00000001
 6908              	.set CYFLD_BLE_BLELL_ADV_ON__OFFSET, 0x00000008
 6909              	.set CYFLD_BLE_BLELL_ADV_ON__SIZE, 0x00000001
 6910              	.set CYREG_BLE_BLELL_ADV_NEXT_INSTANT, 0x402e1024
 6911              	.set CYFLD_BLE_BLELL_ADV_NEXT_INSTANT__OFFSET, 0x00000000
 6912              	.set CYFLD_BLE_BLELL_ADV_NEXT_INSTANT__SIZE, 0x00000010
 6913              	.set CYREG_BLE_BLELL_SCAN_INTERVAL, 0x402e1028
 6914              	.set CYFLD_BLE_BLELL_SCAN_INTERVAL__OFFSET, 0x00000000
 6915              	.set CYFLD_BLE_BLELL_SCAN_INTERVAL__SIZE, 0x00000010
 6916              	.set CYREG_BLE_BLELL_SCAN_WINDOW, 0x402e102c
 6917              	.set CYFLD_BLE_BLELL_SCAN_WINDOW__OFFSET, 0x00000000
 6918              	.set CYFLD_BLE_BLELL_SCAN_WINDOW__SIZE, 0x00000010
 6919              	.set CYREG_BLE_BLELL_SCAN_PARAM, 0x402e1030
 6920              	.set CYFLD_BLE_BLELL_SCAN_TYPE__OFFSET, 0x00000001
 6921              	.set CYFLD_BLE_BLELL_SCAN_TYPE__SIZE, 0x00000002
 6922              	.set CYFLD_BLE_BLELL_SCAN_FILT_POLICY__OFFSET, 0x00000003
 6923              	.set CYFLD_BLE_BLELL_SCAN_FILT_POLICY__SIZE, 0x00000002
 6924              	.set CYFLD_BLE_BLELL_DUP_FILT_EN__OFFSET, 0x00000005
 6925              	.set CYFLD_BLE_BLELL_DUP_FILT_EN__SIZE, 0x00000001
 6926              	.set CYREG_BLE_BLELL_SCAN_INTR, 0x402e1038
 6927              	.set CYFLD_BLE_BLELL_SCAN_STRT_INTR__OFFSET, 0x00000000
 6928              	.set CYFLD_BLE_BLELL_SCAN_STRT_INTR__SIZE, 0x00000001
 6929              	.set CYFLD_BLE_BLELL_SCAN_CLOSE_INTR__OFFSET, 0x00000001
 6930              	.set CYFLD_BLE_BLELL_SCAN_CLOSE_INTR__SIZE, 0x00000001
 6931              	.set CYFLD_BLE_BLELL_SCAN_TX_INTR__OFFSET, 0x00000002
 6932              	.set CYFLD_BLE_BLELL_SCAN_TX_INTR__SIZE, 0x00000001
 6933              	.set CYFLD_BLE_BLELL_ADV_RX_INTR__OFFSET, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 123


 6934              	.set CYFLD_BLE_BLELL_ADV_RX_INTR__SIZE, 0x00000001
 6935              	.set CYFLD_BLE_BLELL_SCAN_RSP_RX_INTR__OFFSET, 0x00000004
 6936              	.set CYFLD_BLE_BLELL_SCAN_RSP_RX_INTR__SIZE, 0x00000001
 6937              	.set CYFLD_BLE_BLELL_SCAN_ON__OFFSET, 0x00000008
 6938              	.set CYFLD_BLE_BLELL_SCAN_ON__SIZE, 0x00000001
 6939              	.set CYREG_BLE_BLELL_SCAN_NEXT_INSTANT, 0x402e103c
 6940              	.set CYFLD_BLE_BLELL_NEXT_SCAN_INSTANT__OFFSET, 0x00000000
 6941              	.set CYFLD_BLE_BLELL_NEXT_SCAN_INSTANT__SIZE, 0x00000010
 6942              	.set CYREG_BLE_BLELL_INIT_INTERVAL, 0x402e1040
 6943              	.set CYFLD_BLE_BLELL_INIT_SCAN_INTERVAL__OFFSET, 0x00000000
 6944              	.set CYFLD_BLE_BLELL_INIT_SCAN_INTERVAL__SIZE, 0x00000010
 6945              	.set CYREG_BLE_BLELL_INIT_WINDOW, 0x402e1044
 6946              	.set CYFLD_BLE_BLELL_INIT_SCAN_WINDOW__OFFSET, 0x00000000
 6947              	.set CYFLD_BLE_BLELL_INIT_SCAN_WINDOW__SIZE, 0x00000010
 6948              	.set CYREG_BLE_BLELL_INIT_PARAM, 0x402e1048
 6949              	.set CYFLD_BLE_BLELL_RX_ADDR__RX_TX_ADDR__OFFSET, 0x00000001
 6950              	.set CYFLD_BLE_BLELL_RX_ADDR__RX_TX_ADDR__SIZE, 0x00000001
 6951              	.set CYFLD_BLE_BLELL_INIT_FILT_POLICY__OFFSET, 0x00000003
 6952              	.set CYFLD_BLE_BLELL_INIT_FILT_POLICY__SIZE, 0x00000001
 6953              	.set CYREG_BLE_BLELL_INIT_INTR, 0x402e1050
 6954              	.set CYFLD_BLE_BLELL_INIT_INTERVAL_EXPIRE_INTR__OFFSET, 0x00000000
 6955              	.set CYFLD_BLE_BLELL_INIT_INTERVAL_EXPIRE_INTR__SIZE, 0x00000001
 6956              	.set CYFLD_BLE_BLELL_INIT_CLOSE_WINDOW_INR__OFFSET, 0x00000001
 6957              	.set CYFLD_BLE_BLELL_INIT_CLOSE_WINDOW_INR__SIZE, 0x00000001
 6958              	.set CYFLD_BLE_BLELL_INIT_TX_START_INTR__OFFSET, 0x00000002
 6959              	.set CYFLD_BLE_BLELL_INIT_TX_START_INTR__SIZE, 0x00000001
 6960              	.set CYFLD_BLE_BLELL_MASTER_CONN_CREATED__OFFSET, 0x00000004
 6961              	.set CYFLD_BLE_BLELL_MASTER_CONN_CREATED__SIZE, 0x00000001
 6962              	.set CYREG_BLE_BLELL_INIT_NEXT_INSTANT, 0x402e1054
 6963              	.set CYFLD_BLE_BLELL_INIT_NEXT_INSTANT__OFFSET, 0x00000000
 6964              	.set CYFLD_BLE_BLELL_INIT_NEXT_INSTANT__SIZE, 0x00000010
 6965              	.set CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L, 0x402e1058
 6966              	.set CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_L__OFFSET, 0x00000000
 6967              	.set CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_L__SIZE, 0x00000010
 6968              	.set CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M, 0x402e105c
 6969              	.set CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_M__OFFSET, 0x00000000
 6970              	.set CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_M__SIZE, 0x00000010
 6971              	.set CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H, 0x402e1060
 6972              	.set CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_H__OFFSET, 0x00000000
 6973              	.set CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_H__SIZE, 0x00000010
 6974              	.set CYREG_BLE_BLELL_PEER_ADDR_L, 0x402e1068
 6975              	.set CYFLD_BLE_BLELL_PEER_ADDR_L__OFFSET, 0x00000000
 6976              	.set CYFLD_BLE_BLELL_PEER_ADDR_L__SIZE, 0x00000010
 6977              	.set CYREG_BLE_BLELL_PEER_ADDR_M, 0x402e106c
 6978              	.set CYFLD_BLE_BLELL_PEER_ADDR_M__OFFSET, 0x00000000
 6979              	.set CYFLD_BLE_BLELL_PEER_ADDR_M__SIZE, 0x00000010
 6980              	.set CYREG_BLE_BLELL_PEER_ADDR_H, 0x402e1070
 6981              	.set CYFLD_BLE_BLELL_PEER_ADDR_H__OFFSET, 0x00000000
 6982              	.set CYFLD_BLE_BLELL_PEER_ADDR_H__SIZE, 0x00000010
 6983              	.set CYREG_BLE_BLELL_WL_ADDR_TYPE, 0x402e1078
 6984              	.set CYFLD_BLE_BLELL_WL_ADDR_TYPE__OFFSET, 0x00000000
 6985              	.set CYFLD_BLE_BLELL_WL_ADDR_TYPE__SIZE, 0x00000008
 6986              	.set CYREG_BLE_BLELL_WL_ENABLE, 0x402e107c
 6987              	.set CYFLD_BLE_BLELL_WL_ENABLE__OFFSET, 0x00000000
 6988              	.set CYFLD_BLE_BLELL_WL_ENABLE__SIZE, 0x00000008
 6989              	.set CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET, 0x402e1080
 6990              	.set CYFLD_BLE_BLELL_TX_WINDOW_OFFSET__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 124


 6991              	.set CYFLD_BLE_BLELL_TX_WINDOW_OFFSET__SIZE, 0x00000010
 6992              	.set CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE, 0x402e1084
 6993              	.set CYFLD_BLE_BLELL_TX_WINDOW_SIZE__OFFSET, 0x00000000
 6994              	.set CYFLD_BLE_BLELL_TX_WINDOW_SIZE__SIZE, 0x00000008
 6995              	.set CYREG_BLE_BLELL_DATA_CHANNELS_L0, 0x402e1088
 6996              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_L0__OFFSET, 0x00000000
 6997              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_L0__SIZE, 0x00000010
 6998              	.set CYREG_BLE_BLELL_DATA_CHANNELS_M0, 0x402e108c
 6999              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_M0__OFFSET, 0x00000000
 7000              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_M0__SIZE, 0x00000010
 7001              	.set CYREG_BLE_BLELL_DATA_CHANNELS_H0, 0x402e1090
 7002              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_H0__OFFSET, 0x00000000
 7003              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_H0__SIZE, 0x00000005
 7004              	.set CYREG_BLE_BLELL_DATA_CHANNELS_L1, 0x402e1098
 7005              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_L1__OFFSET, 0x00000000
 7006              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_L1__SIZE, 0x00000010
 7007              	.set CYREG_BLE_BLELL_DATA_CHANNELS_M1, 0x402e109c
 7008              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_M1__OFFSET, 0x00000000
 7009              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_M1__SIZE, 0x00000010
 7010              	.set CYREG_BLE_BLELL_DATA_CHANNELS_H1, 0x402e10a0
 7011              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_H1__OFFSET, 0x00000000
 7012              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_H1__SIZE, 0x00000005
 7013              	.set CYREG_BLE_BLELL_CONN_INTR, 0x402e10a8
 7014              	.set CYFLD_BLE_BLELL_CONN_CLOSED__OFFSET, 0x00000000
 7015              	.set CYFLD_BLE_BLELL_CONN_CLOSED__SIZE, 0x00000001
 7016              	.set CYFLD_BLE_BLELL_CONN_ESTB__OFFSET, 0x00000001
 7017              	.set CYFLD_BLE_BLELL_CONN_ESTB__SIZE, 0x00000001
 7018              	.set CYFLD_BLE_BLELL_MAP_UPDT_DONE__OFFSET, 0x00000002
 7019              	.set CYFLD_BLE_BLELL_MAP_UPDT_DONE__SIZE, 0x00000001
 7020              	.set CYFLD_BLE_BLELL_START_CE__OFFSET, 0x00000003
 7021              	.set CYFLD_BLE_BLELL_START_CE__SIZE, 0x00000001
 7022              	.set CYFLD_BLE_BLELL_CLOSE_CE__OFFSET, 0x00000004
 7023              	.set CYFLD_BLE_BLELL_CLOSE_CE__SIZE, 0x00000001
 7024              	.set CYFLD_BLE_BLELL_CE_TX_ACK__OFFSET, 0x00000005
 7025              	.set CYFLD_BLE_BLELL_CE_TX_ACK__SIZE, 0x00000001
 7026              	.set CYFLD_BLE_BLELL_CE_RX__OFFSET, 0x00000006
 7027              	.set CYFLD_BLE_BLELL_CE_RX__SIZE, 0x00000001
 7028              	.set CYFLD_BLE_BLELL_CON_UPDT_DONE__OFFSET, 0x00000007
 7029              	.set CYFLD_BLE_BLELL_CON_UPDT_DONE__SIZE, 0x00000001
 7030              	.set CYFLD_BLE_BLELL_DISCON_STATUS__OFFSET, 0x00000008
 7031              	.set CYFLD_BLE_BLELL_DISCON_STATUS__SIZE, 0x00000003
 7032              	.set CYFLD_BLE_BLELL_RX_PDU_STATUS__OFFSET, 0x0000000b
 7033              	.set CYFLD_BLE_BLELL_RX_PDU_STATUS__SIZE, 0x00000003
 7034              	.set CYFLD_BLE_BLELL_PING_TIMER_EXPIRD_INTR__OFFSET, 0x0000000e
 7035              	.set CYFLD_BLE_BLELL_PING_TIMER_EXPIRD_INTR__SIZE, 0x00000001
 7036              	.set CYFLD_BLE_BLELL_PING_NEARLY_EXPIRD_INTR__OFFSET, 0x0000000f
 7037              	.set CYFLD_BLE_BLELL_PING_NEARLY_EXPIRD_INTR__SIZE, 0x00000001
 7038              	.set CYREG_BLE_BLELL_CONN_STATUS, 0x402e10ac
 7039              	.set CYFLD_BLE_BLELL_RECEIVE_PACKET_COUNT__OFFSET, 0x0000000c
 7040              	.set CYFLD_BLE_BLELL_RECEIVE_PACKET_COUNT__SIZE, 0x00000004
 7041              	.set CYREG_BLE_BLELL_CONN_INDEX, 0x402e10b0
 7042              	.set CYFLD_BLE_BLELL_CONN_INDEX__OFFSET, 0x00000000
 7043              	.set CYFLD_BLE_BLELL_CONN_INDEX__SIZE, 0x00000010
 7044              	.set CYREG_BLE_BLELL_WAKEUP_CONFIG, 0x402e10b8
 7045              	.set CYFLD_BLE_BLELL_OSC_STARTUP_DELAY__OFFSET, 0x00000000
 7046              	.set CYFLD_BLE_BLELL_OSC_STARTUP_DELAY__SIZE, 0x00000008
 7047              	.set CYFLD_BLE_BLELL_DSM_OFFSET_TO_WAKEUP_INSTANT__OFFSET, 0x0000000a
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 125


 7048              	.set CYFLD_BLE_BLELL_DSM_OFFSET_TO_WAKEUP_INSTANT__SIZE, 0x00000006
 7049              	.set CYREG_BLE_BLELL_WAKEUP_CONTROL, 0x402e10c0
 7050              	.set CYFLD_BLE_BLELL_WAKEUP_INSTANT__OFFSET, 0x00000000
 7051              	.set CYFLD_BLE_BLELL_WAKEUP_INSTANT__SIZE, 0x00000010
 7052              	.set CYREG_BLE_BLELL_CLOCK_CONFIG, 0x402e10c4
 7053              	.set CYFLD_BLE_BLELL_ADV_CLK_GATE_EN__OFFSET, 0x00000000
 7054              	.set CYFLD_BLE_BLELL_ADV_CLK_GATE_EN__SIZE, 0x00000001
 7055              	.set CYFLD_BLE_BLELL_SCAN_CLK_GATE_EN__OFFSET, 0x00000001
 7056              	.set CYFLD_BLE_BLELL_SCAN_CLK_GATE_EN__SIZE, 0x00000001
 7057              	.set CYFLD_BLE_BLELL_INIT_CLK_GATE_EN__OFFSET, 0x00000002
 7058              	.set CYFLD_BLE_BLELL_INIT_CLK_GATE_EN__SIZE, 0x00000001
 7059              	.set CYFLD_BLE_BLELL_CONN_CLK_GATE_EN__OFFSET, 0x00000003
 7060              	.set CYFLD_BLE_BLELL_CONN_CLK_GATE_EN__SIZE, 0x00000001
 7061              	.set CYFLD_BLE_BLELL_CORECLK_GATE_EN__OFFSET, 0x00000004
 7062              	.set CYFLD_BLE_BLELL_CORECLK_GATE_EN__SIZE, 0x00000001
 7063              	.set CYFLD_BLE_BLELL_SYSCLK_GATE_EN__OFFSET, 0x00000005
 7064              	.set CYFLD_BLE_BLELL_SYSCLK_GATE_EN__SIZE, 0x00000001
 7065              	.set CYFLD_BLE_BLELL_PHY_CLK_GATE_EN__OFFSET, 0x00000006
 7066              	.set CYFLD_BLE_BLELL_PHY_CLK_GATE_EN__SIZE, 0x00000001
 7067              	.set CYFLD_BLE_BLELL_LLH_IDLE__OFFSET, 0x00000007
 7068              	.set CYFLD_BLE_BLELL_LLH_IDLE__SIZE, 0x00000001
 7069              	.set CYFLD_BLE_BLELL_LPO_CLK_FREQ_SEL__OFFSET, 0x00000008
 7070              	.set CYFLD_BLE_BLELL_LPO_CLK_FREQ_SEL__SIZE, 0x00000001
 7071              	.set CYFLD_BLE_BLELL_LPO_SEL_EXTERNAL__OFFSET, 0x00000009
 7072              	.set CYFLD_BLE_BLELL_LPO_SEL_EXTERNAL__SIZE, 0x00000001
 7073              	.set CYFLD_BLE_BLELL_SM_AUTO_WKUP_EN__OFFSET, 0x0000000a
 7074              	.set CYFLD_BLE_BLELL_SM_AUTO_WKUP_EN__SIZE, 0x00000001
 7075              	.set CYFLD_BLE_BLELL_SM_INTR_EN__OFFSET, 0x0000000c
 7076              	.set CYFLD_BLE_BLELL_SM_INTR_EN__SIZE, 0x00000001
 7077              	.set CYFLD_BLE_BLELL_SLEEP_MODE_EN__OFFSET, 0x0000000e
 7078              	.set CYFLD_BLE_BLELL_SLEEP_MODE_EN__SIZE, 0x00000001
 7079              	.set CYFLD_BLE_BLELL_DEEP_SLEEP_MODE_EN__OFFSET, 0x0000000f
 7080              	.set CYFLD_BLE_BLELL_DEEP_SLEEP_MODE_EN__SIZE, 0x00000001
 7081              	.set CYREG_BLE_BLELL_TIM_COUNTER_L, 0x402e10c8
 7082              	.set CYFLD_BLE_BLELL_TIM_REF_CLOCK__OFFSET, 0x00000000
 7083              	.set CYFLD_BLE_BLELL_TIM_REF_CLOCK__SIZE, 0x00000010
 7084              	.set CYREG_BLE_BLELL_POC_REG__TIM_CONTROL, 0x402e10d8
 7085              	.set CYFLD_BLE_BLELL_BB_CLK_FREQ_MINUS_1__OFFSET, 0x00000003
 7086              	.set CYFLD_BLE_BLELL_BB_CLK_FREQ_MINUS_1__SIZE, 0x00000005
 7087              	.set CYREG_BLE_BLELL_ADV_TX_DATA_FIFO, 0x402e10e0
 7088              	.set CYFLD_BLE_BLELL_ADV_TX_DATA__OFFSET, 0x00000000
 7089              	.set CYFLD_BLE_BLELL_ADV_TX_DATA__SIZE, 0x00000010
 7090              	.set CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO, 0x402e10e8
 7091              	.set CYFLD_BLE_BLELL_SCAN_RSP_DATA__OFFSET, 0x00000000
 7092              	.set CYFLD_BLE_BLELL_SCAN_RSP_DATA__SIZE, 0x00000010
 7093              	.set CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO, 0x402e10f8
 7094              	.set CYFLD_BLE_BLELL_ADV_SCAN_RSP_RX_DATA__OFFSET, 0x00000000
 7095              	.set CYFLD_BLE_BLELL_ADV_SCAN_RSP_RX_DATA__SIZE, 0x00000010
 7096              	.set CYREG_BLE_BLELL_CONN_INTERVAL, 0x402e1100
 7097              	.set CYFLD_BLE_BLELL_CONNECTION_INTERVAL__OFFSET, 0x00000000
 7098              	.set CYFLD_BLE_BLELL_CONNECTION_INTERVAL__SIZE, 0x00000010
 7099              	.set CYREG_BLE_BLELL_SUP_TIMEOUT, 0x402e1104
 7100              	.set CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT__OFFSET, 0x00000000
 7101              	.set CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT__SIZE, 0x00000010
 7102              	.set CYREG_BLE_BLELL_SLAVE_LATENCY, 0x402e1108
 7103              	.set CYFLD_BLE_BLELL_SLAVE_LATENCY__OFFSET, 0x00000000
 7104              	.set CYFLD_BLE_BLELL_SLAVE_LATENCY__SIZE, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 126


 7105              	.set CYREG_BLE_BLELL_CE_LENGTH, 0x402e110c
 7106              	.set CYFLD_BLE_BLELL_CONNECTION_EVENT_LENGTH__OFFSET, 0x00000000
 7107              	.set CYFLD_BLE_BLELL_CONNECTION_EVENT_LENGTH__SIZE, 0x00000010
 7108              	.set CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER, 0x402e1110
 7109              	.set CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_LOWER_BITS__OFFSET, 0x00000000
 7110              	.set CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_LOWER_BITS__SIZE, 0x00000010
 7111              	.set CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER, 0x402e1114
 7112              	.set CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_HIGHER_BITS__OFFSET, 0x00000000
 7113              	.set CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_HIGHER_BITS__SIZE, 0x00000010
 7114              	.set CYREG_BLE_BLELL_CONN_CE_INSTANT, 0x402e1118
 7115              	.set CYFLD_BLE_BLELL_CE_INSTANT__OFFSET, 0x00000000
 7116              	.set CYFLD_BLE_BLELL_CE_INSTANT__SIZE, 0x00000010
 7117              	.set CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER, 0x402e111c
 7118              	.set CYFLD_BLE_BLELL_DATA_LIST_INDEX_LAST_ACK_INDEX__OFFSET, 0x00000000
 7119              	.set CYFLD_BLE_BLELL_DATA_LIST_INDEX_LAST_ACK_INDEX__SIZE, 0x00000004
 7120              	.set CYFLD_BLE_BLELL_DATA_LIST_HEAD_UP__OFFSET, 0x00000004
 7121              	.set CYFLD_BLE_BLELL_DATA_LIST_HEAD_UP__SIZE, 0x00000001
 7122              	.set CYFLD_BLE_BLELL_MAS_SLV__OFFSET, 0x00000005
 7123              	.set CYFLD_BLE_BLELL_MAS_SLV__SIZE, 0x00000001
 7124              	.set CYFLD_BLE_BLELL_MD__OFFSET, 0x00000006
 7125              	.set CYFLD_BLE_BLELL_MD__SIZE, 0x00000001
 7126              	.set CYFLD_BLE_BLELL_MAP_INDEX__CURR_INDEX__OFFSET, 0x00000007
 7127              	.set CYFLD_BLE_BLELL_MAP_INDEX__CURR_INDEX__SIZE, 0x00000001
 7128              	.set CYFLD_BLE_BLELL_PAUSE_DATA__OFFSET, 0x00000008
 7129              	.set CYFLD_BLE_BLELL_PAUSE_DATA__SIZE, 0x00000001
 7130              	.set CYFLD_BLE_BLELL_CONN_ACTIVE__OFFSET, 0x0000000a
 7131              	.set CYFLD_BLE_BLELL_CONN_ACTIVE__SIZE, 0x00000001
 7132              	.set CYFLD_BLE_BLELL_CURRENT_PDU_INDEX__OFFSET, 0x0000000c
 7133              	.set CYFLD_BLE_BLELL_CURRENT_PDU_INDEX__SIZE, 0x00000004
 7134              	.set CYREG_BLE_BLELL_NEXT_CE_INSTANT, 0x402e1120
 7135              	.set CYFLD_BLE_BLELL_NEXT_CE_INSTANT__OFFSET, 0x00000000
 7136              	.set CYFLD_BLE_BLELL_NEXT_CE_INSTANT__SIZE, 0x00000010
 7137              	.set CYREG_BLE_BLELL_CONN_CE_COUNTER, 0x402e1124
 7138              	.set CYFLD_BLE_BLELL_CONNECTION_EVENT_COUNTER__OFFSET, 0x00000000
 7139              	.set CYFLD_BLE_BLELL_CONNECTION_EVENT_COUNTER__SIZE, 0x00000010
 7140              	.set CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS, 0x402e1128
 7141              	.set CYFLD_BLE_BLELL_LIST_INDEX__TX_SENT_3_0__OFFSET, 0x00000000
 7142              	.set CYFLD_BLE_BLELL_LIST_INDEX__TX_SENT_3_0__SIZE, 0x00000004
 7143              	.set CYFLD_BLE_BLELL_TX_SENT_4__OFFSET, 0x00000004
 7144              	.set CYFLD_BLE_BLELL_TX_SENT_4__SIZE, 0x00000001
 7145              	.set CYFLD_BLE_BLELL_SET_CLEAR__OFFSET, 0x00000007
 7146              	.set CYFLD_BLE_BLELL_SET_CLEAR__SIZE, 0x00000001
 7147              	.set CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS, 0x402e112c
 7148              	.set CYFLD_BLE_BLELL_LIST_INDEX__TX_ACK_3_0__OFFSET, 0x00000000
 7149              	.set CYFLD_BLE_BLELL_LIST_INDEX__TX_ACK_3_0__SIZE, 0x00000004
 7150              	.set CYFLD_BLE_BLELL_TX_ACK_4__OFFSET, 0x00000004
 7151              	.set CYFLD_BLE_BLELL_TX_ACK_4__SIZE, 0x00000001
 7152              	.set CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0, 0x402e1140
 7153              	.set CYFLD_BLE_BLELL_LLID__OFFSET, 0x00000000
 7154              	.set CYFLD_BLE_BLELL_LLID__SIZE, 0x00000002
 7155              	.set CYFLD_BLE_BLELL_DATA_LENGTH__OFFSET, 0x00000002
 7156              	.set CYFLD_BLE_BLELL_DATA_LENGTH__SIZE, 0x00000005
 7157              	.set CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1, 0x402e1144
 7158              	.set CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2, 0x402e1148
 7159              	.set CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3, 0x402e114c
 7160              	.set CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4, 0x402e1150
 7161              	.set CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL, 0x402e1160
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 127


 7162              	.set CYFLD_BLE_BLELL_WINDOW_WIDEN_INTVL__OFFSET, 0x00000000
 7163              	.set CYFLD_BLE_BLELL_WINDOW_WIDEN_INTVL__SIZE, 0x0000000c
 7164              	.set CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF, 0x402e1164
 7165              	.set CYFLD_BLE_BLELL_WINDOW_WIDEN_WINOFF__OFFSET, 0x00000000
 7166              	.set CYFLD_BLE_BLELL_WINDOW_WIDEN_WINOFF__SIZE, 0x0000000c
 7167              	.set CYREG_BLE_BLELL_LE_RF_TEST_MODE, 0x402e1170
 7168              	.set CYFLD_BLE_BLELL_TEST_FREQUENCY__OFFSET, 0x00000000
 7169              	.set CYFLD_BLE_BLELL_TEST_FREQUENCY__SIZE, 0x00000006
 7170              	.set CYFLD_BLE_BLELL_TEST_TYPE__OFFSET, 0x00000006
 7171              	.set CYFLD_BLE_BLELL_TEST_TYPE__SIZE, 0x00000001
 7172              	.set CYFLD_BLE_BLELL_PKT_PAYLOAD__OFFSET, 0x00000007
 7173              	.set CYFLD_BLE_BLELL_PKT_PAYLOAD__SIZE, 0x00000003
 7174              	.set CYFLD_BLE_BLELL_TEST_LENGTH__OFFSET, 0x0000000a
 7175              	.set CYFLD_BLE_BLELL_TEST_LENGTH__SIZE, 0x00000006
 7176              	.set CYREG_BLE_BLELL_DTM_RX_PKT_COUNT, 0x402e1174
 7177              	.set CYFLD_BLE_BLELL_RX_PACKET_COUNT__OFFSET, 0x00000000
 7178              	.set CYFLD_BLE_BLELL_RX_PACKET_COUNT__SIZE, 0x00000010
 7179              	.set CYREG_BLE_BLELL_TXRX_HOP, 0x402e1188
 7180              	.set CYFLD_BLE_BLELL_HOP_CH_TX__OFFSET, 0x00000000
 7181              	.set CYFLD_BLE_BLELL_HOP_CH_TX__SIZE, 0x00000007
 7182              	.set CYFLD_BLE_BLELL_HOP_CH_RX__OFFSET, 0x00000008
 7183              	.set CYFLD_BLE_BLELL_HOP_CH_RX__SIZE, 0x00000007
 7184              	.set CYREG_BLE_BLELL_TX_RX_ON_DELAY, 0x402e1190
 7185              	.set CYFLD_BLE_BLELL_RXON_DELAY__OFFSET, 0x00000000
 7186              	.set CYFLD_BLE_BLELL_RXON_DELAY__SIZE, 0x00000008
 7187              	.set CYFLD_BLE_BLELL_TXON_DELAY__OFFSET, 0x00000008
 7188              	.set CYFLD_BLE_BLELL_TXON_DELAY__SIZE, 0x00000008
 7189              	.set CYREG_BLE_BLELL_DEV_PUB_ADDR_L, 0x402e11c0
 7190              	.set CYFLD_BLE_BLELL_DEV_PUB_ADDR_L__OFFSET, 0x00000000
 7191              	.set CYFLD_BLE_BLELL_DEV_PUB_ADDR_L__SIZE, 0x00000010
 7192              	.set CYREG_BLE_BLELL_DEV_PUB_ADDR_M, 0x402e11c4
 7193              	.set CYFLD_BLE_BLELL_DEV_PUB_ADDR_M__OFFSET, 0x00000000
 7194              	.set CYFLD_BLE_BLELL_DEV_PUB_ADDR_M__SIZE, 0x00000010
 7195              	.set CYREG_BLE_BLELL_DEV_PUB_ADDR_H, 0x402e11c8
 7196              	.set CYFLD_BLE_BLELL_DEV_PUB_ADDR_H__OFFSET, 0x00000000
 7197              	.set CYFLD_BLE_BLELL_DEV_PUB_ADDR_H__SIZE, 0x00000010
 7198              	.set CYREG_BLE_BLELL_ADV_CH_TX_POWER, 0x402e11cc
 7199              	.set CYFLD_BLE_BLELL_ADV_TRANSMIT_POWER__OFFSET, 0x00000000
 7200              	.set CYFLD_BLE_BLELL_ADV_TRANSMIT_POWER__SIZE, 0x00000010
 7201              	.set CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT, 0x402e11d0
 7202              	.set CYFLD_BLE_BLELL_OFFSET_TO_FIRST_EVENT__OFFSET, 0x00000000
 7203              	.set CYFLD_BLE_BLELL_OFFSET_TO_FIRST_EVENT__SIZE, 0x00000010
 7204              	.set CYREG_BLE_BLELL_ADV_CONFIG, 0x402e11d4
 7205              	.set CYFLD_BLE_BLELL_ADV_STRT_EN__OFFSET, 0x00000000
 7206              	.set CYFLD_BLE_BLELL_ADV_STRT_EN__SIZE, 0x00000001
 7207              	.set CYFLD_BLE_BLELL_ADV_CLS_EN__OFFSET, 0x00000001
 7208              	.set CYFLD_BLE_BLELL_ADV_CLS_EN__SIZE, 0x00000001
 7209              	.set CYFLD_BLE_BLELL_ADV_TX_EN__OFFSET, 0x00000002
 7210              	.set CYFLD_BLE_BLELL_ADV_TX_EN__SIZE, 0x00000001
 7211              	.set CYFLD_BLE_BLELL_SCN_RSP_TX_EN__OFFSET, 0x00000003
 7212              	.set CYFLD_BLE_BLELL_SCN_RSP_TX_EN__SIZE, 0x00000001
 7213              	.set CYFLD_BLE_BLELL_ADV_SCN_REQ_RX_EN__OFFSET, 0x00000004
 7214              	.set CYFLD_BLE_BLELL_ADV_SCN_REQ_RX_EN__SIZE, 0x00000001
 7215              	.set CYFLD_BLE_BLELL_ADV_CONN_REQ_RX_EN__OFFSET, 0x00000005
 7216              	.set CYFLD_BLE_BLELL_ADV_CONN_REQ_RX_EN__SIZE, 0x00000001
 7217              	.set CYFLD_BLE_BLELL_SLV_CONNECTED_EN__OFFSET, 0x00000006
 7218              	.set CYFLD_BLE_BLELL_SLV_CONNECTED_EN__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 128


 7219              	.set CYFLD_BLE_BLELL_ADV_TIMEOUT_EN__OFFSET, 0x00000007
 7220              	.set CYFLD_BLE_BLELL_ADV_TIMEOUT_EN__SIZE, 0x00000001
 7221              	.set CYFLD_BLE_BLELL_ADV_RAND_DISABLE__OFFSET, 0x00000008
 7222              	.set CYFLD_BLE_BLELL_ADV_RAND_DISABLE__SIZE, 0x00000001
 7223              	.set CYFLD_BLE_BLELL_ADV_PKT_INTERVAL__OFFSET, 0x0000000b
 7224              	.set CYFLD_BLE_BLELL_ADV_PKT_INTERVAL__SIZE, 0x00000005
 7225              	.set CYREG_BLE_BLELL_SCAN_CONFIG, 0x402e11d8
 7226              	.set CYFLD_BLE_BLELL_SCN_STRT_EN__OFFSET, 0x00000000
 7227              	.set CYFLD_BLE_BLELL_SCN_STRT_EN__SIZE, 0x00000001
 7228              	.set CYFLD_BLE_BLELL_SCN_CLOSE_EN__OFFSET, 0x00000001
 7229              	.set CYFLD_BLE_BLELL_SCN_CLOSE_EN__SIZE, 0x00000001
 7230              	.set CYFLD_BLE_BLELL_SCN_TX_EN__OFFSET, 0x00000002
 7231              	.set CYFLD_BLE_BLELL_SCN_TX_EN__SIZE, 0x00000001
 7232              	.set CYFLD_BLE_BLELL_ADV_RX_EN__OFFSET, 0x00000003
 7233              	.set CYFLD_BLE_BLELL_ADV_RX_EN__SIZE, 0x00000001
 7234              	.set CYFLD_BLE_BLELL_SCN_RSP_RX_EN__OFFSET, 0x00000004
 7235              	.set CYFLD_BLE_BLELL_SCN_RSP_RX_EN__SIZE, 0x00000001
 7236              	.set CYFLD_BLE_BLELL_BACKOFF_ENABLE__OFFSET, 0x0000000b
 7237              	.set CYFLD_BLE_BLELL_BACKOFF_ENABLE__SIZE, 0x00000001
 7238              	.set CYFLD_BLE_BLELL_SCAN_CHANNEL_MAP__OFFSET, 0x0000000d
 7239              	.set CYFLD_BLE_BLELL_SCAN_CHANNEL_MAP__SIZE, 0x00000003
 7240              	.set CYREG_BLE_BLELL_INIT_CONFIG, 0x402e11dc
 7241              	.set CYFLD_BLE_BLELL_INIT_STRT_EN__OFFSET, 0x00000000
 7242              	.set CYFLD_BLE_BLELL_INIT_STRT_EN__SIZE, 0x00000001
 7243              	.set CYFLD_BLE_BLELL_INIT_CLOSE_EN__OFFSET, 0x00000001
 7244              	.set CYFLD_BLE_BLELL_INIT_CLOSE_EN__SIZE, 0x00000001
 7245              	.set CYFLD_BLE_BLELL_CONN_REQ_TX_EN__OFFSET, 0x00000002
 7246              	.set CYFLD_BLE_BLELL_CONN_REQ_TX_EN__SIZE, 0x00000001
 7247              	.set CYFLD_BLE_BLELL_CONN_CREATED__OFFSET, 0x00000004
 7248              	.set CYFLD_BLE_BLELL_CONN_CREATED__SIZE, 0x00000001
 7249              	.set CYFLD_BLE_BLELL_INIT_CHANNEL_MAP__OFFSET, 0x0000000d
 7250              	.set CYFLD_BLE_BLELL_INIT_CHANNEL_MAP__SIZE, 0x00000003
 7251              	.set CYREG_BLE_BLELL_CONN_CONFIG, 0x402e11e0
 7252              	.set CYFLD_BLE_BLELL_RX_PKT_LIMIT__OFFSET, 0x00000000
 7253              	.set CYFLD_BLE_BLELL_RX_PKT_LIMIT__SIZE, 0x00000004
 7254              	.set CYFLD_BLE_BLELL_RX_INTR_THRESHOLD__OFFSET, 0x00000004
 7255              	.set CYFLD_BLE_BLELL_RX_INTR_THRESHOLD__SIZE, 0x00000004
 7256              	.set CYFLD_BLE_BLELL_MD_BIT_CLEAR__OFFSET, 0x00000008
 7257              	.set CYFLD_BLE_BLELL_MD_BIT_CLEAR__SIZE, 0x00000001
 7258              	.set CYFLD_BLE_BLELL_DSM_SLOT_VARIANCE__OFFSET, 0x0000000b
 7259              	.set CYFLD_BLE_BLELL_DSM_SLOT_VARIANCE__SIZE, 0x00000001
 7260              	.set CYFLD_BLE_BLELL_SLV_MD_CONFIG__OFFSET, 0x0000000c
 7261              	.set CYFLD_BLE_BLELL_SLV_MD_CONFIG__SIZE, 0x00000001
 7262              	.set CYFLD_BLE_BLELL_EXTEND_CU_TX_WIN__OFFSET, 0x0000000d
 7263              	.set CYFLD_BLE_BLELL_EXTEND_CU_TX_WIN__SIZE, 0x00000001
 7264              	.set CYFLD_BLE_BLELL_MASK_SUTO_AT_UPDT__OFFSET, 0x0000000e
 7265              	.set CYFLD_BLE_BLELL_MASK_SUTO_AT_UPDT__SIZE, 0x00000001
 7266              	.set CYFLD_BLE_BLELL_CONN_REQ_1SLOT_EARLY__OFFSET, 0x0000000f
 7267              	.set CYFLD_BLE_BLELL_CONN_REQ_1SLOT_EARLY__SIZE, 0x00000001
 7268              	.set CYREG_BLE_BLELL_CONN_CH_TX_POWER, 0x402e11e4
 7269              	.set CYFLD_BLE_BLELL_CONNCH_TRANSMIT_POWER__OFFSET, 0x00000000
 7270              	.set CYFLD_BLE_BLELL_CONNCH_TRANSMIT_POWER__SIZE, 0x00000010
 7271              	.set CYREG_BLE_BLELL_CONN_PARAM1, 0x402e11e8
 7272              	.set CYFLD_BLE_BLELL_SCA_PARAM__OFFSET, 0x00000000
 7273              	.set CYFLD_BLE_BLELL_SCA_PARAM__SIZE, 0x00000003
 7274              	.set CYFLD_BLE_BLELL_HOP_INCREMENT_PARAM__OFFSET, 0x00000003
 7275              	.set CYFLD_BLE_BLELL_HOP_INCREMENT_PARAM__SIZE, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 129


 7276              	.set CYFLD_BLE_BLELL_CRC_INIT_L__OFFSET, 0x00000008
 7277              	.set CYFLD_BLE_BLELL_CRC_INIT_L__SIZE, 0x00000008
 7278              	.set CYREG_BLE_BLELL_CONN_PARAM2, 0x402e11ec
 7279              	.set CYFLD_BLE_BLELL_CRC_INIT_H__OFFSET, 0x00000000
 7280              	.set CYFLD_BLE_BLELL_CRC_INIT_H__SIZE, 0x00000010
 7281              	.set CYREG_BLE_BLELL_CONN_INTR_MASK, 0x402e11f0
 7282              	.set CYFLD_BLE_BLELL_CONN_CL_INT_EN__OFFSET, 0x00000000
 7283              	.set CYFLD_BLE_BLELL_CONN_CL_INT_EN__SIZE, 0x00000001
 7284              	.set CYFLD_BLE_BLELL_CONN_ESTB_INT_EN__OFFSET, 0x00000001
 7285              	.set CYFLD_BLE_BLELL_CONN_ESTB_INT_EN__SIZE, 0x00000001
 7286              	.set CYFLD_BLE_BLELL_MAP_UPDT_INT_EN__OFFSET, 0x00000002
 7287              	.set CYFLD_BLE_BLELL_MAP_UPDT_INT_EN__SIZE, 0x00000001
 7288              	.set CYFLD_BLE_BLELL_START_CE_INT_EN__OFFSET, 0x00000003
 7289              	.set CYFLD_BLE_BLELL_START_CE_INT_EN__SIZE, 0x00000001
 7290              	.set CYFLD_BLE_BLELL_CLOSE_CE_INT_EN__OFFSET, 0x00000004
 7291              	.set CYFLD_BLE_BLELL_CLOSE_CE_INT_EN__SIZE, 0x00000001
 7292              	.set CYFLD_BLE_BLELL_CE_TX_ACK_INT_EN__OFFSET, 0x00000005
 7293              	.set CYFLD_BLE_BLELL_CE_TX_ACK_INT_EN__SIZE, 0x00000001
 7294              	.set CYFLD_BLE_BLELL_CE_RX_INT_EN__OFFSET, 0x00000006
 7295              	.set CYFLD_BLE_BLELL_CE_RX_INT_EN__SIZE, 0x00000001
 7296              	.set CYFLD_BLE_BLELL_CONN_UPDATE_INTR_EN__OFFSET, 0x00000007
 7297              	.set CYFLD_BLE_BLELL_CONN_UPDATE_INTR_EN__SIZE, 0x00000001
 7298              	.set CYFLD_BLE_BLELL_RX_GOOD_PDU_INT_EN__OFFSET, 0x00000008
 7299              	.set CYFLD_BLE_BLELL_RX_GOOD_PDU_INT_EN__SIZE, 0x00000001
 7300              	.set CYFLD_BLE_BLELL_RX_BAD_PDU_INT_EN__OFFSET, 0x00000009
 7301              	.set CYFLD_BLE_BLELL_RX_BAD_PDU_INT_EN__SIZE, 0x00000001
 7302              	.set CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL, 0x402e11f4
 7303              	.set CYFLD_BLE_BLELL_SLAVE_TIME_SET_VAL__OFFSET, 0x00000000
 7304              	.set CYFLD_BLE_BLELL_SLAVE_TIME_SET_VAL__SIZE, 0x00000008
 7305              	.set CYFLD_BLE_BLELL_SLAVE_TIME_ADJ_VAL__OFFSET, 0x00000008
 7306              	.set CYFLD_BLE_BLELL_SLAVE_TIME_ADJ_VAL__SIZE, 0x00000008
 7307              	.set CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL, 0x402e11f8
 7308              	.set CYFLD_BLE_BLELL_ACC_TRIGGER_THRESHOLD__OFFSET, 0x00000000
 7309              	.set CYFLD_BLE_BLELL_ACC_TRIGGER_THRESHOLD__SIZE, 0x00000006
 7310              	.set CYFLD_BLE_BLELL_ACC_TRIGGER_TIMEOUT__OFFSET, 0x00000008
 7311              	.set CYFLD_BLE_BLELL_ACC_TRIGGER_TIMEOUT__SIZE, 0x00000008
 7312              	.set CYREG_BLE_BLELL_DPLL_CONFIG, 0x402e1258
 7313              	.set CYFLD_BLE_BLELL_DPLL_CORREL_CONFIG__OFFSET, 0x00000000
 7314              	.set CYFLD_BLE_BLELL_DPLL_CORREL_CONFIG__SIZE, 0x00000010
 7315              	.set CYREG_BLE_BLELL_WHITELIST_BASE_ADDR, 0x402e1340
 7316              	.set CYFLD_BLE_BLELL_WL_BASE_ADDR__OFFSET, 0x00000000
 7317              	.set CYFLD_BLE_BLELL_WL_BASE_ADDR__SIZE, 0x00000010
 7318              	.set CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL, 0x402e13a4
 7319              	.set CYFLD_BLE_BLELL_CONN_UPDT_INTERVAL__OFFSET, 0x00000000
 7320              	.set CYFLD_BLE_BLELL_CONN_UPDT_INTERVAL__SIZE, 0x00000010
 7321              	.set CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY, 0x402e13a8
 7322              	.set CYFLD_BLE_BLELL_CONN_UPDT_SLV_LATENCY__OFFSET, 0x00000000
 7323              	.set CYFLD_BLE_BLELL_CONN_UPDT_SLV_LATENCY__SIZE, 0x00000010
 7324              	.set CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO, 0x402e13ac
 7325              	.set CYFLD_BLE_BLELL_CONN_UPDT_SUP_TO__OFFSET, 0x00000000
 7326              	.set CYFLD_BLE_BLELL_CONN_UPDT_SUP_TO__SIZE, 0x00000010
 7327              	.set CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL, 0x402e13b0
 7328              	.set CYFLD_BLE_BLELL_SL_CONN_INTERVAL_VAL__OFFSET, 0x00000000
 7329              	.set CYFLD_BLE_BLELL_SL_CONN_INTERVAL_VAL__SIZE, 0x00000010
 7330              	.set CYREG_BLE_BLELL_CONN_REQ_WORD0, 0x402e13c0
 7331              	.set CYFLD_BLE_BLELL_ACCESS_ADDR_LOWER__OFFSET, 0x00000000
 7332              	.set CYFLD_BLE_BLELL_ACCESS_ADDR_LOWER__SIZE, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 130


 7333              	.set CYREG_BLE_BLELL_CONN_REQ_WORD1, 0x402e13c4
 7334              	.set CYFLD_BLE_BLELL_ACCESS_ADDR_UPPER__OFFSET, 0x00000000
 7335              	.set CYFLD_BLE_BLELL_ACCESS_ADDR_UPPER__SIZE, 0x00000010
 7336              	.set CYREG_BLE_BLELL_CONN_REQ_WORD2, 0x402e13c8
 7337              	.set CYFLD_BLE_BLELL_TX_WINDOW_SIZE_VAL__OFFSET, 0x00000000
 7338              	.set CYFLD_BLE_BLELL_TX_WINDOW_SIZE_VAL__SIZE, 0x00000008
 7339              	.set CYFLD_BLE_BLELL_CRC_INIT_LOWER__OFFSET, 0x00000008
 7340              	.set CYFLD_BLE_BLELL_CRC_INIT_LOWER__SIZE, 0x00000008
 7341              	.set CYREG_BLE_BLELL_CONN_REQ_WORD3, 0x402e13cc
 7342              	.set CYFLD_BLE_BLELL_CRC_INIT_UPPER__OFFSET, 0x00000000
 7343              	.set CYFLD_BLE_BLELL_CRC_INIT_UPPER__SIZE, 0x00000010
 7344              	.set CYREG_BLE_BLELL_CONN_REQ_WORD4, 0x402e13d0
 7345              	.set CYREG_BLE_BLELL_CONN_REQ_WORD5, 0x402e13d4
 7346              	.set CYFLD_BLE_BLELL_CONNECTION_INTERVAL_VAL__OFFSET, 0x00000000
 7347              	.set CYFLD_BLE_BLELL_CONNECTION_INTERVAL_VAL__SIZE, 0x00000010
 7348              	.set CYREG_BLE_BLELL_CONN_REQ_WORD6, 0x402e13d8
 7349              	.set CYFLD_BLE_BLELL_SLAVE_LATENCY_VAL__OFFSET, 0x00000000
 7350              	.set CYFLD_BLE_BLELL_SLAVE_LATENCY_VAL__SIZE, 0x00000010
 7351              	.set CYREG_BLE_BLELL_CONN_REQ_WORD7, 0x402e13dc
 7352              	.set CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT_VAL__OFFSET, 0x00000000
 7353              	.set CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT_VAL__SIZE, 0x00000010
 7354              	.set CYREG_BLE_BLELL_CONN_REQ_WORD8, 0x402e13e0
 7355              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_LOWER__OFFSET, 0x00000000
 7356              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_LOWER__SIZE, 0x00000010
 7357              	.set CYREG_BLE_BLELL_CONN_REQ_WORD9, 0x402e13e4
 7358              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_MID__OFFSET, 0x00000000
 7359              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_MID__SIZE, 0x00000010
 7360              	.set CYREG_BLE_BLELL_CONN_REQ_WORD10, 0x402e13e8
 7361              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_UPPER__OFFSET, 0x00000000
 7362              	.set CYFLD_BLE_BLELL_DATA_CHANNELS_UPPER__SIZE, 0x00000005
 7363              	.set CYREG_BLE_BLELL_CONN_REQ_WORD11, 0x402e13ec
 7364              	.set CYFLD_BLE_BLELL_HOP_INCREMENT_2__OFFSET, 0x00000000
 7365              	.set CYFLD_BLE_BLELL_HOP_INCREMENT_2__SIZE, 0x00000005
 7366              	.set CYFLD_BLE_BLELL_SCA_2__OFFSET, 0x00000005
 7367              	.set CYFLD_BLE_BLELL_SCA_2__SIZE, 0x00000003
 7368              	.set CYREG_BLE_BLELL_PACKET_COUNTER0, 0x402e1400
 7369              	.set CYFLD_BLE_BLELL_PACKET_COUNTER_LOWER__OFFSET, 0x00000000
 7370              	.set CYFLD_BLE_BLELL_PACKET_COUNTER_LOWER__SIZE, 0x00000010
 7371              	.set CYREG_BLE_BLELL_PACKET_COUNTER1, 0x402e1404
 7372              	.set CYFLD_BLE_BLELL_PACKET_COUNTER_MIDDLE__OFFSET, 0x00000000
 7373              	.set CYFLD_BLE_BLELL_PACKET_COUNTER_MIDDLE__SIZE, 0x00000010
 7374              	.set CYREG_BLE_BLELL_PACKET_COUNTER2, 0x402e1408
 7375              	.set CYFLD_BLE_BLELL_PACKET_COUNTER_UPPER__OFFSET, 0x00000000
 7376              	.set CYFLD_BLE_BLELL_PACKET_COUNTER_UPPER__SIZE, 0x00000008
 7377              	.set CYREG_BLE_BLELL_IV_MASTER0, 0x402e1410
 7378              	.set CYFLD_BLE_BLELL_IV_MASTER_LOWER__OFFSET, 0x00000000
 7379              	.set CYFLD_BLE_BLELL_IV_MASTER_LOWER__SIZE, 0x00000010
 7380              	.set CYREG_BLE_BLELL_IV_MASTER1, 0x402e1414
 7381              	.set CYFLD_BLE_BLELL_IV_MASTER_UPPER__OFFSET, 0x00000000
 7382              	.set CYFLD_BLE_BLELL_IV_MASTER_UPPER__SIZE, 0x00000010
 7383              	.set CYREG_BLE_BLELL_IV_SLAVE0, 0x402e1418
 7384              	.set CYFLD_BLE_BLELL_IV_SLAVE_LOWER__OFFSET, 0x00000000
 7385              	.set CYFLD_BLE_BLELL_IV_SLAVE_LOWER__SIZE, 0x00000010
 7386              	.set CYREG_BLE_BLELL_IV_SLAVE1, 0x402e141c
 7387              	.set CYFLD_BLE_BLELL_IV_SLAVE_UPPER__OFFSET, 0x00000000
 7388              	.set CYFLD_BLE_BLELL_IV_SLAVE_UPPER__SIZE, 0x00000010
 7389              	.set CYREG_BLE_BLELL_ENC_KEY0, 0x402e1420
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 131


 7390              	.set CYFLD_BLE_BLELL_ENC_KEY__OFFSET, 0x00000000
 7391              	.set CYFLD_BLE_BLELL_ENC_KEY__SIZE, 0x00000010
 7392              	.set CYREG_BLE_BLELL_ENC_KEY1, 0x402e1424
 7393              	.set CYREG_BLE_BLELL_ENC_KEY2, 0x402e1428
 7394              	.set CYREG_BLE_BLELL_ENC_KEY3, 0x402e142c
 7395              	.set CYREG_BLE_BLELL_ENC_KEY4, 0x402e1430
 7396              	.set CYREG_BLE_BLELL_ENC_KEY5, 0x402e1434
 7397              	.set CYREG_BLE_BLELL_ENC_KEY6, 0x402e1438
 7398              	.set CYREG_BLE_BLELL_ENC_KEY7, 0x402e143c
 7399              	.set CYREG_BLE_BLELL_DATA0, 0x402e1440
 7400              	.set CYFLD_BLE_BLELL_DATA0__OFFSET, 0x00000000
 7401              	.set CYFLD_BLE_BLELL_DATA0__SIZE, 0x00000010
 7402              	.set CYREG_BLE_BLELL_DATA1, 0x402e1444
 7403              	.set CYFLD_BLE_BLELL_DATA1__OFFSET, 0x00000000
 7404              	.set CYFLD_BLE_BLELL_DATA1__SIZE, 0x00000010
 7405              	.set CYREG_BLE_BLELL_DATA2, 0x402e1448
 7406              	.set CYFLD_BLE_BLELL_DATA2__OFFSET, 0x00000000
 7407              	.set CYFLD_BLE_BLELL_DATA2__SIZE, 0x00000010
 7408              	.set CYREG_BLE_BLELL_DATA3, 0x402e144c
 7409              	.set CYFLD_BLE_BLELL_DATA3__OFFSET, 0x00000000
 7410              	.set CYFLD_BLE_BLELL_DATA3__SIZE, 0x00000010
 7411              	.set CYREG_BLE_BLELL_DATA4, 0x402e1450
 7412              	.set CYFLD_BLE_BLELL_DATA4__OFFSET, 0x00000000
 7413              	.set CYFLD_BLE_BLELL_DATA4__SIZE, 0x00000010
 7414              	.set CYREG_BLE_BLELL_DATA5, 0x402e1454
 7415              	.set CYFLD_BLE_BLELL_DATA5__OFFSET, 0x00000000
 7416              	.set CYFLD_BLE_BLELL_DATA5__SIZE, 0x00000010
 7417              	.set CYREG_BLE_BLELL_DATA6, 0x402e1458
 7418              	.set CYFLD_BLE_BLELL_DATA6__OFFSET, 0x00000000
 7419              	.set CYFLD_BLE_BLELL_DATA6__SIZE, 0x00000010
 7420              	.set CYREG_BLE_BLELL_DATA7, 0x402e145c
 7421              	.set CYFLD_BLE_BLELL_DATA7__OFFSET, 0x00000000
 7422              	.set CYFLD_BLE_BLELL_DATA7__SIZE, 0x00000010
 7423              	.set CYREG_BLE_BLELL_DATA8, 0x402e1460
 7424              	.set CYFLD_BLE_BLELL_DATA8__OFFSET, 0x00000000
 7425              	.set CYFLD_BLE_BLELL_DATA8__SIZE, 0x00000010
 7426              	.set CYREG_BLE_BLELL_DATA9, 0x402e1464
 7427              	.set CYFLD_BLE_BLELL_DATA9__OFFSET, 0x00000000
 7428              	.set CYFLD_BLE_BLELL_DATA9__SIZE, 0x00000010
 7429              	.set CYREG_BLE_BLELL_DATA10, 0x402e1468
 7430              	.set CYFLD_BLE_BLELL_DATA10__OFFSET, 0x00000000
 7431              	.set CYFLD_BLE_BLELL_DATA10__SIZE, 0x00000010
 7432              	.set CYREG_BLE_BLELL_DATA11, 0x402e146c
 7433              	.set CYFLD_BLE_BLELL_DATA11__OFFSET, 0x00000000
 7434              	.set CYFLD_BLE_BLELL_DATA11__SIZE, 0x00000010
 7435              	.set CYREG_BLE_BLELL_DATA12, 0x402e1470
 7436              	.set CYFLD_BLE_BLELL_DATA12__OFFSET, 0x00000000
 7437              	.set CYFLD_BLE_BLELL_DATA12__SIZE, 0x00000010
 7438              	.set CYREG_BLE_BLELL_DATA13, 0x402e1474
 7439              	.set CYFLD_BLE_BLELL_DATA13__OFFSET, 0x00000000
 7440              	.set CYFLD_BLE_BLELL_DATA13__SIZE, 0x00000008
 7441              	.set CYREG_BLE_BLELL_MIC_IN0, 0x402e1478
 7442              	.set CYFLD_BLE_BLELL_MIC_IN_LOWER__OFFSET, 0x00000000
 7443              	.set CYFLD_BLE_BLELL_MIC_IN_LOWER__SIZE, 0x00000010
 7444              	.set CYREG_BLE_BLELL_MIC_IN1, 0x402e147c
 7445              	.set CYFLD_BLE_BLELL_MIC_IN_UPPER__OFFSET, 0x00000000
 7446              	.set CYFLD_BLE_BLELL_MIC_IN_UPPER__SIZE, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 132


 7447              	.set CYREG_BLE_BLELL_MIC_OUT0, 0x402e1480
 7448              	.set CYFLD_BLE_BLELL_MIC_OUT_LOWER__OFFSET, 0x00000000
 7449              	.set CYFLD_BLE_BLELL_MIC_OUT_LOWER__SIZE, 0x00000010
 7450              	.set CYREG_BLE_BLELL_MIC_OUT1, 0x402e1484
 7451              	.set CYFLD_BLE_BLELL_MIC_OUT_UPPER__OFFSET, 0x00000000
 7452              	.set CYFLD_BLE_BLELL_MIC_OUT_UPPER__SIZE, 0x00000010
 7453              	.set CYREG_BLE_BLELL_ENC_PARAMS, 0x402e1488
 7454              	.set CYFLD_BLE_BLELL_DATA_PDU_HEADER__OFFSET, 0x00000000
 7455              	.set CYFLD_BLE_BLELL_DATA_PDU_HEADER__SIZE, 0x00000002
 7456              	.set CYFLD_BLE_BLELL_PAYLOAD_LENGTH__OFFSET, 0x00000002
 7457              	.set CYFLD_BLE_BLELL_PAYLOAD_LENGTH__SIZE, 0x00000005
 7458              	.set CYFLD_BLE_BLELL_DIRECTION__OFFSET, 0x00000007
 7459              	.set CYFLD_BLE_BLELL_DIRECTION__SIZE, 0x00000001
 7460              	.set CYREG_BLE_BLELL_ENC_CONFIG, 0x402e1490
 7461              	.set CYFLD_BLE_BLELL_START_PROC__OFFSET, 0x00000000
 7462              	.set CYFLD_BLE_BLELL_START_PROC__SIZE, 0x00000001
 7463              	.set CYFLD_BLE_BLELL_ECB_CCM__OFFSET, 0x00000001
 7464              	.set CYFLD_BLE_BLELL_ECB_CCM__SIZE, 0x00000001
 7465              	.set CYFLD_BLE_BLELL_DEC_ENC__OFFSET, 0x00000002
 7466              	.set CYFLD_BLE_BLELL_DEC_ENC__SIZE, 0x00000001
 7467              	.set CYREG_BLE_BLELL_ENC_INTR_EN, 0x402e1498
 7468              	.set CYFLD_BLE_BLELL_AUTH_PASS_INTR_EN__OFFSET, 0x00000000
 7469              	.set CYFLD_BLE_BLELL_AUTH_PASS_INTR_EN__SIZE, 0x00000001
 7470              	.set CYFLD_BLE_BLELL_ECB_PROC_INTR_EN__OFFSET, 0x00000001
 7471              	.set CYFLD_BLE_BLELL_ECB_PROC_INTR_EN__SIZE, 0x00000001
 7472              	.set CYFLD_BLE_BLELL_CCM_PROC_INTR_EN__OFFSET, 0x00000002
 7473              	.set CYFLD_BLE_BLELL_CCM_PROC_INTR_EN__SIZE, 0x00000001
 7474              	.set CYREG_BLE_BLELL_ENC_INTR, 0x402e14a0
 7475              	.set CYFLD_BLE_BLELL_AUTH_PASS_INTR__OFFSET, 0x00000000
 7476              	.set CYFLD_BLE_BLELL_AUTH_PASS_INTR__SIZE, 0x00000001
 7477              	.set CYFLD_BLE_BLELL_ECB_PROC_INTR__OFFSET, 0x00000001
 7478              	.set CYFLD_BLE_BLELL_ECB_PROC_INTR__SIZE, 0x00000001
 7479              	.set CYFLD_BLE_BLELL_CCM_PROC_INTR__OFFSET, 0x00000002
 7480              	.set CYFLD_BLE_BLELL_CCM_PROC_INTR__SIZE, 0x00000001
 7481              	.set CYFLD_BLE_BLELL_IN_DATA_CLEAR__OFFSET, 0x00000003
 7482              	.set CYFLD_BLE_BLELL_IN_DATA_CLEAR__SIZE, 0x00000001
 7483              	.set CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR, 0x402e1600
 7484              	.set CYFLD_BLE_BLELL_CONN_TX_MEM_BASE_ADDR__OFFSET, 0x00000000
 7485              	.set CYFLD_BLE_BLELL_CONN_TX_MEM_BASE_ADDR__SIZE, 0x00000010
 7486              	.set CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR, 0x402e1800
 7487              	.set CYFLD_BLE_BLELL_CONN_RX_MEM_BASE_ADDR__OFFSET, 0x00000000
 7488              	.set CYFLD_BLE_BLELL_CONN_RX_MEM_BASE_ADDR__SIZE, 0x00000010
 7489              	.set CYREG_BLE_BLELL_PDU_RESP_TIMER, 0x402e1a04
 7490              	.set CYFLD_BLE_BLELL_PDU_RESP_TIME_VAL__OFFSET, 0x00000000
 7491              	.set CYFLD_BLE_BLELL_PDU_RESP_TIME_VAL__SIZE, 0x00000010
 7492              	.set CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP, 0x402e1a08
 7493              	.set CYFLD_BLE_BLELL_NEXT_RESPONSE_INSTANT__OFFSET, 0x00000000
 7494              	.set CYFLD_BLE_BLELL_NEXT_RESPONSE_INSTANT__SIZE, 0x00000010
 7495              	.set CYREG_BLE_BLELL_NEXT_SUP_TO, 0x402e1a0c
 7496              	.set CYFLD_BLE_BLELL_NEXT_TIMEOUT_INSTANT__OFFSET, 0x00000000
 7497              	.set CYFLD_BLE_BLELL_NEXT_TIMEOUT_INSTANT__SIZE, 0x00000010
 7498              	.set CYREG_BLE_BLELL_LLH_FEATURE_CONFIG, 0x402e1a10
 7499              	.set CYFLD_BLE_BLELL_QUICK_TRANSMIT__OFFSET, 0x00000000
 7500              	.set CYFLD_BLE_BLELL_QUICK_TRANSMIT__SIZE, 0x00000001
 7501              	.set CYFLD_BLE_BLELL_SL_DSM_EN__OFFSET, 0x00000001
 7502              	.set CYFLD_BLE_BLELL_SL_DSM_EN__SIZE, 0x00000001
 7503              	.set CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE, 0x402e1a14
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 133


 7504              	.set CYFLD_BLE_BLELL_STEPDN__OFFSET, 0x00000000
 7505              	.set CYFLD_BLE_BLELL_STEPDN__SIZE, 0x00000004
 7506              	.set CYFLD_BLE_BLELL_STEPUP__OFFSET, 0x00000004
 7507              	.set CYFLD_BLE_BLELL_STEPUP__SIZE, 0x00000004
 7508              	.set CYFLD_BLE_BLELL_WINDOW_MIN_FW__OFFSET, 0x00000008
 7509              	.set CYFLD_BLE_BLELL_WINDOW_MIN_FW__SIZE, 0x00000008
 7510              	.set CYREG_BLE_BLELL_SLV_WIN_ADJ, 0x402e1a18
 7511              	.set CYFLD_BLE_BLELL_SLV_WIN_ADJ__OFFSET, 0x00000000
 7512              	.set CYFLD_BLE_BLELL_SLV_WIN_ADJ__SIZE, 0x0000000b
 7513              	.set CYREG_BLE_BLELL_SL_CONN_INTERVAL, 0x402e1a1c
 7514              	.set CYREG_BLE_BLELL_LE_PING_TIMER_ADDR, 0x402e1a20
 7515              	.set CYFLD_BLE_BLELL_CONN_PING_TIMER_ADDR__OFFSET, 0x00000000
 7516              	.set CYFLD_BLE_BLELL_CONN_PING_TIMER_ADDR__SIZE, 0x00000010
 7517              	.set CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET, 0x402e1a24
 7518              	.set CYFLD_BLE_BLELL_CONN_PING_TIMER_OFFSET__OFFSET, 0x00000000
 7519              	.set CYFLD_BLE_BLELL_CONN_PING_TIMER_OFFSET__SIZE, 0x00000010
 7520              	.set CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP, 0x402e1a28
 7521              	.set CYFLD_BLE_BLELL_CONN_PING_TIMER_NEXT_EXP__OFFSET, 0x00000000
 7522              	.set CYFLD_BLE_BLELL_CONN_PING_TIMER_NEXT_EXP__SIZE, 0x00000010
 7523              	.set CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT, 0x402e1a2c
 7524              	.set CYFLD_BLE_BLELL_CONN_SEC_CURRENT_WRAP__OFFSET, 0x00000000
 7525              	.set CYFLD_BLE_BLELL_CONN_SEC_CURRENT_WRAP__SIZE, 0x00000010
 7526              	.set CYREG_BLE_BLELL_TX_EN_EXT_DELAY, 0x402e1e00
 7527              	.set CYFLD_BLE_BLELL_TXEN_EXT_DELAY__OFFSET, 0x00000000
 7528              	.set CYFLD_BLE_BLELL_TXEN_EXT_DELAY__SIZE, 0x00000005
 7529              	.set CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY, 0x402e1e04
 7530              	.set CYFLD_BLE_BLELL_RX_EN_DELAY__OFFSET, 0x00000000
 7531              	.set CYFLD_BLE_BLELL_RX_EN_DELAY__SIZE, 0x00000008
 7532              	.set CYFLD_BLE_BLELL_TX_EN_DELAY__OFFSET, 0x00000008
 7533              	.set CYFLD_BLE_BLELL_TX_EN_DELAY__SIZE, 0x00000008
 7534              	.set CYDEV_BLE_BLESS_BASE, 0x402ef000
 7535              	.set CYDEV_BLE_BLESS_SIZE, 0x00001000
 7536              	.set CYREG_BLE_BLESS_WCO_CONFIG, 0x402ef000
 7537              	.set CYFLD_BLE_BLESS_LPM_EN__OFFSET, 0x00000000
 7538              	.set CYFLD_BLE_BLESS_LPM_EN__SIZE, 0x00000001
 7539              	.set CYFLD_BLE_BLESS_LPM_AUTO__OFFSET, 0x00000001
 7540              	.set CYFLD_BLE_BLESS_LPM_AUTO__SIZE, 0x00000001
 7541              	.set CYFLD_BLE_BLESS_EXT_INPUT_EN__OFFSET, 0x00000002
 7542              	.set CYFLD_BLE_BLESS_EXT_INPUT_EN__SIZE, 0x00000001
 7543              	.set CYFLD_BLE_BLESS_ENBUS__OFFSET, 0x00000010
 7544              	.set CYFLD_BLE_BLESS_ENBUS__SIZE, 0x00000008
 7545              	.set CYFLD_BLE_BLESS_ENABLE__OFFSET, 0x0000001f
 7546              	.set CYFLD_BLE_BLESS_ENABLE__SIZE, 0x00000001
 7547              	.set CYREG_BLE_BLESS_WCO_STATUS, 0x402ef004
 7548              	.set CYFLD_BLE_BLESS_OUT_BLNK_A__OFFSET, 0x00000000
 7549              	.set CYFLD_BLE_BLESS_OUT_BLNK_A__SIZE, 0x00000001
 7550              	.set CYREG_BLE_BLESS_RF_CONFIG, 0x402ef060
 7551              	.set CYFLD_BLE_BLESS_RF_ENABLE__OFFSET, 0x00000000
 7552              	.set CYFLD_BLE_BLESS_RF_ENABLE__SIZE, 0x00000001
 7553              	.set CYFLD_BLE_BLESS_DDFT_MUX_CFG1__OFFSET, 0x00000004
 7554              	.set CYFLD_BLE_BLESS_DDFT_MUX_CFG1__SIZE, 0x00000004
 7555              	.set CYFLD_BLE_BLESS_DDFT_MUX_CFG2__OFFSET, 0x00000008
 7556              	.set CYFLD_BLE_BLESS_DDFT_MUX_CFG2__SIZE, 0x00000004
 7557              	.set CYFLD_BLE_BLESS_BPKTCTL_FW__OFFSET, 0x0000000e
 7558              	.set CYFLD_BLE_BLESS_BPKTCTL_FW__SIZE, 0x00000001
 7559              	.set CYFLD_BLE_BLESS_BPKTCTL_FW_DRIVE__OFFSET, 0x0000000f
 7560              	.set CYFLD_BLE_BLESS_BPKTCTL_FW_DRIVE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 134


 7561              	.set CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG, 0x402ef064
 7562              	.set CYFLD_BLE_BLESS_SYSCLK_DIV__OFFSET, 0x00000000
 7563              	.set CYFLD_BLE_BLESS_SYSCLK_DIV__SIZE, 0x00000002
 7564              	.set CYFLD_BLE_BLESS_LLCLK_DIV__OFFSET, 0x00000002
 7565              	.set CYFLD_BLE_BLESS_LLCLK_DIV__SIZE, 0x00000002
 7566              	.set CYREG_BLE_BLESS_LL_DSM_INTR_STAT, 0x402ef068
 7567              	.set CYFLD_BLE_BLESS_DSM_ENTERED_INTR__OFFSET, 0x00000000
 7568              	.set CYFLD_BLE_BLESS_DSM_ENTERED_INTR__SIZE, 0x00000001
 7569              	.set CYFLD_BLE_BLESS_DSM_EXITED_INTR__OFFSET, 0x00000001
 7570              	.set CYFLD_BLE_BLESS_DSM_EXITED_INTR__SIZE, 0x00000001
 7571              	.set CYFLD_BLE_BLESS_XTAL_ON_INTR__OFFSET, 0x00000008
 7572              	.set CYFLD_BLE_BLESS_XTAL_ON_INTR__SIZE, 0x00000001
 7573              	.set CYREG_BLE_BLESS_LL_DSM_CTRL, 0x402ef06c
 7574              	.set CYFLD_BLE_BLESS_DSM_EXIT__OFFSET, 0x00000000
 7575              	.set CYFLD_BLE_BLESS_DSM_EXIT__SIZE, 0x00000001
 7576              	.set CYFLD_BLE_BLESS_DSM_ENTERED_INTR_MASK__OFFSET, 0x00000001
 7577              	.set CYFLD_BLE_BLESS_DSM_ENTERED_INTR_MASK__SIZE, 0x00000001
 7578              	.set CYFLD_BLE_BLESS_DSM_EXITED_INTR_MASK__OFFSET, 0x00000002
 7579              	.set CYFLD_BLE_BLESS_DSM_EXITED_INTR_MASK__SIZE, 0x00000001
 7580              	.set CYFLD_BLE_BLESS_XTAL_ON_INTR_MASK__OFFSET, 0x00000003
 7581              	.set CYFLD_BLE_BLESS_XTAL_ON_INTR_MASK__SIZE, 0x00000001
 7582              	.set CYREG_BLE_BLESS_LL_CLK_EN, 0x402ef070
 7583              	.set CYFLD_BLE_BLESS_CLK_EN__OFFSET, 0x00000000
 7584              	.set CYFLD_BLE_BLESS_CLK_EN__SIZE, 0x00000001
 7585              	.set CYFLD_BLE_BLESS_CY_CORREL_EN__OFFSET, 0x00000001
 7586              	.set CYFLD_BLE_BLESS_CY_CORREL_EN__SIZE, 0x00000001
 7587              	.set CYREG_BLE_BLESS_LF_CLK_CTRL, 0x402ef074
 7588              	.set CYFLD_BLE_BLESS_DISABLE_LF_CLK__OFFSET, 0x00000000
 7589              	.set CYFLD_BLE_BLESS_DISABLE_LF_CLK__SIZE, 0x00000001
 7590              	.set CYREG_BLE_BLESS_WCO_TRIM, 0x402eff00
 7591              	.set CYFLD_BLE_BLESS_XGM__OFFSET, 0x00000000
 7592              	.set CYFLD_BLE_BLESS_XGM__SIZE, 0x00000003
 7593              	.set CYFLD_BLE_BLESS_LPM_GM__OFFSET, 0x00000004
 7594              	.set CYFLD_BLE_BLESS_LPM_GM__SIZE, 0x00000002
 7595              	.set CYDEV_CTBM0_BASE, 0x40300000
 7596              	.set CYDEV_CTBM0_SIZE, 0x00010000
 7597              	.set CYREG_CTBM0_CTB_CTRL, 0x40300000
 7598              	.set CYFLD_CTBM_DEEPSLEEP_ON__OFFSET, 0x0000001e
 7599              	.set CYFLD_CTBM_DEEPSLEEP_ON__SIZE, 0x00000001
 7600              	.set CYFLD_CTBM_ENABLED__OFFSET, 0x0000001f
 7601              	.set CYFLD_CTBM_ENABLED__SIZE, 0x00000001
 7602              	.set CYREG_CTBM0_OA_RES0_CTRL, 0x40300004
 7603              	.set CYFLD_CTBM_OA0_PWR_MODE__OFFSET, 0x00000000
 7604              	.set CYFLD_CTBM_OA0_PWR_MODE__SIZE, 0x00000002
 7605              	.set CYVAL_CTBM_OA0_PWR_MODE_OFF, 0x00000000
 7606              	.set CYVAL_CTBM_OA0_PWR_MODE_LOW, 0x00000001
 7607              	.set CYVAL_CTBM_OA0_PWR_MODE_MEDIUM, 0x00000002
 7608              	.set CYVAL_CTBM_OA0_PWR_MODE_HIGH, 0x00000003
 7609              	.set CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET, 0x00000002
 7610              	.set CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE, 0x00000001
 7611              	.set CYFLD_CTBM_OA0_COMP_EN__OFFSET, 0x00000004
 7612              	.set CYFLD_CTBM_OA0_COMP_EN__SIZE, 0x00000001
 7613              	.set CYFLD_CTBM_OA0_HYST_EN__OFFSET, 0x00000005
 7614              	.set CYFLD_CTBM_OA0_HYST_EN__SIZE, 0x00000001
 7615              	.set CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET, 0x00000006
 7616              	.set CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE, 0x00000001
 7617              	.set CYFLD_CTBM_OA0_DSI_LEVEL__OFFSET, 0x00000007
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 135


 7618              	.set CYFLD_CTBM_OA0_DSI_LEVEL__SIZE, 0x00000001
 7619              	.set CYFLD_CTBM_OA0_COMPINT__OFFSET, 0x00000008
 7620              	.set CYFLD_CTBM_OA0_COMPINT__SIZE, 0x00000002
 7621              	.set CYVAL_CTBM_OA0_COMPINT_DISABLE, 0x00000000
 7622              	.set CYVAL_CTBM_OA0_COMPINT_RISING, 0x00000001
 7623              	.set CYVAL_CTBM_OA0_COMPINT_FALLING, 0x00000002
 7624              	.set CYVAL_CTBM_OA0_COMPINT_BOTH, 0x00000003
 7625              	.set CYFLD_CTBM_OA0_PUMP_EN__OFFSET, 0x0000000b
 7626              	.set CYFLD_CTBM_OA0_PUMP_EN__SIZE, 0x00000001
 7627              	.set CYREG_CTBM0_OA_RES1_CTRL, 0x40300008
 7628              	.set CYFLD_CTBM_OA1_PWR_MODE__OFFSET, 0x00000000
 7629              	.set CYFLD_CTBM_OA1_PWR_MODE__SIZE, 0x00000002
 7630              	.set CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET, 0x00000002
 7631              	.set CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE, 0x00000001
 7632              	.set CYFLD_CTBM_OA1_COMP_EN__OFFSET, 0x00000004
 7633              	.set CYFLD_CTBM_OA1_COMP_EN__SIZE, 0x00000001
 7634              	.set CYFLD_CTBM_OA1_HYST_EN__OFFSET, 0x00000005
 7635              	.set CYFLD_CTBM_OA1_HYST_EN__SIZE, 0x00000001
 7636              	.set CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET, 0x00000006
 7637              	.set CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE, 0x00000001
 7638              	.set CYFLD_CTBM_OA1_DSI_LEVEL__OFFSET, 0x00000007
 7639              	.set CYFLD_CTBM_OA1_DSI_LEVEL__SIZE, 0x00000001
 7640              	.set CYFLD_CTBM_OA1_COMPINT__OFFSET, 0x00000008
 7641              	.set CYFLD_CTBM_OA1_COMPINT__SIZE, 0x00000002
 7642              	.set CYVAL_CTBM_OA1_COMPINT_DISABLE, 0x00000000
 7643              	.set CYVAL_CTBM_OA1_COMPINT_RISING, 0x00000001
 7644              	.set CYVAL_CTBM_OA1_COMPINT_FALLING, 0x00000002
 7645              	.set CYVAL_CTBM_OA1_COMPINT_BOTH, 0x00000003
 7646              	.set CYFLD_CTBM_OA1_PUMP_EN__OFFSET, 0x0000000b
 7647              	.set CYFLD_CTBM_OA1_PUMP_EN__SIZE, 0x00000001
 7648              	.set CYREG_CTBM0_COMP_STAT, 0x4030000c
 7649              	.set CYFLD_CTBM_OA0_COMP__OFFSET, 0x00000000
 7650              	.set CYFLD_CTBM_OA0_COMP__SIZE, 0x00000001
 7651              	.set CYFLD_CTBM_OA1_COMP__OFFSET, 0x00000010
 7652              	.set CYFLD_CTBM_OA1_COMP__SIZE, 0x00000001
 7653              	.set CYREG_CTBM0_INTR, 0x40300020
 7654              	.set CYFLD_CTBM_COMP0__OFFSET, 0x00000000
 7655              	.set CYFLD_CTBM_COMP0__SIZE, 0x00000001
 7656              	.set CYFLD_CTBM_COMP1__OFFSET, 0x00000001
 7657              	.set CYFLD_CTBM_COMP1__SIZE, 0x00000001
 7658              	.set CYREG_CTBM0_INTR_SET, 0x40300024
 7659              	.set CYFLD_CTBM_COMP0_SET__OFFSET, 0x00000000
 7660              	.set CYFLD_CTBM_COMP0_SET__SIZE, 0x00000001
 7661              	.set CYFLD_CTBM_COMP1_SET__OFFSET, 0x00000001
 7662              	.set CYFLD_CTBM_COMP1_SET__SIZE, 0x00000001
 7663              	.set CYREG_CTBM0_INTR_MASK, 0x40300028
 7664              	.set CYFLD_CTBM_COMP0_MASK__OFFSET, 0x00000000
 7665              	.set CYFLD_CTBM_COMP0_MASK__SIZE, 0x00000001
 7666              	.set CYFLD_CTBM_COMP1_MASK__OFFSET, 0x00000001
 7667              	.set CYFLD_CTBM_COMP1_MASK__SIZE, 0x00000001
 7668              	.set CYREG_CTBM0_INTR_MASKED, 0x4030002c
 7669              	.set CYFLD_CTBM_COMP0_MASKED__OFFSET, 0x00000000
 7670              	.set CYFLD_CTBM_COMP0_MASKED__SIZE, 0x00000001
 7671              	.set CYFLD_CTBM_COMP1_MASKED__OFFSET, 0x00000001
 7672              	.set CYFLD_CTBM_COMP1_MASKED__SIZE, 0x00000001
 7673              	.set CYREG_CTBM0_DFT_CTRL, 0x40300030
 7674              	.set CYFLD_CTBM_DFT_MODE__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 136


 7675              	.set CYFLD_CTBM_DFT_MODE__SIZE, 0x00000003
 7676              	.set CYFLD_CTBM_DFT_EN__OFFSET, 0x0000001f
 7677              	.set CYFLD_CTBM_DFT_EN__SIZE, 0x00000001
 7678              	.set CYREG_CTBM0_OA0_SW, 0x40300080
 7679              	.set CYFLD_CTBM_OA0P_A00__OFFSET, 0x00000000
 7680              	.set CYFLD_CTBM_OA0P_A00__SIZE, 0x00000001
 7681              	.set CYFLD_CTBM_OA0P_A20__OFFSET, 0x00000002
 7682              	.set CYFLD_CTBM_OA0P_A20__SIZE, 0x00000001
 7683              	.set CYFLD_CTBM_OA0P_A30__OFFSET, 0x00000003
 7684              	.set CYFLD_CTBM_OA0P_A30__SIZE, 0x00000001
 7685              	.set CYFLD_CTBM_OA0M_A11__OFFSET, 0x00000008
 7686              	.set CYFLD_CTBM_OA0M_A11__SIZE, 0x00000001
 7687              	.set CYFLD_CTBM_OA0M_A81__OFFSET, 0x0000000e
 7688              	.set CYFLD_CTBM_OA0M_A81__SIZE, 0x00000001
 7689              	.set CYFLD_CTBM_OA0O_D51__OFFSET, 0x00000012
 7690              	.set CYFLD_CTBM_OA0O_D51__SIZE, 0x00000001
 7691              	.set CYFLD_CTBM_OA0O_D81__OFFSET, 0x00000015
 7692              	.set CYFLD_CTBM_OA0O_D81__SIZE, 0x00000001
 7693              	.set CYREG_CTBM0_OA0_SW_CLEAR, 0x40300084
 7694              	.set CYREG_CTBM0_OA1_SW, 0x40300088
 7695              	.set CYFLD_CTBM_OA1P_A03__OFFSET, 0x00000000
 7696              	.set CYFLD_CTBM_OA1P_A03__SIZE, 0x00000001
 7697              	.set CYFLD_CTBM_OA1P_A13__OFFSET, 0x00000001
 7698              	.set CYFLD_CTBM_OA1P_A13__SIZE, 0x00000001
 7699              	.set CYFLD_CTBM_OA1P_A43__OFFSET, 0x00000004
 7700              	.set CYFLD_CTBM_OA1P_A43__SIZE, 0x00000001
 7701              	.set CYFLD_CTBM_OA1M_A22__OFFSET, 0x00000008
 7702              	.set CYFLD_CTBM_OA1M_A22__SIZE, 0x00000001
 7703              	.set CYFLD_CTBM_OA1M_A82__OFFSET, 0x0000000e
 7704              	.set CYFLD_CTBM_OA1M_A82__SIZE, 0x00000001
 7705              	.set CYFLD_CTBM_OA1O_D52__OFFSET, 0x00000012
 7706              	.set CYFLD_CTBM_OA1O_D52__SIZE, 0x00000001
 7707              	.set CYFLD_CTBM_OA1O_D62__OFFSET, 0x00000013
 7708              	.set CYFLD_CTBM_OA1O_D62__SIZE, 0x00000001
 7709              	.set CYFLD_CTBM_OA1O_D82__OFFSET, 0x00000015
 7710              	.set CYFLD_CTBM_OA1O_D82__SIZE, 0x00000001
 7711              	.set CYREG_CTBM0_OA1_SW_CLEAR, 0x4030008c
 7712              	.set CYREG_CTBM0_CTB_SW_HW_CTRL, 0x403000c0
 7713              	.set CYFLD_CTBM_P2_HW_CTRL__OFFSET, 0x00000002
 7714              	.set CYFLD_CTBM_P2_HW_CTRL__SIZE, 0x00000001
 7715              	.set CYFLD_CTBM_P3_HW_CTRL__OFFSET, 0x00000003
 7716              	.set CYFLD_CTBM_P3_HW_CTRL__SIZE, 0x00000001
 7717              	.set CYREG_CTBM0_CTB_SW_STATUS, 0x403000c4
 7718              	.set CYFLD_CTBM_OA0O_D51_STAT__OFFSET, 0x0000001c
 7719              	.set CYFLD_CTBM_OA0O_D51_STAT__SIZE, 0x00000001
 7720              	.set CYFLD_CTBM_OA1O_D52_STAT__OFFSET, 0x0000001d
 7721              	.set CYFLD_CTBM_OA1O_D52_STAT__SIZE, 0x00000001
 7722              	.set CYFLD_CTBM_OA1O_D62_STAT__OFFSET, 0x0000001e
 7723              	.set CYFLD_CTBM_OA1O_D62_STAT__SIZE, 0x00000001
 7724              	.set CYREG_CTBM0_OA0_OFFSET_TRIM, 0x40300f00
 7725              	.set CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET, 0x00000000
 7726              	.set CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE, 0x00000006
 7727              	.set CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM, 0x40300f04
 7728              	.set CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
 7729              	.set CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
 7730              	.set CYREG_CTBM0_OA0_COMP_TRIM, 0x40300f08
 7731              	.set CYFLD_CTBM_OA0_COMP_TRIM__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 137


 7732              	.set CYFLD_CTBM_OA0_COMP_TRIM__SIZE, 0x00000002
 7733              	.set CYREG_CTBM0_OA1_OFFSET_TRIM, 0x40300f0c
 7734              	.set CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET, 0x00000000
 7735              	.set CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE, 0x00000006
 7736              	.set CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM, 0x40300f10
 7737              	.set CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
 7738              	.set CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
 7739              	.set CYREG_CTBM0_OA1_COMP_TRIM, 0x40300f14
 7740              	.set CYFLD_CTBM_OA1_COMP_TRIM__OFFSET, 0x00000000
 7741              	.set CYFLD_CTBM_OA1_COMP_TRIM__SIZE, 0x00000002
 7742              	.set CYDEV_CTBM1_BASE, 0x40310000
 7743              	.set CYDEV_CTBM1_SIZE, 0x00010000
 7744              	.set CYREG_CTBM1_CTB_CTRL, 0x40310000
 7745              	.set CYREG_CTBM1_OA_RES0_CTRL, 0x40310004
 7746              	.set CYREG_CTBM1_OA_RES1_CTRL, 0x40310008
 7747              	.set CYREG_CTBM1_COMP_STAT, 0x4031000c
 7748              	.set CYREG_CTBM1_INTR, 0x40310020
 7749              	.set CYREG_CTBM1_INTR_SET, 0x40310024
 7750              	.set CYREG_CTBM1_INTR_MASK, 0x40310028
 7751              	.set CYREG_CTBM1_INTR_MASKED, 0x4031002c
 7752              	.set CYREG_CTBM1_DFT_CTRL, 0x40310030
 7753              	.set CYREG_CTBM1_OA0_SW, 0x40310080
 7754              	.set CYREG_CTBM1_OA0_SW_CLEAR, 0x40310084
 7755              	.set CYREG_CTBM1_OA1_SW, 0x40310088
 7756              	.set CYREG_CTBM1_OA1_SW_CLEAR, 0x4031008c
 7757              	.set CYREG_CTBM1_CTB_SW_HW_CTRL, 0x403100c0
 7758              	.set CYREG_CTBM1_CTB_SW_STATUS, 0x403100c4
 7759              	.set CYREG_CTBM1_OA0_OFFSET_TRIM, 0x40310f00
 7760              	.set CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM, 0x40310f04
 7761              	.set CYREG_CTBM1_OA0_COMP_TRIM, 0x40310f08
 7762              	.set CYREG_CTBM1_OA1_OFFSET_TRIM, 0x40310f0c
 7763              	.set CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM, 0x40310f10
 7764              	.set CYREG_CTBM1_OA1_COMP_TRIM, 0x40310f14
 7765              	.set CYDEV_SAR_BASE, 0x403a0000
 7766              	.set CYDEV_SAR_SIZE, 0x00010000
 7767              	.set CYREG_SAR_CTRL, 0x403a0000
 7768              	.set CYFLD_SAR_VREF_SEL__OFFSET, 0x00000004
 7769              	.set CYFLD_SAR_VREF_SEL__SIZE, 0x00000003
 7770              	.set CYVAL_SAR_VREF_SEL_VREF0, 0x00000000
 7771              	.set CYVAL_SAR_VREF_SEL_VREF1, 0x00000001
 7772              	.set CYVAL_SAR_VREF_SEL_VREF2, 0x00000002
 7773              	.set CYVAL_SAR_VREF_SEL_VREF_AROUTE, 0x00000003
 7774              	.set CYVAL_SAR_VREF_SEL_VBGR, 0x00000004
 7775              	.set CYVAL_SAR_VREF_SEL_VREF_EXT, 0x00000005
 7776              	.set CYVAL_SAR_VREF_SEL_VDDA_DIV_2, 0x00000006
 7777              	.set CYVAL_SAR_VREF_SEL_VDDA, 0x00000007
 7778              	.set CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET, 0x00000007
 7779              	.set CYFLD_SAR_VREF_BYP_CAP_EN__SIZE, 0x00000001
 7780              	.set CYFLD_SAR_NEG_SEL__OFFSET, 0x00000009
 7781              	.set CYFLD_SAR_NEG_SEL__SIZE, 0x00000003
 7782              	.set CYVAL_SAR_NEG_SEL_VSSA_KELVIN, 0x00000000
 7783              	.set CYVAL_SAR_NEG_SEL_ART_VSSA, 0x00000001
 7784              	.set CYVAL_SAR_NEG_SEL_P1, 0x00000002
 7785              	.set CYVAL_SAR_NEG_SEL_P3, 0x00000003
 7786              	.set CYVAL_SAR_NEG_SEL_P5, 0x00000004
 7787              	.set CYVAL_SAR_NEG_SEL_P7, 0x00000005
 7788              	.set CYVAL_SAR_NEG_SEL_ACORE, 0x00000006
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 138


 7789              	.set CYVAL_SAR_NEG_SEL_VREF, 0x00000007
 7790              	.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET, 0x0000000d
 7791              	.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE, 0x00000001
 7792              	.set CYFLD_SAR_PWR_CTRL_VREF__OFFSET, 0x0000000e
 7793              	.set CYFLD_SAR_PWR_CTRL_VREF__SIZE, 0x00000002
 7794              	.set CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR, 0x00000000
 7795              	.set CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR, 0x00000001
 7796              	.set CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR, 0x00000002
 7797              	.set CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR, 0x00000003
 7798              	.set CYFLD_SAR_SPARE__OFFSET, 0x00000010
 7799              	.set CYFLD_SAR_SPARE__SIZE, 0x00000004
 7800              	.set CYFLD_SAR_BOOSTPUMP_EN__OFFSET, 0x00000014
 7801              	.set CYFLD_SAR_BOOSTPUMP_EN__SIZE, 0x00000001
 7802              	.set CYFLD_SAR_ICONT_LV__OFFSET, 0x00000018
 7803              	.set CYFLD_SAR_ICONT_LV__SIZE, 0x00000002
 7804              	.set CYVAL_SAR_ICONT_LV_NORMAL_PWR, 0x00000000
 7805              	.set CYVAL_SAR_ICONT_LV_HALF_PWR, 0x00000001
 7806              	.set CYVAL_SAR_ICONT_LV_MORE_PWR, 0x00000002
 7807              	.set CYVAL_SAR_ICONT_LV_QUARTER_PWR, 0x00000003
 7808              	.set CYFLD_SAR_DEEPSLEEP_ON__OFFSET, 0x0000001b
 7809              	.set CYFLD_SAR_DEEPSLEEP_ON__SIZE, 0x00000001
 7810              	.set CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET, 0x0000001c
 7811              	.set CYFLD_SAR_DSI_SYNC_CONFIG__SIZE, 0x00000001
 7812              	.set CYFLD_SAR_DSI_MODE__OFFSET, 0x0000001d
 7813              	.set CYFLD_SAR_DSI_MODE__SIZE, 0x00000001
 7814              	.set CYFLD_SAR_SWITCH_DISABLE__OFFSET, 0x0000001e
 7815              	.set CYFLD_SAR_SWITCH_DISABLE__SIZE, 0x00000001
 7816              	.set CYFLD_SAR_ENABLED__OFFSET, 0x0000001f
 7817              	.set CYFLD_SAR_ENABLED__SIZE, 0x00000001
 7818              	.set CYREG_SAR_SAMPLE_CTRL, 0x403a0004
 7819              	.set CYFLD_SAR_SUB_RESOLUTION__OFFSET, 0x00000000
 7820              	.set CYFLD_SAR_SUB_RESOLUTION__SIZE, 0x00000001
 7821              	.set CYVAL_SAR_SUB_RESOLUTION_8B, 0x00000000
 7822              	.set CYVAL_SAR_SUB_RESOLUTION_10B, 0x00000001
 7823              	.set CYFLD_SAR_LEFT_ALIGN__OFFSET, 0x00000001
 7824              	.set CYFLD_SAR_LEFT_ALIGN__SIZE, 0x00000001
 7825              	.set CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET, 0x00000002
 7826              	.set CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE, 0x00000001
 7827              	.set CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED, 0x00000000
 7828              	.set CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED, 0x00000001
 7829              	.set CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET, 0x00000003
 7830              	.set CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE, 0x00000001
 7831              	.set CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED, 0x00000000
 7832              	.set CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED, 0x00000001
 7833              	.set CYFLD_SAR_AVG_CNT__OFFSET, 0x00000004
 7834              	.set CYFLD_SAR_AVG_CNT__SIZE, 0x00000003
 7835              	.set CYFLD_SAR_AVG_SHIFT__OFFSET, 0x00000007
 7836              	.set CYFLD_SAR_AVG_SHIFT__SIZE, 0x00000001
 7837              	.set CYFLD_SAR_CONTINUOUS__OFFSET, 0x00000010
 7838              	.set CYFLD_SAR_CONTINUOUS__SIZE, 0x00000001
 7839              	.set CYFLD_SAR_DSI_TRIGGER_EN__OFFSET, 0x00000011
 7840              	.set CYFLD_SAR_DSI_TRIGGER_EN__SIZE, 0x00000001
 7841              	.set CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET, 0x00000012
 7842              	.set CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE, 0x00000001
 7843              	.set CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET, 0x00000013
 7844              	.set CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE, 0x00000001
 7845              	.set CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET, 0x0000001f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 139


 7846              	.set CYFLD_SAR_EOS_DSI_OUT_EN__SIZE, 0x00000001
 7847              	.set CYREG_SAR_SAMPLE_TIME01, 0x403a0010
 7848              	.set CYFLD_SAR_SAMPLE_TIME0__OFFSET, 0x00000000
 7849              	.set CYFLD_SAR_SAMPLE_TIME0__SIZE, 0x0000000a
 7850              	.set CYFLD_SAR_SAMPLE_TIME1__OFFSET, 0x00000010
 7851              	.set CYFLD_SAR_SAMPLE_TIME1__SIZE, 0x0000000a
 7852              	.set CYREG_SAR_SAMPLE_TIME23, 0x403a0014
 7853              	.set CYFLD_SAR_SAMPLE_TIME2__OFFSET, 0x00000000
 7854              	.set CYFLD_SAR_SAMPLE_TIME2__SIZE, 0x0000000a
 7855              	.set CYFLD_SAR_SAMPLE_TIME3__OFFSET, 0x00000010
 7856              	.set CYFLD_SAR_SAMPLE_TIME3__SIZE, 0x0000000a
 7857              	.set CYREG_SAR_RANGE_THRES, 0x403a0018
 7858              	.set CYFLD_SAR_RANGE_LOW__OFFSET, 0x00000000
 7859              	.set CYFLD_SAR_RANGE_LOW__SIZE, 0x00000010
 7860              	.set CYFLD_SAR_RANGE_HIGH__OFFSET, 0x00000010
 7861              	.set CYFLD_SAR_RANGE_HIGH__SIZE, 0x00000010
 7862              	.set CYREG_SAR_RANGE_COND, 0x403a001c
 7863              	.set CYFLD_SAR_RANGE_COND__OFFSET, 0x0000001e
 7864              	.set CYFLD_SAR_RANGE_COND__SIZE, 0x00000002
 7865              	.set CYVAL_SAR_RANGE_COND_BELOW, 0x00000000
 7866              	.set CYVAL_SAR_RANGE_COND_INSIDE, 0x00000001
 7867              	.set CYVAL_SAR_RANGE_COND_ABOVE, 0x00000002
 7868              	.set CYVAL_SAR_RANGE_COND_OUTSIDE, 0x00000003
 7869              	.set CYREG_SAR_CHAN_EN, 0x403a0020
 7870              	.set CYFLD_SAR_CHAN_EN__OFFSET, 0x00000000
 7871              	.set CYFLD_SAR_CHAN_EN__SIZE, 0x00000010
 7872              	.set CYREG_SAR_START_CTRL, 0x403a0024
 7873              	.set CYFLD_SAR_FW_TRIGGER__OFFSET, 0x00000000
 7874              	.set CYFLD_SAR_FW_TRIGGER__SIZE, 0x00000001
 7875              	.set CYREG_SAR_DFT_CTRL, 0x403a0030
 7876              	.set CYFLD_SAR_DLY_INC__OFFSET, 0x00000000
 7877              	.set CYFLD_SAR_DLY_INC__SIZE, 0x00000001
 7878              	.set CYFLD_SAR_HIZ__OFFSET, 0x00000001
 7879              	.set CYFLD_SAR_HIZ__SIZE, 0x00000001
 7880              	.set CYFLD_SAR_DFT_INC__OFFSET, 0x00000010
 7881              	.set CYFLD_SAR_DFT_INC__SIZE, 0x00000004
 7882              	.set CYFLD_SAR_DFT_OUTC__OFFSET, 0x00000014
 7883              	.set CYFLD_SAR_DFT_OUTC__SIZE, 0x00000003
 7884              	.set CYFLD_SAR_SEL_CSEL_DFT__OFFSET, 0x00000018
 7885              	.set CYFLD_SAR_SEL_CSEL_DFT__SIZE, 0x00000004
 7886              	.set CYFLD_SAR_EN_CSEL_DFT__OFFSET, 0x0000001c
 7887              	.set CYFLD_SAR_EN_CSEL_DFT__SIZE, 0x00000001
 7888              	.set CYFLD_SAR_DCEN__OFFSET, 0x0000001d
 7889              	.set CYFLD_SAR_DCEN__SIZE, 0x00000001
 7890              	.set CYFLD_SAR_ADFT_OVERRIDE__OFFSET, 0x0000001f
 7891              	.set CYFLD_SAR_ADFT_OVERRIDE__SIZE, 0x00000001
 7892              	.set CYREG_SAR_CHAN_CONFIG0, 0x403a0080
 7893              	.set CYFLD_SAR_PIN_ADDR__OFFSET, 0x00000000
 7894              	.set CYFLD_SAR_PIN_ADDR__SIZE, 0x00000003
 7895              	.set CYFLD_SAR_PORT_ADDR__OFFSET, 0x00000004
 7896              	.set CYFLD_SAR_PORT_ADDR__SIZE, 0x00000003
 7897              	.set CYVAL_SAR_PORT_ADDR_SARMUX, 0x00000000
 7898              	.set CYVAL_SAR_PORT_ADDR_CTB0, 0x00000001
 7899              	.set CYVAL_SAR_PORT_ADDR_CTB1, 0x00000002
 7900              	.set CYVAL_SAR_PORT_ADDR_CTB2, 0x00000003
 7901              	.set CYVAL_SAR_PORT_ADDR_CTB3, 0x00000004
 7902              	.set CYVAL_SAR_PORT_ADDR_AROUTE_VIRT2, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 140


 7903              	.set CYVAL_SAR_PORT_ADDR_AROUTE_VIRT1, 0x00000006
 7904              	.set CYVAL_SAR_PORT_ADDR_SARMUX_VIRT, 0x00000007
 7905              	.set CYFLD_SAR_DIFFERENTIAL_EN__OFFSET, 0x00000008
 7906              	.set CYFLD_SAR_DIFFERENTIAL_EN__SIZE, 0x00000001
 7907              	.set CYFLD_SAR_RESOLUTION__OFFSET, 0x00000009
 7908              	.set CYFLD_SAR_RESOLUTION__SIZE, 0x00000001
 7909              	.set CYVAL_SAR_RESOLUTION_MAXRES, 0x00000000
 7910              	.set CYVAL_SAR_RESOLUTION_SUBRES, 0x00000001
 7911              	.set CYFLD_SAR_AVG_EN__OFFSET, 0x0000000a
 7912              	.set CYFLD_SAR_AVG_EN__SIZE, 0x00000001
 7913              	.set CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
 7914              	.set CYFLD_SAR_SAMPLE_TIME_SEL__SIZE, 0x00000002
 7915              	.set CYFLD_SAR_DSI_OUT_EN__OFFSET, 0x0000001f
 7916              	.set CYFLD_SAR_DSI_OUT_EN__SIZE, 0x00000001
 7917              	.set CYREG_SAR_CHAN_CONFIG1, 0x403a0084
 7918              	.set CYREG_SAR_CHAN_CONFIG2, 0x403a0088
 7919              	.set CYREG_SAR_CHAN_CONFIG3, 0x403a008c
 7920              	.set CYREG_SAR_CHAN_CONFIG4, 0x403a0090
 7921              	.set CYREG_SAR_CHAN_CONFIG5, 0x403a0094
 7922              	.set CYREG_SAR_CHAN_CONFIG6, 0x403a0098
 7923              	.set CYREG_SAR_CHAN_CONFIG7, 0x403a009c
 7924              	.set CYREG_SAR_CHAN_CONFIG8, 0x403a00a0
 7925              	.set CYREG_SAR_CHAN_CONFIG9, 0x403a00a4
 7926              	.set CYREG_SAR_CHAN_CONFIG10, 0x403a00a8
 7927              	.set CYREG_SAR_CHAN_CONFIG11, 0x403a00ac
 7928              	.set CYREG_SAR_CHAN_CONFIG12, 0x403a00b0
 7929              	.set CYREG_SAR_CHAN_CONFIG13, 0x403a00b4
 7930              	.set CYREG_SAR_CHAN_CONFIG14, 0x403a00b8
 7931              	.set CYREG_SAR_CHAN_CONFIG15, 0x403a00bc
 7932              	.set CYREG_SAR_CHAN_WORK0, 0x403a0100
 7933              	.set CYFLD_SAR_WORK__OFFSET, 0x00000000
 7934              	.set CYFLD_SAR_WORK__SIZE, 0x00000010
 7935              	.set CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET, 0x0000001f
 7936              	.set CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE, 0x00000001
 7937              	.set CYREG_SAR_CHAN_WORK1, 0x403a0104
 7938              	.set CYREG_SAR_CHAN_WORK2, 0x403a0108
 7939              	.set CYREG_SAR_CHAN_WORK3, 0x403a010c
 7940              	.set CYREG_SAR_CHAN_WORK4, 0x403a0110
 7941              	.set CYREG_SAR_CHAN_WORK5, 0x403a0114
 7942              	.set CYREG_SAR_CHAN_WORK6, 0x403a0118
 7943              	.set CYREG_SAR_CHAN_WORK7, 0x403a011c
 7944              	.set CYREG_SAR_CHAN_WORK8, 0x403a0120
 7945              	.set CYREG_SAR_CHAN_WORK9, 0x403a0124
 7946              	.set CYREG_SAR_CHAN_WORK10, 0x403a0128
 7947              	.set CYREG_SAR_CHAN_WORK11, 0x403a012c
 7948              	.set CYREG_SAR_CHAN_WORK12, 0x403a0130
 7949              	.set CYREG_SAR_CHAN_WORK13, 0x403a0134
 7950              	.set CYREG_SAR_CHAN_WORK14, 0x403a0138
 7951              	.set CYREG_SAR_CHAN_WORK15, 0x403a013c
 7952              	.set CYREG_SAR_CHAN_RESULT0, 0x403a0180
 7953              	.set CYFLD_SAR_RESULT__OFFSET, 0x00000000
 7954              	.set CYFLD_SAR_RESULT__SIZE, 0x00000010
 7955              	.set CYFLD_SAR_SATURATE_INTR_MIR__OFFSET, 0x0000001d
 7956              	.set CYFLD_SAR_SATURATE_INTR_MIR__SIZE, 0x00000001
 7957              	.set CYFLD_SAR_RANGE_INTR_MIR__OFFSET, 0x0000001e
 7958              	.set CYFLD_SAR_RANGE_INTR_MIR__SIZE, 0x00000001
 7959              	.set CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET, 0x0000001f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 141


 7960              	.set CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE, 0x00000001
 7961              	.set CYREG_SAR_CHAN_RESULT1, 0x403a0184
 7962              	.set CYREG_SAR_CHAN_RESULT2, 0x403a0188
 7963              	.set CYREG_SAR_CHAN_RESULT3, 0x403a018c
 7964              	.set CYREG_SAR_CHAN_RESULT4, 0x403a0190
 7965              	.set CYREG_SAR_CHAN_RESULT5, 0x403a0194
 7966              	.set CYREG_SAR_CHAN_RESULT6, 0x403a0198
 7967              	.set CYREG_SAR_CHAN_RESULT7, 0x403a019c
 7968              	.set CYREG_SAR_CHAN_RESULT8, 0x403a01a0
 7969              	.set CYREG_SAR_CHAN_RESULT9, 0x403a01a4
 7970              	.set CYREG_SAR_CHAN_RESULT10, 0x403a01a8
 7971              	.set CYREG_SAR_CHAN_RESULT11, 0x403a01ac
 7972              	.set CYREG_SAR_CHAN_RESULT12, 0x403a01b0
 7973              	.set CYREG_SAR_CHAN_RESULT13, 0x403a01b4
 7974              	.set CYREG_SAR_CHAN_RESULT14, 0x403a01b8
 7975              	.set CYREG_SAR_CHAN_RESULT15, 0x403a01bc
 7976              	.set CYREG_SAR_CHAN_WORK_VALID, 0x403a0200
 7977              	.set CYFLD_SAR_CHAN_WORK_VALID__OFFSET, 0x00000000
 7978              	.set CYFLD_SAR_CHAN_WORK_VALID__SIZE, 0x00000010
 7979              	.set CYREG_SAR_CHAN_RESULT_VALID, 0x403a0204
 7980              	.set CYFLD_SAR_CHAN_RESULT_VALID__OFFSET, 0x00000000
 7981              	.set CYFLD_SAR_CHAN_RESULT_VALID__SIZE, 0x00000010
 7982              	.set CYREG_SAR_STATUS, 0x403a0208
 7983              	.set CYFLD_SAR_CUR_CHAN__OFFSET, 0x00000000
 7984              	.set CYFLD_SAR_CUR_CHAN__SIZE, 0x00000005
 7985              	.set CYFLD_SAR_SW_VREF_NEG__OFFSET, 0x0000001e
 7986              	.set CYFLD_SAR_SW_VREF_NEG__SIZE, 0x00000001
 7987              	.set CYFLD_SAR_BUSY__OFFSET, 0x0000001f
 7988              	.set CYFLD_SAR_BUSY__SIZE, 0x00000001
 7989              	.set CYREG_SAR_AVG_STAT, 0x403a020c
 7990              	.set CYFLD_SAR_CUR_AVG_ACCU__OFFSET, 0x00000000
 7991              	.set CYFLD_SAR_CUR_AVG_ACCU__SIZE, 0x00000014
 7992              	.set CYFLD_SAR_CUR_AVG_CNT__OFFSET, 0x00000018
 7993              	.set CYFLD_SAR_CUR_AVG_CNT__SIZE, 0x00000008
 7994              	.set CYREG_SAR_INTR, 0x403a0210
 7995              	.set CYFLD_SAR_EOS_INTR__OFFSET, 0x00000000
 7996              	.set CYFLD_SAR_EOS_INTR__SIZE, 0x00000001
 7997              	.set CYFLD_SAR_OVERFLOW_INTR__OFFSET, 0x00000001
 7998              	.set CYFLD_SAR_OVERFLOW_INTR__SIZE, 0x00000001
 7999              	.set CYFLD_SAR_FW_COLLISION_INTR__OFFSET, 0x00000002
 8000              	.set CYFLD_SAR_FW_COLLISION_INTR__SIZE, 0x00000001
 8001              	.set CYFLD_SAR_DSI_COLLISION_INTR__OFFSET, 0x00000003
 8002              	.set CYFLD_SAR_DSI_COLLISION_INTR__SIZE, 0x00000001
 8003              	.set CYFLD_SAR_INJ_EOC_INTR__OFFSET, 0x00000004
 8004              	.set CYFLD_SAR_INJ_EOC_INTR__SIZE, 0x00000001
 8005              	.set CYFLD_SAR_INJ_SATURATE_INTR__OFFSET, 0x00000005
 8006              	.set CYFLD_SAR_INJ_SATURATE_INTR__SIZE, 0x00000001
 8007              	.set CYFLD_SAR_INJ_RANGE_INTR__OFFSET, 0x00000006
 8008              	.set CYFLD_SAR_INJ_RANGE_INTR__SIZE, 0x00000001
 8009              	.set CYFLD_SAR_INJ_COLLISION_INTR__OFFSET, 0x00000007
 8010              	.set CYFLD_SAR_INJ_COLLISION_INTR__SIZE, 0x00000001
 8011              	.set CYREG_SAR_INTR_SET, 0x403a0214
 8012              	.set CYFLD_SAR_EOS_SET__OFFSET, 0x00000000
 8013              	.set CYFLD_SAR_EOS_SET__SIZE, 0x00000001
 8014              	.set CYFLD_SAR_OVERFLOW_SET__OFFSET, 0x00000001
 8015              	.set CYFLD_SAR_OVERFLOW_SET__SIZE, 0x00000001
 8016              	.set CYFLD_SAR_FW_COLLISION_SET__OFFSET, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 142


 8017              	.set CYFLD_SAR_FW_COLLISION_SET__SIZE, 0x00000001
 8018              	.set CYFLD_SAR_DSI_COLLISION_SET__OFFSET, 0x00000003
 8019              	.set CYFLD_SAR_DSI_COLLISION_SET__SIZE, 0x00000001
 8020              	.set CYFLD_SAR_INJ_EOC_SET__OFFSET, 0x00000004
 8021              	.set CYFLD_SAR_INJ_EOC_SET__SIZE, 0x00000001
 8022              	.set CYFLD_SAR_INJ_SATURATE_SET__OFFSET, 0x00000005
 8023              	.set CYFLD_SAR_INJ_SATURATE_SET__SIZE, 0x00000001
 8024              	.set CYFLD_SAR_INJ_RANGE_SET__OFFSET, 0x00000006
 8025              	.set CYFLD_SAR_INJ_RANGE_SET__SIZE, 0x00000001
 8026              	.set CYFLD_SAR_INJ_COLLISION_SET__OFFSET, 0x00000007
 8027              	.set CYFLD_SAR_INJ_COLLISION_SET__SIZE, 0x00000001
 8028              	.set CYREG_SAR_INTR_MASK, 0x403a0218
 8029              	.set CYFLD_SAR_EOS_MASK__OFFSET, 0x00000000
 8030              	.set CYFLD_SAR_EOS_MASK__SIZE, 0x00000001
 8031              	.set CYFLD_SAR_OVERFLOW_MASK__OFFSET, 0x00000001
 8032              	.set CYFLD_SAR_OVERFLOW_MASK__SIZE, 0x00000001
 8033              	.set CYFLD_SAR_FW_COLLISION_MASK__OFFSET, 0x00000002
 8034              	.set CYFLD_SAR_FW_COLLISION_MASK__SIZE, 0x00000001
 8035              	.set CYFLD_SAR_DSI_COLLISION_MASK__OFFSET, 0x00000003
 8036              	.set CYFLD_SAR_DSI_COLLISION_MASK__SIZE, 0x00000001
 8037              	.set CYFLD_SAR_INJ_EOC_MASK__OFFSET, 0x00000004
 8038              	.set CYFLD_SAR_INJ_EOC_MASK__SIZE, 0x00000001
 8039              	.set CYFLD_SAR_INJ_SATURATE_MASK__OFFSET, 0x00000005
 8040              	.set CYFLD_SAR_INJ_SATURATE_MASK__SIZE, 0x00000001
 8041              	.set CYFLD_SAR_INJ_RANGE_MASK__OFFSET, 0x00000006
 8042              	.set CYFLD_SAR_INJ_RANGE_MASK__SIZE, 0x00000001
 8043              	.set CYFLD_SAR_INJ_COLLISION_MASK__OFFSET, 0x00000007
 8044              	.set CYFLD_SAR_INJ_COLLISION_MASK__SIZE, 0x00000001
 8045              	.set CYREG_SAR_INTR_MASKED, 0x403a021c
 8046              	.set CYFLD_SAR_EOS_MASKED__OFFSET, 0x00000000
 8047              	.set CYFLD_SAR_EOS_MASKED__SIZE, 0x00000001
 8048              	.set CYFLD_SAR_OVERFLOW_MASKED__OFFSET, 0x00000001
 8049              	.set CYFLD_SAR_OVERFLOW_MASKED__SIZE, 0x00000001
 8050              	.set CYFLD_SAR_FW_COLLISION_MASKED__OFFSET, 0x00000002
 8051              	.set CYFLD_SAR_FW_COLLISION_MASKED__SIZE, 0x00000001
 8052              	.set CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET, 0x00000003
 8053              	.set CYFLD_SAR_DSI_COLLISION_MASKED__SIZE, 0x00000001
 8054              	.set CYFLD_SAR_INJ_EOC_MASKED__OFFSET, 0x00000004
 8055              	.set CYFLD_SAR_INJ_EOC_MASKED__SIZE, 0x00000001
 8056              	.set CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET, 0x00000005
 8057              	.set CYFLD_SAR_INJ_SATURATE_MASKED__SIZE, 0x00000001
 8058              	.set CYFLD_SAR_INJ_RANGE_MASKED__OFFSET, 0x00000006
 8059              	.set CYFLD_SAR_INJ_RANGE_MASKED__SIZE, 0x00000001
 8060              	.set CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET, 0x00000007
 8061              	.set CYFLD_SAR_INJ_COLLISION_MASKED__SIZE, 0x00000001
 8062              	.set CYREG_SAR_SATURATE_INTR, 0x403a0220
 8063              	.set CYFLD_SAR_SATURATE_INTR__OFFSET, 0x00000000
 8064              	.set CYFLD_SAR_SATURATE_INTR__SIZE, 0x00000010
 8065              	.set CYREG_SAR_SATURATE_INTR_SET, 0x403a0224
 8066              	.set CYFLD_SAR_SATURATE_SET__OFFSET, 0x00000000
 8067              	.set CYFLD_SAR_SATURATE_SET__SIZE, 0x00000010
 8068              	.set CYREG_SAR_SATURATE_INTR_MASK, 0x403a0228
 8069              	.set CYFLD_SAR_SATURATE_MASK__OFFSET, 0x00000000
 8070              	.set CYFLD_SAR_SATURATE_MASK__SIZE, 0x00000010
 8071              	.set CYREG_SAR_SATURATE_INTR_MASKED, 0x403a022c
 8072              	.set CYFLD_SAR_SATURATE_MASKED__OFFSET, 0x00000000
 8073              	.set CYFLD_SAR_SATURATE_MASKED__SIZE, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 143


 8074              	.set CYREG_SAR_RANGE_INTR, 0x403a0230
 8075              	.set CYFLD_SAR_RANGE_INTR__OFFSET, 0x00000000
 8076              	.set CYFLD_SAR_RANGE_INTR__SIZE, 0x00000010
 8077              	.set CYREG_SAR_RANGE_INTR_SET, 0x403a0234
 8078              	.set CYFLD_SAR_RANGE_SET__OFFSET, 0x00000000
 8079              	.set CYFLD_SAR_RANGE_SET__SIZE, 0x00000010
 8080              	.set CYREG_SAR_RANGE_INTR_MASK, 0x403a0238
 8081              	.set CYFLD_SAR_RANGE_MASK__OFFSET, 0x00000000
 8082              	.set CYFLD_SAR_RANGE_MASK__SIZE, 0x00000010
 8083              	.set CYREG_SAR_RANGE_INTR_MASKED, 0x403a023c
 8084              	.set CYFLD_SAR_RANGE_MASKED__OFFSET, 0x00000000
 8085              	.set CYFLD_SAR_RANGE_MASKED__SIZE, 0x00000010
 8086              	.set CYREG_SAR_INTR_CAUSE, 0x403a0240
 8087              	.set CYFLD_SAR_EOS_MASKED_MIR__OFFSET, 0x00000000
 8088              	.set CYFLD_SAR_EOS_MASKED_MIR__SIZE, 0x00000001
 8089              	.set CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET, 0x00000001
 8090              	.set CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE, 0x00000001
 8091              	.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET, 0x00000002
 8092              	.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE, 0x00000001
 8093              	.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET, 0x00000003
 8094              	.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE, 0x00000001
 8095              	.set CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET, 0x00000004
 8096              	.set CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE, 0x00000001
 8097              	.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET, 0x00000005
 8098              	.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE, 0x00000001
 8099              	.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET, 0x00000006
 8100              	.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE, 0x00000001
 8101              	.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET, 0x00000007
 8102              	.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE, 0x00000001
 8103              	.set CYFLD_SAR_SATURATE_MASKED_RED__OFFSET, 0x0000001e
 8104              	.set CYFLD_SAR_SATURATE_MASKED_RED__SIZE, 0x00000001
 8105              	.set CYFLD_SAR_RANGE_MASKED_RED__OFFSET, 0x0000001f
 8106              	.set CYFLD_SAR_RANGE_MASKED_RED__SIZE, 0x00000001
 8107              	.set CYREG_SAR_INJ_CHAN_CONFIG, 0x403a0280
 8108              	.set CYFLD_SAR_INJ_PIN_ADDR__OFFSET, 0x00000000
 8109              	.set CYFLD_SAR_INJ_PIN_ADDR__SIZE, 0x00000003
 8110              	.set CYFLD_SAR_INJ_PORT_ADDR__OFFSET, 0x00000004
 8111              	.set CYFLD_SAR_INJ_PORT_ADDR__SIZE, 0x00000003
 8112              	.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX, 0x00000000
 8113              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB0, 0x00000001
 8114              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB1, 0x00000002
 8115              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB2, 0x00000003
 8116              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB3, 0x00000004
 8117              	.set CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT, 0x00000006
 8118              	.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT, 0x00000007
 8119              	.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET, 0x00000008
 8120              	.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE, 0x00000001
 8121              	.set CYFLD_SAR_INJ_RESOLUTION__OFFSET, 0x00000009
 8122              	.set CYFLD_SAR_INJ_RESOLUTION__SIZE, 0x00000001
 8123              	.set CYVAL_SAR_INJ_RESOLUTION_12B, 0x00000000
 8124              	.set CYVAL_SAR_INJ_RESOLUTION_SUBRES, 0x00000001
 8125              	.set CYFLD_SAR_INJ_AVG_EN__OFFSET, 0x0000000a
 8126              	.set CYFLD_SAR_INJ_AVG_EN__SIZE, 0x00000001
 8127              	.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
 8128              	.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE, 0x00000002
 8129              	.set CYFLD_SAR_INJ_TAILGATING__OFFSET, 0x0000001e
 8130              	.set CYFLD_SAR_INJ_TAILGATING__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 144


 8131              	.set CYFLD_SAR_INJ_START_EN__OFFSET, 0x0000001f
 8132              	.set CYFLD_SAR_INJ_START_EN__SIZE, 0x00000001
 8133              	.set CYREG_SAR_INJ_RESULT, 0x403a0290
 8134              	.set CYFLD_SAR_INJ_RESULT__OFFSET, 0x00000000
 8135              	.set CYFLD_SAR_INJ_RESULT__SIZE, 0x00000010
 8136              	.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET, 0x0000001c
 8137              	.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE, 0x00000001
 8138              	.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET, 0x0000001d
 8139              	.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE, 0x00000001
 8140              	.set CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET, 0x0000001e
 8141              	.set CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE, 0x00000001
 8142              	.set CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET, 0x0000001f
 8143              	.set CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE, 0x00000001
 8144              	.set CYREG_SAR_MUX_SWITCH0, 0x403a0300
 8145              	.set CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET, 0x00000000
 8146              	.set CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE, 0x00000001
 8147              	.set CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET, 0x00000001
 8148              	.set CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE, 0x00000001
 8149              	.set CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET, 0x00000002
 8150              	.set CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE, 0x00000001
 8151              	.set CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET, 0x00000003
 8152              	.set CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE, 0x00000001
 8153              	.set CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET, 0x00000004
 8154              	.set CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE, 0x00000001
 8155              	.set CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET, 0x00000005
 8156              	.set CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE, 0x00000001
 8157              	.set CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET, 0x00000006
 8158              	.set CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE, 0x00000001
 8159              	.set CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET, 0x00000007
 8160              	.set CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE, 0x00000001
 8161              	.set CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET, 0x00000008
 8162              	.set CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE, 0x00000001
 8163              	.set CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET, 0x00000009
 8164              	.set CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE, 0x00000001
 8165              	.set CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET, 0x0000000a
 8166              	.set CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE, 0x00000001
 8167              	.set CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET, 0x0000000b
 8168              	.set CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE, 0x00000001
 8169              	.set CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET, 0x0000000c
 8170              	.set CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE, 0x00000001
 8171              	.set CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET, 0x0000000d
 8172              	.set CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE, 0x00000001
 8173              	.set CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET, 0x0000000e
 8174              	.set CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE, 0x00000001
 8175              	.set CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET, 0x0000000f
 8176              	.set CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE, 0x00000001
 8177              	.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET, 0x00000010
 8178              	.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE, 0x00000001
 8179              	.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET, 0x00000011
 8180              	.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE, 0x00000001
 8181              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET, 0x00000012
 8182              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE, 0x00000001
 8183              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET, 0x00000013
 8184              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE, 0x00000001
 8185              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET, 0x00000014
 8186              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE, 0x00000001
 8187              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET, 0x00000015
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 145


 8188              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE, 0x00000001
 8189              	.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET, 0x00000016
 8190              	.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE, 0x00000001
 8191              	.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET, 0x00000017
 8192              	.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE, 0x00000001
 8193              	.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET, 0x00000018
 8194              	.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE, 0x00000001
 8195              	.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET, 0x00000019
 8196              	.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE, 0x00000001
 8197              	.set CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET, 0x0000001a
 8198              	.set CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE, 0x00000001
 8199              	.set CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET, 0x0000001b
 8200              	.set CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE, 0x00000001
 8201              	.set CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET, 0x0000001c
 8202              	.set CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE, 0x00000001
 8203              	.set CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET, 0x0000001d
 8204              	.set CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE, 0x00000001
 8205              	.set CYREG_SAR_MUX_SWITCH_CLEAR0, 0x403a0304
 8206              	.set CYREG_SAR_MUX_SWITCH1, 0x403a0308
 8207              	.set CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET, 0x00000000
 8208              	.set CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE, 0x00000001
 8209              	.set CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET, 0x00000001
 8210              	.set CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE, 0x00000001
 8211              	.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET, 0x00000002
 8212              	.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE, 0x00000001
 8213              	.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET, 0x00000003
 8214              	.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE, 0x00000001
 8215              	.set CYREG_SAR_MUX_SWITCH_CLEAR1, 0x403a030c
 8216              	.set CYREG_SAR_MUX_SWITCH_HW_CTRL, 0x403a0340
 8217              	.set CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET, 0x00000000
 8218              	.set CYFLD_SAR_MUX_HW_CTRL_P0__SIZE, 0x00000001
 8219              	.set CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET, 0x00000001
 8220              	.set CYFLD_SAR_MUX_HW_CTRL_P1__SIZE, 0x00000001
 8221              	.set CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET, 0x00000002
 8222              	.set CYFLD_SAR_MUX_HW_CTRL_P2__SIZE, 0x00000001
 8223              	.set CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET, 0x00000003
 8224              	.set CYFLD_SAR_MUX_HW_CTRL_P3__SIZE, 0x00000001
 8225              	.set CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET, 0x00000004
 8226              	.set CYFLD_SAR_MUX_HW_CTRL_P4__SIZE, 0x00000001
 8227              	.set CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET, 0x00000005
 8228              	.set CYFLD_SAR_MUX_HW_CTRL_P5__SIZE, 0x00000001
 8229              	.set CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET, 0x00000006
 8230              	.set CYFLD_SAR_MUX_HW_CTRL_P6__SIZE, 0x00000001
 8231              	.set CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET, 0x00000007
 8232              	.set CYFLD_SAR_MUX_HW_CTRL_P7__SIZE, 0x00000001
 8233              	.set CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET, 0x00000010
 8234              	.set CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE, 0x00000001
 8235              	.set CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET, 0x00000011
 8236              	.set CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE, 0x00000001
 8237              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET, 0x00000012
 8238              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE, 0x00000001
 8239              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET, 0x00000013
 8240              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE, 0x00000001
 8241              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET, 0x00000016
 8242              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE, 0x00000001
 8243              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET, 0x00000017
 8244              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 146


 8245              	.set CYREG_SAR_MUX_SWITCH_STATUS, 0x403a0348
 8246              	.set CYREG_SAR_PUMP_CTRL, 0x403a0380
 8247              	.set CYFLD_SAR_CLOCK_SEL__OFFSET, 0x00000000
 8248              	.set CYFLD_SAR_CLOCK_SEL__SIZE, 0x00000001
 8249              	.set CYREG_SAR_ANA_TRIM, 0x403a0f00
 8250              	.set CYFLD_SAR_CAP_TRIM__OFFSET, 0x00000000
 8251              	.set CYFLD_SAR_CAP_TRIM__SIZE, 0x00000003
 8252              	.set CYFLD_SAR_TRIMUNIT__OFFSET, 0x00000003
 8253              	.set CYFLD_SAR_TRIMUNIT__SIZE, 0x00000001
 8254              	.set CYREG_SAR_WOUNDING, 0x403a0f04
 8255              	.set CYFLD_SAR_WOUND_RESOLUTION__OFFSET, 0x00000000
 8256              	.set CYFLD_SAR_WOUND_RESOLUTION__SIZE, 0x00000002
 8257              	.set CYVAL_SAR_WOUND_RESOLUTION_12BIT, 0x00000000
 8258              	.set CYVAL_SAR_WOUND_RESOLUTION_10BIT, 0x00000001
 8259              	.set CYVAL_SAR_WOUND_RESOLUTION_8BIT, 0x00000002
 8260              	.set CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO, 0x00000003
 8261              	.set CYDEV_PASS_BASE, 0x403f0000
 8262              	.set CYDEV_PASS_SIZE, 0x00010000
 8263              	.set CYREG_PASS_INTR_CAUSE, 0x403f0000
 8264              	.set CYFLD_PASS_CTB0_INT__OFFSET, 0x00000000
 8265              	.set CYFLD_PASS_CTB0_INT__SIZE, 0x00000001
 8266              	.set CYFLD_PASS_CTB1_INT__OFFSET, 0x00000001
 8267              	.set CYFLD_PASS_CTB1_INT__SIZE, 0x00000001
 8268              	.set CYREG_PASS_DFT_CTRL, 0x403f0030
 8269              	.set CYFLD_PASS_DSAB_ADFT_RES_EN__OFFSET, 0x00000000
 8270              	.set CYFLD_PASS_DSAB_ADFT_RES_EN__SIZE, 0x00000001
 8271              	.set CYDEV_PASS_DSAB_BASE, 0x403f0e00
 8272              	.set CYDEV_PASS_DSAB_SIZE, 0x00000100
 8273              	.set CYREG_PASS_DSAB_DSAB_CTRL, 0x403f0e00
 8274              	.set CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET, 0x00000000
 8275              	.set CYFLD_PASS_DSAB_CURRENT_SEL__SIZE, 0x00000006
 8276              	.set CYFLD_PASS_DSAB_SEL_OUT__OFFSET, 0x00000008
 8277              	.set CYFLD_PASS_DSAB_SEL_OUT__SIZE, 0x00000004
 8278              	.set CYFLD_PASS_DSAB_ENABLED__OFFSET, 0x0000001f
 8279              	.set CYFLD_PASS_DSAB_ENABLED__SIZE, 0x00000001
 8280              	.set CYREG_PASS_DSAB_DSAB_DFT, 0x403f0e04
 8281              	.set CYFLD_PASS_DSAB_EN_DFT__OFFSET, 0x00000000
 8282              	.set CYFLD_PASS_DSAB_EN_DFT__SIZE, 0x00000004
 8283              	.set CYREG_PASS_DSAB_TRIM, 0x403f0f00
 8284              	.set CYFLD_PASS_IBIAS_TRIM__OFFSET, 0x00000000
 8285              	.set CYFLD_PASS_IBIAS_TRIM__SIZE, 0x00000004
 8286              	.set CYDEV_CM0_BASE, 0xe0000000
 8287              	.set CYDEV_CM0_SIZE, 0x00100000
 8288              	.set CYREG_CM0_DWT_PID4, 0xe0001fd0
 8289              	.set CYFLD_CM0_VALUE__OFFSET, 0x00000000
 8290              	.set CYFLD_CM0_VALUE__SIZE, 0x00000020
 8291              	.set CYREG_CM0_DWT_PID0, 0xe0001fe0
 8292              	.set CYREG_CM0_DWT_PID1, 0xe0001fe4
 8293              	.set CYREG_CM0_DWT_PID2, 0xe0001fe8
 8294              	.set CYREG_CM0_DWT_PID3, 0xe0001fec
 8295              	.set CYREG_CM0_DWT_CID0, 0xe0001ff0
 8296              	.set CYREG_CM0_DWT_CID1, 0xe0001ff4
 8297              	.set CYREG_CM0_DWT_CID2, 0xe0001ff8
 8298              	.set CYREG_CM0_DWT_CID3, 0xe0001ffc
 8299              	.set CYREG_CM0_BP_PID4, 0xe0002fd0
 8300              	.set CYREG_CM0_BP_PID0, 0xe0002fe0
 8301              	.set CYREG_CM0_BP_PID1, 0xe0002fe4
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 147


 8302              	.set CYREG_CM0_BP_PID2, 0xe0002fe8
 8303              	.set CYREG_CM0_BP_PID3, 0xe0002fec
 8304              	.set CYREG_CM0_BP_CID0, 0xe0002ff0
 8305              	.set CYREG_CM0_BP_CID1, 0xe0002ff4
 8306              	.set CYREG_CM0_BP_CID2, 0xe0002ff8
 8307              	.set CYREG_CM0_BP_CID3, 0xe0002ffc
 8308              	.set CYREG_CM0_SYST_CSR, 0xe000e010
 8309              	.set CYFLD_CM0_ENABLE__OFFSET, 0x00000000
 8310              	.set CYFLD_CM0_ENABLE__SIZE, 0x00000001
 8311              	.set CYFLD_CM0_TICKINT__OFFSET, 0x00000001
 8312              	.set CYFLD_CM0_TICKINT__SIZE, 0x00000001
 8313              	.set CYFLD_CM0_CLKSOURCE__OFFSET, 0x00000002
 8314              	.set CYFLD_CM0_CLKSOURCE__SIZE, 0x00000001
 8315              	.set CYFLD_CM0_COUNTFLAG__OFFSET, 0x00000010
 8316              	.set CYFLD_CM0_COUNTFLAG__SIZE, 0x00000001
 8317              	.set CYREG_CM0_SYST_RVR, 0xe000e014
 8318              	.set CYFLD_CM0_RELOAD__OFFSET, 0x00000000
 8319              	.set CYFLD_CM0_RELOAD__SIZE, 0x00000018
 8320              	.set CYREG_CM0_SYST_CVR, 0xe000e018
 8321              	.set CYFLD_CM0_CURRENT__OFFSET, 0x00000000
 8322              	.set CYFLD_CM0_CURRENT__SIZE, 0x00000018
 8323              	.set CYREG_CM0_SYST_CALIB, 0xe000e01c
 8324              	.set CYFLD_CM0_TENMS__OFFSET, 0x00000000
 8325              	.set CYFLD_CM0_TENMS__SIZE, 0x00000018
 8326              	.set CYFLD_CM0_SKEW__OFFSET, 0x0000001e
 8327              	.set CYFLD_CM0_SKEW__SIZE, 0x00000001
 8328              	.set CYFLD_CM0_NOREF__OFFSET, 0x0000001f
 8329              	.set CYFLD_CM0_NOREF__SIZE, 0x00000001
 8330              	.set CYREG_CM0_ISER, 0xe000e100
 8331              	.set CYFLD_CM0_SETENA__OFFSET, 0x00000000
 8332              	.set CYFLD_CM0_SETENA__SIZE, 0x00000020
 8333              	.set CYREG_CM0_ICER, 0xe000e180
 8334              	.set CYFLD_CM0_CLRENA__OFFSET, 0x00000000
 8335              	.set CYFLD_CM0_CLRENA__SIZE, 0x00000020
 8336              	.set CYREG_CM0_ISPR, 0xe000e200
 8337              	.set CYFLD_CM0_SETPEND__OFFSET, 0x00000000
 8338              	.set CYFLD_CM0_SETPEND__SIZE, 0x00000020
 8339              	.set CYREG_CM0_ICPR, 0xe000e280
 8340              	.set CYFLD_CM0_CLRPEND__OFFSET, 0x00000000
 8341              	.set CYFLD_CM0_CLRPEND__SIZE, 0x00000020
 8342              	.set CYREG_CM0_IPR0, 0xe000e400
 8343              	.set CYFLD_CM0_PRI_N0__OFFSET, 0x00000006
 8344              	.set CYFLD_CM0_PRI_N0__SIZE, 0x00000002
 8345              	.set CYFLD_CM0_PRI_N1__OFFSET, 0x0000000e
 8346              	.set CYFLD_CM0_PRI_N1__SIZE, 0x00000002
 8347              	.set CYFLD_CM0_PRI_N2__OFFSET, 0x00000016
 8348              	.set CYFLD_CM0_PRI_N2__SIZE, 0x00000002
 8349              	.set CYFLD_CM0_PRI_N3__OFFSET, 0x0000001e
 8350              	.set CYFLD_CM0_PRI_N3__SIZE, 0x00000002
 8351              	.set CYREG_CM0_IPR1, 0xe000e404
 8352              	.set CYREG_CM0_IPR2, 0xe000e408
 8353              	.set CYREG_CM0_IPR3, 0xe000e40c
 8354              	.set CYREG_CM0_IPR4, 0xe000e410
 8355              	.set CYREG_CM0_IPR5, 0xe000e414
 8356              	.set CYREG_CM0_IPR6, 0xe000e418
 8357              	.set CYREG_CM0_IPR7, 0xe000e41c
 8358              	.set CYREG_CM0_CPUID, 0xe000ed00
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 148


 8359              	.set CYFLD_CM0_REVISION__OFFSET, 0x00000000
 8360              	.set CYFLD_CM0_REVISION__SIZE, 0x00000004
 8361              	.set CYFLD_CM0_PARTNO__OFFSET, 0x00000004
 8362              	.set CYFLD_CM0_PARTNO__SIZE, 0x0000000c
 8363              	.set CYFLD_CM0_CONSTANT__OFFSET, 0x00000010
 8364              	.set CYFLD_CM0_CONSTANT__SIZE, 0x00000004
 8365              	.set CYFLD_CM0_VARIANT__OFFSET, 0x00000014
 8366              	.set CYFLD_CM0_VARIANT__SIZE, 0x00000004
 8367              	.set CYFLD_CM0_IMPLEMENTER__OFFSET, 0x00000018
 8368              	.set CYFLD_CM0_IMPLEMENTER__SIZE, 0x00000008
 8369              	.set CYREG_CM0_ICSR, 0xe000ed04
 8370              	.set CYFLD_CM0_VECTACTIVE__OFFSET, 0x00000000
 8371              	.set CYFLD_CM0_VECTACTIVE__SIZE, 0x00000009
 8372              	.set CYFLD_CM0_VECTPENDING__OFFSET, 0x0000000c
 8373              	.set CYFLD_CM0_VECTPENDING__SIZE, 0x00000009
 8374              	.set CYFLD_CM0_ISRPENDING__OFFSET, 0x00000016
 8375              	.set CYFLD_CM0_ISRPENDING__SIZE, 0x00000001
 8376              	.set CYFLD_CM0_ISRPREEMPT__OFFSET, 0x00000017
 8377              	.set CYFLD_CM0_ISRPREEMPT__SIZE, 0x00000001
 8378              	.set CYFLD_CM0_PENDSTCLR__OFFSET, 0x00000019
 8379              	.set CYFLD_CM0_PENDSTCLR__SIZE, 0x00000001
 8380              	.set CYFLD_CM0_PENDSTSETb__OFFSET, 0x0000001a
 8381              	.set CYFLD_CM0_PENDSTSETb__SIZE, 0x00000001
 8382              	.set CYFLD_CM0_PENDSVCLR__OFFSET, 0x0000001b
 8383              	.set CYFLD_CM0_PENDSVCLR__SIZE, 0x00000001
 8384              	.set CYFLD_CM0_PENDSVSET__OFFSET, 0x0000001c
 8385              	.set CYFLD_CM0_PENDSVSET__SIZE, 0x00000001
 8386              	.set CYFLD_CM0_NMIPENDSET__OFFSET, 0x0000001f
 8387              	.set CYFLD_CM0_NMIPENDSET__SIZE, 0x00000001
 8388              	.set CYREG_CM0_AIRCR, 0xe000ed0c
 8389              	.set CYFLD_CM0_VECTCLRACTIVE__OFFSET, 0x00000001
 8390              	.set CYFLD_CM0_VECTCLRACTIVE__SIZE, 0x00000001
 8391              	.set CYFLD_CM0_SYSRESETREQ__OFFSET, 0x00000002
 8392              	.set CYFLD_CM0_SYSRESETREQ__SIZE, 0x00000001
 8393              	.set CYFLD_CM0_ENDIANNESS__OFFSET, 0x0000000f
 8394              	.set CYFLD_CM0_ENDIANNESS__SIZE, 0x00000001
 8395              	.set CYFLD_CM0_VECTKEY__OFFSET, 0x00000010
 8396              	.set CYFLD_CM0_VECTKEY__SIZE, 0x00000010
 8397              	.set CYREG_CM0_SCR, 0xe000ed10
 8398              	.set CYFLD_CM0_SLEEPONEXIT__OFFSET, 0x00000001
 8399              	.set CYFLD_CM0_SLEEPONEXIT__SIZE, 0x00000001
 8400              	.set CYFLD_CM0_SLEEPDEEP__OFFSET, 0x00000002
 8401              	.set CYFLD_CM0_SLEEPDEEP__SIZE, 0x00000001
 8402              	.set CYFLD_CM0_SEVONPEND__OFFSET, 0x00000004
 8403              	.set CYFLD_CM0_SEVONPEND__SIZE, 0x00000001
 8404              	.set CYREG_CM0_CCR, 0xe000ed14
 8405              	.set CYFLD_CM0_UNALIGN_TRP__OFFSET, 0x00000003
 8406              	.set CYFLD_CM0_UNALIGN_TRP__SIZE, 0x00000001
 8407              	.set CYFLD_CM0_STKALIGN__OFFSET, 0x00000009
 8408              	.set CYFLD_CM0_STKALIGN__SIZE, 0x00000001
 8409              	.set CYREG_CM0_SHPR2, 0xe000ed1c
 8410              	.set CYFLD_CM0_PRI_11__OFFSET, 0x0000001e
 8411              	.set CYFLD_CM0_PRI_11__SIZE, 0x00000002
 8412              	.set CYREG_CM0_SHPR3, 0xe000ed20
 8413              	.set CYFLD_CM0_PRI_14__OFFSET, 0x00000016
 8414              	.set CYFLD_CM0_PRI_14__SIZE, 0x00000002
 8415              	.set CYFLD_CM0_PRI_15__OFFSET, 0x0000001e
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 149


 8416              	.set CYFLD_CM0_PRI_15__SIZE, 0x00000002
 8417              	.set CYREG_CM0_SHCSR, 0xe000ed24
 8418              	.set CYFLD_CM0_SVCALLPENDED__OFFSET, 0x0000000f
 8419              	.set CYFLD_CM0_SVCALLPENDED__SIZE, 0x00000001
 8420              	.set CYREG_CM0_SCS_PID4, 0xe000efd0
 8421              	.set CYREG_CM0_SCS_PID0, 0xe000efe0
 8422              	.set CYREG_CM0_SCS_PID1, 0xe000efe4
 8423              	.set CYREG_CM0_SCS_PID2, 0xe000efe8
 8424              	.set CYREG_CM0_SCS_PID3, 0xe000efec
 8425              	.set CYREG_CM0_SCS_CID0, 0xe000eff0
 8426              	.set CYREG_CM0_SCS_CID1, 0xe000eff4
 8427              	.set CYREG_CM0_SCS_CID2, 0xe000eff8
 8428              	.set CYREG_CM0_SCS_CID3, 0xe000effc
 8429              	.set CYREG_CM0_ROM_SCS, 0xe00ff000
 8430              	.set CYREG_CM0_ROM_DWT, 0xe00ff004
 8431              	.set CYREG_CM0_ROM_BPU, 0xe00ff008
 8432              	.set CYREG_CM0_ROM_END, 0xe00ff00c
 8433              	.set CYREG_CM0_ROM_CSMT, 0xe00fffcc
 8434              	.set CYREG_CM0_ROM_PID4, 0xe00fffd0
 8435              	.set CYREG_CM0_ROM_PID0, 0xe00fffe0
 8436              	.set CYREG_CM0_ROM_PID1, 0xe00fffe4
 8437              	.set CYREG_CM0_ROM_PID2, 0xe00fffe8
 8438              	.set CYREG_CM0_ROM_PID3, 0xe00fffec
 8439              	.set CYREG_CM0_ROM_CID0, 0xe00ffff0
 8440              	.set CYREG_CM0_ROM_CID1, 0xe00ffff4
 8441              	.set CYREG_CM0_ROM_CID2, 0xe00ffff8
 8442              	.set CYREG_CM0_ROM_CID3, 0xe00ffffc
 8443              	.set CYDEV_ROMTABLE_BASE, 0xf0000000
 8444              	.set CYDEV_ROMTABLE_SIZE, 0x00001000
 8445              	.set CYREG_ROMTABLE_ADDR, 0xf0000000
 8446              	.set CYFLD_ROMTABLE_PRESENT__OFFSET, 0x00000000
 8447              	.set CYFLD_ROMTABLE_PRESENT__SIZE, 0x00000001
 8448              	.set CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET, 0x00000001
 8449              	.set CYFLD_ROMTABLE_FORMAT_32BIT__SIZE, 0x00000001
 8450              	.set CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET, 0x0000000c
 8451              	.set CYFLD_ROMTABLE_ADDR_OFFSET__SIZE, 0x00000014
 8452              	.set CYREG_ROMTABLE_DID, 0xf0000fcc
 8453              	.set CYFLD_ROMTABLE_VALUE__OFFSET, 0x00000000
 8454              	.set CYFLD_ROMTABLE_VALUE__SIZE, 0x00000020
 8455              	.set CYREG_ROMTABLE_PID4, 0xf0000fd0
 8456              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET, 0x00000000
 8457              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE, 0x00000004
 8458              	.set CYFLD_ROMTABLE_COUNT__OFFSET, 0x00000004
 8459              	.set CYFLD_ROMTABLE_COUNT__SIZE, 0x00000004
 8460              	.set CYREG_ROMTABLE_PID5, 0xf0000fd4
 8461              	.set CYREG_ROMTABLE_PID6, 0xf0000fd8
 8462              	.set CYREG_ROMTABLE_PID7, 0xf0000fdc
 8463              	.set CYREG_ROMTABLE_PID0, 0xf0000fe0
 8464              	.set CYFLD_ROMTABLE_PN_MIN__OFFSET, 0x00000000
 8465              	.set CYFLD_ROMTABLE_PN_MIN__SIZE, 0x00000008
 8466              	.set CYREG_ROMTABLE_PID1, 0xf0000fe4
 8467              	.set CYFLD_ROMTABLE_PN_MAJ__OFFSET, 0x00000000
 8468              	.set CYFLD_ROMTABLE_PN_MAJ__SIZE, 0x00000004
 8469              	.set CYFLD_ROMTABLE_JEPID_MIN__OFFSET, 0x00000004
 8470              	.set CYFLD_ROMTABLE_JEPID_MIN__SIZE, 0x00000004
 8471              	.set CYREG_ROMTABLE_PID2, 0xf0000fe8
 8472              	.set CYFLD_ROMTABLE_JEPID_MAJ__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 150


 8473              	.set CYFLD_ROMTABLE_JEPID_MAJ__SIZE, 0x00000003
 8474              	.set CYFLD_ROMTABLE_REV__OFFSET, 0x00000004
 8475              	.set CYFLD_ROMTABLE_REV__SIZE, 0x00000004
 8476              	.set CYREG_ROMTABLE_PID3, 0xf0000fec
 8477              	.set CYFLD_ROMTABLE_CM__OFFSET, 0x00000000
 8478              	.set CYFLD_ROMTABLE_CM__SIZE, 0x00000004
 8479              	.set CYFLD_ROMTABLE_REV_AND__OFFSET, 0x00000004
 8480              	.set CYFLD_ROMTABLE_REV_AND__SIZE, 0x00000004
 8481              	.set CYREG_ROMTABLE_CID0, 0xf0000ff0
 8482              	.set CYREG_ROMTABLE_CID1, 0xf0000ff4
 8483              	.set CYREG_ROMTABLE_CID2, 0xf0000ff8
 8484              	.set CYREG_ROMTABLE_CID3, 0xf0000ffc
 8485              	.set CYDEV_FLS_SECTOR_SIZE, 0x00010000
 8486              	.set CYDEV_FLS_ROW_SIZE, 0x00000080
 8487              	.set CYREG_SFLASH_PROT_ROW00, CYREG_SFLASH_PROT_ROW0
 8488              	.set CYREG_SFLASH_PROT_ROW01, CYREG_SFLASH_PROT_ROW1
 8489              	.set CYREG_SFLASH_PROT_ROW02, CYREG_SFLASH_PROT_ROW2
 8490              	.set CYREG_SFLASH_PROT_ROW03, CYREG_SFLASH_PROT_ROW3
 8491              	.set CYREG_SFLASH_PROT_ROW04, CYREG_SFLASH_PROT_ROW4
 8492              	.set CYREG_SFLASH_PROT_ROW05, CYREG_SFLASH_PROT_ROW5
 8493              	.set CYREG_SFLASH_PROT_ROW06, CYREG_SFLASH_PROT_ROW6
 8494              	.set CYREG_SFLASH_PROT_ROW07, CYREG_SFLASH_PROT_ROW7
 8495              	.set CYREG_SFLASH_PROT_ROW08, CYREG_SFLASH_PROT_ROW8
 8496              	.set CYREG_SFLASH_PROT_ROW09, CYREG_SFLASH_PROT_ROW9
 8497              	.set CYREG_SFLASH_AV_PAIRS_8B000, CYREG_SFLASH_AV_PAIRS_8B0
 8498              	.set CYREG_SFLASH_AV_PAIRS_8B001, CYREG_SFLASH_AV_PAIRS_8B1
 8499              	.set CYREG_SFLASH_AV_PAIRS_8B002, CYREG_SFLASH_AV_PAIRS_8B2
 8500              	.set CYREG_SFLASH_AV_PAIRS_8B003, CYREG_SFLASH_AV_PAIRS_8B3
 8501              	.set CYREG_SFLASH_AV_PAIRS_8B004, CYREG_SFLASH_AV_PAIRS_8B4
 8502              	.set CYREG_SFLASH_AV_PAIRS_8B005, CYREG_SFLASH_AV_PAIRS_8B5
 8503              	.set CYREG_SFLASH_AV_PAIRS_8B006, CYREG_SFLASH_AV_PAIRS_8B6
 8504              	.set CYREG_SFLASH_AV_PAIRS_8B007, CYREG_SFLASH_AV_PAIRS_8B7
 8505              	.set CYREG_SFLASH_AV_PAIRS_8B008, CYREG_SFLASH_AV_PAIRS_8B8
 8506              	.set CYREG_SFLASH_AV_PAIRS_8B009, CYREG_SFLASH_AV_PAIRS_8B9
 8507              	.set CYREG_SFLASH_AV_PAIRS_8B010, CYREG_SFLASH_AV_PAIRS_8B10
 8508              	.set CYREG_SFLASH_AV_PAIRS_8B011, CYREG_SFLASH_AV_PAIRS_8B11
 8509              	.set CYREG_SFLASH_AV_PAIRS_8B012, CYREG_SFLASH_AV_PAIRS_8B12
 8510              	.set CYREG_SFLASH_AV_PAIRS_8B013, CYREG_SFLASH_AV_PAIRS_8B13
 8511              	.set CYREG_SFLASH_AV_PAIRS_8B014, CYREG_SFLASH_AV_PAIRS_8B14
 8512              	.set CYREG_SFLASH_AV_PAIRS_8B015, CYREG_SFLASH_AV_PAIRS_8B15
 8513              	.set CYREG_SFLASH_AV_PAIRS_8B016, CYREG_SFLASH_AV_PAIRS_8B16
 8514              	.set CYREG_SFLASH_AV_PAIRS_8B017, CYREG_SFLASH_AV_PAIRS_8B17
 8515              	.set CYREG_SFLASH_AV_PAIRS_8B018, CYREG_SFLASH_AV_PAIRS_8B18
 8516              	.set CYREG_SFLASH_AV_PAIRS_8B019, CYREG_SFLASH_AV_PAIRS_8B19
 8517              	.set CYREG_SFLASH_AV_PAIRS_8B020, CYREG_SFLASH_AV_PAIRS_8B20
 8518              	.set CYREG_SFLASH_AV_PAIRS_8B021, CYREG_SFLASH_AV_PAIRS_8B21
 8519              	.set CYREG_SFLASH_AV_PAIRS_8B022, CYREG_SFLASH_AV_PAIRS_8B22
 8520              	.set CYREG_SFLASH_AV_PAIRS_8B023, CYREG_SFLASH_AV_PAIRS_8B23
 8521              	.set CYREG_SFLASH_AV_PAIRS_8B024, CYREG_SFLASH_AV_PAIRS_8B24
 8522              	.set CYREG_SFLASH_AV_PAIRS_8B025, CYREG_SFLASH_AV_PAIRS_8B25
 8523              	.set CYREG_SFLASH_AV_PAIRS_8B026, CYREG_SFLASH_AV_PAIRS_8B26
 8524              	.set CYREG_SFLASH_AV_PAIRS_8B027, CYREG_SFLASH_AV_PAIRS_8B27
 8525              	.set CYREG_SFLASH_AV_PAIRS_8B028, CYREG_SFLASH_AV_PAIRS_8B28
 8526              	.set CYREG_SFLASH_AV_PAIRS_8B029, CYREG_SFLASH_AV_PAIRS_8B29
 8527              	.set CYREG_SFLASH_AV_PAIRS_8B030, CYREG_SFLASH_AV_PAIRS_8B30
 8528              	.set CYREG_SFLASH_AV_PAIRS_8B031, CYREG_SFLASH_AV_PAIRS_8B31
 8529              	.set CYREG_SFLASH_AV_PAIRS_8B032, CYREG_SFLASH_AV_PAIRS_8B32
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 151


 8530              	.set CYREG_SFLASH_AV_PAIRS_8B033, CYREG_SFLASH_AV_PAIRS_8B33
 8531              	.set CYREG_SFLASH_AV_PAIRS_8B034, CYREG_SFLASH_AV_PAIRS_8B34
 8532              	.set CYREG_SFLASH_AV_PAIRS_8B035, CYREG_SFLASH_AV_PAIRS_8B35
 8533              	.set CYREG_SFLASH_AV_PAIRS_8B036, CYREG_SFLASH_AV_PAIRS_8B36
 8534              	.set CYREG_SFLASH_AV_PAIRS_8B037, CYREG_SFLASH_AV_PAIRS_8B37
 8535              	.set CYREG_SFLASH_AV_PAIRS_8B038, CYREG_SFLASH_AV_PAIRS_8B38
 8536              	.set CYREG_SFLASH_AV_PAIRS_8B039, CYREG_SFLASH_AV_PAIRS_8B39
 8537              	.set CYREG_SFLASH_AV_PAIRS_8B040, CYREG_SFLASH_AV_PAIRS_8B40
 8538              	.set CYREG_SFLASH_AV_PAIRS_8B041, CYREG_SFLASH_AV_PAIRS_8B41
 8539              	.set CYREG_SFLASH_AV_PAIRS_8B042, CYREG_SFLASH_AV_PAIRS_8B42
 8540              	.set CYREG_SFLASH_AV_PAIRS_8B043, CYREG_SFLASH_AV_PAIRS_8B43
 8541              	.set CYREG_SFLASH_AV_PAIRS_8B044, CYREG_SFLASH_AV_PAIRS_8B44
 8542              	.set CYREG_SFLASH_AV_PAIRS_8B045, CYREG_SFLASH_AV_PAIRS_8B45
 8543              	.set CYREG_SFLASH_AV_PAIRS_8B046, CYREG_SFLASH_AV_PAIRS_8B46
 8544              	.set CYREG_SFLASH_AV_PAIRS_8B047, CYREG_SFLASH_AV_PAIRS_8B47
 8545              	.set CYREG_SFLASH_AV_PAIRS_8B048, CYREG_SFLASH_AV_PAIRS_8B48
 8546              	.set CYREG_SFLASH_AV_PAIRS_8B049, CYREG_SFLASH_AV_PAIRS_8B49
 8547              	.set CYREG_SFLASH_AV_PAIRS_8B050, CYREG_SFLASH_AV_PAIRS_8B50
 8548              	.set CYREG_SFLASH_AV_PAIRS_8B051, CYREG_SFLASH_AV_PAIRS_8B51
 8549              	.set CYREG_SFLASH_AV_PAIRS_8B052, CYREG_SFLASH_AV_PAIRS_8B52
 8550              	.set CYREG_SFLASH_AV_PAIRS_8B053, CYREG_SFLASH_AV_PAIRS_8B53
 8551              	.set CYREG_SFLASH_AV_PAIRS_8B054, CYREG_SFLASH_AV_PAIRS_8B54
 8552              	.set CYREG_SFLASH_AV_PAIRS_8B055, CYREG_SFLASH_AV_PAIRS_8B55
 8553              	.set CYREG_SFLASH_AV_PAIRS_8B056, CYREG_SFLASH_AV_PAIRS_8B56
 8554              	.set CYREG_SFLASH_AV_PAIRS_8B057, CYREG_SFLASH_AV_PAIRS_8B57
 8555              	.set CYREG_SFLASH_AV_PAIRS_8B058, CYREG_SFLASH_AV_PAIRS_8B58
 8556              	.set CYREG_SFLASH_AV_PAIRS_8B059, CYREG_SFLASH_AV_PAIRS_8B59
 8557              	.set CYREG_SFLASH_AV_PAIRS_8B060, CYREG_SFLASH_AV_PAIRS_8B60
 8558              	.set CYREG_SFLASH_AV_PAIRS_8B061, CYREG_SFLASH_AV_PAIRS_8B61
 8559              	.set CYREG_SFLASH_AV_PAIRS_8B062, CYREG_SFLASH_AV_PAIRS_8B62
 8560              	.set CYREG_SFLASH_AV_PAIRS_8B063, CYREG_SFLASH_AV_PAIRS_8B63
 8561              	.set CYREG_SFLASH_AV_PAIRS_8B064, CYREG_SFLASH_AV_PAIRS_8B64
 8562              	.set CYREG_SFLASH_AV_PAIRS_8B065, CYREG_SFLASH_AV_PAIRS_8B65
 8563              	.set CYREG_SFLASH_AV_PAIRS_8B066, CYREG_SFLASH_AV_PAIRS_8B66
 8564              	.set CYREG_SFLASH_AV_PAIRS_8B067, CYREG_SFLASH_AV_PAIRS_8B67
 8565              	.set CYREG_SFLASH_AV_PAIRS_8B068, CYREG_SFLASH_AV_PAIRS_8B68
 8566              	.set CYREG_SFLASH_AV_PAIRS_8B069, CYREG_SFLASH_AV_PAIRS_8B69
 8567              	.set CYREG_SFLASH_AV_PAIRS_8B070, CYREG_SFLASH_AV_PAIRS_8B70
 8568              	.set CYREG_SFLASH_AV_PAIRS_8B071, CYREG_SFLASH_AV_PAIRS_8B71
 8569              	.set CYREG_SFLASH_AV_PAIRS_8B072, CYREG_SFLASH_AV_PAIRS_8B72
 8570              	.set CYREG_SFLASH_AV_PAIRS_8B073, CYREG_SFLASH_AV_PAIRS_8B73
 8571              	.set CYREG_SFLASH_AV_PAIRS_8B074, CYREG_SFLASH_AV_PAIRS_8B74
 8572              	.set CYREG_SFLASH_AV_PAIRS_8B075, CYREG_SFLASH_AV_PAIRS_8B75
 8573              	.set CYREG_SFLASH_AV_PAIRS_8B076, CYREG_SFLASH_AV_PAIRS_8B76
 8574              	.set CYREG_SFLASH_AV_PAIRS_8B077, CYREG_SFLASH_AV_PAIRS_8B77
 8575              	.set CYREG_SFLASH_AV_PAIRS_8B078, CYREG_SFLASH_AV_PAIRS_8B78
 8576              	.set CYREG_SFLASH_AV_PAIRS_8B079, CYREG_SFLASH_AV_PAIRS_8B79
 8577              	.set CYREG_SFLASH_AV_PAIRS_8B080, CYREG_SFLASH_AV_PAIRS_8B80
 8578              	.set CYREG_SFLASH_AV_PAIRS_8B081, CYREG_SFLASH_AV_PAIRS_8B81
 8579              	.set CYREG_SFLASH_AV_PAIRS_8B082, CYREG_SFLASH_AV_PAIRS_8B82
 8580              	.set CYREG_SFLASH_AV_PAIRS_8B083, CYREG_SFLASH_AV_PAIRS_8B83
 8581              	.set CYREG_SFLASH_AV_PAIRS_8B084, CYREG_SFLASH_AV_PAIRS_8B84
 8582              	.set CYREG_SFLASH_AV_PAIRS_8B085, CYREG_SFLASH_AV_PAIRS_8B85
 8583              	.set CYREG_SFLASH_AV_PAIRS_8B086, CYREG_SFLASH_AV_PAIRS_8B86
 8584              	.set CYREG_SFLASH_AV_PAIRS_8B087, CYREG_SFLASH_AV_PAIRS_8B87
 8585              	.set CYREG_SFLASH_AV_PAIRS_8B088, CYREG_SFLASH_AV_PAIRS_8B88
 8586              	.set CYREG_SFLASH_AV_PAIRS_8B089, CYREG_SFLASH_AV_PAIRS_8B89
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 152


 8587              	.set CYREG_SFLASH_AV_PAIRS_8B090, CYREG_SFLASH_AV_PAIRS_8B90
 8588              	.set CYREG_SFLASH_AV_PAIRS_8B091, CYREG_SFLASH_AV_PAIRS_8B91
 8589              	.set CYREG_SFLASH_AV_PAIRS_8B092, CYREG_SFLASH_AV_PAIRS_8B92
 8590              	.set CYREG_SFLASH_AV_PAIRS_8B093, CYREG_SFLASH_AV_PAIRS_8B93
 8591              	.set CYREG_SFLASH_AV_PAIRS_8B094, CYREG_SFLASH_AV_PAIRS_8B94
 8592              	.set CYREG_SFLASH_AV_PAIRS_8B095, CYREG_SFLASH_AV_PAIRS_8B95
 8593              	.set CYREG_SFLASH_AV_PAIRS_8B096, CYREG_SFLASH_AV_PAIRS_8B96
 8594              	.set CYREG_SFLASH_AV_PAIRS_8B097, CYREG_SFLASH_AV_PAIRS_8B97
 8595              	.set CYREG_SFLASH_AV_PAIRS_8B098, CYREG_SFLASH_AV_PAIRS_8B98
 8596              	.set CYREG_SFLASH_AV_PAIRS_8B099, CYREG_SFLASH_AV_PAIRS_8B99
 8597              	.set CYREG_SFLASH_AV_PAIRS_32B00, CYREG_SFLASH_AV_PAIRS_32B0
 8598              	.set CYREG_SFLASH_AV_PAIRS_32B01, CYREG_SFLASH_AV_PAIRS_32B1
 8599              	.set CYREG_SFLASH_AV_PAIRS_32B02, CYREG_SFLASH_AV_PAIRS_32B2
 8600              	.set CYREG_SFLASH_AV_PAIRS_32B03, CYREG_SFLASH_AV_PAIRS_32B3
 8601              	.set CYREG_SFLASH_AV_PAIRS_32B04, CYREG_SFLASH_AV_PAIRS_32B4
 8602              	.set CYREG_SFLASH_AV_PAIRS_32B05, CYREG_SFLASH_AV_PAIRS_32B5
 8603              	.set CYREG_SFLASH_AV_PAIRS_32B06, CYREG_SFLASH_AV_PAIRS_32B6
 8604              	.set CYREG_SFLASH_AV_PAIRS_32B07, CYREG_SFLASH_AV_PAIRS_32B7
 8605              	.set CYREG_SFLASH_AV_PAIRS_32B08, CYREG_SFLASH_AV_PAIRS_32B8
 8606              	.set CYREG_SFLASH_AV_PAIRS_32B09, CYREG_SFLASH_AV_PAIRS_32B9
 8607              	.set CYREG_SFLASH_PE_TE_DATA00, CYREG_SFLASH_PE_TE_DATA0
 8608              	.set CYREG_SFLASH_PE_TE_DATA01, CYREG_SFLASH_PE_TE_DATA1
 8609              	.set CYREG_SFLASH_PE_TE_DATA02, CYREG_SFLASH_PE_TE_DATA2
 8610              	.set CYREG_SFLASH_PE_TE_DATA03, CYREG_SFLASH_PE_TE_DATA3
 8611              	.set CYREG_SFLASH_PE_TE_DATA04, CYREG_SFLASH_PE_TE_DATA4
 8612              	.set CYREG_SFLASH_PE_TE_DATA05, CYREG_SFLASH_PE_TE_DATA5
 8613              	.set CYREG_SFLASH_PE_TE_DATA06, CYREG_SFLASH_PE_TE_DATA6
 8614              	.set CYREG_SFLASH_PE_TE_DATA07, CYREG_SFLASH_PE_TE_DATA7
 8615              	.set CYREG_SFLASH_PE_TE_DATA08, CYREG_SFLASH_PE_TE_DATA8
 8616              	.set CYREG_SFLASH_PE_TE_DATA09, CYREG_SFLASH_PE_TE_DATA9
 8617              	.set CYREG_SFLASH_IMO_TRIM00, CYREG_SFLASH_IMO_TRIM0
 8618              	.set CYREG_SFLASH_IMO_TRIM01, CYREG_SFLASH_IMO_TRIM1
 8619              	.set CYREG_SFLASH_IMO_TRIM02, CYREG_SFLASH_IMO_TRIM2
 8620              	.set CYREG_SFLASH_IMO_TRIM03, CYREG_SFLASH_IMO_TRIM3
 8621              	.set CYREG_SFLASH_IMO_TRIM04, CYREG_SFLASH_IMO_TRIM4
 8622              	.set CYREG_SFLASH_IMO_TRIM05, CYREG_SFLASH_IMO_TRIM5
 8623              	.set CYREG_SFLASH_IMO_TRIM06, CYREG_SFLASH_IMO_TRIM6
 8624              	.set CYREG_SFLASH_IMO_TRIM07, CYREG_SFLASH_IMO_TRIM7
 8625              	.set CYREG_SFLASH_IMO_TRIM08, CYREG_SFLASH_IMO_TRIM8
 8626              	.set CYREG_SFLASH_IMO_TRIM09, CYREG_SFLASH_IMO_TRIM9
 8627              	.set CYREG_SFLASH_ALT_PROT_ROW000, CYREG_SFLASH_ALT_PROT_ROW0
 8628              	.set CYREG_SFLASH_ALT_PROT_ROW001, CYREG_SFLASH_ALT_PROT_ROW1
 8629              	.set CYREG_SFLASH_ALT_PROT_ROW002, CYREG_SFLASH_ALT_PROT_ROW2
 8630              	.set CYREG_SFLASH_ALT_PROT_ROW003, CYREG_SFLASH_ALT_PROT_ROW3
 8631              	.set CYREG_SFLASH_ALT_PROT_ROW004, CYREG_SFLASH_ALT_PROT_ROW4
 8632              	.set CYREG_SFLASH_ALT_PROT_ROW005, CYREG_SFLASH_ALT_PROT_ROW5
 8633              	.set CYREG_SFLASH_ALT_PROT_ROW006, CYREG_SFLASH_ALT_PROT_ROW6
 8634              	.set CYREG_SFLASH_ALT_PROT_ROW007, CYREG_SFLASH_ALT_PROT_ROW7
 8635              	.set CYREG_SFLASH_ALT_PROT_ROW008, CYREG_SFLASH_ALT_PROT_ROW8
 8636              	.set CYREG_SFLASH_ALT_PROT_ROW009, CYREG_SFLASH_ALT_PROT_ROW9
 8637              	.set CYREG_SFLASH_ALT_PROT_ROW010, CYREG_SFLASH_ALT_PROT_ROW10
 8638              	.set CYREG_SFLASH_ALT_PROT_ROW011, CYREG_SFLASH_ALT_PROT_ROW11
 8639              	.set CYREG_SFLASH_ALT_PROT_ROW012, CYREG_SFLASH_ALT_PROT_ROW12
 8640              	.set CYREG_SFLASH_ALT_PROT_ROW013, CYREG_SFLASH_ALT_PROT_ROW13
 8641              	.set CYREG_SFLASH_ALT_PROT_ROW014, CYREG_SFLASH_ALT_PROT_ROW14
 8642              	.set CYREG_SFLASH_ALT_PROT_ROW015, CYREG_SFLASH_ALT_PROT_ROW15
 8643              	.set CYREG_SFLASH_ALT_PROT_ROW016, CYREG_SFLASH_ALT_PROT_ROW16
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 153


 8644              	.set CYREG_SFLASH_ALT_PROT_ROW017, CYREG_SFLASH_ALT_PROT_ROW17
 8645              	.set CYREG_SFLASH_ALT_PROT_ROW018, CYREG_SFLASH_ALT_PROT_ROW18
 8646              	.set CYREG_SFLASH_ALT_PROT_ROW019, CYREG_SFLASH_ALT_PROT_ROW19
 8647              	.set CYREG_SFLASH_ALT_PROT_ROW020, CYREG_SFLASH_ALT_PROT_ROW20
 8648              	.set CYREG_SFLASH_ALT_PROT_ROW021, CYREG_SFLASH_ALT_PROT_ROW21
 8649              	.set CYREG_SFLASH_ALT_PROT_ROW022, CYREG_SFLASH_ALT_PROT_ROW22
 8650              	.set CYREG_SFLASH_ALT_PROT_ROW023, CYREG_SFLASH_ALT_PROT_ROW23
 8651              	.set CYREG_SFLASH_ALT_PROT_ROW024, CYREG_SFLASH_ALT_PROT_ROW24
 8652              	.set CYREG_SFLASH_ALT_PROT_ROW025, CYREG_SFLASH_ALT_PROT_ROW25
 8653              	.set CYREG_SFLASH_ALT_PROT_ROW026, CYREG_SFLASH_ALT_PROT_ROW26
 8654              	.set CYREG_SFLASH_ALT_PROT_ROW027, CYREG_SFLASH_ALT_PROT_ROW27
 8655              	.set CYREG_SFLASH_ALT_PROT_ROW028, CYREG_SFLASH_ALT_PROT_ROW28
 8656              	.set CYREG_SFLASH_ALT_PROT_ROW029, CYREG_SFLASH_ALT_PROT_ROW29
 8657              	.set CYREG_SFLASH_ALT_PROT_ROW030, CYREG_SFLASH_ALT_PROT_ROW30
 8658              	.set CYREG_SFLASH_ALT_PROT_ROW031, CYREG_SFLASH_ALT_PROT_ROW31
 8659              	.set CYREG_SFLASH_ALT_PROT_ROW032, CYREG_SFLASH_ALT_PROT_ROW32
 8660              	.set CYREG_SFLASH_ALT_PROT_ROW033, CYREG_SFLASH_ALT_PROT_ROW33
 8661              	.set CYREG_SFLASH_ALT_PROT_ROW034, CYREG_SFLASH_ALT_PROT_ROW34
 8662              	.set CYREG_SFLASH_ALT_PROT_ROW035, CYREG_SFLASH_ALT_PROT_ROW35
 8663              	.set CYREG_SFLASH_ALT_PROT_ROW036, CYREG_SFLASH_ALT_PROT_ROW36
 8664              	.set CYREG_SFLASH_ALT_PROT_ROW037, CYREG_SFLASH_ALT_PROT_ROW37
 8665              	.set CYREG_SFLASH_ALT_PROT_ROW038, CYREG_SFLASH_ALT_PROT_ROW38
 8666              	.set CYREG_SFLASH_ALT_PROT_ROW039, CYREG_SFLASH_ALT_PROT_ROW39
 8667              	.set CYREG_SFLASH_ALT_PROT_ROW040, CYREG_SFLASH_ALT_PROT_ROW40
 8668              	.set CYREG_SFLASH_ALT_PROT_ROW041, CYREG_SFLASH_ALT_PROT_ROW41
 8669              	.set CYREG_SFLASH_ALT_PROT_ROW042, CYREG_SFLASH_ALT_PROT_ROW42
 8670              	.set CYREG_SFLASH_ALT_PROT_ROW043, CYREG_SFLASH_ALT_PROT_ROW43
 8671              	.set CYREG_SFLASH_ALT_PROT_ROW044, CYREG_SFLASH_ALT_PROT_ROW44
 8672              	.set CYREG_SFLASH_ALT_PROT_ROW045, CYREG_SFLASH_ALT_PROT_ROW45
 8673              	.set CYREG_SFLASH_ALT_PROT_ROW046, CYREG_SFLASH_ALT_PROT_ROW46
 8674              	.set CYREG_SFLASH_ALT_PROT_ROW047, CYREG_SFLASH_ALT_PROT_ROW47
 8675              	.set CYREG_SFLASH_ALT_PROT_ROW048, CYREG_SFLASH_ALT_PROT_ROW48
 8676              	.set CYREG_SFLASH_ALT_PROT_ROW049, CYREG_SFLASH_ALT_PROT_ROW49
 8677              	.set CYREG_SFLASH_ALT_PROT_ROW050, CYREG_SFLASH_ALT_PROT_ROW50
 8678              	.set CYREG_SFLASH_ALT_PROT_ROW051, CYREG_SFLASH_ALT_PROT_ROW51
 8679              	.set CYREG_SFLASH_ALT_PROT_ROW052, CYREG_SFLASH_ALT_PROT_ROW52
 8680              	.set CYREG_SFLASH_ALT_PROT_ROW053, CYREG_SFLASH_ALT_PROT_ROW53
 8681              	.set CYREG_SFLASH_ALT_PROT_ROW054, CYREG_SFLASH_ALT_PROT_ROW54
 8682              	.set CYREG_SFLASH_ALT_PROT_ROW055, CYREG_SFLASH_ALT_PROT_ROW55
 8683              	.set CYREG_SFLASH_ALT_PROT_ROW056, CYREG_SFLASH_ALT_PROT_ROW56
 8684              	.set CYREG_SFLASH_ALT_PROT_ROW057, CYREG_SFLASH_ALT_PROT_ROW57
 8685              	.set CYREG_SFLASH_ALT_PROT_ROW058, CYREG_SFLASH_ALT_PROT_ROW58
 8686              	.set CYREG_SFLASH_ALT_PROT_ROW059, CYREG_SFLASH_ALT_PROT_ROW59
 8687              	.set CYREG_SFLASH_ALT_PROT_ROW060, CYREG_SFLASH_ALT_PROT_ROW60
 8688              	.set CYREG_SFLASH_ALT_PROT_ROW061, CYREG_SFLASH_ALT_PROT_ROW61
 8689              	.set CYREG_SFLASH_ALT_PROT_ROW062, CYREG_SFLASH_ALT_PROT_ROW62
 8690              	.set CYREG_SFLASH_ALT_PROT_ROW063, CYREG_SFLASH_ALT_PROT_ROW63
 8691              	.set CYREG_SFLASH_ALT_PROT_ROW064, CYREG_SFLASH_ALT_PROT_ROW64
 8692              	.set CYREG_SFLASH_ALT_PROT_ROW065, CYREG_SFLASH_ALT_PROT_ROW65
 8693              	.set CYREG_SFLASH_ALT_PROT_ROW066, CYREG_SFLASH_ALT_PROT_ROW66
 8694              	.set CYREG_SFLASH_ALT_PROT_ROW067, CYREG_SFLASH_ALT_PROT_ROW67
 8695              	.set CYREG_SFLASH_ALT_PROT_ROW068, CYREG_SFLASH_ALT_PROT_ROW68
 8696              	.set CYREG_SFLASH_ALT_PROT_ROW069, CYREG_SFLASH_ALT_PROT_ROW69
 8697              	.set CYREG_SFLASH_ALT_PROT_ROW070, CYREG_SFLASH_ALT_PROT_ROW70
 8698              	.set CYREG_SFLASH_ALT_PROT_ROW071, CYREG_SFLASH_ALT_PROT_ROW71
 8699              	.set CYREG_SFLASH_ALT_PROT_ROW072, CYREG_SFLASH_ALT_PROT_ROW72
 8700              	.set CYREG_SFLASH_ALT_PROT_ROW073, CYREG_SFLASH_ALT_PROT_ROW73
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 154


 8701              	.set CYREG_SFLASH_ALT_PROT_ROW074, CYREG_SFLASH_ALT_PROT_ROW74
 8702              	.set CYREG_SFLASH_ALT_PROT_ROW075, CYREG_SFLASH_ALT_PROT_ROW75
 8703              	.set CYREG_SFLASH_ALT_PROT_ROW076, CYREG_SFLASH_ALT_PROT_ROW76
 8704              	.set CYREG_SFLASH_ALT_PROT_ROW077, CYREG_SFLASH_ALT_PROT_ROW77
 8705              	.set CYREG_SFLASH_ALT_PROT_ROW078, CYREG_SFLASH_ALT_PROT_ROW78
 8706              	.set CYREG_SFLASH_ALT_PROT_ROW079, CYREG_SFLASH_ALT_PROT_ROW79
 8707              	.set CYREG_SFLASH_ALT_PROT_ROW080, CYREG_SFLASH_ALT_PROT_ROW80
 8708              	.set CYREG_SFLASH_ALT_PROT_ROW081, CYREG_SFLASH_ALT_PROT_ROW81
 8709              	.set CYREG_SFLASH_ALT_PROT_ROW082, CYREG_SFLASH_ALT_PROT_ROW82
 8710              	.set CYREG_SFLASH_ALT_PROT_ROW083, CYREG_SFLASH_ALT_PROT_ROW83
 8711              	.set CYREG_SFLASH_ALT_PROT_ROW084, CYREG_SFLASH_ALT_PROT_ROW84
 8712              	.set CYREG_SFLASH_ALT_PROT_ROW085, CYREG_SFLASH_ALT_PROT_ROW85
 8713              	.set CYREG_SFLASH_ALT_PROT_ROW086, CYREG_SFLASH_ALT_PROT_ROW86
 8714              	.set CYREG_SFLASH_ALT_PROT_ROW087, CYREG_SFLASH_ALT_PROT_ROW87
 8715              	.set CYREG_SFLASH_ALT_PROT_ROW088, CYREG_SFLASH_ALT_PROT_ROW88
 8716              	.set CYREG_SFLASH_ALT_PROT_ROW089, CYREG_SFLASH_ALT_PROT_ROW89
 8717              	.set CYREG_SFLASH_ALT_PROT_ROW090, CYREG_SFLASH_ALT_PROT_ROW90
 8718              	.set CYREG_SFLASH_ALT_PROT_ROW091, CYREG_SFLASH_ALT_PROT_ROW91
 8719              	.set CYREG_SFLASH_ALT_PROT_ROW092, CYREG_SFLASH_ALT_PROT_ROW92
 8720              	.set CYREG_SFLASH_ALT_PROT_ROW093, CYREG_SFLASH_ALT_PROT_ROW93
 8721              	.set CYREG_SFLASH_ALT_PROT_ROW094, CYREG_SFLASH_ALT_PROT_ROW94
 8722              	.set CYREG_SFLASH_ALT_PROT_ROW095, CYREG_SFLASH_ALT_PROT_ROW95
 8723              	.set CYREG_SFLASH_ALT_PROT_ROW096, CYREG_SFLASH_ALT_PROT_ROW96
 8724              	.set CYREG_SFLASH_ALT_PROT_ROW097, CYREG_SFLASH_ALT_PROT_ROW97
 8725              	.set CYREG_SFLASH_ALT_PROT_ROW098, CYREG_SFLASH_ALT_PROT_ROW98
 8726              	.set CYREG_SFLASH_ALT_PROT_ROW099, CYREG_SFLASH_ALT_PROT_ROW99
 8727              	.set CYREG_PERI_PCLK_CTL00, CYREG_PERI_PCLK_CTL0
 8728              	.set CYREG_PERI_PCLK_CTL01, CYREG_PERI_PCLK_CTL1
 8729              	.set CYREG_PERI_PCLK_CTL02, CYREG_PERI_PCLK_CTL2
 8730              	.set CYREG_PERI_PCLK_CTL03, CYREG_PERI_PCLK_CTL3
 8731              	.set CYREG_PERI_PCLK_CTL04, CYREG_PERI_PCLK_CTL4
 8732              	.set CYREG_PERI_PCLK_CTL05, CYREG_PERI_PCLK_CTL5
 8733              	.set CYREG_PERI_PCLK_CTL06, CYREG_PERI_PCLK_CTL6
 8734              	.set CYREG_PERI_PCLK_CTL07, CYREG_PERI_PCLK_CTL7
 8735              	.set CYREG_PERI_PCLK_CTL08, CYREG_PERI_PCLK_CTL8
 8736              	.set CYREG_PERI_PCLK_CTL09, CYREG_PERI_PCLK_CTL9
 8737              	.set CYREG_PERI_DIV_16_CTL00, CYREG_PERI_DIV_16_CTL0
 8738              	.set CYREG_PERI_DIV_16_CTL01, CYREG_PERI_DIV_16_CTL1
 8739              	.set CYREG_PERI_DIV_16_CTL02, CYREG_PERI_DIV_16_CTL2
 8740              	.set CYREG_PERI_DIV_16_CTL03, CYREG_PERI_DIV_16_CTL3
 8741              	.set CYREG_PERI_DIV_16_CTL04, CYREG_PERI_DIV_16_CTL4
 8742              	.set CYREG_PERI_DIV_16_CTL05, CYREG_PERI_DIV_16_CTL5
 8743              	.set CYREG_PERI_DIV_16_CTL06, CYREG_PERI_DIV_16_CTL6
 8744              	.set CYREG_PERI_DIV_16_CTL07, CYREG_PERI_DIV_16_CTL7
 8745              	.set CYREG_PERI_DIV_16_CTL08, CYREG_PERI_DIV_16_CTL8
 8746              	.set CYREG_PERI_DIV_16_CTL09, CYREG_PERI_DIV_16_CTL9
 8747              	.set CYREG_PERI_DIV_16_5_CTL00, CYREG_PERI_DIV_16_5_CTL0
 8748              	.set CYREG_PERI_DIV_16_5_CTL01, CYREG_PERI_DIV_16_5_CTL1
 8749              	.set CYREG_UDB_W8_A0_00, CYREG_UDB_W8_A00
 8750              	.set CYREG_UDB_W8_A0_01, CYREG_UDB_W8_A01
 8751              	.set CYREG_UDB_W8_A0_02, CYREG_UDB_W8_A02
 8752              	.set CYREG_UDB_W8_A0_03, CYREG_UDB_W8_A03
 8753              	.set CYREG_UDB_W8_A1_00, CYREG_UDB_W8_A10
 8754              	.set CYREG_UDB_W8_A1_01, CYREG_UDB_W8_A11
 8755              	.set CYREG_UDB_W8_A1_02, CYREG_UDB_W8_A12
 8756              	.set CYREG_UDB_W8_A1_03, CYREG_UDB_W8_A13
 8757              	.set CYREG_UDB_W8_D0_00, CYREG_UDB_W8_D00
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 155


 8758              	.set CYREG_UDB_W8_D0_01, CYREG_UDB_W8_D01
 8759              	.set CYREG_UDB_W8_D0_02, CYREG_UDB_W8_D02
 8760              	.set CYREG_UDB_W8_D0_03, CYREG_UDB_W8_D03
 8761              	.set CYREG_UDB_W8_D1_00, CYREG_UDB_W8_D10
 8762              	.set CYREG_UDB_W8_D1_01, CYREG_UDB_W8_D11
 8763              	.set CYREG_UDB_W8_D1_02, CYREG_UDB_W8_D12
 8764              	.set CYREG_UDB_W8_D1_03, CYREG_UDB_W8_D13
 8765              	.set CYREG_UDB_W8_F0_00, CYREG_UDB_W8_F00
 8766              	.set CYREG_UDB_W8_F0_01, CYREG_UDB_W8_F01
 8767              	.set CYREG_UDB_W8_F0_02, CYREG_UDB_W8_F02
 8768              	.set CYREG_UDB_W8_F0_03, CYREG_UDB_W8_F03
 8769              	.set CYREG_UDB_W8_F1_00, CYREG_UDB_W8_F10
 8770              	.set CYREG_UDB_W8_F1_01, CYREG_UDB_W8_F11
 8771              	.set CYREG_UDB_W8_F1_02, CYREG_UDB_W8_F12
 8772              	.set CYREG_UDB_W8_F1_03, CYREG_UDB_W8_F13
 8773              	.set CYREG_UDB_W8_ST_00, CYREG_UDB_W8_ST0
 8774              	.set CYREG_UDB_W8_ST_01, CYREG_UDB_W8_ST1
 8775              	.set CYREG_UDB_W8_ST_02, CYREG_UDB_W8_ST2
 8776              	.set CYREG_UDB_W8_ST_03, CYREG_UDB_W8_ST3
 8777              	.set CYREG_UDB_W8_CTL_00, CYREG_UDB_W8_CTL0
 8778              	.set CYREG_UDB_W8_CTL_01, CYREG_UDB_W8_CTL1
 8779              	.set CYREG_UDB_W8_CTL_02, CYREG_UDB_W8_CTL2
 8780              	.set CYREG_UDB_W8_CTL_03, CYREG_UDB_W8_CTL3
 8781              	.set CYREG_UDB_W8_MSK_00, CYREG_UDB_W8_MSK0
 8782              	.set CYREG_UDB_W8_MSK_01, CYREG_UDB_W8_MSK1
 8783              	.set CYREG_UDB_W8_MSK_02, CYREG_UDB_W8_MSK2
 8784              	.set CYREG_UDB_W8_MSK_03, CYREG_UDB_W8_MSK3
 8785              	.set CYREG_UDB_W8_ACTL_00, CYREG_UDB_W8_ACTL0
 8786              	.set CYREG_UDB_W8_ACTL_01, CYREG_UDB_W8_ACTL1
 8787              	.set CYREG_UDB_W8_ACTL_02, CYREG_UDB_W8_ACTL2
 8788              	.set CYREG_UDB_W8_ACTL_03, CYREG_UDB_W8_ACTL3
 8789              	.set CYREG_UDB_W8_MC_00, CYREG_UDB_W8_MC0
 8790              	.set CYREG_UDB_W8_MC_01, CYREG_UDB_W8_MC1
 8791              	.set CYREG_UDB_W8_MC_02, CYREG_UDB_W8_MC2
 8792              	.set CYREG_UDB_W8_MC_03, CYREG_UDB_W8_MC3
 8793              	.set CYREG_UDB_CAT16_A_00, CYREG_UDB_CAT16_A0
 8794              	.set CYREG_UDB_CAT16_A_01, CYREG_UDB_CAT16_A1
 8795              	.set CYREG_UDB_CAT16_A_02, CYREG_UDB_CAT16_A2
 8796              	.set CYREG_UDB_CAT16_A_03, CYREG_UDB_CAT16_A3
 8797              	.set CYREG_UDB_CAT16_D_00, CYREG_UDB_CAT16_D0
 8798              	.set CYREG_UDB_CAT16_D_01, CYREG_UDB_CAT16_D1
 8799              	.set CYREG_UDB_CAT16_D_02, CYREG_UDB_CAT16_D2
 8800              	.set CYREG_UDB_CAT16_D_03, CYREG_UDB_CAT16_D3
 8801              	.set CYREG_UDB_CAT16_F_00, CYREG_UDB_CAT16_F0
 8802              	.set CYREG_UDB_CAT16_F_01, CYREG_UDB_CAT16_F1
 8803              	.set CYREG_UDB_CAT16_F_02, CYREG_UDB_CAT16_F2
 8804              	.set CYREG_UDB_CAT16_F_03, CYREG_UDB_CAT16_F3
 8805              	.set CYREG_UDB_CAT16_CTL_ST_00, CYREG_UDB_CAT16_CTL_ST0
 8806              	.set CYREG_UDB_CAT16_CTL_ST_01, CYREG_UDB_CAT16_CTL_ST1
 8807              	.set CYREG_UDB_CAT16_CTL_ST_02, CYREG_UDB_CAT16_CTL_ST2
 8808              	.set CYREG_UDB_CAT16_CTL_ST_03, CYREG_UDB_CAT16_CTL_ST3
 8809              	.set CYREG_UDB_CAT16_ACTL_MSK_00, CYREG_UDB_CAT16_ACTL_MSK0
 8810              	.set CYREG_UDB_CAT16_ACTL_MSK_01, CYREG_UDB_CAT16_ACTL_MSK1
 8811              	.set CYREG_UDB_CAT16_ACTL_MSK_02, CYREG_UDB_CAT16_ACTL_MSK2
 8812              	.set CYREG_UDB_CAT16_ACTL_MSK_03, CYREG_UDB_CAT16_ACTL_MSK3
 8813              	.set CYREG_UDB_CAT16_MC_00, CYREG_UDB_CAT16_MC0
 8814              	.set CYREG_UDB_CAT16_MC_01, CYREG_UDB_CAT16_MC1
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 156


 8815              	.set CYREG_UDB_CAT16_MC_02, CYREG_UDB_CAT16_MC2
 8816              	.set CYREG_UDB_CAT16_MC_03, CYREG_UDB_CAT16_MC3
 8817              	.set CYREG_UDB_W16_A0_00, CYREG_UDB_W16_A00
 8818              	.set CYREG_UDB_W16_A0_01, CYREG_UDB_W16_A01
 8819              	.set CYREG_UDB_W16_A0_02, CYREG_UDB_W16_A02
 8820              	.set CYREG_UDB_W16_A1_00, CYREG_UDB_W16_A10
 8821              	.set CYREG_UDB_W16_A1_01, CYREG_UDB_W16_A11
 8822              	.set CYREG_UDB_W16_A1_02, CYREG_UDB_W16_A12
 8823              	.set CYREG_UDB_W16_D0_00, CYREG_UDB_W16_D00
 8824              	.set CYREG_UDB_W16_D0_01, CYREG_UDB_W16_D01
 8825              	.set CYREG_UDB_W16_D0_02, CYREG_UDB_W16_D02
 8826              	.set CYREG_UDB_W16_D1_00, CYREG_UDB_W16_D10
 8827              	.set CYREG_UDB_W16_D1_01, CYREG_UDB_W16_D11
 8828              	.set CYREG_UDB_W16_D1_02, CYREG_UDB_W16_D12
 8829              	.set CYREG_UDB_W16_F0_00, CYREG_UDB_W16_F00
 8830              	.set CYREG_UDB_W16_F0_01, CYREG_UDB_W16_F01
 8831              	.set CYREG_UDB_W16_F0_02, CYREG_UDB_W16_F02
 8832              	.set CYREG_UDB_W16_F1_00, CYREG_UDB_W16_F10
 8833              	.set CYREG_UDB_W16_F1_01, CYREG_UDB_W16_F11
 8834              	.set CYREG_UDB_W16_F1_02, CYREG_UDB_W16_F12
 8835              	.set CYREG_UDB_W16_ST_00, CYREG_UDB_W16_ST0
 8836              	.set CYREG_UDB_W16_ST_01, CYREG_UDB_W16_ST1
 8837              	.set CYREG_UDB_W16_ST_02, CYREG_UDB_W16_ST2
 8838              	.set CYREG_UDB_W16_CTL_00, CYREG_UDB_W16_CTL0
 8839              	.set CYREG_UDB_W16_CTL_01, CYREG_UDB_W16_CTL1
 8840              	.set CYREG_UDB_W16_CTL_02, CYREG_UDB_W16_CTL2
 8841              	.set CYREG_UDB_W16_MSK_00, CYREG_UDB_W16_MSK0
 8842              	.set CYREG_UDB_W16_MSK_01, CYREG_UDB_W16_MSK1
 8843              	.set CYREG_UDB_W16_MSK_02, CYREG_UDB_W16_MSK2
 8844              	.set CYREG_UDB_W16_ACTL_00, CYREG_UDB_W16_ACTL0
 8845              	.set CYREG_UDB_W16_ACTL_01, CYREG_UDB_W16_ACTL1
 8846              	.set CYREG_UDB_W16_ACTL_02, CYREG_UDB_W16_ACTL2
 8847              	.set CYREG_UDB_W16_MC_00, CYREG_UDB_W16_MC0
 8848              	.set CYREG_UDB_W16_MC_01, CYREG_UDB_W16_MC1
 8849              	.set CYREG_UDB_W16_MC_02, CYREG_UDB_W16_MC2
 8850              	.set CYREG_UDB_W32_A0_00, CYREG_UDB_W32_A0
 8851              	.set CYREG_UDB_W32_A1_00, CYREG_UDB_W32_A1
 8852              	.set CYREG_UDB_W32_D0_00, CYREG_UDB_W32_D0
 8853              	.set CYREG_UDB_W32_D1_00, CYREG_UDB_W32_D1
 8854              	.set CYREG_UDB_W32_F0_00, CYREG_UDB_W32_F0
 8855              	.set CYREG_UDB_W32_F1_00, CYREG_UDB_W32_F1
 8856              	.set CYREG_UDB_W32_ST_00, CYREG_UDB_W32_ST
 8857              	.set CYREG_UDB_W32_CTL_00, CYREG_UDB_W32_CTL
 8858              	.set CYREG_UDB_W32_MSK_00, CYREG_UDB_W32_MSK
 8859              	.set CYREG_UDB_W32_ACTL_00, CYREG_UDB_W32_ACTL
 8860              	.set CYREG_UDB_W32_MC_00, CYREG_UDB_W32_MC
 8861              	.set CYREG_SCB0_EZ_DATA000, CYREG_SCB0_EZ_DATA0
 8862              	.set CYREG_SCB0_EZ_DATA001, CYREG_SCB0_EZ_DATA1
 8863              	.set CYREG_SCB0_EZ_DATA002, CYREG_SCB0_EZ_DATA2
 8864              	.set CYREG_SCB0_EZ_DATA003, CYREG_SCB0_EZ_DATA3
 8865              	.set CYREG_SCB0_EZ_DATA004, CYREG_SCB0_EZ_DATA4
 8866              	.set CYREG_SCB0_EZ_DATA005, CYREG_SCB0_EZ_DATA5
 8867              	.set CYREG_SCB0_EZ_DATA006, CYREG_SCB0_EZ_DATA6
 8868              	.set CYREG_SCB0_EZ_DATA007, CYREG_SCB0_EZ_DATA7
 8869              	.set CYREG_SCB0_EZ_DATA008, CYREG_SCB0_EZ_DATA8
 8870              	.set CYREG_SCB0_EZ_DATA009, CYREG_SCB0_EZ_DATA9
 8871              	.set CYREG_SCB0_EZ_DATA010, CYREG_SCB0_EZ_DATA10
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 157


 8872              	.set CYREG_SCB0_EZ_DATA011, CYREG_SCB0_EZ_DATA11
 8873              	.set CYREG_SCB0_EZ_DATA012, CYREG_SCB0_EZ_DATA12
 8874              	.set CYREG_SCB0_EZ_DATA013, CYREG_SCB0_EZ_DATA13
 8875              	.set CYREG_SCB0_EZ_DATA014, CYREG_SCB0_EZ_DATA14
 8876              	.set CYREG_SCB0_EZ_DATA015, CYREG_SCB0_EZ_DATA15
 8877              	.set CYREG_SCB0_EZ_DATA016, CYREG_SCB0_EZ_DATA16
 8878              	.set CYREG_SCB0_EZ_DATA017, CYREG_SCB0_EZ_DATA17
 8879              	.set CYREG_SCB0_EZ_DATA018, CYREG_SCB0_EZ_DATA18
 8880              	.set CYREG_SCB0_EZ_DATA019, CYREG_SCB0_EZ_DATA19
 8881              	.set CYREG_SCB0_EZ_DATA020, CYREG_SCB0_EZ_DATA20
 8882              	.set CYREG_SCB0_EZ_DATA021, CYREG_SCB0_EZ_DATA21
 8883              	.set CYREG_SCB0_EZ_DATA022, CYREG_SCB0_EZ_DATA22
 8884              	.set CYREG_SCB0_EZ_DATA023, CYREG_SCB0_EZ_DATA23
 8885              	.set CYREG_SCB0_EZ_DATA024, CYREG_SCB0_EZ_DATA24
 8886              	.set CYREG_SCB0_EZ_DATA025, CYREG_SCB0_EZ_DATA25
 8887              	.set CYREG_SCB0_EZ_DATA026, CYREG_SCB0_EZ_DATA26
 8888              	.set CYREG_SCB0_EZ_DATA027, CYREG_SCB0_EZ_DATA27
 8889              	.set CYREG_SCB0_EZ_DATA028, CYREG_SCB0_EZ_DATA28
 8890              	.set CYREG_SCB0_EZ_DATA029, CYREG_SCB0_EZ_DATA29
 8891              	.set CYREG_SCB0_EZ_DATA030, CYREG_SCB0_EZ_DATA30
 8892              	.set CYREG_SCB0_EZ_DATA031, CYREG_SCB0_EZ_DATA31
 8893              	.set CYREG_SCB1_EZ_DATA000, CYREG_SCB1_EZ_DATA0
 8894              	.set CYREG_SCB1_EZ_DATA001, CYREG_SCB1_EZ_DATA1
 8895              	.set CYREG_SCB1_EZ_DATA002, CYREG_SCB1_EZ_DATA2
 8896              	.set CYREG_SCB1_EZ_DATA003, CYREG_SCB1_EZ_DATA3
 8897              	.set CYREG_SCB1_EZ_DATA004, CYREG_SCB1_EZ_DATA4
 8898              	.set CYREG_SCB1_EZ_DATA005, CYREG_SCB1_EZ_DATA5
 8899              	.set CYREG_SCB1_EZ_DATA006, CYREG_SCB1_EZ_DATA6
 8900              	.set CYREG_SCB1_EZ_DATA007, CYREG_SCB1_EZ_DATA7
 8901              	.set CYREG_SCB1_EZ_DATA008, CYREG_SCB1_EZ_DATA8
 8902              	.set CYREG_SCB1_EZ_DATA009, CYREG_SCB1_EZ_DATA9
 8903              	.set CYREG_SCB1_EZ_DATA010, CYREG_SCB1_EZ_DATA10
 8904              	.set CYREG_SCB1_EZ_DATA011, CYREG_SCB1_EZ_DATA11
 8905              	.set CYREG_SCB1_EZ_DATA012, CYREG_SCB1_EZ_DATA12
 8906              	.set CYREG_SCB1_EZ_DATA013, CYREG_SCB1_EZ_DATA13
 8907              	.set CYREG_SCB1_EZ_DATA014, CYREG_SCB1_EZ_DATA14
 8908              	.set CYREG_SCB1_EZ_DATA015, CYREG_SCB1_EZ_DATA15
 8909              	.set CYREG_SCB1_EZ_DATA016, CYREG_SCB1_EZ_DATA16
 8910              	.set CYREG_SCB1_EZ_DATA017, CYREG_SCB1_EZ_DATA17
 8911              	.set CYREG_SCB1_EZ_DATA018, CYREG_SCB1_EZ_DATA18
 8912              	.set CYREG_SCB1_EZ_DATA019, CYREG_SCB1_EZ_DATA19
 8913              	.set CYREG_SCB1_EZ_DATA020, CYREG_SCB1_EZ_DATA20
 8914              	.set CYREG_SCB1_EZ_DATA021, CYREG_SCB1_EZ_DATA21
 8915              	.set CYREG_SCB1_EZ_DATA022, CYREG_SCB1_EZ_DATA22
 8916              	.set CYREG_SCB1_EZ_DATA023, CYREG_SCB1_EZ_DATA23
 8917              	.set CYREG_SCB1_EZ_DATA024, CYREG_SCB1_EZ_DATA24
 8918              	.set CYREG_SCB1_EZ_DATA025, CYREG_SCB1_EZ_DATA25
 8919              	.set CYREG_SCB1_EZ_DATA026, CYREG_SCB1_EZ_DATA26
 8920              	.set CYREG_SCB1_EZ_DATA027, CYREG_SCB1_EZ_DATA27
 8921              	.set CYREG_SCB1_EZ_DATA028, CYREG_SCB1_EZ_DATA28
 8922              	.set CYREG_SCB1_EZ_DATA029, CYREG_SCB1_EZ_DATA29
 8923              	.set CYREG_SCB1_EZ_DATA030, CYREG_SCB1_EZ_DATA30
 8924              	.set CYREG_SCB1_EZ_DATA031, CYREG_SCB1_EZ_DATA31
 8925              	.set CYREG_SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
 8926              	.set CYREG_SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
 8927              	.set CYREG_SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
 8928              	.set CYREG_SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 158


 8929              	.set CYREG_SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
 8930              	.set CYREG_SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
 8931              	.set CYREG_SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
 8932              	.set CYREG_SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
 8933              	.set CYREG_SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
 8934              	.set CYREG_SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
 8935              	.set CYREG_SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
 8936              	.set CYREG_SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
 8937              	.set CYREG_SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
 8938              	.set CYREG_SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
 8939              	.set CYREG_SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
 8940              	.set CYREG_SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
 8941              	.set CYREG_SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
 8942              	.set CYREG_SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
 8943              	.set CYREG_SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
 8944              	.set CYREG_SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
 8945              	.set CYREG_SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
 8946              	.set CYREG_SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
 8947              	.set CYREG_SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
 8948              	.set CYREG_SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
 8949              	.set CYREG_SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
 8950              	.set CYREG_SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
 8951              	.set CYREG_SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
 8952              	.set CYREG_SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
 8953              	.set CYREG_SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
 8954              	.set CYREG_SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
   4              	
   5              	/* BLE_bless_isr */
   6              	.set BLE_bless_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
   7              	.set BLE_bless_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
   8              	.set BLE_bless_isr__INTC_MASK, 0x1000
   9              	.set BLE_bless_isr__INTC_NUMBER, 12
  10              	.set BLE_bless_isr__INTC_PRIOR_MASK, 0xC0
  11              	.set BLE_bless_isr__INTC_PRIOR_NUM, 3
  12              	.set BLE_bless_isr__INTC_PRIOR_REG, CYREG_CM0_IPR3
  13              	.set BLE_bless_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
  14              	.set BLE_bless_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR
  15              	
  16              	/* BLE_cy_m0s8_ble */
  17              	.set BLE_cy_m0s8_ble__ADC_BUMP1, CYREG_BLE_BLERD_ADC_BUMP1
  18              	.set BLE_cy_m0s8_ble__ADC_BUMP2, CYREG_BLE_BLERD_ADC_BUMP2
  19              	.set BLE_cy_m0s8_ble__ADV_CH_TX_POWER, CYREG_BLE_BLELL_ADV_CH_TX_POWER
  20              	.set BLE_cy_m0s8_ble__ADV_CONFIG, CYREG_BLE_BLELL_ADV_CONFIG
  21              	.set BLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT, CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
  22              	.set BLE_cy_m0s8_ble__ADV_INTR, CYREG_BLE_BLELL_ADV_INTR
  23              	.set BLE_cy_m0s8_ble__ADV_NEXT_INSTANT, CYREG_BLE_BLELL_ADV_NEXT_INSTANT
  24              	.set BLE_cy_m0s8_ble__ADV_PARAMS, CYREG_BLE_BLELL_ADV_PARAMS
  25              	.set BLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO, CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
  26              	.set BLE_cy_m0s8_ble__ADV_TX_DATA_FIFO, CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
  27              	.set BLE_cy_m0s8_ble__AGC, CYREG_BLE_BLERD_AGC
  28              	.set BLE_cy_m0s8_ble__BALUN, CYREG_BLE_BLERD_BALUN
  29              	.set BLE_cy_m0s8_ble__BB_BUMP1, CYREG_BLE_BLERD_BB_BUMP1
  30              	.set BLE_cy_m0s8_ble__BB_BUMP2, CYREG_BLE_BLERD_BB_BUMP2
  31              	.set BLE_cy_m0s8_ble__BB_XO, CYREG_BLE_BLERD_BB_XO
  32              	.set BLE_cy_m0s8_ble__BB_XO_CAPTRIM, CYREG_BLE_BLERD_BB_XO_CAPTRIM
  33              	.set BLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER, CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
  34              	.set BLE_cy_m0s8_ble__CE_LENGTH, CYREG_BLE_BLELL_CE_LENGTH
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 159


  35              	.set BLE_cy_m0s8_ble__CFG_1_FCAL, CYREG_BLE_BLERD_CFG_1_FCAL
  36              	.set BLE_cy_m0s8_ble__CFG_2_FCAL, CYREG_BLE_BLERD_CFG_2_FCAL
  37              	.set BLE_cy_m0s8_ble__CFG_3_FCAL, CYREG_BLE_BLERD_CFG_3_FCAL
  38              	.set BLE_cy_m0s8_ble__CFG_4_FCAL, CYREG_BLE_BLERD_CFG_4_FCAL
  39              	.set BLE_cy_m0s8_ble__CFG_5_FCAL, CYREG_BLE_BLERD_CFG_5_FCAL
  40              	.set BLE_cy_m0s8_ble__CFG_6_FCAL, CYREG_BLE_BLERD_CFG_6_FCAL
  41              	.set BLE_cy_m0s8_ble__CFG1, CYREG_BLE_BLERD_CFG1
  42              	.set BLE_cy_m0s8_ble__CFG2, CYREG_BLE_BLERD_CFG2
  43              	.set BLE_cy_m0s8_ble__CFGCTRL, CYREG_BLE_BLERD_CFGCTRL
  44              	.set BLE_cy_m0s8_ble__CLOCK_CONFIG, CYREG_BLE_BLELL_CLOCK_CONFIG
  45              	.set BLE_cy_m0s8_ble__COMMAND_REGISTER, CYREG_BLE_BLELL_COMMAND_REGISTER
  46              	.set BLE_cy_m0s8_ble__CONN_CE_COUNTER, CYREG_BLE_BLELL_CONN_CE_COUNTER
  47              	.set BLE_cy_m0s8_ble__CONN_CE_INSTANT, CYREG_BLE_BLELL_CONN_CE_INSTANT
  48              	.set BLE_cy_m0s8_ble__CONN_CH_TX_POWER, CYREG_BLE_BLELL_CONN_CH_TX_POWER
  49              	.set BLE_cy_m0s8_ble__CONN_CONFIG, CYREG_BLE_BLELL_CONN_CONFIG
  50              	.set BLE_cy_m0s8_ble__CONN_INDEX, CYREG_BLE_BLELL_CONN_INDEX
  51              	.set BLE_cy_m0s8_ble__CONN_INTERVAL, CYREG_BLE_BLELL_CONN_INTERVAL
  52              	.set BLE_cy_m0s8_ble__CONN_INTR, CYREG_BLE_BLELL_CONN_INTR
  53              	.set BLE_cy_m0s8_ble__CONN_INTR_MASK, CYREG_BLE_BLELL_CONN_INTR_MASK
  54              	.set BLE_cy_m0s8_ble__CONN_PARAM1, CYREG_BLE_BLELL_CONN_PARAM1
  55              	.set BLE_cy_m0s8_ble__CONN_PARAM2, CYREG_BLE_BLELL_CONN_PARAM2
  56              	.set BLE_cy_m0s8_ble__CONN_REQ_WORD0, CYREG_BLE_BLELL_CONN_REQ_WORD0
  57              	.set BLE_cy_m0s8_ble__CONN_REQ_WORD1, CYREG_BLE_BLELL_CONN_REQ_WORD1
  58              	.set BLE_cy_m0s8_ble__CONN_REQ_WORD10, CYREG_BLE_BLELL_CONN_REQ_WORD10
  59              	.set BLE_cy_m0s8_ble__CONN_REQ_WORD11, CYREG_BLE_BLELL_CONN_REQ_WORD11
  60              	.set BLE_cy_m0s8_ble__CONN_REQ_WORD2, CYREG_BLE_BLELL_CONN_REQ_WORD2
  61              	.set BLE_cy_m0s8_ble__CONN_REQ_WORD3, CYREG_BLE_BLELL_CONN_REQ_WORD3
  62              	.set BLE_cy_m0s8_ble__CONN_REQ_WORD4, CYREG_BLE_BLELL_CONN_REQ_WORD4
  63              	.set BLE_cy_m0s8_ble__CONN_REQ_WORD5, CYREG_BLE_BLELL_CONN_REQ_WORD5
  64              	.set BLE_cy_m0s8_ble__CONN_REQ_WORD6, CYREG_BLE_BLELL_CONN_REQ_WORD6
  65              	.set BLE_cy_m0s8_ble__CONN_REQ_WORD7, CYREG_BLE_BLELL_CONN_REQ_WORD7
  66              	.set BLE_cy_m0s8_ble__CONN_REQ_WORD8, CYREG_BLE_BLELL_CONN_REQ_WORD8
  67              	.set BLE_cy_m0s8_ble__CONN_REQ_WORD9, CYREG_BLE_BLELL_CONN_REQ_WORD9
  68              	.set BLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR, CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
  69              	.set BLE_cy_m0s8_ble__CONN_STATUS, CYREG_BLE_BLELL_CONN_STATUS
  70              	.set BLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR, CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
  71              	.set BLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL, CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
  72              	.set BLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY, CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
  73              	.set BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL, CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
  74              	.set BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO, CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
  75              	.set BLE_cy_m0s8_ble__CTR1, CYREG_BLE_BLERD_CTR1
  76              	.set BLE_cy_m0s8_ble__DATA_CHANNELS_H0, CYREG_BLE_BLELL_DATA_CHANNELS_H0
  77              	.set BLE_cy_m0s8_ble__DATA_CHANNELS_H1, CYREG_BLE_BLELL_DATA_CHANNELS_H1
  78              	.set BLE_cy_m0s8_ble__DATA_CHANNELS_L0, CYREG_BLE_BLELL_DATA_CHANNELS_L0
  79              	.set BLE_cy_m0s8_ble__DATA_CHANNELS_L1, CYREG_BLE_BLELL_DATA_CHANNELS_L1
  80              	.set BLE_cy_m0s8_ble__DATA_CHANNELS_M0, CYREG_BLE_BLELL_DATA_CHANNELS_M0
  81              	.set BLE_cy_m0s8_ble__DATA_CHANNELS_M1, CYREG_BLE_BLELL_DATA_CHANNELS_M1
  82              	.set BLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS, CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
  83              	.set BLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS, CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
  84              	.set BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
  85              	.set BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
  86              	.set BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
  87              	.set BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
  88              	.set BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
  89              	.set BLE_cy_m0s8_ble__DATA0, CYREG_BLE_BLELL_DATA0
  90              	.set BLE_cy_m0s8_ble__DATA1, CYREG_BLE_BLELL_DATA1
  91              	.set BLE_cy_m0s8_ble__DATA10, CYREG_BLE_BLELL_DATA10
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 160


  92              	.set BLE_cy_m0s8_ble__DATA11, CYREG_BLE_BLELL_DATA11
  93              	.set BLE_cy_m0s8_ble__DATA12, CYREG_BLE_BLELL_DATA12
  94              	.set BLE_cy_m0s8_ble__DATA13, CYREG_BLE_BLELL_DATA13
  95              	.set BLE_cy_m0s8_ble__DATA2, CYREG_BLE_BLELL_DATA2
  96              	.set BLE_cy_m0s8_ble__DATA3, CYREG_BLE_BLELL_DATA3
  97              	.set BLE_cy_m0s8_ble__DATA4, CYREG_BLE_BLELL_DATA4
  98              	.set BLE_cy_m0s8_ble__DATA5, CYREG_BLE_BLELL_DATA5
  99              	.set BLE_cy_m0s8_ble__DATA6, CYREG_BLE_BLELL_DATA6
 100              	.set BLE_cy_m0s8_ble__DATA7, CYREG_BLE_BLELL_DATA7
 101              	.set BLE_cy_m0s8_ble__DATA8, CYREG_BLE_BLELL_DATA8
 102              	.set BLE_cy_m0s8_ble__DATA9, CYREG_BLE_BLELL_DATA9
 103              	.set BLE_cy_m0s8_ble__DBG_1, CYREG_BLE_BLERD_DBG_1
 104              	.set BLE_cy_m0s8_ble__DBG_2, CYREG_BLE_BLERD_DBG_2
 105              	.set BLE_cy_m0s8_ble__DBG_3, CYREG_BLE_BLERD_DBG_3
 106              	.set BLE_cy_m0s8_ble__DBG_BB, CYREG_BLE_BLERD_DBG_BB
 107              	.set BLE_cy_m0s8_ble__DBUS, CYREG_BLE_BLERD_DBUS
 108              	.set BLE_cy_m0s8_ble__DC, CYREG_BLE_BLERD_DC
 109              	.set BLE_cy_m0s8_ble__DCCAL, CYREG_BLE_BLERD_DCCAL
 110              	.set BLE_cy_m0s8_ble__DEV_PUB_ADDR_H, CYREG_BLE_BLELL_DEV_PUB_ADDR_H
 111              	.set BLE_cy_m0s8_ble__DEV_PUB_ADDR_L, CYREG_BLE_BLELL_DEV_PUB_ADDR_L
 112              	.set BLE_cy_m0s8_ble__DEV_PUB_ADDR_M, CYREG_BLE_BLELL_DEV_PUB_ADDR_M
 113              	.set BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
 114              	.set BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
 115              	.set BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
 116              	.set BLE_cy_m0s8_ble__DIAG1, CYREG_BLE_BLERD_DIAG1
 117              	.set BLE_cy_m0s8_ble__DPLL_CONFIG, CYREG_BLE_BLELL_DPLL_CONFIG
 118              	.set BLE_cy_m0s8_ble__DSM1, CYREG_BLE_BLERD_DSM1
 119              	.set BLE_cy_m0s8_ble__DSM2, CYREG_BLE_BLERD_DSM2
 120              	.set BLE_cy_m0s8_ble__DSM3, CYREG_BLE_BLERD_DSM3
 121              	.set BLE_cy_m0s8_ble__DSM4, CYREG_BLE_BLERD_DSM4
 122              	.set BLE_cy_m0s8_ble__DSM5, CYREG_BLE_BLERD_DSM5
 123              	.set BLE_cy_m0s8_ble__DSM6, CYREG_BLE_BLERD_DSM6
 124              	.set BLE_cy_m0s8_ble__DTM_RX_PKT_COUNT, CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
 125              	.set BLE_cy_m0s8_ble__ENC_CONFIG, CYREG_BLE_BLELL_ENC_CONFIG
 126              	.set BLE_cy_m0s8_ble__ENC_INTR, CYREG_BLE_BLELL_ENC_INTR
 127              	.set BLE_cy_m0s8_ble__ENC_INTR_EN, CYREG_BLE_BLELL_ENC_INTR_EN
 128              	.set BLE_cy_m0s8_ble__ENC_KEY0, CYREG_BLE_BLELL_ENC_KEY0
 129              	.set BLE_cy_m0s8_ble__ENC_KEY1, CYREG_BLE_BLELL_ENC_KEY1
 130              	.set BLE_cy_m0s8_ble__ENC_KEY2, CYREG_BLE_BLELL_ENC_KEY2
 131              	.set BLE_cy_m0s8_ble__ENC_KEY3, CYREG_BLE_BLELL_ENC_KEY3
 132              	.set BLE_cy_m0s8_ble__ENC_KEY4, CYREG_BLE_BLELL_ENC_KEY4
 133              	.set BLE_cy_m0s8_ble__ENC_KEY5, CYREG_BLE_BLELL_ENC_KEY5
 134              	.set BLE_cy_m0s8_ble__ENC_KEY6, CYREG_BLE_BLELL_ENC_KEY6
 135              	.set BLE_cy_m0s8_ble__ENC_KEY7, CYREG_BLE_BLELL_ENC_KEY7
 136              	.set BLE_cy_m0s8_ble__ENC_PARAMS, CYREG_BLE_BLELL_ENC_PARAMS
 137              	.set BLE_cy_m0s8_ble__EVENT_ENABLE, CYREG_BLE_BLELL_EVENT_ENABLE
 138              	.set BLE_cy_m0s8_ble__EVENT_INTR, CYREG_BLE_BLELL_EVENT_INTR
 139              	.set BLE_cy_m0s8_ble__FCAL_TEST, CYREG_BLE_BLERD_FCAL_TEST
 140              	.set BLE_cy_m0s8_ble__FPD_TEST, CYREG_BLE_BLERD_FPD_TEST
 141              	.set BLE_cy_m0s8_ble__FSM, CYREG_BLE_BLERD_FSM
 142              	.set BLE_cy_m0s8_ble__IM, CYREG_BLE_BLERD_IM
 143              	.set BLE_cy_m0s8_ble__INIT_CONFIG, CYREG_BLE_BLELL_INIT_CONFIG
 144              	.set BLE_cy_m0s8_ble__INIT_INTERVAL, CYREG_BLE_BLELL_INIT_INTERVAL
 145              	.set BLE_cy_m0s8_ble__INIT_INTR, CYREG_BLE_BLELL_INIT_INTR
 146              	.set BLE_cy_m0s8_ble__INIT_NEXT_INSTANT, CYREG_BLE_BLELL_INIT_NEXT_INSTANT
 147              	.set BLE_cy_m0s8_ble__INIT_PARAM, CYREG_BLE_BLELL_INIT_PARAM
 148              	.set BLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO, CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 161


 149              	.set BLE_cy_m0s8_ble__INIT_WINDOW, CYREG_BLE_BLELL_INIT_WINDOW
 150              	.set BLE_cy_m0s8_ble__IQMIS, CYREG_BLE_BLERD_IQMIS
 151              	.set BLE_cy_m0s8_ble__IV_MASTER0, CYREG_BLE_BLELL_IV_MASTER0
 152              	.set BLE_cy_m0s8_ble__IV_MASTER1, CYREG_BLE_BLELL_IV_MASTER1
 153              	.set BLE_cy_m0s8_ble__IV_SLAVE0, CYREG_BLE_BLELL_IV_SLAVE0
 154              	.set BLE_cy_m0s8_ble__IV_SLAVE1, CYREG_BLE_BLELL_IV_SLAVE1
 155              	.set BLE_cy_m0s8_ble__KVCAL, CYREG_BLE_BLERD_KVCAL
 156              	.set BLE_cy_m0s8_ble__LDO, CYREG_BLE_BLERD_LDO
 157              	.set BLE_cy_m0s8_ble__LDO_BYPASS, CYREG_BLE_BLERD_LDO_BYPASS
 158              	.set BLE_cy_m0s8_ble__LE_PING_TIMER_ADDR, CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
 159              	.set BLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP, CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
 160              	.set BLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET, CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
 161              	.set BLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT, CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
 162              	.set BLE_cy_m0s8_ble__LE_RF_TEST_MODE, CYREG_BLE_BLELL_LE_RF_TEST_MODE
 163              	.set BLE_cy_m0s8_ble__LF_CLK_CTRL, CYREG_BLE_BLESS_LF_CLK_CTRL
 164              	.set BLE_cy_m0s8_ble__LL_CLK_EN, CYREG_BLE_BLESS_LL_CLK_EN
 165              	.set BLE_cy_m0s8_ble__LL_DSM_CTRL, CYREG_BLE_BLESS_LL_DSM_CTRL
 166              	.set BLE_cy_m0s8_ble__LL_DSM_INTR_STAT, CYREG_BLE_BLESS_LL_DSM_INTR_STAT
 167              	.set BLE_cy_m0s8_ble__LLH_FEATURE_CONFIG, CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
 168              	.set BLE_cy_m0s8_ble__MIC_IN0, CYREG_BLE_BLELL_MIC_IN0
 169              	.set BLE_cy_m0s8_ble__MIC_IN1, CYREG_BLE_BLELL_MIC_IN1
 170              	.set BLE_cy_m0s8_ble__MIC_OUT0, CYREG_BLE_BLELL_MIC_OUT0
 171              	.set BLE_cy_m0s8_ble__MIC_OUT1, CYREG_BLE_BLELL_MIC_OUT1
 172              	.set BLE_cy_m0s8_ble__MODEM, CYREG_BLE_BLERD_MODEM
 173              	.set BLE_cy_m0s8_ble__MONI, CYREG_BLE_BLERD_MONI
 174              	.set BLE_cy_m0s8_ble__NEXT_CE_INSTANT, CYREG_BLE_BLELL_NEXT_CE_INSTANT
 175              	.set BLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP, CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
 176              	.set BLE_cy_m0s8_ble__NEXT_SUP_TO, CYREG_BLE_BLELL_NEXT_SUP_TO
 177              	.set BLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT, CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
 178              	.set BLE_cy_m0s8_ble__PACKET_COUNTER0, CYREG_BLE_BLELL_PACKET_COUNTER0
 179              	.set BLE_cy_m0s8_ble__PACKET_COUNTER1, CYREG_BLE_BLELL_PACKET_COUNTER1
 180              	.set BLE_cy_m0s8_ble__PACKET_COUNTER2, CYREG_BLE_BLELL_PACKET_COUNTER2
 181              	.set BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER, CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
 182              	.set BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER, CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
 183              	.set BLE_cy_m0s8_ble__PDU_RESP_TIMER, CYREG_BLE_BLELL_PDU_RESP_TIMER
 184              	.set BLE_cy_m0s8_ble__PEER_ADDR_H, CYREG_BLE_BLELL_PEER_ADDR_H
 185              	.set BLE_cy_m0s8_ble__PEER_ADDR_L, CYREG_BLE_BLELL_PEER_ADDR_L
 186              	.set BLE_cy_m0s8_ble__PEER_ADDR_M, CYREG_BLE_BLELL_PEER_ADDR_M
 187              	.set BLE_cy_m0s8_ble__POC_REG__TIM_CONTROL, CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
 188              	.set BLE_cy_m0s8_ble__RCCAL, CYREG_BLE_BLERD_RCCAL
 189              	.set BLE_cy_m0s8_ble__READ_IQ_1, CYREG_BLE_BLERD_READ_IQ_1
 190              	.set BLE_cy_m0s8_ble__READ_IQ_2, CYREG_BLE_BLERD_READ_IQ_2
 191              	.set BLE_cy_m0s8_ble__READ_IQ_3, CYREG_BLE_BLERD_READ_IQ_3
 192              	.set BLE_cy_m0s8_ble__READ_IQ_4, CYREG_BLE_BLERD_READ_IQ_4
 193              	.set BLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL, CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
 194              	.set BLE_cy_m0s8_ble__RF_CONFIG, CYREG_BLE_BLESS_RF_CONFIG
 195              	.set BLE_cy_m0s8_ble__RMAP, CYREG_BLE_BLERD_RMAP
 196              	.set BLE_cy_m0s8_ble__RSSI, CYREG_BLE_BLERD_RSSI
 197              	.set BLE_cy_m0s8_ble__RX, CYREG_BLE_BLERD_RX
 198              	.set BLE_cy_m0s8_ble__RX_BUMP1, CYREG_BLE_BLERD_RX_BUMP1
 199              	.set BLE_cy_m0s8_ble__RX_BUMP2, CYREG_BLE_BLERD_RX_BUMP2
 200              	.set BLE_cy_m0s8_ble__SCAN_CONFIG, CYREG_BLE_BLELL_SCAN_CONFIG
 201              	.set BLE_cy_m0s8_ble__SCAN_INTERVAL, CYREG_BLE_BLELL_SCAN_INTERVAL
 202              	.set BLE_cy_m0s8_ble__SCAN_INTR, CYREG_BLE_BLELL_SCAN_INTR
 203              	.set BLE_cy_m0s8_ble__SCAN_NEXT_INSTANT, CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
 204              	.set BLE_cy_m0s8_ble__SCAN_PARAM, CYREG_BLE_BLELL_SCAN_PARAM
 205              	.set BLE_cy_m0s8_ble__SCAN_WINDOW, CYREG_BLE_BLELL_SCAN_WINDOW
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 162


 206              	.set BLE_cy_m0s8_ble__SL_CONN_INTERVAL, CYREG_BLE_BLELL_SL_CONN_INTERVAL
 207              	.set BLE_cy_m0s8_ble__SLAVE_LATENCY, CYREG_BLE_BLELL_SLAVE_LATENCY
 208              	.set BLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL, CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
 209              	.set BLE_cy_m0s8_ble__SLV_WIN_ADJ, CYREG_BLE_BLELL_SLV_WIN_ADJ
 210              	.set BLE_cy_m0s8_ble__SUP_TIMEOUT, CYREG_BLE_BLELL_SUP_TIMEOUT
 211              	.set BLE_cy_m0s8_ble__SY, CYREG_BLE_BLERD_SY
 212              	.set BLE_cy_m0s8_ble__SY_BUMP1, CYREG_BLE_BLERD_SY_BUMP1
 213              	.set BLE_cy_m0s8_ble__SY_BUMP2, CYREG_BLE_BLERD_SY_BUMP2
 214              	.set BLE_cy_m0s8_ble__TEST, CYREG_BLE_BLERD_TEST
 215              	.set BLE_cy_m0s8_ble__TEST2_SY, CYREG_BLE_BLERD_TEST2_SY
 216              	.set BLE_cy_m0s8_ble__THRSHD1, CYREG_BLE_BLERD_THRSHD1
 217              	.set BLE_cy_m0s8_ble__THRSHD2, CYREG_BLE_BLERD_THRSHD2
 218              	.set BLE_cy_m0s8_ble__THRSHD3, CYREG_BLE_BLERD_THRSHD3
 219              	.set BLE_cy_m0s8_ble__THRSHD4, CYREG_BLE_BLERD_THRSHD4
 220              	.set BLE_cy_m0s8_ble__THRSHD5, CYREG_BLE_BLERD_THRSHD5
 221              	.set BLE_cy_m0s8_ble__TIM_COUNTER_L, CYREG_BLE_BLELL_TIM_COUNTER_L
 222              	.set BLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET, CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
 223              	.set BLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE, CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
 224              	.set BLE_cy_m0s8_ble__TX, CYREG_BLE_BLERD_TX
 225              	.set BLE_cy_m0s8_ble__TX_BUMP1, CYREG_BLE_BLERD_TX_BUMP1
 226              	.set BLE_cy_m0s8_ble__TX_BUMP2, CYREG_BLE_BLERD_TX_BUMP2
 227              	.set BLE_cy_m0s8_ble__TX_EN_EXT_DELAY, CYREG_BLE_BLELL_TX_EN_EXT_DELAY
 228              	.set BLE_cy_m0s8_ble__TX_RX_ON_DELAY, CYREG_BLE_BLELL_TX_RX_ON_DELAY
 229              	.set BLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY, CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
 230              	.set BLE_cy_m0s8_ble__TXRX_HOP, CYREG_BLE_BLELL_TXRX_HOP
 231              	.set BLE_cy_m0s8_ble__WAKEUP_CONFIG, CYREG_BLE_BLELL_WAKEUP_CONFIG
 232              	.set BLE_cy_m0s8_ble__WAKEUP_CONTROL, CYREG_BLE_BLELL_WAKEUP_CONTROL
 233              	.set BLE_cy_m0s8_ble__WCO_CONFIG, CYREG_BLE_BLESS_WCO_CONFIG
 234              	.set BLE_cy_m0s8_ble__WCO_STATUS, CYREG_BLE_BLESS_WCO_STATUS
 235              	.set BLE_cy_m0s8_ble__WCO_TRIM, CYREG_BLE_BLESS_WCO_TRIM
 236              	.set BLE_cy_m0s8_ble__WHITELIST_BASE_ADDR, CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
 237              	.set BLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE, CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
 238              	.set BLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL, CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
 239              	.set BLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF, CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
 240              	.set BLE_cy_m0s8_ble__WL_ADDR_TYPE, CYREG_BLE_BLELL_WL_ADDR_TYPE
 241              	.set BLE_cy_m0s8_ble__WL_ENABLE, CYREG_BLE_BLELL_WL_ENABLE
 242              	.set BLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG, CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG
 243              	
 244              	/* SWB */
 245              	.set SWB__0__DR, CYREG_GPIO_PRT1_DR
 246              	.set SWB__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 247              	.set SWB__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 248              	.set SWB__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 249              	.set SWB__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 250              	.set SWB__0__HSIOM_MASK, 0x00F00000
 251              	.set SWB__0__HSIOM_SHIFT, 20
 252              	.set SWB__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 253              	.set SWB__0__INTR, CYREG_GPIO_PRT1_INTR
 254              	.set SWB__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 255              	.set SWB__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 256              	.set SWB__0__MASK, 0x20
 257              	.set SWB__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 258              	.set SWB__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 259              	.set SWB__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 260              	.set SWB__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 261              	.set SWB__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 262              	.set SWB__0__PA__CFG13, CYREG_UDB_PA1_CFG13
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 163


 263              	.set SWB__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 264              	.set SWB__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 265              	.set SWB__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 266              	.set SWB__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 267              	.set SWB__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 268              	.set SWB__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 269              	.set SWB__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 270              	.set SWB__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 271              	.set SWB__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 272              	.set SWB__0__PC, CYREG_GPIO_PRT1_PC
 273              	.set SWB__0__PC2, CYREG_GPIO_PRT1_PC2
 274              	.set SWB__0__PORT, 1
 275              	.set SWB__0__PS, CYREG_GPIO_PRT1_PS
 276              	.set SWB__0__SHIFT, 5
 277              	.set SWB__DR, CYREG_GPIO_PRT1_DR
 278              	.set SWB__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 279              	.set SWB__DR_INV, CYREG_GPIO_PRT1_DR_INV
 280              	.set SWB__DR_SET, CYREG_GPIO_PRT1_DR_SET
 281              	.set SWB__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 282              	.set SWB__INTR, CYREG_GPIO_PRT1_INTR
 283              	.set SWB__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 284              	.set SWB__INTSTAT, CYREG_GPIO_PRT1_INTR
 285              	.set SWB__MASK, 0x20
 286              	.set SWB__PA__CFG0, CYREG_UDB_PA1_CFG0
 287              	.set SWB__PA__CFG1, CYREG_UDB_PA1_CFG1
 288              	.set SWB__PA__CFG10, CYREG_UDB_PA1_CFG10
 289              	.set SWB__PA__CFG11, CYREG_UDB_PA1_CFG11
 290              	.set SWB__PA__CFG12, CYREG_UDB_PA1_CFG12
 291              	.set SWB__PA__CFG13, CYREG_UDB_PA1_CFG13
 292              	.set SWB__PA__CFG14, CYREG_UDB_PA1_CFG14
 293              	.set SWB__PA__CFG2, CYREG_UDB_PA1_CFG2
 294              	.set SWB__PA__CFG3, CYREG_UDB_PA1_CFG3
 295              	.set SWB__PA__CFG4, CYREG_UDB_PA1_CFG4
 296              	.set SWB__PA__CFG5, CYREG_UDB_PA1_CFG5
 297              	.set SWB__PA__CFG6, CYREG_UDB_PA1_CFG6
 298              	.set SWB__PA__CFG7, CYREG_UDB_PA1_CFG7
 299              	.set SWB__PA__CFG8, CYREG_UDB_PA1_CFG8
 300              	.set SWB__PA__CFG9, CYREG_UDB_PA1_CFG9
 301              	.set SWB__PC, CYREG_GPIO_PRT1_PC
 302              	.set SWB__PC2, CYREG_GPIO_PRT1_PC2
 303              	.set SWB__PORT, 1
 304              	.set SWB__PS, CYREG_GPIO_PRT1_PS
 305              	.set SWB__SHIFT, 5
 306              	.set SWB__SNAP, CYREG_GPIO_PRT1_INTR
 307              	
 308              	/* SWI */
 309              	.set SWI__0__DR, CYREG_GPIO_PRT0_DR
 310              	.set SWI__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 311              	.set SWI__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 312              	.set SWI__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 313              	.set SWI__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 314              	.set SWI__0__HSIOM_MASK, 0x000F0000
 315              	.set SWI__0__HSIOM_SHIFT, 16
 316              	.set SWI__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 317              	.set SWI__0__INTR, CYREG_GPIO_PRT0_INTR
 318              	.set SWI__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 319              	.set SWI__0__INTSTAT, CYREG_GPIO_PRT0_INTR
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 164


 320              	.set SWI__0__MASK, 0x10
 321              	.set SWI__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 322              	.set SWI__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 323              	.set SWI__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 324              	.set SWI__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 325              	.set SWI__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 326              	.set SWI__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 327              	.set SWI__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 328              	.set SWI__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 329              	.set SWI__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 330              	.set SWI__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 331              	.set SWI__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 332              	.set SWI__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 333              	.set SWI__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 334              	.set SWI__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 335              	.set SWI__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 336              	.set SWI__0__PC, CYREG_GPIO_PRT0_PC
 337              	.set SWI__0__PC2, CYREG_GPIO_PRT0_PC2
 338              	.set SWI__0__PORT, 0
 339              	.set SWI__0__PS, CYREG_GPIO_PRT0_PS
 340              	.set SWI__0__SHIFT, 4
 341              	.set SWI__DR, CYREG_GPIO_PRT0_DR
 342              	.set SWI__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 343              	.set SWI__DR_INV, CYREG_GPIO_PRT0_DR_INV
 344              	.set SWI__DR_SET, CYREG_GPIO_PRT0_DR_SET
 345              	.set SWI__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 346              	.set SWI__INTR, CYREG_GPIO_PRT0_INTR
 347              	.set SWI__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 348              	.set SWI__INTSTAT, CYREG_GPIO_PRT0_INTR
 349              	.set SWI__MASK, 0x10
 350              	.set SWI__PA__CFG0, CYREG_UDB_PA0_CFG0
 351              	.set SWI__PA__CFG1, CYREG_UDB_PA0_CFG1
 352              	.set SWI__PA__CFG10, CYREG_UDB_PA0_CFG10
 353              	.set SWI__PA__CFG11, CYREG_UDB_PA0_CFG11
 354              	.set SWI__PA__CFG12, CYREG_UDB_PA0_CFG12
 355              	.set SWI__PA__CFG13, CYREG_UDB_PA0_CFG13
 356              	.set SWI__PA__CFG14, CYREG_UDB_PA0_CFG14
 357              	.set SWI__PA__CFG2, CYREG_UDB_PA0_CFG2
 358              	.set SWI__PA__CFG3, CYREG_UDB_PA0_CFG3
 359              	.set SWI__PA__CFG4, CYREG_UDB_PA0_CFG4
 360              	.set SWI__PA__CFG5, CYREG_UDB_PA0_CFG5
 361              	.set SWI__PA__CFG6, CYREG_UDB_PA0_CFG6
 362              	.set SWI__PA__CFG7, CYREG_UDB_PA0_CFG7
 363              	.set SWI__PA__CFG8, CYREG_UDB_PA0_CFG8
 364              	.set SWI__PA__CFG9, CYREG_UDB_PA0_CFG9
 365              	.set SWI__PC, CYREG_GPIO_PRT0_PC
 366              	.set SWI__PC2, CYREG_GPIO_PRT0_PC2
 367              	.set SWI__PORT, 0
 368              	.set SWI__PS, CYREG_GPIO_PRT0_PS
 369              	.set SWI__SHIFT, 4
 370              	.set SWI__SNAP, CYREG_GPIO_PRT0_INTR
 371              	
 372              	/* SWM */
 373              	.set SWM__0__DR, CYREG_GPIO_PRT3_DR
 374              	.set SWM__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 375              	.set SWM__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 376              	.set SWM__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 165


 377              	.set SWM__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 378              	.set SWM__0__HSIOM_MASK, 0x0F000000
 379              	.set SWM__0__HSIOM_SHIFT, 24
 380              	.set SWM__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 381              	.set SWM__0__INTR, CYREG_GPIO_PRT3_INTR
 382              	.set SWM__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 383              	.set SWM__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 384              	.set SWM__0__MASK, 0x40
 385              	.set SWM__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 386              	.set SWM__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 387              	.set SWM__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 388              	.set SWM__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 389              	.set SWM__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 390              	.set SWM__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 391              	.set SWM__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 392              	.set SWM__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 393              	.set SWM__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 394              	.set SWM__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 395              	.set SWM__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 396              	.set SWM__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 397              	.set SWM__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 398              	.set SWM__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 399              	.set SWM__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 400              	.set SWM__0__PC, CYREG_GPIO_PRT3_PC
 401              	.set SWM__0__PC2, CYREG_GPIO_PRT3_PC2
 402              	.set SWM__0__PORT, 3
 403              	.set SWM__0__PS, CYREG_GPIO_PRT3_PS
 404              	.set SWM__0__SHIFT, 6
 405              	.set SWM__DR, CYREG_GPIO_PRT3_DR
 406              	.set SWM__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 407              	.set SWM__DR_INV, CYREG_GPIO_PRT3_DR_INV
 408              	.set SWM__DR_SET, CYREG_GPIO_PRT3_DR_SET
 409              	.set SWM__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 410              	.set SWM__INTR, CYREG_GPIO_PRT3_INTR
 411              	.set SWM__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 412              	.set SWM__INTSTAT, CYREG_GPIO_PRT3_INTR
 413              	.set SWM__MASK, 0x40
 414              	.set SWM__PA__CFG0, CYREG_UDB_PA3_CFG0
 415              	.set SWM__PA__CFG1, CYREG_UDB_PA3_CFG1
 416              	.set SWM__PA__CFG10, CYREG_UDB_PA3_CFG10
 417              	.set SWM__PA__CFG11, CYREG_UDB_PA3_CFG11
 418              	.set SWM__PA__CFG12, CYREG_UDB_PA3_CFG12
 419              	.set SWM__PA__CFG13, CYREG_UDB_PA3_CFG13
 420              	.set SWM__PA__CFG14, CYREG_UDB_PA3_CFG14
 421              	.set SWM__PA__CFG2, CYREG_UDB_PA3_CFG2
 422              	.set SWM__PA__CFG3, CYREG_UDB_PA3_CFG3
 423              	.set SWM__PA__CFG4, CYREG_UDB_PA3_CFG4
 424              	.set SWM__PA__CFG5, CYREG_UDB_PA3_CFG5
 425              	.set SWM__PA__CFG6, CYREG_UDB_PA3_CFG6
 426              	.set SWM__PA__CFG7, CYREG_UDB_PA3_CFG7
 427              	.set SWM__PA__CFG8, CYREG_UDB_PA3_CFG8
 428              	.set SWM__PA__CFG9, CYREG_UDB_PA3_CFG9
 429              	.set SWM__PC, CYREG_GPIO_PRT3_PC
 430              	.set SWM__PC2, CYREG_GPIO_PRT3_PC2
 431              	.set SWM__PORT, 3
 432              	.set SWM__PS, CYREG_GPIO_PRT3_PS
 433              	.set SWM__SHIFT, 6
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 166


 434              	.set SWM__SNAP, CYREG_GPIO_PRT3_INTR
 435              	
 436              	/* SWO */
 437              	.set SWO__0__DR, CYREG_GPIO_PRT5_DR
 438              	.set SWO__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 439              	.set SWO__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
 440              	.set SWO__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
 441              	.set SWO__0__HSIOM, CYREG_HSIOM_PORT_SEL5
 442              	.set SWO__0__HSIOM_MASK, 0x0000000F
 443              	.set SWO__0__HSIOM_SHIFT, 0
 444              	.set SWO__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 445              	.set SWO__0__INTR, CYREG_GPIO_PRT5_INTR
 446              	.set SWO__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 447              	.set SWO__0__INTSTAT, CYREG_GPIO_PRT5_INTR
 448              	.set SWO__0__MASK, 0x01
 449              	.set SWO__0__PC, CYREG_GPIO_PRT5_PC
 450              	.set SWO__0__PC2, CYREG_GPIO_PRT5_PC2
 451              	.set SWO__0__PORT, 5
 452              	.set SWO__0__PS, CYREG_GPIO_PRT5_PS
 453              	.set SWO__0__SHIFT, 0
 454              	.set SWO__DR, CYREG_GPIO_PRT5_DR
 455              	.set SWO__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 456              	.set SWO__DR_INV, CYREG_GPIO_PRT5_DR_INV
 457              	.set SWO__DR_SET, CYREG_GPIO_PRT5_DR_SET
 458              	.set SWO__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 459              	.set SWO__INTR, CYREG_GPIO_PRT5_INTR
 460              	.set SWO__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 461              	.set SWO__INTSTAT, CYREG_GPIO_PRT5_INTR
 462              	.set SWO__MASK, 0x01
 463              	.set SWO__PC, CYREG_GPIO_PRT5_PC
 464              	.set SWO__PC2, CYREG_GPIO_PRT5_PC2
 465              	.set SWO__PORT, 5
 466              	.set SWO__PS, CYREG_GPIO_PRT5_PS
 467              	.set SWO__SHIFT, 0
 468              	.set SWO__SNAP, CYREG_GPIO_PRT5_INTR
 469              	
 470              	/* WDT_Interrupt */
 471              	.set WDT_Interrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
 472              	.set WDT_Interrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 473              	.set WDT_Interrupt__INTC_MASK, 0x100
 474              	.set WDT_Interrupt__INTC_NUMBER, 8
 475              	.set WDT_Interrupt__INTC_PRIOR_MASK, 0xC0
 476              	.set WDT_Interrupt__INTC_PRIOR_NUM, 3
 477              	.set WDT_Interrupt__INTC_PRIOR_REG, CYREG_CM0_IPR2
 478              	.set WDT_Interrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
 479              	.set WDT_Interrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR
 480              	
 481              	/* UART_DEB_rx */
 482              	.set UART_DEB_rx__0__DR, CYREG_GPIO_PRT3_DR
 483              	.set UART_DEB_rx__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 484              	.set UART_DEB_rx__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 485              	.set UART_DEB_rx__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 486              	.set UART_DEB_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 487              	.set UART_DEB_rx__0__HSIOM_GPIO, 0
 488              	.set UART_DEB_rx__0__HSIOM_I2C, 14
 489              	.set UART_DEB_rx__0__HSIOM_I2C_SDA, 14
 490              	.set UART_DEB_rx__0__HSIOM_MASK, 0x000F0000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 167


 491              	.set UART_DEB_rx__0__HSIOM_SHIFT, 16
 492              	.set UART_DEB_rx__0__HSIOM_UART, 9
 493              	.set UART_DEB_rx__0__HSIOM_UART_RX, 9
 494              	.set UART_DEB_rx__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 495              	.set UART_DEB_rx__0__INTR, CYREG_GPIO_PRT3_INTR
 496              	.set UART_DEB_rx__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 497              	.set UART_DEB_rx__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 498              	.set UART_DEB_rx__0__MASK, 0x10
 499              	.set UART_DEB_rx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 500              	.set UART_DEB_rx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 501              	.set UART_DEB_rx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 502              	.set UART_DEB_rx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 503              	.set UART_DEB_rx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 504              	.set UART_DEB_rx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 505              	.set UART_DEB_rx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 506              	.set UART_DEB_rx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 507              	.set UART_DEB_rx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 508              	.set UART_DEB_rx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 509              	.set UART_DEB_rx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 510              	.set UART_DEB_rx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 511              	.set UART_DEB_rx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 512              	.set UART_DEB_rx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 513              	.set UART_DEB_rx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 514              	.set UART_DEB_rx__0__PC, CYREG_GPIO_PRT3_PC
 515              	.set UART_DEB_rx__0__PC2, CYREG_GPIO_PRT3_PC2
 516              	.set UART_DEB_rx__0__PORT, 3
 517              	.set UART_DEB_rx__0__PS, CYREG_GPIO_PRT3_PS
 518              	.set UART_DEB_rx__0__SHIFT, 4
 519              	.set UART_DEB_rx__DR, CYREG_GPIO_PRT3_DR
 520              	.set UART_DEB_rx__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 521              	.set UART_DEB_rx__DR_INV, CYREG_GPIO_PRT3_DR_INV
 522              	.set UART_DEB_rx__DR_SET, CYREG_GPIO_PRT3_DR_SET
 523              	.set UART_DEB_rx__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 524              	.set UART_DEB_rx__INTR, CYREG_GPIO_PRT3_INTR
 525              	.set UART_DEB_rx__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 526              	.set UART_DEB_rx__INTSTAT, CYREG_GPIO_PRT3_INTR
 527              	.set UART_DEB_rx__MASK, 0x10
 528              	.set UART_DEB_rx__PA__CFG0, CYREG_UDB_PA3_CFG0
 529              	.set UART_DEB_rx__PA__CFG1, CYREG_UDB_PA3_CFG1
 530              	.set UART_DEB_rx__PA__CFG10, CYREG_UDB_PA3_CFG10
 531              	.set UART_DEB_rx__PA__CFG11, CYREG_UDB_PA3_CFG11
 532              	.set UART_DEB_rx__PA__CFG12, CYREG_UDB_PA3_CFG12
 533              	.set UART_DEB_rx__PA__CFG13, CYREG_UDB_PA3_CFG13
 534              	.set UART_DEB_rx__PA__CFG14, CYREG_UDB_PA3_CFG14
 535              	.set UART_DEB_rx__PA__CFG2, CYREG_UDB_PA3_CFG2
 536              	.set UART_DEB_rx__PA__CFG3, CYREG_UDB_PA3_CFG3
 537              	.set UART_DEB_rx__PA__CFG4, CYREG_UDB_PA3_CFG4
 538              	.set UART_DEB_rx__PA__CFG5, CYREG_UDB_PA3_CFG5
 539              	.set UART_DEB_rx__PA__CFG6, CYREG_UDB_PA3_CFG6
 540              	.set UART_DEB_rx__PA__CFG7, CYREG_UDB_PA3_CFG7
 541              	.set UART_DEB_rx__PA__CFG8, CYREG_UDB_PA3_CFG8
 542              	.set UART_DEB_rx__PA__CFG9, CYREG_UDB_PA3_CFG9
 543              	.set UART_DEB_rx__PC, CYREG_GPIO_PRT3_PC
 544              	.set UART_DEB_rx__PC2, CYREG_GPIO_PRT3_PC2
 545              	.set UART_DEB_rx__PORT, 3
 546              	.set UART_DEB_rx__PS, CYREG_GPIO_PRT3_PS
 547              	.set UART_DEB_rx__SHIFT, 4
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 168


 548              	
 549              	/* UART_DEB_SCB */
 550              	.set UART_DEB_SCB__CTRL, CYREG_SCB1_CTRL
 551              	.set UART_DEB_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
 552              	.set UART_DEB_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
 553              	.set UART_DEB_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
 554              	.set UART_DEB_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
 555              	.set UART_DEB_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
 556              	.set UART_DEB_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
 557              	.set UART_DEB_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
 558              	.set UART_DEB_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
 559              	.set UART_DEB_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
 560              	.set UART_DEB_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
 561              	.set UART_DEB_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
 562              	.set UART_DEB_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
 563              	.set UART_DEB_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
 564              	.set UART_DEB_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
 565              	.set UART_DEB_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
 566              	.set UART_DEB_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
 567              	.set UART_DEB_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
 568              	.set UART_DEB_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
 569              	.set UART_DEB_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
 570              	.set UART_DEB_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
 571              	.set UART_DEB_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
 572              	.set UART_DEB_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
 573              	.set UART_DEB_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
 574              	.set UART_DEB_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
 575              	.set UART_DEB_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
 576              	.set UART_DEB_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
 577              	.set UART_DEB_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
 578              	.set UART_DEB_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
 579              	.set UART_DEB_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
 580              	.set UART_DEB_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
 581              	.set UART_DEB_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
 582              	.set UART_DEB_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
 583              	.set UART_DEB_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
 584              	.set UART_DEB_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
 585              	.set UART_DEB_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
 586              	.set UART_DEB_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
 587              	.set UART_DEB_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
 588              	.set UART_DEB_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
 589              	.set UART_DEB_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
 590              	.set UART_DEB_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
 591              	.set UART_DEB_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
 592              	.set UART_DEB_SCB__INTR_M, CYREG_SCB1_INTR_M
 593              	.set UART_DEB_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
 594              	.set UART_DEB_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
 595              	.set UART_DEB_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
 596              	.set UART_DEB_SCB__INTR_RX, CYREG_SCB1_INTR_RX
 597              	.set UART_DEB_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
 598              	.set UART_DEB_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
 599              	.set UART_DEB_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
 600              	.set UART_DEB_SCB__INTR_S, CYREG_SCB1_INTR_S
 601              	.set UART_DEB_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
 602              	.set UART_DEB_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
 603              	.set UART_DEB_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
 604              	.set UART_DEB_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 169


 605              	.set UART_DEB_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
 606              	.set UART_DEB_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
 607              	.set UART_DEB_SCB__INTR_TX, CYREG_SCB1_INTR_TX
 608              	.set UART_DEB_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
 609              	.set UART_DEB_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
 610              	.set UART_DEB_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
 611              	.set UART_DEB_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
 612              	.set UART_DEB_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
 613              	.set UART_DEB_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
 614              	.set UART_DEB_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
 615              	.set UART_DEB_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
 616              	.set UART_DEB_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
 617              	.set UART_DEB_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
 618              	.set UART_DEB_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
 619              	.set UART_DEB_SCB__SS0_POSISTION, 0
 620              	.set UART_DEB_SCB__SS1_POSISTION, 1
 621              	.set UART_DEB_SCB__SS2_POSISTION, 2
 622              	.set UART_DEB_SCB__SS3_POSISTION, 3
 623              	.set UART_DEB_SCB__STATUS, CYREG_SCB1_STATUS
 624              	.set UART_DEB_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
 625              	.set UART_DEB_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
 626              	.set UART_DEB_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
 627              	.set UART_DEB_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
 628              	.set UART_DEB_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
 629              	.set UART_DEB_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
 630              	.set UART_DEB_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
 631              	.set UART_DEB_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
 632              	.set UART_DEB_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
 633              	
 634              	/* UART_DEB_SCBCLK */
 635              	.set UART_DEB_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
 636              	.set UART_DEB_SCBCLK__DIV_ID, 0x00000040
 637              	.set UART_DEB_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
 638              	.set UART_DEB_SCBCLK__PA_DIV_ID, 0x000000FF
 639              	
 640              	/* UART_DEB_tx */
 641              	.set UART_DEB_tx__0__DR, CYREG_GPIO_PRT3_DR
 642              	.set UART_DEB_tx__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 643              	.set UART_DEB_tx__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 644              	.set UART_DEB_tx__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 645              	.set UART_DEB_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 646              	.set UART_DEB_tx__0__HSIOM_GPIO, 0
 647              	.set UART_DEB_tx__0__HSIOM_I2C, 14
 648              	.set UART_DEB_tx__0__HSIOM_I2C_SCL, 14
 649              	.set UART_DEB_tx__0__HSIOM_MASK, 0x00F00000
 650              	.set UART_DEB_tx__0__HSIOM_SHIFT, 20
 651              	.set UART_DEB_tx__0__HSIOM_UART, 9
 652              	.set UART_DEB_tx__0__HSIOM_UART_TX, 9
 653              	.set UART_DEB_tx__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 654              	.set UART_DEB_tx__0__INTR, CYREG_GPIO_PRT3_INTR
 655              	.set UART_DEB_tx__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 656              	.set UART_DEB_tx__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 657              	.set UART_DEB_tx__0__MASK, 0x20
 658              	.set UART_DEB_tx__0__OUT_SEL, CYREG_UDB_PA3_CFG10
 659              	.set UART_DEB_tx__0__OUT_SEL_SHIFT, 10
 660              	.set UART_DEB_tx__0__OUT_SEL_VAL, -1
 661              	.set UART_DEB_tx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 170


 662              	.set UART_DEB_tx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 663              	.set UART_DEB_tx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 664              	.set UART_DEB_tx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 665              	.set UART_DEB_tx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 666              	.set UART_DEB_tx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 667              	.set UART_DEB_tx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 668              	.set UART_DEB_tx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 669              	.set UART_DEB_tx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 670              	.set UART_DEB_tx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 671              	.set UART_DEB_tx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 672              	.set UART_DEB_tx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 673              	.set UART_DEB_tx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 674              	.set UART_DEB_tx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 675              	.set UART_DEB_tx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 676              	.set UART_DEB_tx__0__PC, CYREG_GPIO_PRT3_PC
 677              	.set UART_DEB_tx__0__PC2, CYREG_GPIO_PRT3_PC2
 678              	.set UART_DEB_tx__0__PORT, 3
 679              	.set UART_DEB_tx__0__PS, CYREG_GPIO_PRT3_PS
 680              	.set UART_DEB_tx__0__SHIFT, 5
 681              	.set UART_DEB_tx__DR, CYREG_GPIO_PRT3_DR
 682              	.set UART_DEB_tx__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 683              	.set UART_DEB_tx__DR_INV, CYREG_GPIO_PRT3_DR_INV
 684              	.set UART_DEB_tx__DR_SET, CYREG_GPIO_PRT3_DR_SET
 685              	.set UART_DEB_tx__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 686              	.set UART_DEB_tx__INTR, CYREG_GPIO_PRT3_INTR
 687              	.set UART_DEB_tx__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 688              	.set UART_DEB_tx__INTSTAT, CYREG_GPIO_PRT3_INTR
 689              	.set UART_DEB_tx__MASK, 0x20
 690              	.set UART_DEB_tx__PA__CFG0, CYREG_UDB_PA3_CFG0
 691              	.set UART_DEB_tx__PA__CFG1, CYREG_UDB_PA3_CFG1
 692              	.set UART_DEB_tx__PA__CFG10, CYREG_UDB_PA3_CFG10
 693              	.set UART_DEB_tx__PA__CFG11, CYREG_UDB_PA3_CFG11
 694              	.set UART_DEB_tx__PA__CFG12, CYREG_UDB_PA3_CFG12
 695              	.set UART_DEB_tx__PA__CFG13, CYREG_UDB_PA3_CFG13
 696              	.set UART_DEB_tx__PA__CFG14, CYREG_UDB_PA3_CFG14
 697              	.set UART_DEB_tx__PA__CFG2, CYREG_UDB_PA3_CFG2
 698              	.set UART_DEB_tx__PA__CFG3, CYREG_UDB_PA3_CFG3
 699              	.set UART_DEB_tx__PA__CFG4, CYREG_UDB_PA3_CFG4
 700              	.set UART_DEB_tx__PA__CFG5, CYREG_UDB_PA3_CFG5
 701              	.set UART_DEB_tx__PA__CFG6, CYREG_UDB_PA3_CFG6
 702              	.set UART_DEB_tx__PA__CFG7, CYREG_UDB_PA3_CFG7
 703              	.set UART_DEB_tx__PA__CFG8, CYREG_UDB_PA3_CFG8
 704              	.set UART_DEB_tx__PA__CFG9, CYREG_UDB_PA3_CFG9
 705              	.set UART_DEB_tx__PC, CYREG_GPIO_PRT3_PC
 706              	.set UART_DEB_tx__PC2, CYREG_GPIO_PRT3_PC2
 707              	.set UART_DEB_tx__PORT, 3
 708              	.set UART_DEB_tx__PS, CYREG_GPIO_PRT3_PS
 709              	.set UART_DEB_tx__SHIFT, 5
 710              	
 711              	/* CapsLock_LED */
 712              	.set CapsLock_LED__0__DR, CYREG_GPIO_PRT4_DR
 713              	.set CapsLock_LED__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 714              	.set CapsLock_LED__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 715              	.set CapsLock_LED__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 716              	.set CapsLock_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 717              	.set CapsLock_LED__0__HSIOM_MASK, 0x000000F0
 718              	.set CapsLock_LED__0__HSIOM_SHIFT, 4
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 171


 719              	.set CapsLock_LED__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 720              	.set CapsLock_LED__0__INTR, CYREG_GPIO_PRT4_INTR
 721              	.set CapsLock_LED__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 722              	.set CapsLock_LED__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 723              	.set CapsLock_LED__0__MASK, 0x02
 724              	.set CapsLock_LED__0__PC, CYREG_GPIO_PRT4_PC
 725              	.set CapsLock_LED__0__PC2, CYREG_GPIO_PRT4_PC2
 726              	.set CapsLock_LED__0__PORT, 4
 727              	.set CapsLock_LED__0__PS, CYREG_GPIO_PRT4_PS
 728              	.set CapsLock_LED__0__SHIFT, 1
 729              	.set CapsLock_LED__DR, CYREG_GPIO_PRT4_DR
 730              	.set CapsLock_LED__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 731              	.set CapsLock_LED__DR_INV, CYREG_GPIO_PRT4_DR_INV
 732              	.set CapsLock_LED__DR_SET, CYREG_GPIO_PRT4_DR_SET
 733              	.set CapsLock_LED__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 734              	.set CapsLock_LED__INTR, CYREG_GPIO_PRT4_INTR
 735              	.set CapsLock_LED__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 736              	.set CapsLock_LED__INTSTAT, CYREG_GPIO_PRT4_INTR
 737              	.set CapsLock_LED__MASK, 0x02
 738              	.set CapsLock_LED__PC, CYREG_GPIO_PRT4_PC
 739              	.set CapsLock_LED__PC2, CYREG_GPIO_PRT4_PC2
 740              	.set CapsLock_LED__PORT, 4
 741              	.set CapsLock_LED__PS, CYREG_GPIO_PRT4_PS
 742              	.set CapsLock_LED__SHIFT, 1
 743              	
 744              	/* Disconnect_LED */
 745              	.set Disconnect_LED__0__DR, CYREG_GPIO_PRT1_DR
 746              	.set Disconnect_LED__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 747              	.set Disconnect_LED__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 748              	.set Disconnect_LED__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 749              	.set Disconnect_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 750              	.set Disconnect_LED__0__HSIOM_MASK, 0x0F000000
 751              	.set Disconnect_LED__0__HSIOM_SHIFT, 24
 752              	.set Disconnect_LED__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 753              	.set Disconnect_LED__0__INTR, CYREG_GPIO_PRT1_INTR
 754              	.set Disconnect_LED__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 755              	.set Disconnect_LED__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 756              	.set Disconnect_LED__0__MASK, 0x40
 757              	.set Disconnect_LED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 758              	.set Disconnect_LED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 759              	.set Disconnect_LED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 760              	.set Disconnect_LED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 761              	.set Disconnect_LED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 762              	.set Disconnect_LED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 763              	.set Disconnect_LED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 764              	.set Disconnect_LED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 765              	.set Disconnect_LED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 766              	.set Disconnect_LED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 767              	.set Disconnect_LED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 768              	.set Disconnect_LED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 769              	.set Disconnect_LED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 770              	.set Disconnect_LED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 771              	.set Disconnect_LED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 772              	.set Disconnect_LED__0__PC, CYREG_GPIO_PRT1_PC
 773              	.set Disconnect_LED__0__PC2, CYREG_GPIO_PRT1_PC2
 774              	.set Disconnect_LED__0__PORT, 1
 775              	.set Disconnect_LED__0__PS, CYREG_GPIO_PRT1_PS
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 172


 776              	.set Disconnect_LED__0__SHIFT, 6
 777              	.set Disconnect_LED__DR, CYREG_GPIO_PRT1_DR
 778              	.set Disconnect_LED__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 779              	.set Disconnect_LED__DR_INV, CYREG_GPIO_PRT1_DR_INV
 780              	.set Disconnect_LED__DR_SET, CYREG_GPIO_PRT1_DR_SET
 781              	.set Disconnect_LED__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 782              	.set Disconnect_LED__INTR, CYREG_GPIO_PRT1_INTR
 783              	.set Disconnect_LED__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 784              	.set Disconnect_LED__INTSTAT, CYREG_GPIO_PRT1_INTR
 785              	.set Disconnect_LED__MASK, 0x40
 786              	.set Disconnect_LED__PA__CFG0, CYREG_UDB_PA1_CFG0
 787              	.set Disconnect_LED__PA__CFG1, CYREG_UDB_PA1_CFG1
 788              	.set Disconnect_LED__PA__CFG10, CYREG_UDB_PA1_CFG10
 789              	.set Disconnect_LED__PA__CFG11, CYREG_UDB_PA1_CFG11
 790              	.set Disconnect_LED__PA__CFG12, CYREG_UDB_PA1_CFG12
 791              	.set Disconnect_LED__PA__CFG13, CYREG_UDB_PA1_CFG13
 792              	.set Disconnect_LED__PA__CFG14, CYREG_UDB_PA1_CFG14
 793              	.set Disconnect_LED__PA__CFG2, CYREG_UDB_PA1_CFG2
 794              	.set Disconnect_LED__PA__CFG3, CYREG_UDB_PA1_CFG3
 795              	.set Disconnect_LED__PA__CFG4, CYREG_UDB_PA1_CFG4
 796              	.set Disconnect_LED__PA__CFG5, CYREG_UDB_PA1_CFG5
 797              	.set Disconnect_LED__PA__CFG6, CYREG_UDB_PA1_CFG6
 798              	.set Disconnect_LED__PA__CFG7, CYREG_UDB_PA1_CFG7
 799              	.set Disconnect_LED__PA__CFG8, CYREG_UDB_PA1_CFG8
 800              	.set Disconnect_LED__PA__CFG9, CYREG_UDB_PA1_CFG9
 801              	.set Disconnect_LED__PC, CYREG_GPIO_PRT1_PC
 802              	.set Disconnect_LED__PC2, CYREG_GPIO_PRT1_PC2
 803              	.set Disconnect_LED__PORT, 1
 804              	.set Disconnect_LED__PS, CYREG_GPIO_PRT1_PS
 805              	.set Disconnect_LED__SHIFT, 6
 806              	
 807              	/* Advertising_LED */
 808              	.set Advertising_LED__0__DR, CYREG_GPIO_PRT5_DR
 809              	.set Advertising_LED__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 810              	.set Advertising_LED__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
 811              	.set Advertising_LED__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
 812              	.set Advertising_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL5
 813              	.set Advertising_LED__0__HSIOM_MASK, 0x000000F0
 814              	.set Advertising_LED__0__HSIOM_SHIFT, 4
 815              	.set Advertising_LED__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 816              	.set Advertising_LED__0__INTR, CYREG_GPIO_PRT5_INTR
 817              	.set Advertising_LED__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 818              	.set Advertising_LED__0__INTSTAT, CYREG_GPIO_PRT5_INTR
 819              	.set Advertising_LED__0__MASK, 0x02
 820              	.set Advertising_LED__0__PC, CYREG_GPIO_PRT5_PC
 821              	.set Advertising_LED__0__PC2, CYREG_GPIO_PRT5_PC2
 822              	.set Advertising_LED__0__PORT, 5
 823              	.set Advertising_LED__0__PS, CYREG_GPIO_PRT5_PS
 824              	.set Advertising_LED__0__SHIFT, 1
 825              	.set Advertising_LED__DR, CYREG_GPIO_PRT5_DR
 826              	.set Advertising_LED__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 827              	.set Advertising_LED__DR_INV, CYREG_GPIO_PRT5_DR_INV
 828              	.set Advertising_LED__DR_SET, CYREG_GPIO_PRT5_DR_SET
 829              	.set Advertising_LED__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 830              	.set Advertising_LED__INTR, CYREG_GPIO_PRT5_INTR
 831              	.set Advertising_LED__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 832              	.set Advertising_LED__INTSTAT, CYREG_GPIO_PRT5_INTR
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 173


 833              	.set Advertising_LED__MASK, 0x02
 834              	.set Advertising_LED__PC, CYREG_GPIO_PRT5_PC
 835              	.set Advertising_LED__PC2, CYREG_GPIO_PRT5_PC2
 836              	.set Advertising_LED__PORT, 5
 837              	.set Advertising_LED__PS, CYREG_GPIO_PRT5_PS
 838              	.set Advertising_LED__SHIFT, 1
 839              	
 840              	/* Wakeup_Interrupt */
 841              	.set Wakeup_Interrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
 842              	.set Wakeup_Interrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 843              	.set Wakeup_Interrupt__INTC_MASK, 0x01
 844              	.set Wakeup_Interrupt__INTC_NUMBER, 0
 845              	.set Wakeup_Interrupt__INTC_PRIOR_MASK, 0xC0
 846              	.set Wakeup_Interrupt__INTC_PRIOR_NUM, 3
 847              	.set Wakeup_Interrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
 848              	.set Wakeup_Interrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
 849              	.set Wakeup_Interrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR
 850              	
 851              	/* Miscellaneous */
 852              	.set CYDEV_BCLK__HFCLK__HZ, 48000000
 853              	.set CYDEV_BCLK__HFCLK__KHZ, 48000
 854              	.set CYDEV_BCLK__HFCLK__MHZ, 48
 855              	.set CYDEV_BCLK__SYSCLK__HZ, 24000000
 856              	.set CYDEV_BCLK__SYSCLK__KHZ, 24000
 857              	.set CYDEV_BCLK__SYSCLK__MHZ, 24
 858              	.set CYDEV_CHIP_DIE_LEOPARD, 1
 859              	.set CYDEV_CHIP_DIE_PSOC4A, 12
 860              	.set CYDEV_CHIP_DIE_PSOC5LP, 19
 861              	.set CYDEV_CHIP_DIE_PSOC5TM, 20
 862              	.set CYDEV_CHIP_DIE_TMA4, 2
 863              	.set CYDEV_CHIP_DIE_UNKNOWN, 0
 864              	.set CYDEV_CHIP_FAMILY_FM0P, 4
 865              	.set CYDEV_CHIP_FAMILY_FM3, 5
 866              	.set CYDEV_CHIP_FAMILY_FM4, 6
 867              	.set CYDEV_CHIP_FAMILY_PSOC3, 1
 868              	.set CYDEV_CHIP_FAMILY_PSOC4, 2
 869              	.set CYDEV_CHIP_FAMILY_PSOC5, 3
 870              	.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
 871              	.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
 872              	.set CYDEV_CHIP_JTAG_ID, 0x0E50119E
 873              	.set CYDEV_CHIP_MEMBER_3A, 1
 874              	.set CYDEV_CHIP_MEMBER_4A, 12
 875              	.set CYDEV_CHIP_MEMBER_4C, 18
 876              	.set CYDEV_CHIP_MEMBER_4D, 8
 877              	.set CYDEV_CHIP_MEMBER_4E, 4
 878              	.set CYDEV_CHIP_MEMBER_4F, 13
 879              	.set CYDEV_CHIP_MEMBER_4G, 2
 880              	.set CYDEV_CHIP_MEMBER_4H, 11
 881              	.set CYDEV_CHIP_MEMBER_4I, 17
 882              	.set CYDEV_CHIP_MEMBER_4J, 9
 883              	.set CYDEV_CHIP_MEMBER_4K, 10
 884              	.set CYDEV_CHIP_MEMBER_4L, 16
 885              	.set CYDEV_CHIP_MEMBER_4M, 15
 886              	.set CYDEV_CHIP_MEMBER_4N, 6
 887              	.set CYDEV_CHIP_MEMBER_4O, 5
 888              	.set CYDEV_CHIP_MEMBER_4P, 14
 889              	.set CYDEV_CHIP_MEMBER_4Q, 7
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 174


 890              	.set CYDEV_CHIP_MEMBER_4U, 3
 891              	.set CYDEV_CHIP_MEMBER_5A, 20
 892              	.set CYDEV_CHIP_MEMBER_5B, 19
 893              	.set CYDEV_CHIP_MEMBER_FM3, 24
 894              	.set CYDEV_CHIP_MEMBER_FM4, 25
 895              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
 896              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
 897              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
 898              	.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
 899              	.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
 900              	.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
 901              	.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
 902              	.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
 903              	.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
 904              	.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
 905              	.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
 906              	.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
 907              	.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
 908              	.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
 909              	.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
 910              	.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
 911              	.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
 912              	.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
 913              	.set CYDEV_CHIP_REV_TMA4_ES, 17
 914              	.set CYDEV_CHIP_REV_TMA4_ES2, 33
 915              	.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
 916              	.set CYDEV_CHIP_REVISION_3A_ES1, 0
 917              	.set CYDEV_CHIP_REVISION_3A_ES2, 1
 918              	.set CYDEV_CHIP_REVISION_3A_ES3, 3
 919              	.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
 920              	.set CYDEV_CHIP_REVISION_4A_ES0, 17
 921              	.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
 922              	.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
 923              	.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
 924              	.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
 925              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
 926              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
 927              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
 928              	.set CYDEV_CHIP_REVISION_4G_ES, 17
 929              	.set CYDEV_CHIP_REVISION_4G_ES2, 33
 930              	.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
 931              	.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
 932              	.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
 933              	.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
 934              	.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
 935              	.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
 936              	.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
 937              	.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
 938              	.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
 939              	.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
 940              	.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
 941              	.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
 942              	.set CYDEV_CHIP_REVISION_5A_ES0, 0
 943              	.set CYDEV_CHIP_REVISION_5A_ES1, 1
 944              	.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
 945              	.set CYDEV_CHIP_REVISION_5B_ES0, 0
 946              	.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 175


 947              	.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
 948              	.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
 949              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
 950              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
 951              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
 952              	.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
 953              	.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
 954              	.set CYDEV_CONFIG_READ_ACCELERATOR, 1
 955              	.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
 956              	.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
 957              	.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
 958              	.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
 959              	.set CYDEV_CONFIGURATION_COMPRESSED, 1
 960              	.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
 961              	.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
 962              	.set CYDEV_CONFIGURATION_MODE_DMA, 2
 963              	.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
 964              	.set CYDEV_DEBUG_PROTECT_KILL, 4
 965              	.set CYDEV_DEBUG_PROTECT_OPEN, 1
 966              	.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
 967              	.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
 968              	.set CYDEV_DEBUGGING_DPS_Disable, 3
 969              	.set CYDEV_DEBUGGING_DPS_SWD, 2
 970              	.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
 971              	.set CYDEV_DEBUGGING_ENABLE, 1
 972              	.set CYDEV_DFT_SELECT_CLK0, 10
 973              	.set CYDEV_DFT_SELECT_CLK1, 11
 974              	.set CYDEV_HEAP_SIZE, 0x400
 975              	.set CYDEV_IMO_TRIMMED_BY_USB, 0
 976              	.set CYDEV_IMO_TRIMMED_BY_WCO, 0
 977              	.set CYDEV_IS_EXPORTING_CODE, 0
 978              	.set CYDEV_IS_IMPORTING_CODE, 0
 979              	.set CYDEV_PROJ_TYPE, 0
 980              	.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
 981              	.set CYDEV_PROJ_TYPE_LAUNCHER, 5
 982              	.set CYDEV_PROJ_TYPE_LOADABLE, 2
 983              	.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
 984              	.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
 985              	.set CYDEV_PROJ_TYPE_STANDARD, 0
 986              	.set CYDEV_STACK_SIZE, 0x0800
 987              	.set CYDEV_USE_BUNDLED_CMSIS, 1
 988              	.set CYDEV_VARIABLE_VDDA, 1
 989              	.set CYDEV_VDD_MV, 3300
 990              	.set CYDEV_VDDR_MV, 3300
 991              	.set CYDEV_WDT_GENERATE_ISR, 0
 992              	.set CYIPBLOCK_m0s8bless_VERSION, 1
 993              	.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
 994              	.set CYIPBLOCK_m0s8csd_VERSION, 1
 995              	.set CYIPBLOCK_m0s8ioss_VERSION, 1
 996              	.set CYIPBLOCK_m0s8lcd_VERSION, 2
 997              	.set CYIPBLOCK_m0s8peri_VERSION, 1
 998              	.set CYIPBLOCK_m0s8scb_VERSION, 2
 999              	.set CYIPBLOCK_m0s8srssv2_VERSION, 1
 1000              	.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
 1001              	.set CYIPBLOCK_m0s8udbif_VERSION, 1
 1002              	.set CYIPBLOCK_s8pass4al_VERSION, 1
 1003              	.set CYDEV_BOOTLOADER_ENABLE, 0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 176


 1004              	.endif
  19              	
  20              	
  21              	/*******************************************************************************
  22              	* Function Name: CyDelayCycles
  23              	****************************************************************************//**
  24              	*
  25              	*  Delays for the specified number of cycles.
  26              	*
  27              	*  \param uint32 cycles: number of cycles to delay.
  28              	*
  29              	* \return
  30              	*  None
  31              	*
  32              	*******************************************************************************/
  33              	/* void CyDelayCycles(uint32 cycles) */
  34              	.align 3                    /* Align to 8 byte boundary (2^n) */
  35              	.global CyDelayCycles
  36              	.func CyDelayCycles, CyDelayCycles
  37              	.type CyDelayCycles, %function
  38              	.thumb_func
  39              	CyDelayCycles:              /* cycles bytes */
  40 0000 0230     	    ADDS r0, r0, #2         /*    1    2    Round to nearest multiple of 4 */
  41 0002 8008     	    LSRS r0, r0, #2         /*    1    2    Divide by 4 and set flags */
  42 0004 03D0     	    BEQ CyDelayCycles_done  /*    2    2    Skip if 0 */
  43              	.IFDEF CYIPBLOCK_m0s8cpuss_VERSION
  44              	    NOP                     /*    1    2    Loop alignment padding */
  45              	.ELSE
  46              	    .IFDEF CYIPBLOCK_s8srsslt_VERSION
  47              	        .IFDEF CYIPBLOCK_m0s8cpussv2_VERSION
  48              	            NOP             /*    1    2    Loop alignment padding */
  49              	        .ENDIF
  50              	    .ENDIF
  51              	    /* Leave loop unaligned */
  52              	.ENDIF
  53              	CyDelayCycles_loop:
  54              	/* For CM0+ branch instruction takes 2 CPU cycles, for CM0 it takes 3 cycles */
  55              	.IFDEF CYDEV_CM0P_BASE
  56              	    ADDS r0, r0, #1         /*    1    2    Increment counter */
  57              	    SUBS r0, r0, #2         /*    1    2    Decrement counter by 2 */
  58              	    BNE CyDelayCycles_loop  /*    2    2    2 CPU cycles (if branche is taken)*/
  59              	    NOP                     /*    1    2    Loop alignment padding */	
  60              	.ELSE
  61 0006 0138     	    SUBS r0, r0, #1         /*    1    2    Decrement counter */
  62 0008 FDD1     	    BNE CyDelayCycles_loop  /*    3    2    3 CPU cycles (if branche is taken)*/
  63 000a C046     	    NOP                     /*    1    2    Loop alignment padding */
  64 000c C046     	    NOP                     /*    1    2    Loop alignment padding */
  65              	.ENDIF
  66              	CyDelayCycles_done:
  67 000e C046     	    NOP                     /*    1    2    Loop alignment padding */
  68 0010 7047     	    BX lr                   /*    3    2 */
  69              	.endfunc
  70              	
  71              	
  72              	/*******************************************************************************
  73              	* Function Name: CyEnterCriticalSection
  74              	****************************************************************************//**
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 177


  75              	*
  76              	*  CyEnterCriticalSection disables interrupts and returns a value indicating
  77              	*  whether interrupts were previously enabled (the actual value depends on
  78              	*  whether the device is PSoC 3 or PSoC 5).
  79              	*
  80              	*  Note Implementation of CyEnterCriticalSection manipulates the IRQ enable bit
  81              	*  with interrupts still enabled. The test and set of the interrupt bits is not
  82              	*  atomic; this is true for both PSoC 3 and PSoC 5. Therefore, to avoid a
  83              	*  corrupting processor state, it must be the policy that all interrupt routines
  84              	*  restore the interrupt enable bits as they were found on entry.
  85              	*
  86              	* \return
  87              	*  uint8
  88              	*   Returns 0 if interrupts were previously enabled or 1 if interrupts
  89              	*   were previously disabled.
  90              	*
  91              	*******************************************************************************/
  92              	/* uint8 CyEnterCriticalSection(void) */
  93              	.global CyEnterCriticalSection
  94              	.func CyEnterCriticalSection, CyEnterCriticalSection
  95              	.type CyEnterCriticalSection, %function
  96              	.thumb_func
  97              	CyEnterCriticalSection:
  98 0012 EFF31080 	    MRS r0, PRIMASK         /* Save and return interrupt state */
  99 0016 72B6     	    CPSID I                 /* Disable interrupts */
 100 0018 7047     	    BX lr
 101              	.endfunc
 102              	
 103              	
 104              	/*******************************************************************************
 105              	* Function Name: CyExitCriticalSection
 106              	****************************************************************************//**
 107              	*
 108              	*  CyExitCriticalSection re-enables interrupts if they were enabled before
 109              	*  CyEnterCriticalSection was called. The argument should be the value returned
 110              	*  from CyEnterCriticalSection.
 111              	*
 112              	*  \param uint8 savedIntrStatus:
 113              	*   Saved interrupt status returned by the CyEnterCriticalSection function.
 114              	*
 115              	* \return
 116              	*  None
 117              	*
 118              	*******************************************************************************/
 119              	/* void CyExitCriticalSection(uint8 savedIntrStatus) */
 120              	.global CyExitCriticalSection
 121              	.func CyExitCriticalSection, CyExitCriticalSection
 122              	.type CyExitCriticalSection, %function
 123              	.thumb_func
 124              	CyExitCriticalSection:
 125 001a 80F31088 	    MSR PRIMASK, r0         /* Restore interrupt state */
 126 001e 7047     	    BX lr
 127              	.endfunc
 128              	
 129              	.end
