{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559464312100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559464312103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 12:01:51 2019 " "Processing started: Sun Jun 02 12:01:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559464312103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559464312103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CAD_VGA_Quartus -c CAD_VGA_Quartus " "Command: quartus_sta CAD_VGA_Quartus -c CAD_VGA_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559464312104 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559464312221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1559464313080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559464313080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464313118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464313118 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1559464313522 ""}
{ "Info" "ISTA_SDC_FOUND" "CAD_VGA_Quartus.SDC " "Reading SDC File: 'CAD_VGA_Quartus.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1559464313591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1559464313598 ""}
{ "Warning" "WSTA_SCC_LOOP" "69 " "Found combinational loop of 69 nodes" { { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[7\]~2\|combout " "Node \"VGA_SQ\|pseudo_rand1\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[8\]~126\|datac " "Node \"VGA_SQ\|pseudo_rand1\[8\]~126\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[8\]~126\|combout " "Node \"VGA_SQ\|pseudo_rand1\[8\]~126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[9\]~122\|datad " "Node \"VGA_SQ\|pseudo_rand1\[9\]~122\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[9\]~122\|combout " "Node \"VGA_SQ\|pseudo_rand1\[9\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[10\]~118\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[10\]~118\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[10\]~118\|combout " "Node \"VGA_SQ\|pseudo_rand1\[10\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[11\]~114\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[11\]~114\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[11\]~114\|combout " "Node \"VGA_SQ\|pseudo_rand1\[11\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[12\]~110\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[12\]~110\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[12\]~110\|combout " "Node \"VGA_SQ\|pseudo_rand1\[12\]~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[13\]~102\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[13\]~102\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[13\]~102\|combout " "Node \"VGA_SQ\|pseudo_rand1\[13\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[14\]~94\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[14\]~94\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[14\]~94\|combout " "Node \"VGA_SQ\|pseudo_rand1\[14\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[15\]~86\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[15\]~86\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[15\]~86\|combout " "Node \"VGA_SQ\|pseudo_rand1\[15\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[16\]~78\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[16\]~78\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[16\]~78\|combout " "Node \"VGA_SQ\|pseudo_rand1\[16\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[17\]~70\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[17\]~70\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[17\]~70\|combout " "Node \"VGA_SQ\|pseudo_rand1\[17\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[18\]~62\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[18\]~62\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[18\]~62\|combout " "Node \"VGA_SQ\|pseudo_rand1\[18\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[19\]~54\|datad " "Node \"VGA_SQ\|pseudo_rand1\[19\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[19\]~54\|combout " "Node \"VGA_SQ\|pseudo_rand1\[19\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[20\]~46\|datad " "Node \"VGA_SQ\|pseudo_rand1\[20\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[20\]~46\|combout " "Node \"VGA_SQ\|pseudo_rand1\[20\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[21\]~38\|dataa " "Node \"VGA_SQ\|pseudo_rand1\[21\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[21\]~38\|combout " "Node \"VGA_SQ\|pseudo_rand1\[21\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[22\]~106\|dataa " "Node \"VGA_SQ\|pseudo_rand1\[22\]~106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[22\]~106\|combout " "Node \"VGA_SQ\|pseudo_rand1\[22\]~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[23\]~98\|datab " "Node \"VGA_SQ\|pseudo_rand1\[23\]~98\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[23\]~98\|combout " "Node \"VGA_SQ\|pseudo_rand1\[23\]~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[24\]~90\|datab " "Node \"VGA_SQ\|pseudo_rand1\[24\]~90\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[24\]~90\|combout " "Node \"VGA_SQ\|pseudo_rand1\[24\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[25\]~82\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[25\]~82\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[25\]~82\|combout " "Node \"VGA_SQ\|pseudo_rand1\[25\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[26\]~74\|datac " "Node \"VGA_SQ\|pseudo_rand1\[26\]~74\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[26\]~74\|combout " "Node \"VGA_SQ\|pseudo_rand1\[26\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[27\]~66\|datac " "Node \"VGA_SQ\|pseudo_rand1\[27\]~66\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[27\]~66\|combout " "Node \"VGA_SQ\|pseudo_rand1\[27\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[28\]~58\|datad " "Node \"VGA_SQ\|pseudo_rand1\[28\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[28\]~58\|combout " "Node \"VGA_SQ\|pseudo_rand1\[28\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[29\]~50\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[29\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[29\]~50\|combout " "Node \"VGA_SQ\|pseudo_rand1\[29\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[30\]~42\|datad " "Node \"VGA_SQ\|pseudo_rand1\[30\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[30\]~42\|combout " "Node \"VGA_SQ\|pseudo_rand1\[30\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[31\]~34\|datac " "Node \"VGA_SQ\|pseudo_rand1\[31\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[31\]~34\|combout " "Node \"VGA_SQ\|pseudo_rand1\[31\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|lfsr32~1\|dataa " "Node \"VGA_SQ\|lfsr32~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|lfsr32~1\|combout " "Node \"VGA_SQ\|lfsr32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[0\]~30\|datae " "Node \"VGA_SQ\|pseudo_rand1\[0\]~30\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[0\]~30\|combout " "Node \"VGA_SQ\|pseudo_rand1\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|lfsr32~1\|datac " "Node \"VGA_SQ\|lfsr32~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[1\]~26\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[1\]~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[1\]~26\|combout " "Node \"VGA_SQ\|pseudo_rand1\[1\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[2\]~22\|datae " "Node \"VGA_SQ\|pseudo_rand1\[2\]~22\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[2\]~22\|combout " "Node \"VGA_SQ\|pseudo_rand1\[2\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[3\]~18\|datae " "Node \"VGA_SQ\|pseudo_rand1\[3\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[3\]~18\|combout " "Node \"VGA_SQ\|pseudo_rand1\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[4\]~14\|datad " "Node \"VGA_SQ\|pseudo_rand1\[4\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[4\]~14\|combout " "Node \"VGA_SQ\|pseudo_rand1\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[5\]~10\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[5\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[5\]~10\|combout " "Node \"VGA_SQ\|pseudo_rand1\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[6\]~6\|dataf " "Node \"VGA_SQ\|pseudo_rand1\[6\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[6\]~6\|combout " "Node \"VGA_SQ\|pseudo_rand1\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|pseudo_rand1\[7\]~2\|datad " "Node \"VGA_SQ\|pseudo_rand1\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|lfsr32~1\|dataf " "Node \"VGA_SQ\|lfsr32~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""} { "Warning" "WSTA_SCC_NODE" "VGA_SQ\|lfsr32~1\|datae " "Node \"VGA_SQ\|lfsr32~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559464313605 ""}  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1559464313605 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Square:VGA_SQ\|pseudo_rand1\[21\]~37 RESET_N " "Latch VGA_Square:VGA_SQ\|pseudo_rand1\[21\]~37 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559464314052 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559464314052 "|CAD961Test|RESET_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_Control\|Clk_25MHz " "Node: VGA_controller:VGA_Control\|Clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_Control\|CurrentVPos\[4\] VGA_controller:VGA_Control\|Clk_25MHz " "Register VGA_controller:VGA_Control\|CurrentVPos\[4\] is being clocked by VGA_controller:VGA_Control\|Clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559464314052 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559464314052 "|CAD961Test|VGA_controller:VGA_Control|Clk_25MHz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559464314058 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559464314059 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559464314067 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559464314229 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559464314229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.883 " "Worst-case setup slack is -58.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464314231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464314231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.883            -402.984 CLOCK_50  " "  -58.883            -402.984 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464314231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.710             -25.159 CLOCK3_50  " "   -3.710             -25.159 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464314231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464314231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464314240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464314240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 CLOCK_50  " "    0.391               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464314240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 CLOCK3_50  " "    0.423               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464314240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464314240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559464314242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559464314244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.899 " "Worst-case minimum pulse width slack is 8.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464314245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464314245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.899               0.000 CLOCK3_50  " "    8.899               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464314245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.148               0.000 CLOCK_50  " "    9.148               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464314245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464314245 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559464314264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559464314302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559464317163 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Square:VGA_SQ\|pseudo_rand1\[21\]~37 RESET_N " "Latch VGA_Square:VGA_SQ\|pseudo_rand1\[21\]~37 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559464317761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559464317761 "|CAD961Test|RESET_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_Control\|Clk_25MHz " "Node: VGA_controller:VGA_Control\|Clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_Control\|CurrentVPos\[4\] VGA_controller:VGA_Control\|Clk_25MHz " "Register VGA_controller:VGA_Control\|CurrentVPos\[4\] is being clocked by VGA_controller:VGA_Control\|Clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559464317761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559464317761 "|CAD961Test|VGA_controller:VGA_Control|Clk_25MHz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559464317763 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559464317788 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559464317788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -62.979 " "Worst-case setup slack is -62.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464317790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464317790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.979            -432.000 CLOCK_50  " "  -62.979            -432.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464317790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.947             -19.547 CLOCK3_50  " "   -2.947             -19.547 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464317790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464317790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.370 " "Worst-case hold slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464317799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464317799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 CLOCK_50  " "    0.370               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464317799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 CLOCK3_50  " "    0.434               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464317799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464317799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559464317801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559464317803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.852 " "Worst-case minimum pulse width slack is 8.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464317805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464317805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.852               0.000 CLOCK3_50  " "    8.852               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464317805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.260               0.000 CLOCK_50  " "    9.260               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464317805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464317805 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559464317823 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559464317982 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559464320779 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Square:VGA_SQ\|pseudo_rand1\[21\]~37 RESET_N " "Latch VGA_Square:VGA_SQ\|pseudo_rand1\[21\]~37 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559464321539 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559464321539 "|CAD961Test|RESET_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_Control\|Clk_25MHz " "Node: VGA_controller:VGA_Control\|Clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_Control\|CurrentVPos\[4\] VGA_controller:VGA_Control\|Clk_25MHz " "Register VGA_controller:VGA_Control\|CurrentVPos\[4\] is being clocked by VGA_controller:VGA_Control\|Clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559464321539 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559464321539 "|CAD961Test|VGA_controller:VGA_Control|Clk_25MHz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559464321541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559464321556 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559464321556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.223 " "Worst-case setup slack is -17.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464321558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464321558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.223            -106.126 CLOCK_50  " "  -17.223            -106.126 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464321558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.791               0.000 CLOCK3_50  " "    7.791               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464321558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464321558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464321573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464321573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464321573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 CLOCK3_50  " "    0.183               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464321573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464321573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559464321575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559464321578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.799 " "Worst-case minimum pulse width slack is 8.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464321580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464321580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.799               0.000 CLOCK3_50  " "    8.799               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464321580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.096               0.000 CLOCK_50  " "    9.096               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464321580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464321580 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559464321603 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Square:VGA_SQ\|pseudo_rand1\[21\]~37 RESET_N " "Latch VGA_Square:VGA_SQ\|pseudo_rand1\[21\]~37 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559464322338 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559464322338 "|CAD961Test|RESET_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_Control\|Clk_25MHz " "Node: VGA_controller:VGA_Control\|Clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_Control\|CurrentVPos\[4\] VGA_controller:VGA_Control\|Clk_25MHz " "Register VGA_controller:VGA_Control\|CurrentVPos\[4\] is being clocked by VGA_controller:VGA_Control\|Clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559464322338 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559464322338 "|CAD961Test|VGA_controller:VGA_Control|Clk_25MHz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559464322340 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559464322348 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559464322348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.459 " "Worst-case setup slack is -15.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464322350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464322350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.459             -92.694 CLOCK_50  " "  -15.459             -92.694 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464322350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.965               0.000 CLOCK3_50  " "    8.965               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464322350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464322350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464322360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464322360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CLOCK_50  " "    0.170               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464322360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 CLOCK3_50  " "    0.176               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464322360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464322360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559464322362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559464322364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.764 " "Worst-case minimum pulse width slack is 8.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464322365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464322365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.764               0.000 CLOCK3_50  " "    8.764               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464322365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.057               0.000 CLOCK_50  " "    9.057               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559464322365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559464322365 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559464324938 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559464324944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 84 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5103 " "Peak virtual memory: 5103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559464325024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 12:02:05 2019 " "Processing ended: Sun Jun 02 12:02:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559464325024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559464325024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559464325024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559464325024 ""}
