{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678154155898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678154155899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  6 19:55:55 2023 " "Processing started: Mon Mar  6 19:55:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678154155899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1678154155899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DCounter -c DCounter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DCounter -c DCounter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1678154155899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1678154156129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1678154156129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DCounter " "Found entity 1: DCounter" {  } { { "DCounter.sv" "" { Text "C:/Users/Esteban/Desktop/Experimento3/DCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678154160741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678154160741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcounter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file dcounter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DCounter_tb " "Found entity 1: DCounter_tb" {  } { { "DCounter_tb.sv" "" { Text "C:/Users/Esteban/Desktop/Experimento3/DCounter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678154160741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678154160741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DCounter " "Elaborating entity \"DCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1678154160756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DCounter.sv(10) " "Verilog HDL assignment warning at DCounter.sv(10): truncated value with size 32 to match size of target (6)" {  } { { "DCounter.sv" "" { Text "C:/Users/Esteban/Desktop/Experimento3/DCounter.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678154160757 "|DCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DCounter.sv(14) " "Verilog HDL assignment warning at DCounter.sv(14): truncated value with size 32 to match size of target (6)" {  } { { "DCounter.sv" "" { Text "C:/Users/Esteban/Desktop/Experimento3/DCounter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678154160757 "|DCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DCounter.sv(35) " "Verilog HDL assignment warning at DCounter.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "DCounter.sv" "" { Text "C:/Users/Esteban/Desktop/Experimento3/DCounter.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678154160757 "|DCounter"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DCounter.sv(63) " "Verilog HDL Case Statement warning at DCounter.sv(63): case item expression never matches the case expression" {  } { { "DCounter.sv" "" { Text "C:/Users/Esteban/Desktop/Experimento3/DCounter.sv" 63 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1678154160757 "|DCounter"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DCounter.sv(64) " "Verilog HDL Case Statement warning at DCounter.sv(64): case item expression never matches the case expression" {  } { { "DCounter.sv" "" { Text "C:/Users/Esteban/Desktop/Experimento3/DCounter.sv" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1678154160757 "|DCounter"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678154160786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  6 19:56:00 2023 " "Processing ended: Mon Mar  6 19:56:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678154160786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678154160786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678154160786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1678154160786 ""}
