{"Source Block": ["oh/elink/dv/elink_e16_model.v@3899:3912@HdlStmProcess", "   //# entries only.\n   //# In this case byte0 of the first entry of the transaction\n   //# ({byte0,ctrlmode[3:0],dstaddr[31:28]}) will be a \"zevel\" but we don't care\n   //# since this byte is replaced later anyway.\n   \n   always @ (posedge cclk)\n     if (cclk_en)\n       if(!wr_fifo_full)\n\t even_byte[LW-1:0] <= tran_in[LW-1:0];\n\n   always @ (posedge cclk)\n     if (cclk_en)\n       if (wr_write)\n\t fifo_mem[wr_addr[FAD-1:0]] <= {even_byte[LW-1:0],tran_in[2*LW-1:LW]};\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3904:3917", "   always @ (posedge cclk)\n     if (cclk_en)\n       if(!wr_fifo_full)\n\t even_byte[LW-1:0] <= tran_in[LW-1:0];\n\n   always @ (posedge cclk)\n     if (cclk_en)\n       if (wr_write)\n\t fifo_mem[wr_addr[FAD-1:0]] <= {even_byte[LW-1:0],tran_in[2*LW-1:LW]};\n   \n   //# Read (for dispatch)\n   assign fifo_out_tlc[2*LW-1:0] = fifo_mem[rd_addr_tlc[FAD-1:0]];\n\n   //# Read (first short word of the next transaction to dispatch)\n"]], "Diff Content": {"Delete": [[3904, "   always @ (posedge cclk)\n"], [3905, "     if (cclk_en)\n"], [3906, "       if(!wr_fifo_full)\n"], [3907, "\t even_byte[LW-1:0] <= tran_in[LW-1:0];\n"]], "Add": []}}