

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Nov 17 00:27:43 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18LF24K40
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.20
    15                           ; Generated 05/05/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18LF24K40 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _ANSELAbits	set	3857
    49   000000                     _TRISA	set	3976
    50   000000                     _PORTA	set	3981
    51   000000                     _TRISC	set	3978
    52   000000                     _TRISB	set	3977
    53   000000                     _ANSELBbits	set	3865
    54   000000                     _ANSELCbits	set	3873
    55   000000                     _PORTE	set	3985
    56   000000                     _PORTC	set	3983
    57   000000                     _PORTB	set	3982
    58                           
    59                           ; #config settings
    60                           
    61                           	psect	cinit
    62   003EAA                     __pcinit:
    63                           	callstack 0
    64   003EAA                     start_initialization:
    65                           	callstack 0
    66   003EAA                     __initialization:
    67                           	callstack 0
    68   003EAA                     end_of_initialization:
    69                           	callstack 0
    70   003EAA                     __end_of__initialization:
    71                           	callstack 0
    72   003EAA  0E00               	movlw	low (__Lmediumconst shr (0+16))
    73   003EAC  6EF8               	movwf	tblptru,c
    74   003EAE  0100               	movlb	0
    75   003EB0  EF5A  F01F         	goto	_main	;jump to C main() function
    76                           
    77                           	psect	cstackCOMRAM
    78   000001                     __pcstackCOMRAM:
    79                           	callstack 0
    80   000001                     pin_Direction@var_derection:
    81                           	callstack 0
    82                           
    83                           ; 1 bytes @ 0x0
    84   000001                     	ds	1
    85   000002                     ??_pin_Direction:
    86                           
    87                           ; 1 bytes @ 0x1
    88   000002                     	ds	2
    89   000004                     pin_Direction@var_PortNumber:
    90                           	callstack 0
    91                           
    92                           ; 1 bytes @ 0x3
    93   000004                     	ds	1
    94   000005                     pin_Direction@var_pin:
    95                           	callstack 0
    96                           
    97                           ; 1 bytes @ 0x4
    98   000005                     	ds	1
    99   000006                     
   100                           ; 1 bytes @ 0x5
   101 ;;
   102 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   103 ;;
   104 ;; *************** function _main *****************
   105 ;; Defined at:
   106 ;;		line 38 in file "main.c"
   107 ;; Parameters:    Size  Location     Type
   108 ;;		None
   109 ;; Auto vars:     Size  Location     Type
   110 ;;		None
   111 ;; Return value:  Size  Location     Type
   112 ;;                  1    wreg      void 
   113 ;; Registers used:
   114 ;;		wreg, status,2, status,0, cstack
   115 ;; Tracked objects:
   116 ;;		On entry : 0/0
   117 ;;		On exit  : 0/0
   118 ;;		Unchanged: 0/0
   119 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3
   120 ;;      Params:         0       0       0       0       0
   121 ;;      Locals:         0       0       0       0       0
   122 ;;      Temps:          0       0       0       0       0
   123 ;;      Totals:         0       0       0       0       0
   124 ;;Total ram usage:        0 bytes
   125 ;; Hardware stack levels required when called: 1
   126 ;; This function calls:
   127 ;;		_pin_Direction
   128 ;; This function is called by:
   129 ;;		Startup code after reset
   130 ;; This function uses a non-reentrant model
   131 ;;
   132                           
   133                           	psect	text0
   134   003EB4                     __ptext0:
   135                           	callstack 0
   136   003EB4                     _main:
   137                           	callstack 30
   138   003EB4                     
   139                           ;main.c: 39:     pin_Direction(RA_0,0x00);
   140   003EB4  0E00               	movlw	0
   141   003EB6  6E01               	movwf	pin_Direction@var_derection^0,c
   142   003EB8  0E00               	movlw	0
   143   003EBA  EC61  F01F         	call	_pin_Direction
   144   003EBE  EF00  F000         	goto	start
   145   003EC2                     __end_of_main:
   146                           	callstack 0
   147                           
   148 ;; *************** function _pin_Direction *****************
   149 ;; Defined at:
   150 ;;		line 35 in file "../../Sources/18LF24K40/io.c"
   151 ;; Parameters:    Size  Location     Type
   152 ;;  var_pin         1    wreg     enum E9033
   153 ;;  var_derectio    1    0[COMRAM] unsigned char 
   154 ;; Auto vars:     Size  Location     Type
   155 ;;  var_pin         1    4[COMRAM] enum E9033
   156 ;;  var_PortNumb    1    3[COMRAM] unsigned char 
   157 ;; Return value:  Size  Location     Type
   158 ;;                  1    wreg      void 
   159 ;; Registers used:
   160 ;;		wreg, status,2, status,0
   161 ;; Tracked objects:
   162 ;;		On entry : 0/0
   163 ;;		On exit  : 0/0
   164 ;;		Unchanged: 0/0
   165 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3
   166 ;;      Params:         1       0       0       0       0
   167 ;;      Locals:         2       0       0       0       0
   168 ;;      Temps:          2       0       0       0       0
   169 ;;      Totals:         5       0       0       0       0
   170 ;;Total ram usage:        5 bytes
   171 ;; Hardware stack levels used: 1
   172 ;; This function calls:
   173 ;;		Nothing
   174 ;; This function is called by:
   175 ;;		_main
   176 ;; This function uses a non-reentrant model
   177 ;;
   178                           
   179                           	psect	text1
   180   003EC2                     __ptext1:
   181                           	callstack 0
   182   003EC2                     _pin_Direction:
   183                           	callstack 30
   184                           
   185                           ;incstack = 0
   186                           ;pin_Direction@var_pin stored from wreg
   187   003EC2  6E05               	movwf	pin_Direction@var_pin^0,c
   188   003EC4                     
   189                           ;../../Sources/18LF24K40/io.c: 36:                 ANSELAbits.ANSELA1 = 1;;../../Sources
      +                          /18LF24K40/io.c: 37:             }else{
   190   003EC4  3805               	swapf	pin_Direction@var_pin^0,w,c
   191   003EC6  46E8               	rlncf	wreg,f,c
   192   003EC8  0B1F               	andlw	31
   193   003ECA  6E04               	movwf	pin_Direction@var_PortNumber^0,c
   194                           
   195                           ;../../Sources/18LF24K40/io.c: 38:                 ANSELAbits.ANSELA1 = 0;
   196   003ECC  5005               	movf	pin_Direction@var_pin^0,w,c
   197   003ECE  0B07               	andlw	7
   198   003ED0  6E05               	movwf	pin_Direction@var_pin^0,c
   199                           
   200                           ;../../Sources/18LF24K40/io.c: 40:             break;
   201   003ED2  EFE6  F01F         	goto	l1109
   202   003ED6                     l1089:
   203                           
   204                           ;../../Sources/18LF24K40/io.c: 42:             if(mode == 0x01){
   205   003ED6  5001               	movf	pin_Direction@var_derection^0,w,c
   206   003ED8  B4D8               	btfsc	status,2,c
   207   003EDA  EF71  F01F         	goto	u631
   208   003EDE  EF73  F01F         	goto	u630
   209   003EE2                     u631:
   210   003EE2  EF83  F01F         	goto	l1093
   211   003EE6                     u630:
   212   003EE6  C005  F002         	movff	pin_Direction@var_pin,??_pin_Direction
   213   003EEA  0E01               	movlw	1
   214   003EEC  6E03               	movwf	(??_pin_Direction+1)^0,c
   215   003EEE  2A02               	incf	??_pin_Direction^0,f,c
   216   003EF0  EF7C  F01F         	goto	u644
   217   003EF4                     u645:
   218   003EF4  90D8               	bcf	status,0,c
   219   003EF6  3603               	rlcf	(??_pin_Direction+1)^0,f,c
   220   003EF8                     u644:
   221   003EF8  2E02               	decfsz	??_pin_Direction^0,f,c
   222   003EFA  EF7A  F01F         	goto	u645
   223   003EFE  5003               	movf	(??_pin_Direction+1)^0,w,c
   224   003F00  1288               	iorwf	136,f,c	;volatile
   225   003F02  EFFF  F01F         	goto	l40
   226   003F06                     l1093:
   227   003F06  C005  F002         	movff	pin_Direction@var_pin,??_pin_Direction
   228   003F0A  0E01               	movlw	1
   229   003F0C  6E03               	movwf	(??_pin_Direction+1)^0,c
   230   003F0E  2A02               	incf	??_pin_Direction^0,f,c
   231   003F10  EF8C  F01F         	goto	u654
   232   003F14                     u655:
   233   003F14  90D8               	bcf	status,0,c
   234   003F16  3603               	rlcf	(??_pin_Direction+1)^0,f,c
   235   003F18                     u654:
   236   003F18  2E02               	decfsz	??_pin_Direction^0,f,c
   237   003F1A  EF8A  F01F         	goto	u655
   238   003F1E  5003               	movf	(??_pin_Direction+1)^0,w,c
   239   003F20  0AFF               	xorlw	255
   240   003F22  1688               	andwf	136,f,c	;volatile
   241   003F24  EFFF  F01F         	goto	l40
   242   003F28                     l1095:
   243                           
   244                           ;../../Sources/18LF24K40/io.c: 45:                 ANSELAbits.ANSELA2 = 0;
   245   003F28  5001               	movf	pin_Direction@var_derection^0,w,c
   246   003F2A  B4D8               	btfsc	status,2,c
   247   003F2C  EF9A  F01F         	goto	u661
   248   003F30  EF9C  F01F         	goto	u660
   249   003F34                     u661:
   250   003F34  EFAC  F01F         	goto	l1099
   251   003F38                     u660:
   252   003F38  C005  F002         	movff	pin_Direction@var_pin,??_pin_Direction
   253   003F3C  0E01               	movlw	1
   254   003F3E  6E03               	movwf	(??_pin_Direction+1)^0,c
   255   003F40  2A02               	incf	??_pin_Direction^0,f,c
   256   003F42  EFA5  F01F         	goto	u674
   257   003F46                     u675:
   258   003F46  90D8               	bcf	status,0,c
   259   003F48  3603               	rlcf	(??_pin_Direction+1)^0,f,c
   260   003F4A                     u674:
   261   003F4A  2E02               	decfsz	??_pin_Direction^0,f,c
   262   003F4C  EFA3  F01F         	goto	u675
   263   003F50  5003               	movf	(??_pin_Direction+1)^0,w,c
   264   003F52  1289               	iorwf	137,f,c	;volatile
   265   003F54  EFFF  F01F         	goto	l40
   266   003F58                     l1099:
   267   003F58  C005  F002         	movff	pin_Direction@var_pin,??_pin_Direction
   268   003F5C  0E01               	movlw	1
   269   003F5E  6E03               	movwf	(??_pin_Direction+1)^0,c
   270   003F60  2A02               	incf	??_pin_Direction^0,f,c
   271   003F62  EFB5  F01F         	goto	u684
   272   003F66                     u685:
   273   003F66  90D8               	bcf	status,0,c
   274   003F68  3603               	rlcf	(??_pin_Direction+1)^0,f,c
   275   003F6A                     u684:
   276   003F6A  2E02               	decfsz	??_pin_Direction^0,f,c
   277   003F6C  EFB3  F01F         	goto	u685
   278   003F70  5003               	movf	(??_pin_Direction+1)^0,w,c
   279   003F72  0AFF               	xorlw	255
   280   003F74  1689               	andwf	137,f,c	;volatile
   281   003F76  EFFF  F01F         	goto	l40
   282   003F7A                     l1101:
   283                           
   284                           ;../../Sources/18LF24K40/io.c: 48:         case RA_3:
   285   003F7A  5001               	movf	pin_Direction@var_derection^0,w,c
   286   003F7C  B4D8               	btfsc	status,2,c
   287   003F7E  EFC3  F01F         	goto	u691
   288   003F82  EFC5  F01F         	goto	u690
   289   003F86                     u691:
   290   003F86  EFD5  F01F         	goto	l1105
   291   003F8A                     u690:
   292   003F8A  C005  F002         	movff	pin_Direction@var_pin,??_pin_Direction
   293   003F8E  0E01               	movlw	1
   294   003F90  6E03               	movwf	(??_pin_Direction+1)^0,c
   295   003F92  2A02               	incf	??_pin_Direction^0,f,c
   296   003F94  EFCE  F01F         	goto	u704
   297   003F98                     u705:
   298   003F98  90D8               	bcf	status,0,c
   299   003F9A  3603               	rlcf	(??_pin_Direction+1)^0,f,c
   300   003F9C                     u704:
   301   003F9C  2E02               	decfsz	??_pin_Direction^0,f,c
   302   003F9E  EFCC  F01F         	goto	u705
   303   003FA2  5003               	movf	(??_pin_Direction+1)^0,w,c
   304   003FA4  128A               	iorwf	138,f,c	;volatile
   305   003FA6  EFFF  F01F         	goto	l40
   306   003FAA                     l1105:
   307   003FAA  C005  F002         	movff	pin_Direction@var_pin,??_pin_Direction
   308   003FAE  0E01               	movlw	1
   309   003FB0  6E03               	movwf	(??_pin_Direction+1)^0,c
   310   003FB2  2A02               	incf	??_pin_Direction^0,f,c
   311   003FB4  EFDE  F01F         	goto	u714
   312   003FB8                     u715:
   313   003FB8  90D8               	bcf	status,0,c
   314   003FBA  3603               	rlcf	(??_pin_Direction+1)^0,f,c
   315   003FBC                     u714:
   316   003FBC  2E02               	decfsz	??_pin_Direction^0,f,c
   317   003FBE  EFDC  F01F         	goto	u715
   318   003FC2  5003               	movf	(??_pin_Direction+1)^0,w,c
   319   003FC4  0AFF               	xorlw	255
   320   003FC6  168A               	andwf	138,f,c	;volatile
   321   003FC8  EFFF  F01F         	goto	l40
   322   003FCC                     l1109:
   323   003FCC  5004               	movf	pin_Direction@var_PortNumber^0,w,c
   324   003FCE  6E02               	movwf	??_pin_Direction^0,c
   325   003FD0  6A03               	clrf	(??_pin_Direction+1)^0,c
   326                           
   327                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   328                           ; Switch size 1, requested type "simple"
   329                           ; Number of cases is 1, Range of values is 0 to 0
   330                           ; switch strategies available:
   331                           ; Name         Instructions Cycles
   332                           ; simple_byte            4     3 (average)
   333                           ;	Chosen strategy is simple_byte
   334   003FD2  5003               	movf	(??_pin_Direction+1)^0,w,c
   335   003FD4  0A00               	xorlw	0	; case 0
   336   003FD6  B4D8               	btfsc	status,2,c
   337   003FD8  EFF0  F01F         	goto	l1123
   338   003FDC  EFFF  F01F         	goto	l40
   339   003FE0                     l1123:
   340                           
   341                           ; Switch size 1, requested type "simple"
   342                           ; Number of cases is 3, Range of values is 0 to 2
   343                           ; switch strategies available:
   344                           ; Name         Instructions Cycles
   345                           ; simple_byte           10     6 (average)
   346                           ;	Chosen strategy is simple_byte
   347   003FE0  5002               	movf	??_pin_Direction^0,w,c
   348   003FE2  0A00               	xorlw	0	; case 0
   349   003FE4  B4D8               	btfsc	status,2,c
   350   003FE6  EF6B  F01F         	goto	l1089
   351   003FEA  0A01               	xorlw	1	; case 1
   352   003FEC  B4D8               	btfsc	status,2,c
   353   003FEE  EF94  F01F         	goto	l1095
   354   003FF2  0A03               	xorlw	3	; case 2
   355   003FF4  B4D8               	btfsc	status,2,c
   356   003FF6  EFBD  F01F         	goto	l1101
   357   003FFA  EFFF  F01F         	goto	l40
   358   003FFE                     l40:
   359   003FFE  0012               	return		;funcret
   360   004000                     __end_of_pin_Direction:
   361                           	callstack 0
   362   000000                     
   363                           	psect	rparam
   364   000000                     
   365                           	psect	idloc
   366                           
   367                           ;Config register IDLOC0 @ 0x200000
   368                           ;	unspecified, using default values
   369   200000                     	org	2097152
   370   200000  0FFF               	dw	4095
   371                           
   372                           ;Config register IDLOC1 @ 0x200002
   373                           ;	unspecified, using default values
   374   200002                     	org	2097154
   375   200002  0FFF               	dw	4095
   376                           
   377                           ;Config register IDLOC2 @ 0x200004
   378                           ;	unspecified, using default values
   379   200004                     	org	2097156
   380   200004  0FFF               	dw	4095
   381                           
   382                           ;Config register IDLOC3 @ 0x200006
   383                           ;	unspecified, using default values
   384   200006                     	org	2097158
   385   200006  0FFF               	dw	4095
   386                           
   387                           ;Config register IDLOC4 @ 0x200008
   388                           ;	unspecified, using default values
   389   200008                     	org	2097160
   390   200008  0FFF               	dw	4095
   391                           
   392                           ;Config register IDLOC5 @ 0x20000A
   393                           ;	unspecified, using default values
   394   20000A                     	org	2097162
   395   20000A  0FFF               	dw	4095
   396                           
   397                           ;Config register IDLOC6 @ 0x20000C
   398                           ;	unspecified, using default values
   399   20000C                     	org	2097164
   400   20000C  0FFF               	dw	4095
   401                           
   402                           ;Config register IDLOC7 @ 0x20000E
   403                           ;	unspecified, using default values
   404   20000E                     	org	2097166
   405   20000E  0FFF               	dw	4095
   406                           
   407                           	psect	config
   408                           
   409                           ;Config register CONFIG1L @ 0x300000
   410                           ;	External Oscillator mode Selection bits
   411                           ;	FEXTOSC = HS, HS (crystal oscillator) above 8 MHz; PFM set to high power
   412                           ;	Power-up default value for COSC bits
   413                           ;	RSTOSC = EXTOSC, EXTOSC operating per FEXTOSC bits (device manufacturing default)
   414   300000                     	org	3145728
   415   300000  FA                 	db	250
   416                           
   417                           ;Config register CONFIG1H @ 0x300001
   418                           ;	Clock Out Enable bit
   419                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   420                           ;	Clock Switch Enable bit
   421                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   422                           ;	Fail-Safe Clock Monitor Enable bit
   423                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   424   300001                     	org	3145729
   425   300001  FF                 	db	255
   426                           
   427                           ;Config register CONFIG2L @ 0x300002
   428                           ;	Master Clear Enable bit
   429                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   430                           ;	Power-up Timer Enable bit
   431                           ;	PWRTE = OFF, Power up timer disabled
   432                           ;	Low-power BOR enable bit
   433                           ;	LPBOREN = OFF, ULPBOR disabled
   434                           ;	Brown-out Reset Enable bits
   435                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   436   300002                     	org	3145730
   437   300002  FF                 	db	255
   438                           
   439                           ;Config register CONFIG2H @ 0x300003
   440                           ;	Brown Out Reset Voltage selection bits
   441                           ;	BORV = VBOR_190, Brown-out Reset Voltage (VBOR) set to 1.90V
   442                           ;	ZCD Disable bit
   443                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   444                           ;	PPSLOCK bit One-Way Set Enable bit
   445                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   446                           ;	Stack Full/Underflow Reset Enable bit
   447                           ;	STVREN = ON, Stack full/underflow will cause Reset
   448                           ;	Debugger Enable bit
   449                           ;	DEBUG = OFF, Background debugger disabled
   450                           ;	Extended Instruction Set Enable bit
   451                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   452   300003                     	org	3145731
   453   300003  FF                 	db	255
   454                           
   455                           ;Config register CONFIG3L @ 0x300004
   456                           ;	WDT Period Select bits
   457                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   458                           ;	WDT operating mode
   459                           ;	WDTE = ON, WDT enabled regardless of sleep
   460   300004                     	org	3145732
   461   300004  FF                 	db	255
   462                           
   463                           ;Config register CONFIG3H @ 0x300005
   464                           ;	WDT Window Select bits
   465                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   466                           ;	WDT input clock selector
   467                           ;	WDTCCS = SC, Software Control
   468   300005                     	org	3145733
   469   300005  FF                 	db	255
   470                           
   471                           ;Config register CONFIG4L @ 0x300006
   472                           ;	Write Protection Block 0
   473                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   474                           ;	Write Protection Block 1
   475                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   476   300006                     	org	3145734
   477   300006  FF                 	db	255
   478                           
   479                           ;Config register CONFIG4H @ 0x300007
   480                           ;	Configuration Register Write Protection bit
   481                           ;	WRTC = OFF, Configuration registers (300000-30000Bh) not write-protected
   482                           ;	Boot Block Write Protection bit
   483                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   484                           ;	Data EEPROM Write Protection bit
   485                           ;	WRTD = OFF, Data EEPROM not write-protected
   486                           ;	Scanner Enable bit
   487                           ;	SCANE = ON, Scanner module is available for use, SCANMD bit can control the module
   488                           ;	Low Voltage Programming Enable bit
   489                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   490   300007                     	org	3145735
   491   300007  FF                 	db	255
   492                           
   493                           ;Config register CONFIG5L @ 0x300008
   494                           ;	UserNVM Program Memory Code Protection bit
   495                           ;	CP = OFF, UserNVM code protection disabled
   496                           ;	DataNVM Memory Code Protection bit
   497                           ;	CPD = OFF, DataNVM code protection disabled
   498   300008                     	org	3145736
   499   300008  FF                 	db	255
   500                           
   501                           ;Config register CONFIG5H @ 0x300009
   502                           ;	unspecified, using default values
   503   300009                     	org	3145737
   504   300009  FF                 	db	255
   505                           
   506                           ;Config register CONFIG6L @ 0x30000A
   507                           ;	Table Read Protection Block 0
   508                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   509                           ;	Table Read Protection Block 1
   510                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   511   30000A                     	org	3145738
   512   30000A  FF                 	db	255
   513                           
   514                           ;Config register CONFIG6H @ 0x30000B
   515                           ;	Boot Block Table Read Protection bit
   516                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   517   30000B                     	org	3145739
   518   30000B  FF                 	db	255
   519                           tosu	equ	0xFFF
   520                           tosh	equ	0xFFE
   521                           tosl	equ	0xFFD
   522                           stkptr	equ	0xFFC
   523                           pclatu	equ	0xFFB
   524                           pclath	equ	0xFFA
   525                           pcl	equ	0xFF9
   526                           tblptru	equ	0xFF8
   527                           tblptrh	equ	0xFF7
   528                           tblptrl	equ	0xFF6
   529                           tablat	equ	0xFF5
   530                           prodh	equ	0xFF4
   531                           prodl	equ	0xFF3
   532                           indf0	equ	0xFEF
   533                           postinc0	equ	0xFEE
   534                           postdec0	equ	0xFED
   535                           preinc0	equ	0xFEC
   536                           plusw0	equ	0xFEB
   537                           fsr0h	equ	0xFEA
   538                           fsr0l	equ	0xFE9
   539                           wreg	equ	0xFE8
   540                           indf1	equ	0xFE7
   541                           postinc1	equ	0xFE6
   542                           postdec1	equ	0xFE5
   543                           preinc1	equ	0xFE4
   544                           plusw1	equ	0xFE3
   545                           fsr1h	equ	0xFE2
   546                           fsr1l	equ	0xFE1
   547                           bsr	equ	0xFE0
   548                           indf2	equ	0xFDF
   549                           postinc2	equ	0xFDE
   550                           postdec2	equ	0xFDD
   551                           preinc2	equ	0xFDC
   552                           plusw2	equ	0xFDB
   553                           fsr2h	equ	0xFDA
   554                           fsr2l	equ	0xFD9
   555                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      5       5
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_pin_Direction

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0     342
                      _pin_Direction
 ---------------------------------------------------------------------------------
 (1) _pin_Direction                                        5     4      1     342
                                              0 COMRAM     5     4      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _pin_Direction

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      5       5       1        5.3%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBIGSFRhhh        6E      0       0      12        0.0%
BITBIGSFRhhl         1      0       0      13        0.0%
BITBIGSFRhl          2      0       0      14        0.0%
BITBIGSFRlhhh       66      0       0      15        0.0%
BITBIGSFRlhhl        7      0       0      16        0.0%
BITBIGSFRlhl         7      0       0      17        0.0%
BITBIGSFRll         71      0       0      18        0.0%
ABS                  0      0       0      19        0.0%
BIGRAM             3FF      0       0      20        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Nov 17 00:27:43 2022

                         l40 3FFE                          l173 3EBE                          u630 3EE6  
                        u631 3EE2                          u704 3F9C                          u705 3F98  
                        u714 3FBC                          u715 3FB8                          u660 3F38  
                        u644 3EF8                          u661 3F34                          u645 3EF4  
                        u654 3F18                          u655 3F14                          u690 3F8A  
                        u674 3F4A                          u691 3F86                          u675 3F46  
                        u684 3F6A                          u685 3F66                          wreg 000FE8  
                       l1101 3F7A                         l1103 3F8A                         l1105 3FAA  
                       l1123 3FE0                         l1115 3EB4                         l1109 3FCC  
                       l1091 3EE6                         l1093 3F06                         l1095 3F28  
                       l1087 3EC4                         l1097 3F38                         l1089 3ED6  
                       l1099 3F58                         _main 3EB4                         start 0000  
               ___param_bank 000000                        ?_main 0001                        _PORTA 000F8D  
                      _PORTB 000F8E                        _PORTC 000F8F                        _PORTE 000F91  
                      _TRISA 000F88                        _TRISB 000F89                        _TRISC 000F8A  
pin_Direction@var_PortNumber 0004                        status 000FD8              __initialization 3EAA  
               __end_of_main 3EC2                       ??_main 0006                __activetblptr 000002  
                     isa$std 000001         pin_Direction@var_pin 0005                       tblptru 000FF8  
                 __accesstop 0060      __end_of__initialization 3EAA                ___rparam_used 000001  
             __pcstackCOMRAM 0001                      __Hparam 0000                      __Lparam 0000  
              _pin_Direction 3EC2                      __pcinit 3EAA                      __ramtop 0400  
                    __ptext0 3EB4                      __ptext1 3EC2         end_of_initialization 3EAA  
              __Lmediumconst 0000               ?_pin_Direction 0001          start_initialization 3EAA  
            ??_pin_Direction 0002   pin_Direction@var_derection 0001                     __Hrparam 0000  
                   __Lrparam 0000                   _ANSELAbits 000F11                   _ANSELBbits 000F19  
                 _ANSELCbits 000F21                     isa$xinst 000000        __end_of_pin_Direction 4000  
