|parte1maq2
clock => estado~2.DATAIN
SW[0] => Equal0.IN3
SW[0] => Equal1.IN3
SW[0] => Mux0.IN4
SW[0] => Decoder0.IN1
SW[0] => Mux1.IN4
SW[1] => Equal0.IN2
SW[1] => Equal1.IN2
SW[1] => Mux0.IN3
SW[1] => Decoder0.IN0
SW[1] => Mux1.IN3


