# Generated by Yosys 0.8 (Apio build) (git sha1 ebe5a35, gcc 5.5.0-12ubuntu1~14.04 -fPIC -Os)

.model top
.inputs CLK
.outputs PIN_24 PIN_23 PIN_22 PIN_21 PIN_20 PIN_19 PIN_18 PIN_17
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$144$n27 I1=$0\r_data_0[7:0][4] I2=$0\r_data_0[7:0][5] I3=$false O=PIN_22
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=BitAdder.generate_N_bit_Adder[1].f.x I1=PIN_17 I2=$0\r_data_0[7:0][2] I3=BitAdder.generate_N_bit_Adder[3].f.x O=$abc$144$n27
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$144$n27 I1=$0\r_data_0[7:0][4] I2=$0\r_data_0[7:0][5] I3=BitAdder.generate_N_bit_Adder[6].f.x O=PIN_23
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111110100
.gate SB_LUT4 I0=$abc$144$n30 I1=BitAdder.generate_N_bit_Adder[7].f.x I2=$false I3=$false O=PIN_24
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$144$n27 I1=$0\r_data_0[7:0][4] I2=$0\r_data_0[7:0][5] I3=BitAdder.generate_N_bit_Adder[6].f.x O=$abc$144$n30
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=PIN_17 I1=BitAdder.generate_N_bit_Adder[1].f.x I2=$false I3=$false O=PIN_18
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=BitAdder.generate_N_bit_Adder[1].f.x I1=PIN_17 I2=$0\r_data_0[7:0][2] I3=$false O=PIN_19
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=PIN_17 I1=BitAdder.generate_N_bit_Adder[1].f.x I2=$0\r_data_0[7:0][2] I3=BitAdder.generate_N_bit_Adder[3].f.x O=PIN_20
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001000001101
.gate SB_LUT4 I0=$abc$144$n27 I1=$0\r_data_0[7:0][4] I2=$false I3=$false O=PIN_21
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=PIN_17 I1=$false I2=$false I3=$false O=BitAdder.generate_N_bit_Adder[0].f.c
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\r_data_0[7:0][2] I1=$false I2=$false I3=$false O=BitAdder.generate_N_bit_Adder[2].f.x
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\r_data_0[7:0][4] I1=$false I2=$false I3=$false O=BitAdder.generate_N_bit_Adder[4].f.x
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\r_data_0[7:0][5] I1=$false I2=$false I3=$false O=BitAdder.generate_N_bit_Adder[5].f.x
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=BitAdder.generate_N_bit_Adder[1].f.x I1=$false I2=$false I3=$false O=$0\r_data_0[7:0][1]
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=BitAdder.generate_N_bit_Adder[3].f.x I1=$false I2=$false I3=$false O=$0\r_data_0[7:0][3]
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=BitAdder.generate_N_bit_Adder[6].f.x I1=$false I2=$false I3=$false O=$0\r_data_0[7:0][6]
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=BitAdder.generate_N_bit_Adder[7].f.x I1=$false I2=$false I3=$false O=$0\r_data_0[7:0][7]
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_DFF C=CLK D=BitAdder.generate_N_bit_Adder[0].f.c Q=PIN_17
.attr src "top.v:29|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\r_data_0[7:0][1] Q=BitAdder.generate_N_bit_Adder[1].f.x
.attr src "top.v:29|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=BitAdder.generate_N_bit_Adder[2].f.x Q=$0\r_data_0[7:0][2]
.attr src "top.v:29|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\r_data_0[7:0][3] Q=BitAdder.generate_N_bit_Adder[3].f.x
.attr src "top.v:29|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=BitAdder.generate_N_bit_Adder[4].f.x Q=$0\r_data_0[7:0][4]
.attr src "top.v:29|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=BitAdder.generate_N_bit_Adder[5].f.x Q=$0\r_data_0[7:0][5]
.attr src "top.v:29|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\r_data_0[7:0][6] Q=BitAdder.generate_N_bit_Adder[6].f.x
.attr src "top.v:29|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\r_data_0[7:0][7] Q=BitAdder.generate_N_bit_Adder[7].f.x
.attr src "top.v:29|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.names PIN_17 BitAdder.answer[0]
1 1
.names PIN_18 BitAdder.answer[1]
1 1
.names PIN_19 BitAdder.answer[2]
1 1
.names PIN_20 BitAdder.answer[3]
1 1
.names PIN_21 BitAdder.answer[4]
1 1
.names PIN_22 BitAdder.answer[5]
1 1
.names PIN_23 BitAdder.answer[6]
1 1
.names PIN_24 BitAdder.answer[7]
1 1
.names BitAdder.generate_N_bit_Adder[0].f.c BitAdder.carry[0]
1 1
.names PIN_17 BitAdder.generate_N_bit_Adder[0].f.s
1 1
.names BitAdder.generate_N_bit_Adder[0].f.c BitAdder.generate_N_bit_Adder[0].f.x
1 1
.names BitAdder.generate_N_bit_Adder[0].f.c BitAdder.generate_N_bit_Adder[1].f.c_in
1 1
.names PIN_18 BitAdder.generate_N_bit_Adder[1].f.s
1 1
.names PIN_19 BitAdder.generate_N_bit_Adder[2].f.s
1 1
.names PIN_20 BitAdder.generate_N_bit_Adder[3].f.s
1 1
.names PIN_21 BitAdder.generate_N_bit_Adder[4].f.s
1 1
.names PIN_22 BitAdder.generate_N_bit_Adder[5].f.s
1 1
.names PIN_23 BitAdder.generate_N_bit_Adder[6].f.s
1 1
.names PIN_24 BitAdder.generate_N_bit_Adder[7].f.s
1 1
.names BitAdder.generate_N_bit_Adder[0].f.c BitAdder.input1[0]
1 1
.names BitAdder.generate_N_bit_Adder[1].f.x BitAdder.input1[1]
1 1
.names BitAdder.generate_N_bit_Adder[2].f.x BitAdder.input1[2]
1 1
.names BitAdder.generate_N_bit_Adder[3].f.x BitAdder.input1[3]
1 1
.names BitAdder.generate_N_bit_Adder[4].f.x BitAdder.input1[4]
1 1
.names BitAdder.generate_N_bit_Adder[5].f.x BitAdder.input1[5]
1 1
.names BitAdder.generate_N_bit_Adder[6].f.x BitAdder.input1[6]
1 1
.names BitAdder.generate_N_bit_Adder[7].f.x BitAdder.input1[7]
1 1
.names BitAdder.generate_N_bit_Adder[0].f.c r_data_0[0]
1 1
.names BitAdder.generate_N_bit_Adder[1].f.x r_data_0[1]
1 1
.names BitAdder.generate_N_bit_Adder[2].f.x r_data_0[2]
1 1
.names BitAdder.generate_N_bit_Adder[3].f.x r_data_0[3]
1 1
.names BitAdder.generate_N_bit_Adder[4].f.x r_data_0[4]
1 1
.names BitAdder.generate_N_bit_Adder[5].f.x r_data_0[5]
1 1
.names BitAdder.generate_N_bit_Adder[6].f.x r_data_0[6]
1 1
.names BitAdder.generate_N_bit_Adder[7].f.x r_data_0[7]
1 1
.names PIN_17 r_out[0]
1 1
.names PIN_18 r_out[1]
1 1
.names PIN_19 r_out[2]
1 1
.names PIN_20 r_out[3]
1 1
.names PIN_21 r_out[4]
1 1
.names PIN_22 r_out[5]
1 1
.names PIN_23 r_out[6]
1 1
.names PIN_24 r_out[7]
1 1
.names BitAdder.generate_N_bit_Adder[0].f.c w_data_0[0]
1 1
.names BitAdder.generate_N_bit_Adder[1].f.x w_data_0[1]
1 1
.names BitAdder.generate_N_bit_Adder[2].f.x w_data_0[2]
1 1
.names BitAdder.generate_N_bit_Adder[3].f.x w_data_0[3]
1 1
.names BitAdder.generate_N_bit_Adder[4].f.x w_data_0[4]
1 1
.names BitAdder.generate_N_bit_Adder[5].f.x w_data_0[5]
1 1
.names BitAdder.generate_N_bit_Adder[6].f.x w_data_0[6]
1 1
.names BitAdder.generate_N_bit_Adder[7].f.x w_data_0[7]
1 1
.names PIN_17 w_out[0]
1 1
.names PIN_18 w_out[1]
1 1
.names PIN_19 w_out[2]
1 1
.names PIN_20 w_out[3]
1 1
.names PIN_21 w_out[4]
1 1
.names PIN_22 w_out[5]
1 1
.names PIN_23 w_out[6]
1 1
.names PIN_24 w_out[7]
1 1
.end
