
casio_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000672c  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  080067ec  080067ec  000077ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a1c  08006a1c  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006a1c  08006a1c  0000805c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006a1c  08006a1c  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a1c  08006a1c  00007a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a20  08006a20  00007a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006a24  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009a0  2000005c  08006a80  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009fc  08006a80  000089fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cc7f  00000000  00000000  00008084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002582  00000000  00000000  00014d03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  00017288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ba9  00000000  00000000  00018198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000371a  00000000  00000000  00018d41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001189f  00000000  00000000  0001c45b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00071cd2  00000000  00000000  0002dcfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009f9cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003918  00000000  00000000  0009fa10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000a3328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080067d4 	.word	0x080067d4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	080067d4 	.word	0x080067d4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_cdrcmple>:
 8000404:	4684      	mov	ip, r0
 8000406:	0010      	movs	r0, r2
 8000408:	4662      	mov	r2, ip
 800040a:	468c      	mov	ip, r1
 800040c:	0019      	movs	r1, r3
 800040e:	4663      	mov	r3, ip
 8000410:	e000      	b.n	8000414 <__aeabi_cdcmpeq>
 8000412:	46c0      	nop			@ (mov r8, r8)

08000414 <__aeabi_cdcmpeq>:
 8000414:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000416:	f001 f90f 	bl	8001638 <__ledf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	d401      	bmi.n	8000422 <__aeabi_cdcmpeq+0xe>
 800041e:	2100      	movs	r1, #0
 8000420:	42c8      	cmn	r0, r1
 8000422:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000424 <__aeabi_dcmpeq>:
 8000424:	b510      	push	{r4, lr}
 8000426:	f001 f853 	bl	80014d0 <__eqdf2>
 800042a:	4240      	negs	r0, r0
 800042c:	3001      	adds	r0, #1
 800042e:	bd10      	pop	{r4, pc}

08000430 <__aeabi_dcmplt>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f001 f901 	bl	8001638 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	db01      	blt.n	800043e <__aeabi_dcmplt+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__aeabi_dcmple>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 f8f7 	bl	8001638 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dd01      	ble.n	8000452 <__aeabi_dcmple+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_dcmpgt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f87d 	bl	8001558 <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dc01      	bgt.n	8000466 <__aeabi_dcmpgt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmpge>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f873 	bl	8001558 <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	da01      	bge.n	800047a <__aeabi_dcmpge+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_cfrcmple>:
 8000480:	4684      	mov	ip, r0
 8000482:	0008      	movs	r0, r1
 8000484:	4661      	mov	r1, ip
 8000486:	e7ff      	b.n	8000488 <__aeabi_cfcmpeq>

08000488 <__aeabi_cfcmpeq>:
 8000488:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800048a:	f000 fbab 	bl	8000be4 <__lesf2>
 800048e:	2800      	cmp	r0, #0
 8000490:	d401      	bmi.n	8000496 <__aeabi_cfcmpeq+0xe>
 8000492:	2100      	movs	r1, #0
 8000494:	42c8      	cmn	r0, r1
 8000496:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000498 <__aeabi_fcmpeq>:
 8000498:	b510      	push	{r4, lr}
 800049a:	f000 fb33 	bl	8000b04 <__eqsf2>
 800049e:	4240      	negs	r0, r0
 80004a0:	3001      	adds	r0, #1
 80004a2:	bd10      	pop	{r4, pc}

080004a4 <__aeabi_fcmplt>:
 80004a4:	b510      	push	{r4, lr}
 80004a6:	f000 fb9d 	bl	8000be4 <__lesf2>
 80004aa:	2800      	cmp	r0, #0
 80004ac:	db01      	blt.n	80004b2 <__aeabi_fcmplt+0xe>
 80004ae:	2000      	movs	r0, #0
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	2001      	movs	r0, #1
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)

080004b8 <__aeabi_fcmple>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 fb93 	bl	8000be4 <__lesf2>
 80004be:	2800      	cmp	r0, #0
 80004c0:	dd01      	ble.n	80004c6 <__aeabi_fcmple+0xe>
 80004c2:	2000      	movs	r0, #0
 80004c4:	bd10      	pop	{r4, pc}
 80004c6:	2001      	movs	r0, #1
 80004c8:	bd10      	pop	{r4, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)

080004cc <__aeabi_fcmpgt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fb41 	bl	8000b54 <__gesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	dc01      	bgt.n	80004da <__aeabi_fcmpgt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)

080004e0 <__aeabi_fcmpge>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fb37 	bl	8000b54 <__gesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	da01      	bge.n	80004ee <__aeabi_fcmpge+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fadd>:
 80004f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004f6:	024b      	lsls	r3, r1, #9
 80004f8:	0a5a      	lsrs	r2, r3, #9
 80004fa:	4694      	mov	ip, r2
 80004fc:	004a      	lsls	r2, r1, #1
 80004fe:	0fc9      	lsrs	r1, r1, #31
 8000500:	46ce      	mov	lr, r9
 8000502:	4647      	mov	r7, r8
 8000504:	4689      	mov	r9, r1
 8000506:	0045      	lsls	r5, r0, #1
 8000508:	0246      	lsls	r6, r0, #9
 800050a:	0e2d      	lsrs	r5, r5, #24
 800050c:	0e12      	lsrs	r2, r2, #24
 800050e:	b580      	push	{r7, lr}
 8000510:	0999      	lsrs	r1, r3, #6
 8000512:	0a77      	lsrs	r7, r6, #9
 8000514:	0fc4      	lsrs	r4, r0, #31
 8000516:	09b6      	lsrs	r6, r6, #6
 8000518:	1aab      	subs	r3, r5, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	d020      	beq.n	8000560 <__aeabi_fadd+0x6c>
 800051e:	2b00      	cmp	r3, #0
 8000520:	dd0c      	ble.n	800053c <__aeabi_fadd+0x48>
 8000522:	2a00      	cmp	r2, #0
 8000524:	d134      	bne.n	8000590 <__aeabi_fadd+0x9c>
 8000526:	2900      	cmp	r1, #0
 8000528:	d02a      	beq.n	8000580 <__aeabi_fadd+0x8c>
 800052a:	1e5a      	subs	r2, r3, #1
 800052c:	2b01      	cmp	r3, #1
 800052e:	d100      	bne.n	8000532 <__aeabi_fadd+0x3e>
 8000530:	e08f      	b.n	8000652 <__aeabi_fadd+0x15e>
 8000532:	2bff      	cmp	r3, #255	@ 0xff
 8000534:	d100      	bne.n	8000538 <__aeabi_fadd+0x44>
 8000536:	e0cd      	b.n	80006d4 <__aeabi_fadd+0x1e0>
 8000538:	0013      	movs	r3, r2
 800053a:	e02f      	b.n	800059c <__aeabi_fadd+0xa8>
 800053c:	2b00      	cmp	r3, #0
 800053e:	d060      	beq.n	8000602 <__aeabi_fadd+0x10e>
 8000540:	1b53      	subs	r3, r2, r5
 8000542:	2d00      	cmp	r5, #0
 8000544:	d000      	beq.n	8000548 <__aeabi_fadd+0x54>
 8000546:	e0ee      	b.n	8000726 <__aeabi_fadd+0x232>
 8000548:	2e00      	cmp	r6, #0
 800054a:	d100      	bne.n	800054e <__aeabi_fadd+0x5a>
 800054c:	e13e      	b.n	80007cc <__aeabi_fadd+0x2d8>
 800054e:	1e5c      	subs	r4, r3, #1
 8000550:	2b01      	cmp	r3, #1
 8000552:	d100      	bne.n	8000556 <__aeabi_fadd+0x62>
 8000554:	e16b      	b.n	800082e <__aeabi_fadd+0x33a>
 8000556:	2bff      	cmp	r3, #255	@ 0xff
 8000558:	d100      	bne.n	800055c <__aeabi_fadd+0x68>
 800055a:	e0b9      	b.n	80006d0 <__aeabi_fadd+0x1dc>
 800055c:	0023      	movs	r3, r4
 800055e:	e0e7      	b.n	8000730 <__aeabi_fadd+0x23c>
 8000560:	2b00      	cmp	r3, #0
 8000562:	dc00      	bgt.n	8000566 <__aeabi_fadd+0x72>
 8000564:	e0a4      	b.n	80006b0 <__aeabi_fadd+0x1bc>
 8000566:	2a00      	cmp	r2, #0
 8000568:	d069      	beq.n	800063e <__aeabi_fadd+0x14a>
 800056a:	2dff      	cmp	r5, #255	@ 0xff
 800056c:	d100      	bne.n	8000570 <__aeabi_fadd+0x7c>
 800056e:	e0b1      	b.n	80006d4 <__aeabi_fadd+0x1e0>
 8000570:	2280      	movs	r2, #128	@ 0x80
 8000572:	04d2      	lsls	r2, r2, #19
 8000574:	4311      	orrs	r1, r2
 8000576:	2b1b      	cmp	r3, #27
 8000578:	dc00      	bgt.n	800057c <__aeabi_fadd+0x88>
 800057a:	e0e9      	b.n	8000750 <__aeabi_fadd+0x25c>
 800057c:	002b      	movs	r3, r5
 800057e:	3605      	adds	r6, #5
 8000580:	08f7      	lsrs	r7, r6, #3
 8000582:	2bff      	cmp	r3, #255	@ 0xff
 8000584:	d100      	bne.n	8000588 <__aeabi_fadd+0x94>
 8000586:	e0a5      	b.n	80006d4 <__aeabi_fadd+0x1e0>
 8000588:	027a      	lsls	r2, r7, #9
 800058a:	0a52      	lsrs	r2, r2, #9
 800058c:	b2d8      	uxtb	r0, r3
 800058e:	e030      	b.n	80005f2 <__aeabi_fadd+0xfe>
 8000590:	2dff      	cmp	r5, #255	@ 0xff
 8000592:	d100      	bne.n	8000596 <__aeabi_fadd+0xa2>
 8000594:	e09e      	b.n	80006d4 <__aeabi_fadd+0x1e0>
 8000596:	2280      	movs	r2, #128	@ 0x80
 8000598:	04d2      	lsls	r2, r2, #19
 800059a:	4311      	orrs	r1, r2
 800059c:	2001      	movs	r0, #1
 800059e:	2b1b      	cmp	r3, #27
 80005a0:	dc08      	bgt.n	80005b4 <__aeabi_fadd+0xc0>
 80005a2:	0008      	movs	r0, r1
 80005a4:	2220      	movs	r2, #32
 80005a6:	40d8      	lsrs	r0, r3
 80005a8:	1ad3      	subs	r3, r2, r3
 80005aa:	4099      	lsls	r1, r3
 80005ac:	000b      	movs	r3, r1
 80005ae:	1e5a      	subs	r2, r3, #1
 80005b0:	4193      	sbcs	r3, r2
 80005b2:	4318      	orrs	r0, r3
 80005b4:	1a36      	subs	r6, r6, r0
 80005b6:	0173      	lsls	r3, r6, #5
 80005b8:	d400      	bmi.n	80005bc <__aeabi_fadd+0xc8>
 80005ba:	e071      	b.n	80006a0 <__aeabi_fadd+0x1ac>
 80005bc:	01b6      	lsls	r6, r6, #6
 80005be:	09b7      	lsrs	r7, r6, #6
 80005c0:	0038      	movs	r0, r7
 80005c2:	f001 fc57 	bl	8001e74 <__clzsi2>
 80005c6:	003b      	movs	r3, r7
 80005c8:	3805      	subs	r0, #5
 80005ca:	4083      	lsls	r3, r0
 80005cc:	4285      	cmp	r5, r0
 80005ce:	dd4d      	ble.n	800066c <__aeabi_fadd+0x178>
 80005d0:	4eb4      	ldr	r6, [pc, #720]	@ (80008a4 <__aeabi_fadd+0x3b0>)
 80005d2:	1a2d      	subs	r5, r5, r0
 80005d4:	401e      	ands	r6, r3
 80005d6:	075a      	lsls	r2, r3, #29
 80005d8:	d068      	beq.n	80006ac <__aeabi_fadd+0x1b8>
 80005da:	220f      	movs	r2, #15
 80005dc:	4013      	ands	r3, r2
 80005de:	2b04      	cmp	r3, #4
 80005e0:	d064      	beq.n	80006ac <__aeabi_fadd+0x1b8>
 80005e2:	3604      	adds	r6, #4
 80005e4:	0173      	lsls	r3, r6, #5
 80005e6:	d561      	bpl.n	80006ac <__aeabi_fadd+0x1b8>
 80005e8:	1c68      	adds	r0, r5, #1
 80005ea:	2dfe      	cmp	r5, #254	@ 0xfe
 80005ec:	d154      	bne.n	8000698 <__aeabi_fadd+0x1a4>
 80005ee:	20ff      	movs	r0, #255	@ 0xff
 80005f0:	2200      	movs	r2, #0
 80005f2:	05c0      	lsls	r0, r0, #23
 80005f4:	4310      	orrs	r0, r2
 80005f6:	07e4      	lsls	r4, r4, #31
 80005f8:	4320      	orrs	r0, r4
 80005fa:	bcc0      	pop	{r6, r7}
 80005fc:	46b9      	mov	r9, r7
 80005fe:	46b0      	mov	r8, r6
 8000600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000602:	22fe      	movs	r2, #254	@ 0xfe
 8000604:	4690      	mov	r8, r2
 8000606:	1c68      	adds	r0, r5, #1
 8000608:	0002      	movs	r2, r0
 800060a:	4640      	mov	r0, r8
 800060c:	4210      	tst	r0, r2
 800060e:	d16b      	bne.n	80006e8 <__aeabi_fadd+0x1f4>
 8000610:	2d00      	cmp	r5, #0
 8000612:	d000      	beq.n	8000616 <__aeabi_fadd+0x122>
 8000614:	e0dd      	b.n	80007d2 <__aeabi_fadd+0x2de>
 8000616:	2e00      	cmp	r6, #0
 8000618:	d100      	bne.n	800061c <__aeabi_fadd+0x128>
 800061a:	e102      	b.n	8000822 <__aeabi_fadd+0x32e>
 800061c:	2900      	cmp	r1, #0
 800061e:	d0b3      	beq.n	8000588 <__aeabi_fadd+0x94>
 8000620:	2280      	movs	r2, #128	@ 0x80
 8000622:	1a77      	subs	r7, r6, r1
 8000624:	04d2      	lsls	r2, r2, #19
 8000626:	4217      	tst	r7, r2
 8000628:	d100      	bne.n	800062c <__aeabi_fadd+0x138>
 800062a:	e136      	b.n	800089a <__aeabi_fadd+0x3a6>
 800062c:	464c      	mov	r4, r9
 800062e:	1b8e      	subs	r6, r1, r6
 8000630:	d061      	beq.n	80006f6 <__aeabi_fadd+0x202>
 8000632:	2001      	movs	r0, #1
 8000634:	4216      	tst	r6, r2
 8000636:	d130      	bne.n	800069a <__aeabi_fadd+0x1a6>
 8000638:	2300      	movs	r3, #0
 800063a:	08f7      	lsrs	r7, r6, #3
 800063c:	e7a4      	b.n	8000588 <__aeabi_fadd+0x94>
 800063e:	2900      	cmp	r1, #0
 8000640:	d09e      	beq.n	8000580 <__aeabi_fadd+0x8c>
 8000642:	1e5a      	subs	r2, r3, #1
 8000644:	2b01      	cmp	r3, #1
 8000646:	d100      	bne.n	800064a <__aeabi_fadd+0x156>
 8000648:	e0ca      	b.n	80007e0 <__aeabi_fadd+0x2ec>
 800064a:	2bff      	cmp	r3, #255	@ 0xff
 800064c:	d042      	beq.n	80006d4 <__aeabi_fadd+0x1e0>
 800064e:	0013      	movs	r3, r2
 8000650:	e791      	b.n	8000576 <__aeabi_fadd+0x82>
 8000652:	1a71      	subs	r1, r6, r1
 8000654:	014b      	lsls	r3, r1, #5
 8000656:	d400      	bmi.n	800065a <__aeabi_fadd+0x166>
 8000658:	e0d1      	b.n	80007fe <__aeabi_fadd+0x30a>
 800065a:	018f      	lsls	r7, r1, #6
 800065c:	09bf      	lsrs	r7, r7, #6
 800065e:	0038      	movs	r0, r7
 8000660:	f001 fc08 	bl	8001e74 <__clzsi2>
 8000664:	003b      	movs	r3, r7
 8000666:	3805      	subs	r0, #5
 8000668:	4083      	lsls	r3, r0
 800066a:	2501      	movs	r5, #1
 800066c:	2220      	movs	r2, #32
 800066e:	1b40      	subs	r0, r0, r5
 8000670:	3001      	adds	r0, #1
 8000672:	1a12      	subs	r2, r2, r0
 8000674:	001e      	movs	r6, r3
 8000676:	4093      	lsls	r3, r2
 8000678:	40c6      	lsrs	r6, r0
 800067a:	1e5a      	subs	r2, r3, #1
 800067c:	4193      	sbcs	r3, r2
 800067e:	431e      	orrs	r6, r3
 8000680:	d039      	beq.n	80006f6 <__aeabi_fadd+0x202>
 8000682:	0773      	lsls	r3, r6, #29
 8000684:	d100      	bne.n	8000688 <__aeabi_fadd+0x194>
 8000686:	e11b      	b.n	80008c0 <__aeabi_fadd+0x3cc>
 8000688:	230f      	movs	r3, #15
 800068a:	2500      	movs	r5, #0
 800068c:	4033      	ands	r3, r6
 800068e:	2b04      	cmp	r3, #4
 8000690:	d1a7      	bne.n	80005e2 <__aeabi_fadd+0xee>
 8000692:	2001      	movs	r0, #1
 8000694:	0172      	lsls	r2, r6, #5
 8000696:	d57c      	bpl.n	8000792 <__aeabi_fadd+0x29e>
 8000698:	b2c0      	uxtb	r0, r0
 800069a:	01b2      	lsls	r2, r6, #6
 800069c:	0a52      	lsrs	r2, r2, #9
 800069e:	e7a8      	b.n	80005f2 <__aeabi_fadd+0xfe>
 80006a0:	0773      	lsls	r3, r6, #29
 80006a2:	d003      	beq.n	80006ac <__aeabi_fadd+0x1b8>
 80006a4:	230f      	movs	r3, #15
 80006a6:	4033      	ands	r3, r6
 80006a8:	2b04      	cmp	r3, #4
 80006aa:	d19a      	bne.n	80005e2 <__aeabi_fadd+0xee>
 80006ac:	002b      	movs	r3, r5
 80006ae:	e767      	b.n	8000580 <__aeabi_fadd+0x8c>
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d023      	beq.n	80006fc <__aeabi_fadd+0x208>
 80006b4:	1b53      	subs	r3, r2, r5
 80006b6:	2d00      	cmp	r5, #0
 80006b8:	d17b      	bne.n	80007b2 <__aeabi_fadd+0x2be>
 80006ba:	2e00      	cmp	r6, #0
 80006bc:	d100      	bne.n	80006c0 <__aeabi_fadd+0x1cc>
 80006be:	e086      	b.n	80007ce <__aeabi_fadd+0x2da>
 80006c0:	1e5d      	subs	r5, r3, #1
 80006c2:	2b01      	cmp	r3, #1
 80006c4:	d100      	bne.n	80006c8 <__aeabi_fadd+0x1d4>
 80006c6:	e08b      	b.n	80007e0 <__aeabi_fadd+0x2ec>
 80006c8:	2bff      	cmp	r3, #255	@ 0xff
 80006ca:	d002      	beq.n	80006d2 <__aeabi_fadd+0x1de>
 80006cc:	002b      	movs	r3, r5
 80006ce:	e075      	b.n	80007bc <__aeabi_fadd+0x2c8>
 80006d0:	464c      	mov	r4, r9
 80006d2:	4667      	mov	r7, ip
 80006d4:	2f00      	cmp	r7, #0
 80006d6:	d100      	bne.n	80006da <__aeabi_fadd+0x1e6>
 80006d8:	e789      	b.n	80005ee <__aeabi_fadd+0xfa>
 80006da:	2280      	movs	r2, #128	@ 0x80
 80006dc:	03d2      	lsls	r2, r2, #15
 80006de:	433a      	orrs	r2, r7
 80006e0:	0252      	lsls	r2, r2, #9
 80006e2:	20ff      	movs	r0, #255	@ 0xff
 80006e4:	0a52      	lsrs	r2, r2, #9
 80006e6:	e784      	b.n	80005f2 <__aeabi_fadd+0xfe>
 80006e8:	1a77      	subs	r7, r6, r1
 80006ea:	017b      	lsls	r3, r7, #5
 80006ec:	d46b      	bmi.n	80007c6 <__aeabi_fadd+0x2d2>
 80006ee:	2f00      	cmp	r7, #0
 80006f0:	d000      	beq.n	80006f4 <__aeabi_fadd+0x200>
 80006f2:	e765      	b.n	80005c0 <__aeabi_fadd+0xcc>
 80006f4:	2400      	movs	r4, #0
 80006f6:	2000      	movs	r0, #0
 80006f8:	2200      	movs	r2, #0
 80006fa:	e77a      	b.n	80005f2 <__aeabi_fadd+0xfe>
 80006fc:	22fe      	movs	r2, #254	@ 0xfe
 80006fe:	1c6b      	adds	r3, r5, #1
 8000700:	421a      	tst	r2, r3
 8000702:	d149      	bne.n	8000798 <__aeabi_fadd+0x2a4>
 8000704:	2d00      	cmp	r5, #0
 8000706:	d000      	beq.n	800070a <__aeabi_fadd+0x216>
 8000708:	e09f      	b.n	800084a <__aeabi_fadd+0x356>
 800070a:	2e00      	cmp	r6, #0
 800070c:	d100      	bne.n	8000710 <__aeabi_fadd+0x21c>
 800070e:	e0ba      	b.n	8000886 <__aeabi_fadd+0x392>
 8000710:	2900      	cmp	r1, #0
 8000712:	d100      	bne.n	8000716 <__aeabi_fadd+0x222>
 8000714:	e0cf      	b.n	80008b6 <__aeabi_fadd+0x3c2>
 8000716:	1872      	adds	r2, r6, r1
 8000718:	0153      	lsls	r3, r2, #5
 800071a:	d400      	bmi.n	800071e <__aeabi_fadd+0x22a>
 800071c:	e0cd      	b.n	80008ba <__aeabi_fadd+0x3c6>
 800071e:	0192      	lsls	r2, r2, #6
 8000720:	2001      	movs	r0, #1
 8000722:	0a52      	lsrs	r2, r2, #9
 8000724:	e765      	b.n	80005f2 <__aeabi_fadd+0xfe>
 8000726:	2aff      	cmp	r2, #255	@ 0xff
 8000728:	d0d2      	beq.n	80006d0 <__aeabi_fadd+0x1dc>
 800072a:	2080      	movs	r0, #128	@ 0x80
 800072c:	04c0      	lsls	r0, r0, #19
 800072e:	4306      	orrs	r6, r0
 8000730:	2001      	movs	r0, #1
 8000732:	2b1b      	cmp	r3, #27
 8000734:	dc08      	bgt.n	8000748 <__aeabi_fadd+0x254>
 8000736:	0030      	movs	r0, r6
 8000738:	2420      	movs	r4, #32
 800073a:	40d8      	lsrs	r0, r3
 800073c:	1ae3      	subs	r3, r4, r3
 800073e:	409e      	lsls	r6, r3
 8000740:	0033      	movs	r3, r6
 8000742:	1e5c      	subs	r4, r3, #1
 8000744:	41a3      	sbcs	r3, r4
 8000746:	4318      	orrs	r0, r3
 8000748:	464c      	mov	r4, r9
 800074a:	0015      	movs	r5, r2
 800074c:	1a0e      	subs	r6, r1, r0
 800074e:	e732      	b.n	80005b6 <__aeabi_fadd+0xc2>
 8000750:	0008      	movs	r0, r1
 8000752:	2220      	movs	r2, #32
 8000754:	40d8      	lsrs	r0, r3
 8000756:	1ad3      	subs	r3, r2, r3
 8000758:	4099      	lsls	r1, r3
 800075a:	000b      	movs	r3, r1
 800075c:	1e5a      	subs	r2, r3, #1
 800075e:	4193      	sbcs	r3, r2
 8000760:	4303      	orrs	r3, r0
 8000762:	18f6      	adds	r6, r6, r3
 8000764:	0173      	lsls	r3, r6, #5
 8000766:	d59b      	bpl.n	80006a0 <__aeabi_fadd+0x1ac>
 8000768:	3501      	adds	r5, #1
 800076a:	2dff      	cmp	r5, #255	@ 0xff
 800076c:	d100      	bne.n	8000770 <__aeabi_fadd+0x27c>
 800076e:	e73e      	b.n	80005ee <__aeabi_fadd+0xfa>
 8000770:	2301      	movs	r3, #1
 8000772:	494d      	ldr	r1, [pc, #308]	@ (80008a8 <__aeabi_fadd+0x3b4>)
 8000774:	0872      	lsrs	r2, r6, #1
 8000776:	4033      	ands	r3, r6
 8000778:	400a      	ands	r2, r1
 800077a:	431a      	orrs	r2, r3
 800077c:	0016      	movs	r6, r2
 800077e:	0753      	lsls	r3, r2, #29
 8000780:	d004      	beq.n	800078c <__aeabi_fadd+0x298>
 8000782:	230f      	movs	r3, #15
 8000784:	4013      	ands	r3, r2
 8000786:	2b04      	cmp	r3, #4
 8000788:	d000      	beq.n	800078c <__aeabi_fadd+0x298>
 800078a:	e72a      	b.n	80005e2 <__aeabi_fadd+0xee>
 800078c:	0173      	lsls	r3, r6, #5
 800078e:	d500      	bpl.n	8000792 <__aeabi_fadd+0x29e>
 8000790:	e72a      	b.n	80005e8 <__aeabi_fadd+0xf4>
 8000792:	002b      	movs	r3, r5
 8000794:	08f7      	lsrs	r7, r6, #3
 8000796:	e6f7      	b.n	8000588 <__aeabi_fadd+0x94>
 8000798:	2bff      	cmp	r3, #255	@ 0xff
 800079a:	d100      	bne.n	800079e <__aeabi_fadd+0x2aa>
 800079c:	e727      	b.n	80005ee <__aeabi_fadd+0xfa>
 800079e:	1871      	adds	r1, r6, r1
 80007a0:	0849      	lsrs	r1, r1, #1
 80007a2:	074a      	lsls	r2, r1, #29
 80007a4:	d02f      	beq.n	8000806 <__aeabi_fadd+0x312>
 80007a6:	220f      	movs	r2, #15
 80007a8:	400a      	ands	r2, r1
 80007aa:	2a04      	cmp	r2, #4
 80007ac:	d02b      	beq.n	8000806 <__aeabi_fadd+0x312>
 80007ae:	1d0e      	adds	r6, r1, #4
 80007b0:	e6e6      	b.n	8000580 <__aeabi_fadd+0x8c>
 80007b2:	2aff      	cmp	r2, #255	@ 0xff
 80007b4:	d08d      	beq.n	80006d2 <__aeabi_fadd+0x1de>
 80007b6:	2080      	movs	r0, #128	@ 0x80
 80007b8:	04c0      	lsls	r0, r0, #19
 80007ba:	4306      	orrs	r6, r0
 80007bc:	2b1b      	cmp	r3, #27
 80007be:	dd24      	ble.n	800080a <__aeabi_fadd+0x316>
 80007c0:	0013      	movs	r3, r2
 80007c2:	1d4e      	adds	r6, r1, #5
 80007c4:	e6dc      	b.n	8000580 <__aeabi_fadd+0x8c>
 80007c6:	464c      	mov	r4, r9
 80007c8:	1b8f      	subs	r7, r1, r6
 80007ca:	e6f9      	b.n	80005c0 <__aeabi_fadd+0xcc>
 80007cc:	464c      	mov	r4, r9
 80007ce:	000e      	movs	r6, r1
 80007d0:	e6d6      	b.n	8000580 <__aeabi_fadd+0x8c>
 80007d2:	2e00      	cmp	r6, #0
 80007d4:	d149      	bne.n	800086a <__aeabi_fadd+0x376>
 80007d6:	2900      	cmp	r1, #0
 80007d8:	d068      	beq.n	80008ac <__aeabi_fadd+0x3b8>
 80007da:	4667      	mov	r7, ip
 80007dc:	464c      	mov	r4, r9
 80007de:	e77c      	b.n	80006da <__aeabi_fadd+0x1e6>
 80007e0:	1870      	adds	r0, r6, r1
 80007e2:	0143      	lsls	r3, r0, #5
 80007e4:	d574      	bpl.n	80008d0 <__aeabi_fadd+0x3dc>
 80007e6:	4930      	ldr	r1, [pc, #192]	@ (80008a8 <__aeabi_fadd+0x3b4>)
 80007e8:	0840      	lsrs	r0, r0, #1
 80007ea:	4001      	ands	r1, r0
 80007ec:	0743      	lsls	r3, r0, #29
 80007ee:	d009      	beq.n	8000804 <__aeabi_fadd+0x310>
 80007f0:	230f      	movs	r3, #15
 80007f2:	4003      	ands	r3, r0
 80007f4:	2b04      	cmp	r3, #4
 80007f6:	d005      	beq.n	8000804 <__aeabi_fadd+0x310>
 80007f8:	2302      	movs	r3, #2
 80007fa:	1d0e      	adds	r6, r1, #4
 80007fc:	e6c0      	b.n	8000580 <__aeabi_fadd+0x8c>
 80007fe:	2301      	movs	r3, #1
 8000800:	08cf      	lsrs	r7, r1, #3
 8000802:	e6c1      	b.n	8000588 <__aeabi_fadd+0x94>
 8000804:	2302      	movs	r3, #2
 8000806:	08cf      	lsrs	r7, r1, #3
 8000808:	e6be      	b.n	8000588 <__aeabi_fadd+0x94>
 800080a:	2520      	movs	r5, #32
 800080c:	0030      	movs	r0, r6
 800080e:	40d8      	lsrs	r0, r3
 8000810:	1aeb      	subs	r3, r5, r3
 8000812:	409e      	lsls	r6, r3
 8000814:	0033      	movs	r3, r6
 8000816:	1e5d      	subs	r5, r3, #1
 8000818:	41ab      	sbcs	r3, r5
 800081a:	4303      	orrs	r3, r0
 800081c:	0015      	movs	r5, r2
 800081e:	185e      	adds	r6, r3, r1
 8000820:	e7a0      	b.n	8000764 <__aeabi_fadd+0x270>
 8000822:	2900      	cmp	r1, #0
 8000824:	d100      	bne.n	8000828 <__aeabi_fadd+0x334>
 8000826:	e765      	b.n	80006f4 <__aeabi_fadd+0x200>
 8000828:	464c      	mov	r4, r9
 800082a:	4667      	mov	r7, ip
 800082c:	e6ac      	b.n	8000588 <__aeabi_fadd+0x94>
 800082e:	1b8f      	subs	r7, r1, r6
 8000830:	017b      	lsls	r3, r7, #5
 8000832:	d52e      	bpl.n	8000892 <__aeabi_fadd+0x39e>
 8000834:	01bf      	lsls	r7, r7, #6
 8000836:	09bf      	lsrs	r7, r7, #6
 8000838:	0038      	movs	r0, r7
 800083a:	f001 fb1b 	bl	8001e74 <__clzsi2>
 800083e:	003b      	movs	r3, r7
 8000840:	3805      	subs	r0, #5
 8000842:	4083      	lsls	r3, r0
 8000844:	464c      	mov	r4, r9
 8000846:	3501      	adds	r5, #1
 8000848:	e710      	b.n	800066c <__aeabi_fadd+0x178>
 800084a:	2e00      	cmp	r6, #0
 800084c:	d100      	bne.n	8000850 <__aeabi_fadd+0x35c>
 800084e:	e740      	b.n	80006d2 <__aeabi_fadd+0x1de>
 8000850:	2900      	cmp	r1, #0
 8000852:	d100      	bne.n	8000856 <__aeabi_fadd+0x362>
 8000854:	e741      	b.n	80006da <__aeabi_fadd+0x1e6>
 8000856:	2380      	movs	r3, #128	@ 0x80
 8000858:	03db      	lsls	r3, r3, #15
 800085a:	429f      	cmp	r7, r3
 800085c:	d200      	bcs.n	8000860 <__aeabi_fadd+0x36c>
 800085e:	e73c      	b.n	80006da <__aeabi_fadd+0x1e6>
 8000860:	459c      	cmp	ip, r3
 8000862:	d300      	bcc.n	8000866 <__aeabi_fadd+0x372>
 8000864:	e739      	b.n	80006da <__aeabi_fadd+0x1e6>
 8000866:	4667      	mov	r7, ip
 8000868:	e737      	b.n	80006da <__aeabi_fadd+0x1e6>
 800086a:	2900      	cmp	r1, #0
 800086c:	d100      	bne.n	8000870 <__aeabi_fadd+0x37c>
 800086e:	e734      	b.n	80006da <__aeabi_fadd+0x1e6>
 8000870:	2380      	movs	r3, #128	@ 0x80
 8000872:	03db      	lsls	r3, r3, #15
 8000874:	429f      	cmp	r7, r3
 8000876:	d200      	bcs.n	800087a <__aeabi_fadd+0x386>
 8000878:	e72f      	b.n	80006da <__aeabi_fadd+0x1e6>
 800087a:	459c      	cmp	ip, r3
 800087c:	d300      	bcc.n	8000880 <__aeabi_fadd+0x38c>
 800087e:	e72c      	b.n	80006da <__aeabi_fadd+0x1e6>
 8000880:	464c      	mov	r4, r9
 8000882:	4667      	mov	r7, ip
 8000884:	e729      	b.n	80006da <__aeabi_fadd+0x1e6>
 8000886:	2900      	cmp	r1, #0
 8000888:	d100      	bne.n	800088c <__aeabi_fadd+0x398>
 800088a:	e734      	b.n	80006f6 <__aeabi_fadd+0x202>
 800088c:	2300      	movs	r3, #0
 800088e:	08cf      	lsrs	r7, r1, #3
 8000890:	e67a      	b.n	8000588 <__aeabi_fadd+0x94>
 8000892:	464c      	mov	r4, r9
 8000894:	2301      	movs	r3, #1
 8000896:	08ff      	lsrs	r7, r7, #3
 8000898:	e676      	b.n	8000588 <__aeabi_fadd+0x94>
 800089a:	2f00      	cmp	r7, #0
 800089c:	d100      	bne.n	80008a0 <__aeabi_fadd+0x3ac>
 800089e:	e729      	b.n	80006f4 <__aeabi_fadd+0x200>
 80008a0:	08ff      	lsrs	r7, r7, #3
 80008a2:	e671      	b.n	8000588 <__aeabi_fadd+0x94>
 80008a4:	fbffffff 	.word	0xfbffffff
 80008a8:	7dffffff 	.word	0x7dffffff
 80008ac:	2280      	movs	r2, #128	@ 0x80
 80008ae:	2400      	movs	r4, #0
 80008b0:	20ff      	movs	r0, #255	@ 0xff
 80008b2:	03d2      	lsls	r2, r2, #15
 80008b4:	e69d      	b.n	80005f2 <__aeabi_fadd+0xfe>
 80008b6:	2300      	movs	r3, #0
 80008b8:	e666      	b.n	8000588 <__aeabi_fadd+0x94>
 80008ba:	2300      	movs	r3, #0
 80008bc:	08d7      	lsrs	r7, r2, #3
 80008be:	e663      	b.n	8000588 <__aeabi_fadd+0x94>
 80008c0:	2001      	movs	r0, #1
 80008c2:	0172      	lsls	r2, r6, #5
 80008c4:	d500      	bpl.n	80008c8 <__aeabi_fadd+0x3d4>
 80008c6:	e6e7      	b.n	8000698 <__aeabi_fadd+0x1a4>
 80008c8:	0031      	movs	r1, r6
 80008ca:	2300      	movs	r3, #0
 80008cc:	08cf      	lsrs	r7, r1, #3
 80008ce:	e65b      	b.n	8000588 <__aeabi_fadd+0x94>
 80008d0:	2301      	movs	r3, #1
 80008d2:	08c7      	lsrs	r7, r0, #3
 80008d4:	e658      	b.n	8000588 <__aeabi_fadd+0x94>
 80008d6:	46c0      	nop			@ (mov r8, r8)

080008d8 <__aeabi_fdiv>:
 80008d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008da:	4646      	mov	r6, r8
 80008dc:	464f      	mov	r7, r9
 80008de:	46d6      	mov	lr, sl
 80008e0:	0245      	lsls	r5, r0, #9
 80008e2:	b5c0      	push	{r6, r7, lr}
 80008e4:	0fc3      	lsrs	r3, r0, #31
 80008e6:	0047      	lsls	r7, r0, #1
 80008e8:	4698      	mov	r8, r3
 80008ea:	1c0e      	adds	r6, r1, #0
 80008ec:	0a6d      	lsrs	r5, r5, #9
 80008ee:	0e3f      	lsrs	r7, r7, #24
 80008f0:	d05b      	beq.n	80009aa <__aeabi_fdiv+0xd2>
 80008f2:	2fff      	cmp	r7, #255	@ 0xff
 80008f4:	d021      	beq.n	800093a <__aeabi_fdiv+0x62>
 80008f6:	2380      	movs	r3, #128	@ 0x80
 80008f8:	00ed      	lsls	r5, r5, #3
 80008fa:	04db      	lsls	r3, r3, #19
 80008fc:	431d      	orrs	r5, r3
 80008fe:	2300      	movs	r3, #0
 8000900:	4699      	mov	r9, r3
 8000902:	469a      	mov	sl, r3
 8000904:	3f7f      	subs	r7, #127	@ 0x7f
 8000906:	0274      	lsls	r4, r6, #9
 8000908:	0073      	lsls	r3, r6, #1
 800090a:	0a64      	lsrs	r4, r4, #9
 800090c:	0e1b      	lsrs	r3, r3, #24
 800090e:	0ff6      	lsrs	r6, r6, #31
 8000910:	2b00      	cmp	r3, #0
 8000912:	d020      	beq.n	8000956 <__aeabi_fdiv+0x7e>
 8000914:	2bff      	cmp	r3, #255	@ 0xff
 8000916:	d043      	beq.n	80009a0 <__aeabi_fdiv+0xc8>
 8000918:	2280      	movs	r2, #128	@ 0x80
 800091a:	2000      	movs	r0, #0
 800091c:	00e4      	lsls	r4, r4, #3
 800091e:	04d2      	lsls	r2, r2, #19
 8000920:	4314      	orrs	r4, r2
 8000922:	3b7f      	subs	r3, #127	@ 0x7f
 8000924:	4642      	mov	r2, r8
 8000926:	1aff      	subs	r7, r7, r3
 8000928:	464b      	mov	r3, r9
 800092a:	4072      	eors	r2, r6
 800092c:	2b0f      	cmp	r3, #15
 800092e:	d900      	bls.n	8000932 <__aeabi_fdiv+0x5a>
 8000930:	e09d      	b.n	8000a6e <__aeabi_fdiv+0x196>
 8000932:	4971      	ldr	r1, [pc, #452]	@ (8000af8 <__aeabi_fdiv+0x220>)
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	58cb      	ldr	r3, [r1, r3]
 8000938:	469f      	mov	pc, r3
 800093a:	2d00      	cmp	r5, #0
 800093c:	d15a      	bne.n	80009f4 <__aeabi_fdiv+0x11c>
 800093e:	2308      	movs	r3, #8
 8000940:	4699      	mov	r9, r3
 8000942:	3b06      	subs	r3, #6
 8000944:	0274      	lsls	r4, r6, #9
 8000946:	469a      	mov	sl, r3
 8000948:	0073      	lsls	r3, r6, #1
 800094a:	27ff      	movs	r7, #255	@ 0xff
 800094c:	0a64      	lsrs	r4, r4, #9
 800094e:	0e1b      	lsrs	r3, r3, #24
 8000950:	0ff6      	lsrs	r6, r6, #31
 8000952:	2b00      	cmp	r3, #0
 8000954:	d1de      	bne.n	8000914 <__aeabi_fdiv+0x3c>
 8000956:	2c00      	cmp	r4, #0
 8000958:	d13b      	bne.n	80009d2 <__aeabi_fdiv+0xfa>
 800095a:	2301      	movs	r3, #1
 800095c:	4642      	mov	r2, r8
 800095e:	4649      	mov	r1, r9
 8000960:	4072      	eors	r2, r6
 8000962:	4319      	orrs	r1, r3
 8000964:	290e      	cmp	r1, #14
 8000966:	d818      	bhi.n	800099a <__aeabi_fdiv+0xc2>
 8000968:	4864      	ldr	r0, [pc, #400]	@ (8000afc <__aeabi_fdiv+0x224>)
 800096a:	0089      	lsls	r1, r1, #2
 800096c:	5841      	ldr	r1, [r0, r1]
 800096e:	468f      	mov	pc, r1
 8000970:	4653      	mov	r3, sl
 8000972:	2b02      	cmp	r3, #2
 8000974:	d100      	bne.n	8000978 <__aeabi_fdiv+0xa0>
 8000976:	e0b8      	b.n	8000aea <__aeabi_fdiv+0x212>
 8000978:	2b03      	cmp	r3, #3
 800097a:	d06e      	beq.n	8000a5a <__aeabi_fdiv+0x182>
 800097c:	4642      	mov	r2, r8
 800097e:	002c      	movs	r4, r5
 8000980:	2b01      	cmp	r3, #1
 8000982:	d140      	bne.n	8000a06 <__aeabi_fdiv+0x12e>
 8000984:	2000      	movs	r0, #0
 8000986:	2400      	movs	r4, #0
 8000988:	05c0      	lsls	r0, r0, #23
 800098a:	4320      	orrs	r0, r4
 800098c:	07d2      	lsls	r2, r2, #31
 800098e:	4310      	orrs	r0, r2
 8000990:	bce0      	pop	{r5, r6, r7}
 8000992:	46ba      	mov	sl, r7
 8000994:	46b1      	mov	r9, r6
 8000996:	46a8      	mov	r8, r5
 8000998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800099a:	20ff      	movs	r0, #255	@ 0xff
 800099c:	2400      	movs	r4, #0
 800099e:	e7f3      	b.n	8000988 <__aeabi_fdiv+0xb0>
 80009a0:	2c00      	cmp	r4, #0
 80009a2:	d120      	bne.n	80009e6 <__aeabi_fdiv+0x10e>
 80009a4:	2302      	movs	r3, #2
 80009a6:	3fff      	subs	r7, #255	@ 0xff
 80009a8:	e7d8      	b.n	800095c <__aeabi_fdiv+0x84>
 80009aa:	2d00      	cmp	r5, #0
 80009ac:	d105      	bne.n	80009ba <__aeabi_fdiv+0xe2>
 80009ae:	2304      	movs	r3, #4
 80009b0:	4699      	mov	r9, r3
 80009b2:	3b03      	subs	r3, #3
 80009b4:	2700      	movs	r7, #0
 80009b6:	469a      	mov	sl, r3
 80009b8:	e7a5      	b.n	8000906 <__aeabi_fdiv+0x2e>
 80009ba:	0028      	movs	r0, r5
 80009bc:	f001 fa5a 	bl	8001e74 <__clzsi2>
 80009c0:	2776      	movs	r7, #118	@ 0x76
 80009c2:	1f43      	subs	r3, r0, #5
 80009c4:	409d      	lsls	r5, r3
 80009c6:	2300      	movs	r3, #0
 80009c8:	427f      	negs	r7, r7
 80009ca:	4699      	mov	r9, r3
 80009cc:	469a      	mov	sl, r3
 80009ce:	1a3f      	subs	r7, r7, r0
 80009d0:	e799      	b.n	8000906 <__aeabi_fdiv+0x2e>
 80009d2:	0020      	movs	r0, r4
 80009d4:	f001 fa4e 	bl	8001e74 <__clzsi2>
 80009d8:	1f43      	subs	r3, r0, #5
 80009da:	409c      	lsls	r4, r3
 80009dc:	2376      	movs	r3, #118	@ 0x76
 80009de:	425b      	negs	r3, r3
 80009e0:	1a1b      	subs	r3, r3, r0
 80009e2:	2000      	movs	r0, #0
 80009e4:	e79e      	b.n	8000924 <__aeabi_fdiv+0x4c>
 80009e6:	2303      	movs	r3, #3
 80009e8:	464a      	mov	r2, r9
 80009ea:	431a      	orrs	r2, r3
 80009ec:	4691      	mov	r9, r2
 80009ee:	2003      	movs	r0, #3
 80009f0:	33fc      	adds	r3, #252	@ 0xfc
 80009f2:	e797      	b.n	8000924 <__aeabi_fdiv+0x4c>
 80009f4:	230c      	movs	r3, #12
 80009f6:	4699      	mov	r9, r3
 80009f8:	3b09      	subs	r3, #9
 80009fa:	27ff      	movs	r7, #255	@ 0xff
 80009fc:	469a      	mov	sl, r3
 80009fe:	e782      	b.n	8000906 <__aeabi_fdiv+0x2e>
 8000a00:	2803      	cmp	r0, #3
 8000a02:	d02c      	beq.n	8000a5e <__aeabi_fdiv+0x186>
 8000a04:	0032      	movs	r2, r6
 8000a06:	0038      	movs	r0, r7
 8000a08:	307f      	adds	r0, #127	@ 0x7f
 8000a0a:	2800      	cmp	r0, #0
 8000a0c:	dd47      	ble.n	8000a9e <__aeabi_fdiv+0x1c6>
 8000a0e:	0763      	lsls	r3, r4, #29
 8000a10:	d004      	beq.n	8000a1c <__aeabi_fdiv+0x144>
 8000a12:	230f      	movs	r3, #15
 8000a14:	4023      	ands	r3, r4
 8000a16:	2b04      	cmp	r3, #4
 8000a18:	d000      	beq.n	8000a1c <__aeabi_fdiv+0x144>
 8000a1a:	3404      	adds	r4, #4
 8000a1c:	0123      	lsls	r3, r4, #4
 8000a1e:	d503      	bpl.n	8000a28 <__aeabi_fdiv+0x150>
 8000a20:	0038      	movs	r0, r7
 8000a22:	4b37      	ldr	r3, [pc, #220]	@ (8000b00 <__aeabi_fdiv+0x228>)
 8000a24:	3080      	adds	r0, #128	@ 0x80
 8000a26:	401c      	ands	r4, r3
 8000a28:	28fe      	cmp	r0, #254	@ 0xfe
 8000a2a:	dcb6      	bgt.n	800099a <__aeabi_fdiv+0xc2>
 8000a2c:	01a4      	lsls	r4, r4, #6
 8000a2e:	0a64      	lsrs	r4, r4, #9
 8000a30:	b2c0      	uxtb	r0, r0
 8000a32:	e7a9      	b.n	8000988 <__aeabi_fdiv+0xb0>
 8000a34:	2480      	movs	r4, #128	@ 0x80
 8000a36:	2200      	movs	r2, #0
 8000a38:	20ff      	movs	r0, #255	@ 0xff
 8000a3a:	03e4      	lsls	r4, r4, #15
 8000a3c:	e7a4      	b.n	8000988 <__aeabi_fdiv+0xb0>
 8000a3e:	2380      	movs	r3, #128	@ 0x80
 8000a40:	03db      	lsls	r3, r3, #15
 8000a42:	421d      	tst	r5, r3
 8000a44:	d001      	beq.n	8000a4a <__aeabi_fdiv+0x172>
 8000a46:	421c      	tst	r4, r3
 8000a48:	d00b      	beq.n	8000a62 <__aeabi_fdiv+0x18a>
 8000a4a:	2480      	movs	r4, #128	@ 0x80
 8000a4c:	03e4      	lsls	r4, r4, #15
 8000a4e:	432c      	orrs	r4, r5
 8000a50:	0264      	lsls	r4, r4, #9
 8000a52:	4642      	mov	r2, r8
 8000a54:	20ff      	movs	r0, #255	@ 0xff
 8000a56:	0a64      	lsrs	r4, r4, #9
 8000a58:	e796      	b.n	8000988 <__aeabi_fdiv+0xb0>
 8000a5a:	4646      	mov	r6, r8
 8000a5c:	002c      	movs	r4, r5
 8000a5e:	2380      	movs	r3, #128	@ 0x80
 8000a60:	03db      	lsls	r3, r3, #15
 8000a62:	431c      	orrs	r4, r3
 8000a64:	0264      	lsls	r4, r4, #9
 8000a66:	0032      	movs	r2, r6
 8000a68:	20ff      	movs	r0, #255	@ 0xff
 8000a6a:	0a64      	lsrs	r4, r4, #9
 8000a6c:	e78c      	b.n	8000988 <__aeabi_fdiv+0xb0>
 8000a6e:	016d      	lsls	r5, r5, #5
 8000a70:	0160      	lsls	r0, r4, #5
 8000a72:	4285      	cmp	r5, r0
 8000a74:	d22d      	bcs.n	8000ad2 <__aeabi_fdiv+0x1fa>
 8000a76:	231b      	movs	r3, #27
 8000a78:	2400      	movs	r4, #0
 8000a7a:	3f01      	subs	r7, #1
 8000a7c:	2601      	movs	r6, #1
 8000a7e:	0029      	movs	r1, r5
 8000a80:	0064      	lsls	r4, r4, #1
 8000a82:	006d      	lsls	r5, r5, #1
 8000a84:	2900      	cmp	r1, #0
 8000a86:	db01      	blt.n	8000a8c <__aeabi_fdiv+0x1b4>
 8000a88:	4285      	cmp	r5, r0
 8000a8a:	d301      	bcc.n	8000a90 <__aeabi_fdiv+0x1b8>
 8000a8c:	1a2d      	subs	r5, r5, r0
 8000a8e:	4334      	orrs	r4, r6
 8000a90:	3b01      	subs	r3, #1
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d1f3      	bne.n	8000a7e <__aeabi_fdiv+0x1a6>
 8000a96:	1e6b      	subs	r3, r5, #1
 8000a98:	419d      	sbcs	r5, r3
 8000a9a:	432c      	orrs	r4, r5
 8000a9c:	e7b3      	b.n	8000a06 <__aeabi_fdiv+0x12e>
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	1a1b      	subs	r3, r3, r0
 8000aa2:	2b1b      	cmp	r3, #27
 8000aa4:	dd00      	ble.n	8000aa8 <__aeabi_fdiv+0x1d0>
 8000aa6:	e76d      	b.n	8000984 <__aeabi_fdiv+0xac>
 8000aa8:	0021      	movs	r1, r4
 8000aaa:	379e      	adds	r7, #158	@ 0x9e
 8000aac:	40d9      	lsrs	r1, r3
 8000aae:	40bc      	lsls	r4, r7
 8000ab0:	000b      	movs	r3, r1
 8000ab2:	1e61      	subs	r1, r4, #1
 8000ab4:	418c      	sbcs	r4, r1
 8000ab6:	4323      	orrs	r3, r4
 8000ab8:	0759      	lsls	r1, r3, #29
 8000aba:	d004      	beq.n	8000ac6 <__aeabi_fdiv+0x1ee>
 8000abc:	210f      	movs	r1, #15
 8000abe:	4019      	ands	r1, r3
 8000ac0:	2904      	cmp	r1, #4
 8000ac2:	d000      	beq.n	8000ac6 <__aeabi_fdiv+0x1ee>
 8000ac4:	3304      	adds	r3, #4
 8000ac6:	0159      	lsls	r1, r3, #5
 8000ac8:	d413      	bmi.n	8000af2 <__aeabi_fdiv+0x21a>
 8000aca:	019b      	lsls	r3, r3, #6
 8000acc:	2000      	movs	r0, #0
 8000ace:	0a5c      	lsrs	r4, r3, #9
 8000ad0:	e75a      	b.n	8000988 <__aeabi_fdiv+0xb0>
 8000ad2:	231a      	movs	r3, #26
 8000ad4:	2401      	movs	r4, #1
 8000ad6:	1a2d      	subs	r5, r5, r0
 8000ad8:	e7d0      	b.n	8000a7c <__aeabi_fdiv+0x1a4>
 8000ada:	1e98      	subs	r0, r3, #2
 8000adc:	4243      	negs	r3, r0
 8000ade:	4158      	adcs	r0, r3
 8000ae0:	4240      	negs	r0, r0
 8000ae2:	0032      	movs	r2, r6
 8000ae4:	2400      	movs	r4, #0
 8000ae6:	b2c0      	uxtb	r0, r0
 8000ae8:	e74e      	b.n	8000988 <__aeabi_fdiv+0xb0>
 8000aea:	4642      	mov	r2, r8
 8000aec:	20ff      	movs	r0, #255	@ 0xff
 8000aee:	2400      	movs	r4, #0
 8000af0:	e74a      	b.n	8000988 <__aeabi_fdiv+0xb0>
 8000af2:	2001      	movs	r0, #1
 8000af4:	2400      	movs	r4, #0
 8000af6:	e747      	b.n	8000988 <__aeabi_fdiv+0xb0>
 8000af8:	08006838 	.word	0x08006838
 8000afc:	08006878 	.word	0x08006878
 8000b00:	f7ffffff 	.word	0xf7ffffff

08000b04 <__eqsf2>:
 8000b04:	b570      	push	{r4, r5, r6, lr}
 8000b06:	0042      	lsls	r2, r0, #1
 8000b08:	024e      	lsls	r6, r1, #9
 8000b0a:	004c      	lsls	r4, r1, #1
 8000b0c:	0245      	lsls	r5, r0, #9
 8000b0e:	0a6d      	lsrs	r5, r5, #9
 8000b10:	0e12      	lsrs	r2, r2, #24
 8000b12:	0fc3      	lsrs	r3, r0, #31
 8000b14:	0a76      	lsrs	r6, r6, #9
 8000b16:	0e24      	lsrs	r4, r4, #24
 8000b18:	0fc9      	lsrs	r1, r1, #31
 8000b1a:	2aff      	cmp	r2, #255	@ 0xff
 8000b1c:	d010      	beq.n	8000b40 <__eqsf2+0x3c>
 8000b1e:	2cff      	cmp	r4, #255	@ 0xff
 8000b20:	d00c      	beq.n	8000b3c <__eqsf2+0x38>
 8000b22:	2001      	movs	r0, #1
 8000b24:	42a2      	cmp	r2, r4
 8000b26:	d10a      	bne.n	8000b3e <__eqsf2+0x3a>
 8000b28:	42b5      	cmp	r5, r6
 8000b2a:	d108      	bne.n	8000b3e <__eqsf2+0x3a>
 8000b2c:	428b      	cmp	r3, r1
 8000b2e:	d00f      	beq.n	8000b50 <__eqsf2+0x4c>
 8000b30:	2a00      	cmp	r2, #0
 8000b32:	d104      	bne.n	8000b3e <__eqsf2+0x3a>
 8000b34:	0028      	movs	r0, r5
 8000b36:	1e43      	subs	r3, r0, #1
 8000b38:	4198      	sbcs	r0, r3
 8000b3a:	e000      	b.n	8000b3e <__eqsf2+0x3a>
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	bd70      	pop	{r4, r5, r6, pc}
 8000b40:	2001      	movs	r0, #1
 8000b42:	2cff      	cmp	r4, #255	@ 0xff
 8000b44:	d1fb      	bne.n	8000b3e <__eqsf2+0x3a>
 8000b46:	4335      	orrs	r5, r6
 8000b48:	d1f9      	bne.n	8000b3e <__eqsf2+0x3a>
 8000b4a:	404b      	eors	r3, r1
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	e7f6      	b.n	8000b3e <__eqsf2+0x3a>
 8000b50:	2000      	movs	r0, #0
 8000b52:	e7f4      	b.n	8000b3e <__eqsf2+0x3a>

08000b54 <__gesf2>:
 8000b54:	b530      	push	{r4, r5, lr}
 8000b56:	0042      	lsls	r2, r0, #1
 8000b58:	0244      	lsls	r4, r0, #9
 8000b5a:	024d      	lsls	r5, r1, #9
 8000b5c:	0fc3      	lsrs	r3, r0, #31
 8000b5e:	0048      	lsls	r0, r1, #1
 8000b60:	0a64      	lsrs	r4, r4, #9
 8000b62:	0e12      	lsrs	r2, r2, #24
 8000b64:	0a6d      	lsrs	r5, r5, #9
 8000b66:	0e00      	lsrs	r0, r0, #24
 8000b68:	0fc9      	lsrs	r1, r1, #31
 8000b6a:	2aff      	cmp	r2, #255	@ 0xff
 8000b6c:	d018      	beq.n	8000ba0 <__gesf2+0x4c>
 8000b6e:	28ff      	cmp	r0, #255	@ 0xff
 8000b70:	d00a      	beq.n	8000b88 <__gesf2+0x34>
 8000b72:	2a00      	cmp	r2, #0
 8000b74:	d11e      	bne.n	8000bb4 <__gesf2+0x60>
 8000b76:	2800      	cmp	r0, #0
 8000b78:	d10a      	bne.n	8000b90 <__gesf2+0x3c>
 8000b7a:	2d00      	cmp	r5, #0
 8000b7c:	d029      	beq.n	8000bd2 <__gesf2+0x7e>
 8000b7e:	2c00      	cmp	r4, #0
 8000b80:	d12d      	bne.n	8000bde <__gesf2+0x8a>
 8000b82:	0048      	lsls	r0, r1, #1
 8000b84:	3801      	subs	r0, #1
 8000b86:	bd30      	pop	{r4, r5, pc}
 8000b88:	2d00      	cmp	r5, #0
 8000b8a:	d125      	bne.n	8000bd8 <__gesf2+0x84>
 8000b8c:	2a00      	cmp	r2, #0
 8000b8e:	d101      	bne.n	8000b94 <__gesf2+0x40>
 8000b90:	2c00      	cmp	r4, #0
 8000b92:	d0f6      	beq.n	8000b82 <__gesf2+0x2e>
 8000b94:	428b      	cmp	r3, r1
 8000b96:	d019      	beq.n	8000bcc <__gesf2+0x78>
 8000b98:	2001      	movs	r0, #1
 8000b9a:	425b      	negs	r3, r3
 8000b9c:	4318      	orrs	r0, r3
 8000b9e:	e7f2      	b.n	8000b86 <__gesf2+0x32>
 8000ba0:	2c00      	cmp	r4, #0
 8000ba2:	d119      	bne.n	8000bd8 <__gesf2+0x84>
 8000ba4:	28ff      	cmp	r0, #255	@ 0xff
 8000ba6:	d1f7      	bne.n	8000b98 <__gesf2+0x44>
 8000ba8:	2d00      	cmp	r5, #0
 8000baa:	d115      	bne.n	8000bd8 <__gesf2+0x84>
 8000bac:	2000      	movs	r0, #0
 8000bae:	428b      	cmp	r3, r1
 8000bb0:	d1f2      	bne.n	8000b98 <__gesf2+0x44>
 8000bb2:	e7e8      	b.n	8000b86 <__gesf2+0x32>
 8000bb4:	2800      	cmp	r0, #0
 8000bb6:	d0ef      	beq.n	8000b98 <__gesf2+0x44>
 8000bb8:	428b      	cmp	r3, r1
 8000bba:	d1ed      	bne.n	8000b98 <__gesf2+0x44>
 8000bbc:	4282      	cmp	r2, r0
 8000bbe:	dceb      	bgt.n	8000b98 <__gesf2+0x44>
 8000bc0:	db04      	blt.n	8000bcc <__gesf2+0x78>
 8000bc2:	42ac      	cmp	r4, r5
 8000bc4:	d8e8      	bhi.n	8000b98 <__gesf2+0x44>
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	42ac      	cmp	r4, r5
 8000bca:	d2dc      	bcs.n	8000b86 <__gesf2+0x32>
 8000bcc:	0058      	lsls	r0, r3, #1
 8000bce:	3801      	subs	r0, #1
 8000bd0:	e7d9      	b.n	8000b86 <__gesf2+0x32>
 8000bd2:	2c00      	cmp	r4, #0
 8000bd4:	d0d7      	beq.n	8000b86 <__gesf2+0x32>
 8000bd6:	e7df      	b.n	8000b98 <__gesf2+0x44>
 8000bd8:	2002      	movs	r0, #2
 8000bda:	4240      	negs	r0, r0
 8000bdc:	e7d3      	b.n	8000b86 <__gesf2+0x32>
 8000bde:	428b      	cmp	r3, r1
 8000be0:	d1da      	bne.n	8000b98 <__gesf2+0x44>
 8000be2:	e7ee      	b.n	8000bc2 <__gesf2+0x6e>

08000be4 <__lesf2>:
 8000be4:	b530      	push	{r4, r5, lr}
 8000be6:	0042      	lsls	r2, r0, #1
 8000be8:	0244      	lsls	r4, r0, #9
 8000bea:	024d      	lsls	r5, r1, #9
 8000bec:	0fc3      	lsrs	r3, r0, #31
 8000bee:	0048      	lsls	r0, r1, #1
 8000bf0:	0a64      	lsrs	r4, r4, #9
 8000bf2:	0e12      	lsrs	r2, r2, #24
 8000bf4:	0a6d      	lsrs	r5, r5, #9
 8000bf6:	0e00      	lsrs	r0, r0, #24
 8000bf8:	0fc9      	lsrs	r1, r1, #31
 8000bfa:	2aff      	cmp	r2, #255	@ 0xff
 8000bfc:	d017      	beq.n	8000c2e <__lesf2+0x4a>
 8000bfe:	28ff      	cmp	r0, #255	@ 0xff
 8000c00:	d00a      	beq.n	8000c18 <__lesf2+0x34>
 8000c02:	2a00      	cmp	r2, #0
 8000c04:	d11b      	bne.n	8000c3e <__lesf2+0x5a>
 8000c06:	2800      	cmp	r0, #0
 8000c08:	d10a      	bne.n	8000c20 <__lesf2+0x3c>
 8000c0a:	2d00      	cmp	r5, #0
 8000c0c:	d01d      	beq.n	8000c4a <__lesf2+0x66>
 8000c0e:	2c00      	cmp	r4, #0
 8000c10:	d12d      	bne.n	8000c6e <__lesf2+0x8a>
 8000c12:	0048      	lsls	r0, r1, #1
 8000c14:	3801      	subs	r0, #1
 8000c16:	e011      	b.n	8000c3c <__lesf2+0x58>
 8000c18:	2d00      	cmp	r5, #0
 8000c1a:	d10e      	bne.n	8000c3a <__lesf2+0x56>
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	d101      	bne.n	8000c24 <__lesf2+0x40>
 8000c20:	2c00      	cmp	r4, #0
 8000c22:	d0f6      	beq.n	8000c12 <__lesf2+0x2e>
 8000c24:	428b      	cmp	r3, r1
 8000c26:	d10c      	bne.n	8000c42 <__lesf2+0x5e>
 8000c28:	0058      	lsls	r0, r3, #1
 8000c2a:	3801      	subs	r0, #1
 8000c2c:	e006      	b.n	8000c3c <__lesf2+0x58>
 8000c2e:	2c00      	cmp	r4, #0
 8000c30:	d103      	bne.n	8000c3a <__lesf2+0x56>
 8000c32:	28ff      	cmp	r0, #255	@ 0xff
 8000c34:	d105      	bne.n	8000c42 <__lesf2+0x5e>
 8000c36:	2d00      	cmp	r5, #0
 8000c38:	d015      	beq.n	8000c66 <__lesf2+0x82>
 8000c3a:	2002      	movs	r0, #2
 8000c3c:	bd30      	pop	{r4, r5, pc}
 8000c3e:	2800      	cmp	r0, #0
 8000c40:	d106      	bne.n	8000c50 <__lesf2+0x6c>
 8000c42:	2001      	movs	r0, #1
 8000c44:	425b      	negs	r3, r3
 8000c46:	4318      	orrs	r0, r3
 8000c48:	e7f8      	b.n	8000c3c <__lesf2+0x58>
 8000c4a:	2c00      	cmp	r4, #0
 8000c4c:	d0f6      	beq.n	8000c3c <__lesf2+0x58>
 8000c4e:	e7f8      	b.n	8000c42 <__lesf2+0x5e>
 8000c50:	428b      	cmp	r3, r1
 8000c52:	d1f6      	bne.n	8000c42 <__lesf2+0x5e>
 8000c54:	4282      	cmp	r2, r0
 8000c56:	dcf4      	bgt.n	8000c42 <__lesf2+0x5e>
 8000c58:	dbe6      	blt.n	8000c28 <__lesf2+0x44>
 8000c5a:	42ac      	cmp	r4, r5
 8000c5c:	d8f1      	bhi.n	8000c42 <__lesf2+0x5e>
 8000c5e:	2000      	movs	r0, #0
 8000c60:	42ac      	cmp	r4, r5
 8000c62:	d2eb      	bcs.n	8000c3c <__lesf2+0x58>
 8000c64:	e7e0      	b.n	8000c28 <__lesf2+0x44>
 8000c66:	2000      	movs	r0, #0
 8000c68:	428b      	cmp	r3, r1
 8000c6a:	d1ea      	bne.n	8000c42 <__lesf2+0x5e>
 8000c6c:	e7e6      	b.n	8000c3c <__lesf2+0x58>
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d1e7      	bne.n	8000c42 <__lesf2+0x5e>
 8000c72:	e7f2      	b.n	8000c5a <__lesf2+0x76>

08000c74 <__aeabi_fmul>:
 8000c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c76:	464f      	mov	r7, r9
 8000c78:	4646      	mov	r6, r8
 8000c7a:	46d6      	mov	lr, sl
 8000c7c:	0044      	lsls	r4, r0, #1
 8000c7e:	b5c0      	push	{r6, r7, lr}
 8000c80:	0246      	lsls	r6, r0, #9
 8000c82:	1c0f      	adds	r7, r1, #0
 8000c84:	0a76      	lsrs	r6, r6, #9
 8000c86:	0e24      	lsrs	r4, r4, #24
 8000c88:	0fc5      	lsrs	r5, r0, #31
 8000c8a:	2c00      	cmp	r4, #0
 8000c8c:	d100      	bne.n	8000c90 <__aeabi_fmul+0x1c>
 8000c8e:	e0da      	b.n	8000e46 <__aeabi_fmul+0x1d2>
 8000c90:	2cff      	cmp	r4, #255	@ 0xff
 8000c92:	d074      	beq.n	8000d7e <__aeabi_fmul+0x10a>
 8000c94:	2380      	movs	r3, #128	@ 0x80
 8000c96:	00f6      	lsls	r6, r6, #3
 8000c98:	04db      	lsls	r3, r3, #19
 8000c9a:	431e      	orrs	r6, r3
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	4699      	mov	r9, r3
 8000ca0:	469a      	mov	sl, r3
 8000ca2:	3c7f      	subs	r4, #127	@ 0x7f
 8000ca4:	027b      	lsls	r3, r7, #9
 8000ca6:	0a5b      	lsrs	r3, r3, #9
 8000ca8:	4698      	mov	r8, r3
 8000caa:	007b      	lsls	r3, r7, #1
 8000cac:	0e1b      	lsrs	r3, r3, #24
 8000cae:	0fff      	lsrs	r7, r7, #31
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d074      	beq.n	8000d9e <__aeabi_fmul+0x12a>
 8000cb4:	2bff      	cmp	r3, #255	@ 0xff
 8000cb6:	d100      	bne.n	8000cba <__aeabi_fmul+0x46>
 8000cb8:	e08e      	b.n	8000dd8 <__aeabi_fmul+0x164>
 8000cba:	4642      	mov	r2, r8
 8000cbc:	2180      	movs	r1, #128	@ 0x80
 8000cbe:	00d2      	lsls	r2, r2, #3
 8000cc0:	04c9      	lsls	r1, r1, #19
 8000cc2:	4311      	orrs	r1, r2
 8000cc4:	3b7f      	subs	r3, #127	@ 0x7f
 8000cc6:	002a      	movs	r2, r5
 8000cc8:	18e4      	adds	r4, r4, r3
 8000cca:	464b      	mov	r3, r9
 8000ccc:	407a      	eors	r2, r7
 8000cce:	4688      	mov	r8, r1
 8000cd0:	b2d2      	uxtb	r2, r2
 8000cd2:	2b0a      	cmp	r3, #10
 8000cd4:	dc75      	bgt.n	8000dc2 <__aeabi_fmul+0x14e>
 8000cd6:	464b      	mov	r3, r9
 8000cd8:	2000      	movs	r0, #0
 8000cda:	2b02      	cmp	r3, #2
 8000cdc:	dd0f      	ble.n	8000cfe <__aeabi_fmul+0x8a>
 8000cde:	4649      	mov	r1, r9
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	408b      	lsls	r3, r1
 8000ce4:	21a6      	movs	r1, #166	@ 0xa6
 8000ce6:	00c9      	lsls	r1, r1, #3
 8000ce8:	420b      	tst	r3, r1
 8000cea:	d169      	bne.n	8000dc0 <__aeabi_fmul+0x14c>
 8000cec:	2190      	movs	r1, #144	@ 0x90
 8000cee:	0089      	lsls	r1, r1, #2
 8000cf0:	420b      	tst	r3, r1
 8000cf2:	d000      	beq.n	8000cf6 <__aeabi_fmul+0x82>
 8000cf4:	e100      	b.n	8000ef8 <__aeabi_fmul+0x284>
 8000cf6:	2188      	movs	r1, #136	@ 0x88
 8000cf8:	4219      	tst	r1, r3
 8000cfa:	d000      	beq.n	8000cfe <__aeabi_fmul+0x8a>
 8000cfc:	e0f5      	b.n	8000eea <__aeabi_fmul+0x276>
 8000cfe:	4641      	mov	r1, r8
 8000d00:	0409      	lsls	r1, r1, #16
 8000d02:	0c09      	lsrs	r1, r1, #16
 8000d04:	4643      	mov	r3, r8
 8000d06:	0008      	movs	r0, r1
 8000d08:	0c35      	lsrs	r5, r6, #16
 8000d0a:	0436      	lsls	r6, r6, #16
 8000d0c:	0c1b      	lsrs	r3, r3, #16
 8000d0e:	0c36      	lsrs	r6, r6, #16
 8000d10:	4370      	muls	r0, r6
 8000d12:	4369      	muls	r1, r5
 8000d14:	435e      	muls	r6, r3
 8000d16:	435d      	muls	r5, r3
 8000d18:	1876      	adds	r6, r6, r1
 8000d1a:	0c03      	lsrs	r3, r0, #16
 8000d1c:	199b      	adds	r3, r3, r6
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	d903      	bls.n	8000d2a <__aeabi_fmul+0xb6>
 8000d22:	2180      	movs	r1, #128	@ 0x80
 8000d24:	0249      	lsls	r1, r1, #9
 8000d26:	468c      	mov	ip, r1
 8000d28:	4465      	add	r5, ip
 8000d2a:	0400      	lsls	r0, r0, #16
 8000d2c:	0419      	lsls	r1, r3, #16
 8000d2e:	0c00      	lsrs	r0, r0, #16
 8000d30:	1809      	adds	r1, r1, r0
 8000d32:	018e      	lsls	r6, r1, #6
 8000d34:	1e70      	subs	r0, r6, #1
 8000d36:	4186      	sbcs	r6, r0
 8000d38:	0c1b      	lsrs	r3, r3, #16
 8000d3a:	0e89      	lsrs	r1, r1, #26
 8000d3c:	195b      	adds	r3, r3, r5
 8000d3e:	430e      	orrs	r6, r1
 8000d40:	019b      	lsls	r3, r3, #6
 8000d42:	431e      	orrs	r6, r3
 8000d44:	011b      	lsls	r3, r3, #4
 8000d46:	d46c      	bmi.n	8000e22 <__aeabi_fmul+0x1ae>
 8000d48:	0023      	movs	r3, r4
 8000d4a:	337f      	adds	r3, #127	@ 0x7f
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	dc00      	bgt.n	8000d52 <__aeabi_fmul+0xde>
 8000d50:	e0b1      	b.n	8000eb6 <__aeabi_fmul+0x242>
 8000d52:	0015      	movs	r5, r2
 8000d54:	0771      	lsls	r1, r6, #29
 8000d56:	d00b      	beq.n	8000d70 <__aeabi_fmul+0xfc>
 8000d58:	200f      	movs	r0, #15
 8000d5a:	0021      	movs	r1, r4
 8000d5c:	4030      	ands	r0, r6
 8000d5e:	2804      	cmp	r0, #4
 8000d60:	d006      	beq.n	8000d70 <__aeabi_fmul+0xfc>
 8000d62:	3604      	adds	r6, #4
 8000d64:	0132      	lsls	r2, r6, #4
 8000d66:	d503      	bpl.n	8000d70 <__aeabi_fmul+0xfc>
 8000d68:	4b6e      	ldr	r3, [pc, #440]	@ (8000f24 <__aeabi_fmul+0x2b0>)
 8000d6a:	401e      	ands	r6, r3
 8000d6c:	000b      	movs	r3, r1
 8000d6e:	3380      	adds	r3, #128	@ 0x80
 8000d70:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d72:	dd00      	ble.n	8000d76 <__aeabi_fmul+0x102>
 8000d74:	e0bd      	b.n	8000ef2 <__aeabi_fmul+0x27e>
 8000d76:	01b2      	lsls	r2, r6, #6
 8000d78:	0a52      	lsrs	r2, r2, #9
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	e048      	b.n	8000e10 <__aeabi_fmul+0x19c>
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d000      	beq.n	8000d84 <__aeabi_fmul+0x110>
 8000d82:	e092      	b.n	8000eaa <__aeabi_fmul+0x236>
 8000d84:	2308      	movs	r3, #8
 8000d86:	4699      	mov	r9, r3
 8000d88:	3b06      	subs	r3, #6
 8000d8a:	469a      	mov	sl, r3
 8000d8c:	027b      	lsls	r3, r7, #9
 8000d8e:	0a5b      	lsrs	r3, r3, #9
 8000d90:	4698      	mov	r8, r3
 8000d92:	007b      	lsls	r3, r7, #1
 8000d94:	24ff      	movs	r4, #255	@ 0xff
 8000d96:	0e1b      	lsrs	r3, r3, #24
 8000d98:	0fff      	lsrs	r7, r7, #31
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d18a      	bne.n	8000cb4 <__aeabi_fmul+0x40>
 8000d9e:	4642      	mov	r2, r8
 8000da0:	2a00      	cmp	r2, #0
 8000da2:	d164      	bne.n	8000e6e <__aeabi_fmul+0x1fa>
 8000da4:	4649      	mov	r1, r9
 8000da6:	3201      	adds	r2, #1
 8000da8:	4311      	orrs	r1, r2
 8000daa:	4689      	mov	r9, r1
 8000dac:	290a      	cmp	r1, #10
 8000dae:	dc08      	bgt.n	8000dc2 <__aeabi_fmul+0x14e>
 8000db0:	407d      	eors	r5, r7
 8000db2:	2001      	movs	r0, #1
 8000db4:	b2ea      	uxtb	r2, r5
 8000db6:	2902      	cmp	r1, #2
 8000db8:	dc91      	bgt.n	8000cde <__aeabi_fmul+0x6a>
 8000dba:	0015      	movs	r5, r2
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	e027      	b.n	8000e10 <__aeabi_fmul+0x19c>
 8000dc0:	0015      	movs	r5, r2
 8000dc2:	4653      	mov	r3, sl
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d100      	bne.n	8000dca <__aeabi_fmul+0x156>
 8000dc8:	e093      	b.n	8000ef2 <__aeabi_fmul+0x27e>
 8000dca:	2b03      	cmp	r3, #3
 8000dcc:	d01a      	beq.n	8000e04 <__aeabi_fmul+0x190>
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d12c      	bne.n	8000e2c <__aeabi_fmul+0x1b8>
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e01b      	b.n	8000e10 <__aeabi_fmul+0x19c>
 8000dd8:	4643      	mov	r3, r8
 8000dda:	34ff      	adds	r4, #255	@ 0xff
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d055      	beq.n	8000e8c <__aeabi_fmul+0x218>
 8000de0:	2103      	movs	r1, #3
 8000de2:	464b      	mov	r3, r9
 8000de4:	430b      	orrs	r3, r1
 8000de6:	0019      	movs	r1, r3
 8000de8:	2b0a      	cmp	r3, #10
 8000dea:	dc00      	bgt.n	8000dee <__aeabi_fmul+0x17a>
 8000dec:	e092      	b.n	8000f14 <__aeabi_fmul+0x2a0>
 8000dee:	2b0f      	cmp	r3, #15
 8000df0:	d000      	beq.n	8000df4 <__aeabi_fmul+0x180>
 8000df2:	e08c      	b.n	8000f0e <__aeabi_fmul+0x29a>
 8000df4:	2280      	movs	r2, #128	@ 0x80
 8000df6:	03d2      	lsls	r2, r2, #15
 8000df8:	4216      	tst	r6, r2
 8000dfa:	d003      	beq.n	8000e04 <__aeabi_fmul+0x190>
 8000dfc:	4643      	mov	r3, r8
 8000dfe:	4213      	tst	r3, r2
 8000e00:	d100      	bne.n	8000e04 <__aeabi_fmul+0x190>
 8000e02:	e07d      	b.n	8000f00 <__aeabi_fmul+0x28c>
 8000e04:	2280      	movs	r2, #128	@ 0x80
 8000e06:	03d2      	lsls	r2, r2, #15
 8000e08:	4332      	orrs	r2, r6
 8000e0a:	0252      	lsls	r2, r2, #9
 8000e0c:	0a52      	lsrs	r2, r2, #9
 8000e0e:	23ff      	movs	r3, #255	@ 0xff
 8000e10:	05d8      	lsls	r0, r3, #23
 8000e12:	07ed      	lsls	r5, r5, #31
 8000e14:	4310      	orrs	r0, r2
 8000e16:	4328      	orrs	r0, r5
 8000e18:	bce0      	pop	{r5, r6, r7}
 8000e1a:	46ba      	mov	sl, r7
 8000e1c:	46b1      	mov	r9, r6
 8000e1e:	46a8      	mov	r8, r5
 8000e20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e22:	2301      	movs	r3, #1
 8000e24:	0015      	movs	r5, r2
 8000e26:	0871      	lsrs	r1, r6, #1
 8000e28:	401e      	ands	r6, r3
 8000e2a:	430e      	orrs	r6, r1
 8000e2c:	0023      	movs	r3, r4
 8000e2e:	3380      	adds	r3, #128	@ 0x80
 8000e30:	1c61      	adds	r1, r4, #1
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	dd41      	ble.n	8000eba <__aeabi_fmul+0x246>
 8000e36:	0772      	lsls	r2, r6, #29
 8000e38:	d094      	beq.n	8000d64 <__aeabi_fmul+0xf0>
 8000e3a:	220f      	movs	r2, #15
 8000e3c:	4032      	ands	r2, r6
 8000e3e:	2a04      	cmp	r2, #4
 8000e40:	d000      	beq.n	8000e44 <__aeabi_fmul+0x1d0>
 8000e42:	e78e      	b.n	8000d62 <__aeabi_fmul+0xee>
 8000e44:	e78e      	b.n	8000d64 <__aeabi_fmul+0xf0>
 8000e46:	2e00      	cmp	r6, #0
 8000e48:	d105      	bne.n	8000e56 <__aeabi_fmul+0x1e2>
 8000e4a:	2304      	movs	r3, #4
 8000e4c:	4699      	mov	r9, r3
 8000e4e:	3b03      	subs	r3, #3
 8000e50:	2400      	movs	r4, #0
 8000e52:	469a      	mov	sl, r3
 8000e54:	e726      	b.n	8000ca4 <__aeabi_fmul+0x30>
 8000e56:	0030      	movs	r0, r6
 8000e58:	f001 f80c 	bl	8001e74 <__clzsi2>
 8000e5c:	2476      	movs	r4, #118	@ 0x76
 8000e5e:	1f43      	subs	r3, r0, #5
 8000e60:	409e      	lsls	r6, r3
 8000e62:	2300      	movs	r3, #0
 8000e64:	4264      	negs	r4, r4
 8000e66:	4699      	mov	r9, r3
 8000e68:	469a      	mov	sl, r3
 8000e6a:	1a24      	subs	r4, r4, r0
 8000e6c:	e71a      	b.n	8000ca4 <__aeabi_fmul+0x30>
 8000e6e:	4640      	mov	r0, r8
 8000e70:	f001 f800 	bl	8001e74 <__clzsi2>
 8000e74:	464b      	mov	r3, r9
 8000e76:	1a24      	subs	r4, r4, r0
 8000e78:	3c76      	subs	r4, #118	@ 0x76
 8000e7a:	2b0a      	cmp	r3, #10
 8000e7c:	dca1      	bgt.n	8000dc2 <__aeabi_fmul+0x14e>
 8000e7e:	4643      	mov	r3, r8
 8000e80:	3805      	subs	r0, #5
 8000e82:	4083      	lsls	r3, r0
 8000e84:	407d      	eors	r5, r7
 8000e86:	4698      	mov	r8, r3
 8000e88:	b2ea      	uxtb	r2, r5
 8000e8a:	e724      	b.n	8000cd6 <__aeabi_fmul+0x62>
 8000e8c:	464a      	mov	r2, r9
 8000e8e:	3302      	adds	r3, #2
 8000e90:	4313      	orrs	r3, r2
 8000e92:	002a      	movs	r2, r5
 8000e94:	407a      	eors	r2, r7
 8000e96:	b2d2      	uxtb	r2, r2
 8000e98:	2b0a      	cmp	r3, #10
 8000e9a:	dc92      	bgt.n	8000dc2 <__aeabi_fmul+0x14e>
 8000e9c:	4649      	mov	r1, r9
 8000e9e:	0015      	movs	r5, r2
 8000ea0:	2900      	cmp	r1, #0
 8000ea2:	d026      	beq.n	8000ef2 <__aeabi_fmul+0x27e>
 8000ea4:	4699      	mov	r9, r3
 8000ea6:	2002      	movs	r0, #2
 8000ea8:	e719      	b.n	8000cde <__aeabi_fmul+0x6a>
 8000eaa:	230c      	movs	r3, #12
 8000eac:	4699      	mov	r9, r3
 8000eae:	3b09      	subs	r3, #9
 8000eb0:	24ff      	movs	r4, #255	@ 0xff
 8000eb2:	469a      	mov	sl, r3
 8000eb4:	e6f6      	b.n	8000ca4 <__aeabi_fmul+0x30>
 8000eb6:	0015      	movs	r5, r2
 8000eb8:	0021      	movs	r1, r4
 8000eba:	2201      	movs	r2, #1
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	2b1b      	cmp	r3, #27
 8000ec0:	dd00      	ble.n	8000ec4 <__aeabi_fmul+0x250>
 8000ec2:	e786      	b.n	8000dd2 <__aeabi_fmul+0x15e>
 8000ec4:	319e      	adds	r1, #158	@ 0x9e
 8000ec6:	0032      	movs	r2, r6
 8000ec8:	408e      	lsls	r6, r1
 8000eca:	40da      	lsrs	r2, r3
 8000ecc:	1e73      	subs	r3, r6, #1
 8000ece:	419e      	sbcs	r6, r3
 8000ed0:	4332      	orrs	r2, r6
 8000ed2:	0753      	lsls	r3, r2, #29
 8000ed4:	d004      	beq.n	8000ee0 <__aeabi_fmul+0x26c>
 8000ed6:	230f      	movs	r3, #15
 8000ed8:	4013      	ands	r3, r2
 8000eda:	2b04      	cmp	r3, #4
 8000edc:	d000      	beq.n	8000ee0 <__aeabi_fmul+0x26c>
 8000ede:	3204      	adds	r2, #4
 8000ee0:	0153      	lsls	r3, r2, #5
 8000ee2:	d510      	bpl.n	8000f06 <__aeabi_fmul+0x292>
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	e792      	b.n	8000e10 <__aeabi_fmul+0x19c>
 8000eea:	003d      	movs	r5, r7
 8000eec:	4646      	mov	r6, r8
 8000eee:	4682      	mov	sl, r0
 8000ef0:	e767      	b.n	8000dc2 <__aeabi_fmul+0x14e>
 8000ef2:	23ff      	movs	r3, #255	@ 0xff
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	e78b      	b.n	8000e10 <__aeabi_fmul+0x19c>
 8000ef8:	2280      	movs	r2, #128	@ 0x80
 8000efa:	2500      	movs	r5, #0
 8000efc:	03d2      	lsls	r2, r2, #15
 8000efe:	e786      	b.n	8000e0e <__aeabi_fmul+0x19a>
 8000f00:	003d      	movs	r5, r7
 8000f02:	431a      	orrs	r2, r3
 8000f04:	e783      	b.n	8000e0e <__aeabi_fmul+0x19a>
 8000f06:	0192      	lsls	r2, r2, #6
 8000f08:	2300      	movs	r3, #0
 8000f0a:	0a52      	lsrs	r2, r2, #9
 8000f0c:	e780      	b.n	8000e10 <__aeabi_fmul+0x19c>
 8000f0e:	003d      	movs	r5, r7
 8000f10:	4646      	mov	r6, r8
 8000f12:	e777      	b.n	8000e04 <__aeabi_fmul+0x190>
 8000f14:	002a      	movs	r2, r5
 8000f16:	2301      	movs	r3, #1
 8000f18:	407a      	eors	r2, r7
 8000f1a:	408b      	lsls	r3, r1
 8000f1c:	2003      	movs	r0, #3
 8000f1e:	b2d2      	uxtb	r2, r2
 8000f20:	e6e9      	b.n	8000cf6 <__aeabi_fmul+0x82>
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	f7ffffff 	.word	0xf7ffffff

08000f28 <__aeabi_fsub>:
 8000f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f2a:	4647      	mov	r7, r8
 8000f2c:	46ce      	mov	lr, r9
 8000f2e:	0243      	lsls	r3, r0, #9
 8000f30:	b580      	push	{r7, lr}
 8000f32:	0a5f      	lsrs	r7, r3, #9
 8000f34:	099b      	lsrs	r3, r3, #6
 8000f36:	0045      	lsls	r5, r0, #1
 8000f38:	004a      	lsls	r2, r1, #1
 8000f3a:	469c      	mov	ip, r3
 8000f3c:	024b      	lsls	r3, r1, #9
 8000f3e:	0fc4      	lsrs	r4, r0, #31
 8000f40:	0fce      	lsrs	r6, r1, #31
 8000f42:	0e2d      	lsrs	r5, r5, #24
 8000f44:	0a58      	lsrs	r0, r3, #9
 8000f46:	0e12      	lsrs	r2, r2, #24
 8000f48:	0999      	lsrs	r1, r3, #6
 8000f4a:	2aff      	cmp	r2, #255	@ 0xff
 8000f4c:	d06b      	beq.n	8001026 <__aeabi_fsub+0xfe>
 8000f4e:	2301      	movs	r3, #1
 8000f50:	405e      	eors	r6, r3
 8000f52:	1aab      	subs	r3, r5, r2
 8000f54:	42b4      	cmp	r4, r6
 8000f56:	d04b      	beq.n	8000ff0 <__aeabi_fsub+0xc8>
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	dc00      	bgt.n	8000f5e <__aeabi_fsub+0x36>
 8000f5c:	e0ff      	b.n	800115e <__aeabi_fsub+0x236>
 8000f5e:	2a00      	cmp	r2, #0
 8000f60:	d100      	bne.n	8000f64 <__aeabi_fsub+0x3c>
 8000f62:	e088      	b.n	8001076 <__aeabi_fsub+0x14e>
 8000f64:	2dff      	cmp	r5, #255	@ 0xff
 8000f66:	d100      	bne.n	8000f6a <__aeabi_fsub+0x42>
 8000f68:	e0ef      	b.n	800114a <__aeabi_fsub+0x222>
 8000f6a:	2280      	movs	r2, #128	@ 0x80
 8000f6c:	04d2      	lsls	r2, r2, #19
 8000f6e:	4311      	orrs	r1, r2
 8000f70:	2001      	movs	r0, #1
 8000f72:	2b1b      	cmp	r3, #27
 8000f74:	dc08      	bgt.n	8000f88 <__aeabi_fsub+0x60>
 8000f76:	0008      	movs	r0, r1
 8000f78:	2220      	movs	r2, #32
 8000f7a:	40d8      	lsrs	r0, r3
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	4099      	lsls	r1, r3
 8000f80:	000b      	movs	r3, r1
 8000f82:	1e5a      	subs	r2, r3, #1
 8000f84:	4193      	sbcs	r3, r2
 8000f86:	4318      	orrs	r0, r3
 8000f88:	4663      	mov	r3, ip
 8000f8a:	1a1b      	subs	r3, r3, r0
 8000f8c:	469c      	mov	ip, r3
 8000f8e:	4663      	mov	r3, ip
 8000f90:	015b      	lsls	r3, r3, #5
 8000f92:	d400      	bmi.n	8000f96 <__aeabi_fsub+0x6e>
 8000f94:	e0cd      	b.n	8001132 <__aeabi_fsub+0x20a>
 8000f96:	4663      	mov	r3, ip
 8000f98:	019f      	lsls	r7, r3, #6
 8000f9a:	09bf      	lsrs	r7, r7, #6
 8000f9c:	0038      	movs	r0, r7
 8000f9e:	f000 ff69 	bl	8001e74 <__clzsi2>
 8000fa2:	003b      	movs	r3, r7
 8000fa4:	3805      	subs	r0, #5
 8000fa6:	4083      	lsls	r3, r0
 8000fa8:	4285      	cmp	r5, r0
 8000faa:	dc00      	bgt.n	8000fae <__aeabi_fsub+0x86>
 8000fac:	e0a2      	b.n	80010f4 <__aeabi_fsub+0x1cc>
 8000fae:	4ab7      	ldr	r2, [pc, #732]	@ (800128c <__aeabi_fsub+0x364>)
 8000fb0:	1a2d      	subs	r5, r5, r0
 8000fb2:	401a      	ands	r2, r3
 8000fb4:	4694      	mov	ip, r2
 8000fb6:	075a      	lsls	r2, r3, #29
 8000fb8:	d100      	bne.n	8000fbc <__aeabi_fsub+0x94>
 8000fba:	e0c3      	b.n	8001144 <__aeabi_fsub+0x21c>
 8000fbc:	220f      	movs	r2, #15
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	2b04      	cmp	r3, #4
 8000fc2:	d100      	bne.n	8000fc6 <__aeabi_fsub+0x9e>
 8000fc4:	e0be      	b.n	8001144 <__aeabi_fsub+0x21c>
 8000fc6:	2304      	movs	r3, #4
 8000fc8:	4698      	mov	r8, r3
 8000fca:	44c4      	add	ip, r8
 8000fcc:	4663      	mov	r3, ip
 8000fce:	015b      	lsls	r3, r3, #5
 8000fd0:	d400      	bmi.n	8000fd4 <__aeabi_fsub+0xac>
 8000fd2:	e0b7      	b.n	8001144 <__aeabi_fsub+0x21c>
 8000fd4:	1c68      	adds	r0, r5, #1
 8000fd6:	2dfe      	cmp	r5, #254	@ 0xfe
 8000fd8:	d000      	beq.n	8000fdc <__aeabi_fsub+0xb4>
 8000fda:	e0a5      	b.n	8001128 <__aeabi_fsub+0x200>
 8000fdc:	20ff      	movs	r0, #255	@ 0xff
 8000fde:	2200      	movs	r2, #0
 8000fe0:	05c0      	lsls	r0, r0, #23
 8000fe2:	4310      	orrs	r0, r2
 8000fe4:	07e4      	lsls	r4, r4, #31
 8000fe6:	4320      	orrs	r0, r4
 8000fe8:	bcc0      	pop	{r6, r7}
 8000fea:	46b9      	mov	r9, r7
 8000fec:	46b0      	mov	r8, r6
 8000fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	dc00      	bgt.n	8000ff6 <__aeabi_fsub+0xce>
 8000ff4:	e1eb      	b.n	80013ce <__aeabi_fsub+0x4a6>
 8000ff6:	2a00      	cmp	r2, #0
 8000ff8:	d046      	beq.n	8001088 <__aeabi_fsub+0x160>
 8000ffa:	2dff      	cmp	r5, #255	@ 0xff
 8000ffc:	d100      	bne.n	8001000 <__aeabi_fsub+0xd8>
 8000ffe:	e0a4      	b.n	800114a <__aeabi_fsub+0x222>
 8001000:	2280      	movs	r2, #128	@ 0x80
 8001002:	04d2      	lsls	r2, r2, #19
 8001004:	4311      	orrs	r1, r2
 8001006:	2b1b      	cmp	r3, #27
 8001008:	dc00      	bgt.n	800100c <__aeabi_fsub+0xe4>
 800100a:	e0fb      	b.n	8001204 <__aeabi_fsub+0x2dc>
 800100c:	2305      	movs	r3, #5
 800100e:	4698      	mov	r8, r3
 8001010:	002b      	movs	r3, r5
 8001012:	44c4      	add	ip, r8
 8001014:	4662      	mov	r2, ip
 8001016:	08d7      	lsrs	r7, r2, #3
 8001018:	2bff      	cmp	r3, #255	@ 0xff
 800101a:	d100      	bne.n	800101e <__aeabi_fsub+0xf6>
 800101c:	e095      	b.n	800114a <__aeabi_fsub+0x222>
 800101e:	027a      	lsls	r2, r7, #9
 8001020:	0a52      	lsrs	r2, r2, #9
 8001022:	b2d8      	uxtb	r0, r3
 8001024:	e7dc      	b.n	8000fe0 <__aeabi_fsub+0xb8>
 8001026:	002b      	movs	r3, r5
 8001028:	3bff      	subs	r3, #255	@ 0xff
 800102a:	4699      	mov	r9, r3
 800102c:	2900      	cmp	r1, #0
 800102e:	d118      	bne.n	8001062 <__aeabi_fsub+0x13a>
 8001030:	2301      	movs	r3, #1
 8001032:	405e      	eors	r6, r3
 8001034:	42b4      	cmp	r4, r6
 8001036:	d100      	bne.n	800103a <__aeabi_fsub+0x112>
 8001038:	e0ca      	b.n	80011d0 <__aeabi_fsub+0x2a8>
 800103a:	464b      	mov	r3, r9
 800103c:	2b00      	cmp	r3, #0
 800103e:	d02d      	beq.n	800109c <__aeabi_fsub+0x174>
 8001040:	2d00      	cmp	r5, #0
 8001042:	d000      	beq.n	8001046 <__aeabi_fsub+0x11e>
 8001044:	e13c      	b.n	80012c0 <__aeabi_fsub+0x398>
 8001046:	23ff      	movs	r3, #255	@ 0xff
 8001048:	4664      	mov	r4, ip
 800104a:	2c00      	cmp	r4, #0
 800104c:	d100      	bne.n	8001050 <__aeabi_fsub+0x128>
 800104e:	e15f      	b.n	8001310 <__aeabi_fsub+0x3e8>
 8001050:	1e5d      	subs	r5, r3, #1
 8001052:	2b01      	cmp	r3, #1
 8001054:	d100      	bne.n	8001058 <__aeabi_fsub+0x130>
 8001056:	e174      	b.n	8001342 <__aeabi_fsub+0x41a>
 8001058:	0034      	movs	r4, r6
 800105a:	2bff      	cmp	r3, #255	@ 0xff
 800105c:	d074      	beq.n	8001148 <__aeabi_fsub+0x220>
 800105e:	002b      	movs	r3, r5
 8001060:	e103      	b.n	800126a <__aeabi_fsub+0x342>
 8001062:	42b4      	cmp	r4, r6
 8001064:	d100      	bne.n	8001068 <__aeabi_fsub+0x140>
 8001066:	e09c      	b.n	80011a2 <__aeabi_fsub+0x27a>
 8001068:	2b00      	cmp	r3, #0
 800106a:	d017      	beq.n	800109c <__aeabi_fsub+0x174>
 800106c:	2d00      	cmp	r5, #0
 800106e:	d0ea      	beq.n	8001046 <__aeabi_fsub+0x11e>
 8001070:	0007      	movs	r7, r0
 8001072:	0034      	movs	r4, r6
 8001074:	e06c      	b.n	8001150 <__aeabi_fsub+0x228>
 8001076:	2900      	cmp	r1, #0
 8001078:	d0cc      	beq.n	8001014 <__aeabi_fsub+0xec>
 800107a:	1e5a      	subs	r2, r3, #1
 800107c:	2b01      	cmp	r3, #1
 800107e:	d02b      	beq.n	80010d8 <__aeabi_fsub+0x1b0>
 8001080:	2bff      	cmp	r3, #255	@ 0xff
 8001082:	d062      	beq.n	800114a <__aeabi_fsub+0x222>
 8001084:	0013      	movs	r3, r2
 8001086:	e773      	b.n	8000f70 <__aeabi_fsub+0x48>
 8001088:	2900      	cmp	r1, #0
 800108a:	d0c3      	beq.n	8001014 <__aeabi_fsub+0xec>
 800108c:	1e5a      	subs	r2, r3, #1
 800108e:	2b01      	cmp	r3, #1
 8001090:	d100      	bne.n	8001094 <__aeabi_fsub+0x16c>
 8001092:	e11e      	b.n	80012d2 <__aeabi_fsub+0x3aa>
 8001094:	2bff      	cmp	r3, #255	@ 0xff
 8001096:	d058      	beq.n	800114a <__aeabi_fsub+0x222>
 8001098:	0013      	movs	r3, r2
 800109a:	e7b4      	b.n	8001006 <__aeabi_fsub+0xde>
 800109c:	22fe      	movs	r2, #254	@ 0xfe
 800109e:	1c6b      	adds	r3, r5, #1
 80010a0:	421a      	tst	r2, r3
 80010a2:	d10d      	bne.n	80010c0 <__aeabi_fsub+0x198>
 80010a4:	2d00      	cmp	r5, #0
 80010a6:	d060      	beq.n	800116a <__aeabi_fsub+0x242>
 80010a8:	4663      	mov	r3, ip
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d000      	beq.n	80010b0 <__aeabi_fsub+0x188>
 80010ae:	e120      	b.n	80012f2 <__aeabi_fsub+0x3ca>
 80010b0:	2900      	cmp	r1, #0
 80010b2:	d000      	beq.n	80010b6 <__aeabi_fsub+0x18e>
 80010b4:	e128      	b.n	8001308 <__aeabi_fsub+0x3e0>
 80010b6:	2280      	movs	r2, #128	@ 0x80
 80010b8:	2400      	movs	r4, #0
 80010ba:	20ff      	movs	r0, #255	@ 0xff
 80010bc:	03d2      	lsls	r2, r2, #15
 80010be:	e78f      	b.n	8000fe0 <__aeabi_fsub+0xb8>
 80010c0:	4663      	mov	r3, ip
 80010c2:	1a5f      	subs	r7, r3, r1
 80010c4:	017b      	lsls	r3, r7, #5
 80010c6:	d500      	bpl.n	80010ca <__aeabi_fsub+0x1a2>
 80010c8:	e0fe      	b.n	80012c8 <__aeabi_fsub+0x3a0>
 80010ca:	2f00      	cmp	r7, #0
 80010cc:	d000      	beq.n	80010d0 <__aeabi_fsub+0x1a8>
 80010ce:	e765      	b.n	8000f9c <__aeabi_fsub+0x74>
 80010d0:	2400      	movs	r4, #0
 80010d2:	2000      	movs	r0, #0
 80010d4:	2200      	movs	r2, #0
 80010d6:	e783      	b.n	8000fe0 <__aeabi_fsub+0xb8>
 80010d8:	4663      	mov	r3, ip
 80010da:	1a59      	subs	r1, r3, r1
 80010dc:	014b      	lsls	r3, r1, #5
 80010de:	d400      	bmi.n	80010e2 <__aeabi_fsub+0x1ba>
 80010e0:	e119      	b.n	8001316 <__aeabi_fsub+0x3ee>
 80010e2:	018f      	lsls	r7, r1, #6
 80010e4:	09bf      	lsrs	r7, r7, #6
 80010e6:	0038      	movs	r0, r7
 80010e8:	f000 fec4 	bl	8001e74 <__clzsi2>
 80010ec:	003b      	movs	r3, r7
 80010ee:	3805      	subs	r0, #5
 80010f0:	4083      	lsls	r3, r0
 80010f2:	2501      	movs	r5, #1
 80010f4:	2220      	movs	r2, #32
 80010f6:	1b40      	subs	r0, r0, r5
 80010f8:	3001      	adds	r0, #1
 80010fa:	1a12      	subs	r2, r2, r0
 80010fc:	0019      	movs	r1, r3
 80010fe:	4093      	lsls	r3, r2
 8001100:	40c1      	lsrs	r1, r0
 8001102:	1e5a      	subs	r2, r3, #1
 8001104:	4193      	sbcs	r3, r2
 8001106:	4319      	orrs	r1, r3
 8001108:	468c      	mov	ip, r1
 800110a:	1e0b      	subs	r3, r1, #0
 800110c:	d0e1      	beq.n	80010d2 <__aeabi_fsub+0x1aa>
 800110e:	075b      	lsls	r3, r3, #29
 8001110:	d100      	bne.n	8001114 <__aeabi_fsub+0x1ec>
 8001112:	e152      	b.n	80013ba <__aeabi_fsub+0x492>
 8001114:	230f      	movs	r3, #15
 8001116:	2500      	movs	r5, #0
 8001118:	400b      	ands	r3, r1
 800111a:	2b04      	cmp	r3, #4
 800111c:	d000      	beq.n	8001120 <__aeabi_fsub+0x1f8>
 800111e:	e752      	b.n	8000fc6 <__aeabi_fsub+0x9e>
 8001120:	2001      	movs	r0, #1
 8001122:	014a      	lsls	r2, r1, #5
 8001124:	d400      	bmi.n	8001128 <__aeabi_fsub+0x200>
 8001126:	e092      	b.n	800124e <__aeabi_fsub+0x326>
 8001128:	b2c0      	uxtb	r0, r0
 800112a:	4663      	mov	r3, ip
 800112c:	019a      	lsls	r2, r3, #6
 800112e:	0a52      	lsrs	r2, r2, #9
 8001130:	e756      	b.n	8000fe0 <__aeabi_fsub+0xb8>
 8001132:	4663      	mov	r3, ip
 8001134:	075b      	lsls	r3, r3, #29
 8001136:	d005      	beq.n	8001144 <__aeabi_fsub+0x21c>
 8001138:	230f      	movs	r3, #15
 800113a:	4662      	mov	r2, ip
 800113c:	4013      	ands	r3, r2
 800113e:	2b04      	cmp	r3, #4
 8001140:	d000      	beq.n	8001144 <__aeabi_fsub+0x21c>
 8001142:	e740      	b.n	8000fc6 <__aeabi_fsub+0x9e>
 8001144:	002b      	movs	r3, r5
 8001146:	e765      	b.n	8001014 <__aeabi_fsub+0xec>
 8001148:	0007      	movs	r7, r0
 800114a:	2f00      	cmp	r7, #0
 800114c:	d100      	bne.n	8001150 <__aeabi_fsub+0x228>
 800114e:	e745      	b.n	8000fdc <__aeabi_fsub+0xb4>
 8001150:	2280      	movs	r2, #128	@ 0x80
 8001152:	03d2      	lsls	r2, r2, #15
 8001154:	433a      	orrs	r2, r7
 8001156:	0252      	lsls	r2, r2, #9
 8001158:	20ff      	movs	r0, #255	@ 0xff
 800115a:	0a52      	lsrs	r2, r2, #9
 800115c:	e740      	b.n	8000fe0 <__aeabi_fsub+0xb8>
 800115e:	2b00      	cmp	r3, #0
 8001160:	d179      	bne.n	8001256 <__aeabi_fsub+0x32e>
 8001162:	22fe      	movs	r2, #254	@ 0xfe
 8001164:	1c6b      	adds	r3, r5, #1
 8001166:	421a      	tst	r2, r3
 8001168:	d1aa      	bne.n	80010c0 <__aeabi_fsub+0x198>
 800116a:	4663      	mov	r3, ip
 800116c:	2b00      	cmp	r3, #0
 800116e:	d100      	bne.n	8001172 <__aeabi_fsub+0x24a>
 8001170:	e0f5      	b.n	800135e <__aeabi_fsub+0x436>
 8001172:	2900      	cmp	r1, #0
 8001174:	d100      	bne.n	8001178 <__aeabi_fsub+0x250>
 8001176:	e0d1      	b.n	800131c <__aeabi_fsub+0x3f4>
 8001178:	1a5f      	subs	r7, r3, r1
 800117a:	2380      	movs	r3, #128	@ 0x80
 800117c:	04db      	lsls	r3, r3, #19
 800117e:	421f      	tst	r7, r3
 8001180:	d100      	bne.n	8001184 <__aeabi_fsub+0x25c>
 8001182:	e10e      	b.n	80013a2 <__aeabi_fsub+0x47a>
 8001184:	4662      	mov	r2, ip
 8001186:	2401      	movs	r4, #1
 8001188:	1a8a      	subs	r2, r1, r2
 800118a:	4694      	mov	ip, r2
 800118c:	2000      	movs	r0, #0
 800118e:	4034      	ands	r4, r6
 8001190:	2a00      	cmp	r2, #0
 8001192:	d100      	bne.n	8001196 <__aeabi_fsub+0x26e>
 8001194:	e724      	b.n	8000fe0 <__aeabi_fsub+0xb8>
 8001196:	2001      	movs	r0, #1
 8001198:	421a      	tst	r2, r3
 800119a:	d1c6      	bne.n	800112a <__aeabi_fsub+0x202>
 800119c:	2300      	movs	r3, #0
 800119e:	08d7      	lsrs	r7, r2, #3
 80011a0:	e73d      	b.n	800101e <__aeabi_fsub+0xf6>
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d017      	beq.n	80011d6 <__aeabi_fsub+0x2ae>
 80011a6:	2d00      	cmp	r5, #0
 80011a8:	d000      	beq.n	80011ac <__aeabi_fsub+0x284>
 80011aa:	e0af      	b.n	800130c <__aeabi_fsub+0x3e4>
 80011ac:	23ff      	movs	r3, #255	@ 0xff
 80011ae:	4665      	mov	r5, ip
 80011b0:	2d00      	cmp	r5, #0
 80011b2:	d100      	bne.n	80011b6 <__aeabi_fsub+0x28e>
 80011b4:	e0ad      	b.n	8001312 <__aeabi_fsub+0x3ea>
 80011b6:	1e5e      	subs	r6, r3, #1
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d100      	bne.n	80011be <__aeabi_fsub+0x296>
 80011bc:	e089      	b.n	80012d2 <__aeabi_fsub+0x3aa>
 80011be:	2bff      	cmp	r3, #255	@ 0xff
 80011c0:	d0c2      	beq.n	8001148 <__aeabi_fsub+0x220>
 80011c2:	2e1b      	cmp	r6, #27
 80011c4:	dc00      	bgt.n	80011c8 <__aeabi_fsub+0x2a0>
 80011c6:	e0ab      	b.n	8001320 <__aeabi_fsub+0x3f8>
 80011c8:	1d4b      	adds	r3, r1, #5
 80011ca:	469c      	mov	ip, r3
 80011cc:	0013      	movs	r3, r2
 80011ce:	e721      	b.n	8001014 <__aeabi_fsub+0xec>
 80011d0:	464b      	mov	r3, r9
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d170      	bne.n	80012b8 <__aeabi_fsub+0x390>
 80011d6:	22fe      	movs	r2, #254	@ 0xfe
 80011d8:	1c6b      	adds	r3, r5, #1
 80011da:	421a      	tst	r2, r3
 80011dc:	d15e      	bne.n	800129c <__aeabi_fsub+0x374>
 80011de:	2d00      	cmp	r5, #0
 80011e0:	d000      	beq.n	80011e4 <__aeabi_fsub+0x2bc>
 80011e2:	e0c3      	b.n	800136c <__aeabi_fsub+0x444>
 80011e4:	4663      	mov	r3, ip
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d100      	bne.n	80011ec <__aeabi_fsub+0x2c4>
 80011ea:	e0d0      	b.n	800138e <__aeabi_fsub+0x466>
 80011ec:	2900      	cmp	r1, #0
 80011ee:	d100      	bne.n	80011f2 <__aeabi_fsub+0x2ca>
 80011f0:	e094      	b.n	800131c <__aeabi_fsub+0x3f4>
 80011f2:	000a      	movs	r2, r1
 80011f4:	4462      	add	r2, ip
 80011f6:	0153      	lsls	r3, r2, #5
 80011f8:	d400      	bmi.n	80011fc <__aeabi_fsub+0x2d4>
 80011fa:	e0d8      	b.n	80013ae <__aeabi_fsub+0x486>
 80011fc:	0192      	lsls	r2, r2, #6
 80011fe:	2001      	movs	r0, #1
 8001200:	0a52      	lsrs	r2, r2, #9
 8001202:	e6ed      	b.n	8000fe0 <__aeabi_fsub+0xb8>
 8001204:	0008      	movs	r0, r1
 8001206:	2220      	movs	r2, #32
 8001208:	40d8      	lsrs	r0, r3
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	4099      	lsls	r1, r3
 800120e:	000b      	movs	r3, r1
 8001210:	1e5a      	subs	r2, r3, #1
 8001212:	4193      	sbcs	r3, r2
 8001214:	4303      	orrs	r3, r0
 8001216:	449c      	add	ip, r3
 8001218:	4663      	mov	r3, ip
 800121a:	015b      	lsls	r3, r3, #5
 800121c:	d589      	bpl.n	8001132 <__aeabi_fsub+0x20a>
 800121e:	3501      	adds	r5, #1
 8001220:	2dff      	cmp	r5, #255	@ 0xff
 8001222:	d100      	bne.n	8001226 <__aeabi_fsub+0x2fe>
 8001224:	e6da      	b.n	8000fdc <__aeabi_fsub+0xb4>
 8001226:	4662      	mov	r2, ip
 8001228:	2301      	movs	r3, #1
 800122a:	4919      	ldr	r1, [pc, #100]	@ (8001290 <__aeabi_fsub+0x368>)
 800122c:	4013      	ands	r3, r2
 800122e:	0852      	lsrs	r2, r2, #1
 8001230:	400a      	ands	r2, r1
 8001232:	431a      	orrs	r2, r3
 8001234:	0013      	movs	r3, r2
 8001236:	4694      	mov	ip, r2
 8001238:	075b      	lsls	r3, r3, #29
 800123a:	d004      	beq.n	8001246 <__aeabi_fsub+0x31e>
 800123c:	230f      	movs	r3, #15
 800123e:	4013      	ands	r3, r2
 8001240:	2b04      	cmp	r3, #4
 8001242:	d000      	beq.n	8001246 <__aeabi_fsub+0x31e>
 8001244:	e6bf      	b.n	8000fc6 <__aeabi_fsub+0x9e>
 8001246:	4663      	mov	r3, ip
 8001248:	015b      	lsls	r3, r3, #5
 800124a:	d500      	bpl.n	800124e <__aeabi_fsub+0x326>
 800124c:	e6c2      	b.n	8000fd4 <__aeabi_fsub+0xac>
 800124e:	4663      	mov	r3, ip
 8001250:	08df      	lsrs	r7, r3, #3
 8001252:	002b      	movs	r3, r5
 8001254:	e6e3      	b.n	800101e <__aeabi_fsub+0xf6>
 8001256:	1b53      	subs	r3, r2, r5
 8001258:	2d00      	cmp	r5, #0
 800125a:	d100      	bne.n	800125e <__aeabi_fsub+0x336>
 800125c:	e6f4      	b.n	8001048 <__aeabi_fsub+0x120>
 800125e:	2080      	movs	r0, #128	@ 0x80
 8001260:	4664      	mov	r4, ip
 8001262:	04c0      	lsls	r0, r0, #19
 8001264:	4304      	orrs	r4, r0
 8001266:	46a4      	mov	ip, r4
 8001268:	0034      	movs	r4, r6
 800126a:	2001      	movs	r0, #1
 800126c:	2b1b      	cmp	r3, #27
 800126e:	dc09      	bgt.n	8001284 <__aeabi_fsub+0x35c>
 8001270:	2520      	movs	r5, #32
 8001272:	4660      	mov	r0, ip
 8001274:	40d8      	lsrs	r0, r3
 8001276:	1aeb      	subs	r3, r5, r3
 8001278:	4665      	mov	r5, ip
 800127a:	409d      	lsls	r5, r3
 800127c:	002b      	movs	r3, r5
 800127e:	1e5d      	subs	r5, r3, #1
 8001280:	41ab      	sbcs	r3, r5
 8001282:	4318      	orrs	r0, r3
 8001284:	1a0b      	subs	r3, r1, r0
 8001286:	469c      	mov	ip, r3
 8001288:	0015      	movs	r5, r2
 800128a:	e680      	b.n	8000f8e <__aeabi_fsub+0x66>
 800128c:	fbffffff 	.word	0xfbffffff
 8001290:	7dffffff 	.word	0x7dffffff
 8001294:	22fe      	movs	r2, #254	@ 0xfe
 8001296:	1c6b      	adds	r3, r5, #1
 8001298:	4213      	tst	r3, r2
 800129a:	d0a3      	beq.n	80011e4 <__aeabi_fsub+0x2bc>
 800129c:	2bff      	cmp	r3, #255	@ 0xff
 800129e:	d100      	bne.n	80012a2 <__aeabi_fsub+0x37a>
 80012a0:	e69c      	b.n	8000fdc <__aeabi_fsub+0xb4>
 80012a2:	4461      	add	r1, ip
 80012a4:	0849      	lsrs	r1, r1, #1
 80012a6:	074a      	lsls	r2, r1, #29
 80012a8:	d049      	beq.n	800133e <__aeabi_fsub+0x416>
 80012aa:	220f      	movs	r2, #15
 80012ac:	400a      	ands	r2, r1
 80012ae:	2a04      	cmp	r2, #4
 80012b0:	d045      	beq.n	800133e <__aeabi_fsub+0x416>
 80012b2:	1d0a      	adds	r2, r1, #4
 80012b4:	4694      	mov	ip, r2
 80012b6:	e6ad      	b.n	8001014 <__aeabi_fsub+0xec>
 80012b8:	2d00      	cmp	r5, #0
 80012ba:	d100      	bne.n	80012be <__aeabi_fsub+0x396>
 80012bc:	e776      	b.n	80011ac <__aeabi_fsub+0x284>
 80012be:	e68d      	b.n	8000fdc <__aeabi_fsub+0xb4>
 80012c0:	0034      	movs	r4, r6
 80012c2:	20ff      	movs	r0, #255	@ 0xff
 80012c4:	2200      	movs	r2, #0
 80012c6:	e68b      	b.n	8000fe0 <__aeabi_fsub+0xb8>
 80012c8:	4663      	mov	r3, ip
 80012ca:	2401      	movs	r4, #1
 80012cc:	1acf      	subs	r7, r1, r3
 80012ce:	4034      	ands	r4, r6
 80012d0:	e664      	b.n	8000f9c <__aeabi_fsub+0x74>
 80012d2:	4461      	add	r1, ip
 80012d4:	014b      	lsls	r3, r1, #5
 80012d6:	d56d      	bpl.n	80013b4 <__aeabi_fsub+0x48c>
 80012d8:	0848      	lsrs	r0, r1, #1
 80012da:	4944      	ldr	r1, [pc, #272]	@ (80013ec <__aeabi_fsub+0x4c4>)
 80012dc:	4001      	ands	r1, r0
 80012de:	0743      	lsls	r3, r0, #29
 80012e0:	d02c      	beq.n	800133c <__aeabi_fsub+0x414>
 80012e2:	230f      	movs	r3, #15
 80012e4:	4003      	ands	r3, r0
 80012e6:	2b04      	cmp	r3, #4
 80012e8:	d028      	beq.n	800133c <__aeabi_fsub+0x414>
 80012ea:	1d0b      	adds	r3, r1, #4
 80012ec:	469c      	mov	ip, r3
 80012ee:	2302      	movs	r3, #2
 80012f0:	e690      	b.n	8001014 <__aeabi_fsub+0xec>
 80012f2:	2900      	cmp	r1, #0
 80012f4:	d100      	bne.n	80012f8 <__aeabi_fsub+0x3d0>
 80012f6:	e72b      	b.n	8001150 <__aeabi_fsub+0x228>
 80012f8:	2380      	movs	r3, #128	@ 0x80
 80012fa:	03db      	lsls	r3, r3, #15
 80012fc:	429f      	cmp	r7, r3
 80012fe:	d200      	bcs.n	8001302 <__aeabi_fsub+0x3da>
 8001300:	e726      	b.n	8001150 <__aeabi_fsub+0x228>
 8001302:	4298      	cmp	r0, r3
 8001304:	d300      	bcc.n	8001308 <__aeabi_fsub+0x3e0>
 8001306:	e723      	b.n	8001150 <__aeabi_fsub+0x228>
 8001308:	2401      	movs	r4, #1
 800130a:	4034      	ands	r4, r6
 800130c:	0007      	movs	r7, r0
 800130e:	e71f      	b.n	8001150 <__aeabi_fsub+0x228>
 8001310:	0034      	movs	r4, r6
 8001312:	468c      	mov	ip, r1
 8001314:	e67e      	b.n	8001014 <__aeabi_fsub+0xec>
 8001316:	2301      	movs	r3, #1
 8001318:	08cf      	lsrs	r7, r1, #3
 800131a:	e680      	b.n	800101e <__aeabi_fsub+0xf6>
 800131c:	2300      	movs	r3, #0
 800131e:	e67e      	b.n	800101e <__aeabi_fsub+0xf6>
 8001320:	2020      	movs	r0, #32
 8001322:	4665      	mov	r5, ip
 8001324:	1b80      	subs	r0, r0, r6
 8001326:	4085      	lsls	r5, r0
 8001328:	4663      	mov	r3, ip
 800132a:	0028      	movs	r0, r5
 800132c:	40f3      	lsrs	r3, r6
 800132e:	1e45      	subs	r5, r0, #1
 8001330:	41a8      	sbcs	r0, r5
 8001332:	4303      	orrs	r3, r0
 8001334:	469c      	mov	ip, r3
 8001336:	0015      	movs	r5, r2
 8001338:	448c      	add	ip, r1
 800133a:	e76d      	b.n	8001218 <__aeabi_fsub+0x2f0>
 800133c:	2302      	movs	r3, #2
 800133e:	08cf      	lsrs	r7, r1, #3
 8001340:	e66d      	b.n	800101e <__aeabi_fsub+0xf6>
 8001342:	1b0f      	subs	r7, r1, r4
 8001344:	017b      	lsls	r3, r7, #5
 8001346:	d528      	bpl.n	800139a <__aeabi_fsub+0x472>
 8001348:	01bf      	lsls	r7, r7, #6
 800134a:	09bf      	lsrs	r7, r7, #6
 800134c:	0038      	movs	r0, r7
 800134e:	f000 fd91 	bl	8001e74 <__clzsi2>
 8001352:	003b      	movs	r3, r7
 8001354:	3805      	subs	r0, #5
 8001356:	4083      	lsls	r3, r0
 8001358:	0034      	movs	r4, r6
 800135a:	2501      	movs	r5, #1
 800135c:	e6ca      	b.n	80010f4 <__aeabi_fsub+0x1cc>
 800135e:	2900      	cmp	r1, #0
 8001360:	d100      	bne.n	8001364 <__aeabi_fsub+0x43c>
 8001362:	e6b5      	b.n	80010d0 <__aeabi_fsub+0x1a8>
 8001364:	2401      	movs	r4, #1
 8001366:	0007      	movs	r7, r0
 8001368:	4034      	ands	r4, r6
 800136a:	e658      	b.n	800101e <__aeabi_fsub+0xf6>
 800136c:	4663      	mov	r3, ip
 800136e:	2b00      	cmp	r3, #0
 8001370:	d100      	bne.n	8001374 <__aeabi_fsub+0x44c>
 8001372:	e6e9      	b.n	8001148 <__aeabi_fsub+0x220>
 8001374:	2900      	cmp	r1, #0
 8001376:	d100      	bne.n	800137a <__aeabi_fsub+0x452>
 8001378:	e6ea      	b.n	8001150 <__aeabi_fsub+0x228>
 800137a:	2380      	movs	r3, #128	@ 0x80
 800137c:	03db      	lsls	r3, r3, #15
 800137e:	429f      	cmp	r7, r3
 8001380:	d200      	bcs.n	8001384 <__aeabi_fsub+0x45c>
 8001382:	e6e5      	b.n	8001150 <__aeabi_fsub+0x228>
 8001384:	4298      	cmp	r0, r3
 8001386:	d300      	bcc.n	800138a <__aeabi_fsub+0x462>
 8001388:	e6e2      	b.n	8001150 <__aeabi_fsub+0x228>
 800138a:	0007      	movs	r7, r0
 800138c:	e6e0      	b.n	8001150 <__aeabi_fsub+0x228>
 800138e:	2900      	cmp	r1, #0
 8001390:	d100      	bne.n	8001394 <__aeabi_fsub+0x46c>
 8001392:	e69e      	b.n	80010d2 <__aeabi_fsub+0x1aa>
 8001394:	2300      	movs	r3, #0
 8001396:	08cf      	lsrs	r7, r1, #3
 8001398:	e641      	b.n	800101e <__aeabi_fsub+0xf6>
 800139a:	0034      	movs	r4, r6
 800139c:	2301      	movs	r3, #1
 800139e:	08ff      	lsrs	r7, r7, #3
 80013a0:	e63d      	b.n	800101e <__aeabi_fsub+0xf6>
 80013a2:	2f00      	cmp	r7, #0
 80013a4:	d100      	bne.n	80013a8 <__aeabi_fsub+0x480>
 80013a6:	e693      	b.n	80010d0 <__aeabi_fsub+0x1a8>
 80013a8:	2300      	movs	r3, #0
 80013aa:	08ff      	lsrs	r7, r7, #3
 80013ac:	e637      	b.n	800101e <__aeabi_fsub+0xf6>
 80013ae:	2300      	movs	r3, #0
 80013b0:	08d7      	lsrs	r7, r2, #3
 80013b2:	e634      	b.n	800101e <__aeabi_fsub+0xf6>
 80013b4:	2301      	movs	r3, #1
 80013b6:	08cf      	lsrs	r7, r1, #3
 80013b8:	e631      	b.n	800101e <__aeabi_fsub+0xf6>
 80013ba:	2280      	movs	r2, #128	@ 0x80
 80013bc:	000b      	movs	r3, r1
 80013be:	04d2      	lsls	r2, r2, #19
 80013c0:	2001      	movs	r0, #1
 80013c2:	4013      	ands	r3, r2
 80013c4:	4211      	tst	r1, r2
 80013c6:	d000      	beq.n	80013ca <__aeabi_fsub+0x4a2>
 80013c8:	e6ae      	b.n	8001128 <__aeabi_fsub+0x200>
 80013ca:	08cf      	lsrs	r7, r1, #3
 80013cc:	e627      	b.n	800101e <__aeabi_fsub+0xf6>
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d100      	bne.n	80013d4 <__aeabi_fsub+0x4ac>
 80013d2:	e75f      	b.n	8001294 <__aeabi_fsub+0x36c>
 80013d4:	1b56      	subs	r6, r2, r5
 80013d6:	2d00      	cmp	r5, #0
 80013d8:	d101      	bne.n	80013de <__aeabi_fsub+0x4b6>
 80013da:	0033      	movs	r3, r6
 80013dc:	e6e7      	b.n	80011ae <__aeabi_fsub+0x286>
 80013de:	2380      	movs	r3, #128	@ 0x80
 80013e0:	4660      	mov	r0, ip
 80013e2:	04db      	lsls	r3, r3, #19
 80013e4:	4318      	orrs	r0, r3
 80013e6:	4684      	mov	ip, r0
 80013e8:	e6eb      	b.n	80011c2 <__aeabi_fsub+0x29a>
 80013ea:	46c0      	nop			@ (mov r8, r8)
 80013ec:	7dffffff 	.word	0x7dffffff

080013f0 <__aeabi_f2iz>:
 80013f0:	0241      	lsls	r1, r0, #9
 80013f2:	0042      	lsls	r2, r0, #1
 80013f4:	0fc3      	lsrs	r3, r0, #31
 80013f6:	0a49      	lsrs	r1, r1, #9
 80013f8:	2000      	movs	r0, #0
 80013fa:	0e12      	lsrs	r2, r2, #24
 80013fc:	2a7e      	cmp	r2, #126	@ 0x7e
 80013fe:	dd03      	ble.n	8001408 <__aeabi_f2iz+0x18>
 8001400:	2a9d      	cmp	r2, #157	@ 0x9d
 8001402:	dd02      	ble.n	800140a <__aeabi_f2iz+0x1a>
 8001404:	4a09      	ldr	r2, [pc, #36]	@ (800142c <__aeabi_f2iz+0x3c>)
 8001406:	1898      	adds	r0, r3, r2
 8001408:	4770      	bx	lr
 800140a:	2080      	movs	r0, #128	@ 0x80
 800140c:	0400      	lsls	r0, r0, #16
 800140e:	4301      	orrs	r1, r0
 8001410:	2a95      	cmp	r2, #149	@ 0x95
 8001412:	dc07      	bgt.n	8001424 <__aeabi_f2iz+0x34>
 8001414:	2096      	movs	r0, #150	@ 0x96
 8001416:	1a82      	subs	r2, r0, r2
 8001418:	40d1      	lsrs	r1, r2
 800141a:	4248      	negs	r0, r1
 800141c:	2b00      	cmp	r3, #0
 800141e:	d1f3      	bne.n	8001408 <__aeabi_f2iz+0x18>
 8001420:	0008      	movs	r0, r1
 8001422:	e7f1      	b.n	8001408 <__aeabi_f2iz+0x18>
 8001424:	3a96      	subs	r2, #150	@ 0x96
 8001426:	4091      	lsls	r1, r2
 8001428:	e7f7      	b.n	800141a <__aeabi_f2iz+0x2a>
 800142a:	46c0      	nop			@ (mov r8, r8)
 800142c:	7fffffff 	.word	0x7fffffff

08001430 <__aeabi_i2f>:
 8001430:	b570      	push	{r4, r5, r6, lr}
 8001432:	2800      	cmp	r0, #0
 8001434:	d012      	beq.n	800145c <__aeabi_i2f+0x2c>
 8001436:	17c3      	asrs	r3, r0, #31
 8001438:	18c5      	adds	r5, r0, r3
 800143a:	405d      	eors	r5, r3
 800143c:	0fc4      	lsrs	r4, r0, #31
 800143e:	0028      	movs	r0, r5
 8001440:	f000 fd18 	bl	8001e74 <__clzsi2>
 8001444:	239e      	movs	r3, #158	@ 0x9e
 8001446:	1a1b      	subs	r3, r3, r0
 8001448:	2b96      	cmp	r3, #150	@ 0x96
 800144a:	dc0f      	bgt.n	800146c <__aeabi_i2f+0x3c>
 800144c:	2808      	cmp	r0, #8
 800144e:	d038      	beq.n	80014c2 <__aeabi_i2f+0x92>
 8001450:	3808      	subs	r0, #8
 8001452:	4085      	lsls	r5, r0
 8001454:	026d      	lsls	r5, r5, #9
 8001456:	0a6d      	lsrs	r5, r5, #9
 8001458:	b2d8      	uxtb	r0, r3
 800145a:	e002      	b.n	8001462 <__aeabi_i2f+0x32>
 800145c:	2400      	movs	r4, #0
 800145e:	2000      	movs	r0, #0
 8001460:	2500      	movs	r5, #0
 8001462:	05c0      	lsls	r0, r0, #23
 8001464:	4328      	orrs	r0, r5
 8001466:	07e4      	lsls	r4, r4, #31
 8001468:	4320      	orrs	r0, r4
 800146a:	bd70      	pop	{r4, r5, r6, pc}
 800146c:	2b99      	cmp	r3, #153	@ 0x99
 800146e:	dc14      	bgt.n	800149a <__aeabi_i2f+0x6a>
 8001470:	1f42      	subs	r2, r0, #5
 8001472:	4095      	lsls	r5, r2
 8001474:	002a      	movs	r2, r5
 8001476:	4915      	ldr	r1, [pc, #84]	@ (80014cc <__aeabi_i2f+0x9c>)
 8001478:	4011      	ands	r1, r2
 800147a:	0755      	lsls	r5, r2, #29
 800147c:	d01c      	beq.n	80014b8 <__aeabi_i2f+0x88>
 800147e:	250f      	movs	r5, #15
 8001480:	402a      	ands	r2, r5
 8001482:	2a04      	cmp	r2, #4
 8001484:	d018      	beq.n	80014b8 <__aeabi_i2f+0x88>
 8001486:	3104      	adds	r1, #4
 8001488:	08ca      	lsrs	r2, r1, #3
 800148a:	0149      	lsls	r1, r1, #5
 800148c:	d515      	bpl.n	80014ba <__aeabi_i2f+0x8a>
 800148e:	239f      	movs	r3, #159	@ 0x9f
 8001490:	0252      	lsls	r2, r2, #9
 8001492:	1a18      	subs	r0, r3, r0
 8001494:	0a55      	lsrs	r5, r2, #9
 8001496:	b2c0      	uxtb	r0, r0
 8001498:	e7e3      	b.n	8001462 <__aeabi_i2f+0x32>
 800149a:	2205      	movs	r2, #5
 800149c:	0029      	movs	r1, r5
 800149e:	1a12      	subs	r2, r2, r0
 80014a0:	40d1      	lsrs	r1, r2
 80014a2:	0002      	movs	r2, r0
 80014a4:	321b      	adds	r2, #27
 80014a6:	4095      	lsls	r5, r2
 80014a8:	002a      	movs	r2, r5
 80014aa:	1e55      	subs	r5, r2, #1
 80014ac:	41aa      	sbcs	r2, r5
 80014ae:	430a      	orrs	r2, r1
 80014b0:	4906      	ldr	r1, [pc, #24]	@ (80014cc <__aeabi_i2f+0x9c>)
 80014b2:	4011      	ands	r1, r2
 80014b4:	0755      	lsls	r5, r2, #29
 80014b6:	d1e2      	bne.n	800147e <__aeabi_i2f+0x4e>
 80014b8:	08ca      	lsrs	r2, r1, #3
 80014ba:	0252      	lsls	r2, r2, #9
 80014bc:	0a55      	lsrs	r5, r2, #9
 80014be:	b2d8      	uxtb	r0, r3
 80014c0:	e7cf      	b.n	8001462 <__aeabi_i2f+0x32>
 80014c2:	026d      	lsls	r5, r5, #9
 80014c4:	0a6d      	lsrs	r5, r5, #9
 80014c6:	308e      	adds	r0, #142	@ 0x8e
 80014c8:	e7cb      	b.n	8001462 <__aeabi_i2f+0x32>
 80014ca:	46c0      	nop			@ (mov r8, r8)
 80014cc:	fbffffff 	.word	0xfbffffff

080014d0 <__eqdf2>:
 80014d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014d2:	4657      	mov	r7, sl
 80014d4:	46de      	mov	lr, fp
 80014d6:	464e      	mov	r6, r9
 80014d8:	4645      	mov	r5, r8
 80014da:	b5e0      	push	{r5, r6, r7, lr}
 80014dc:	000d      	movs	r5, r1
 80014de:	0004      	movs	r4, r0
 80014e0:	0fe8      	lsrs	r0, r5, #31
 80014e2:	4683      	mov	fp, r0
 80014e4:	0309      	lsls	r1, r1, #12
 80014e6:	0fd8      	lsrs	r0, r3, #31
 80014e8:	0b09      	lsrs	r1, r1, #12
 80014ea:	4682      	mov	sl, r0
 80014ec:	4819      	ldr	r0, [pc, #100]	@ (8001554 <__eqdf2+0x84>)
 80014ee:	468c      	mov	ip, r1
 80014f0:	031f      	lsls	r7, r3, #12
 80014f2:	0069      	lsls	r1, r5, #1
 80014f4:	005e      	lsls	r6, r3, #1
 80014f6:	0d49      	lsrs	r1, r1, #21
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d76      	lsrs	r6, r6, #21
 80014fc:	4281      	cmp	r1, r0
 80014fe:	d018      	beq.n	8001532 <__eqdf2+0x62>
 8001500:	4286      	cmp	r6, r0
 8001502:	d00f      	beq.n	8001524 <__eqdf2+0x54>
 8001504:	2001      	movs	r0, #1
 8001506:	42b1      	cmp	r1, r6
 8001508:	d10d      	bne.n	8001526 <__eqdf2+0x56>
 800150a:	45bc      	cmp	ip, r7
 800150c:	d10b      	bne.n	8001526 <__eqdf2+0x56>
 800150e:	4294      	cmp	r4, r2
 8001510:	d109      	bne.n	8001526 <__eqdf2+0x56>
 8001512:	45d3      	cmp	fp, sl
 8001514:	d01c      	beq.n	8001550 <__eqdf2+0x80>
 8001516:	2900      	cmp	r1, #0
 8001518:	d105      	bne.n	8001526 <__eqdf2+0x56>
 800151a:	4660      	mov	r0, ip
 800151c:	4320      	orrs	r0, r4
 800151e:	1e43      	subs	r3, r0, #1
 8001520:	4198      	sbcs	r0, r3
 8001522:	e000      	b.n	8001526 <__eqdf2+0x56>
 8001524:	2001      	movs	r0, #1
 8001526:	bcf0      	pop	{r4, r5, r6, r7}
 8001528:	46bb      	mov	fp, r7
 800152a:	46b2      	mov	sl, r6
 800152c:	46a9      	mov	r9, r5
 800152e:	46a0      	mov	r8, r4
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	2001      	movs	r0, #1
 8001534:	428e      	cmp	r6, r1
 8001536:	d1f6      	bne.n	8001526 <__eqdf2+0x56>
 8001538:	4661      	mov	r1, ip
 800153a:	4339      	orrs	r1, r7
 800153c:	000f      	movs	r7, r1
 800153e:	4317      	orrs	r7, r2
 8001540:	4327      	orrs	r7, r4
 8001542:	d1f0      	bne.n	8001526 <__eqdf2+0x56>
 8001544:	465b      	mov	r3, fp
 8001546:	4652      	mov	r2, sl
 8001548:	1a98      	subs	r0, r3, r2
 800154a:	1e43      	subs	r3, r0, #1
 800154c:	4198      	sbcs	r0, r3
 800154e:	e7ea      	b.n	8001526 <__eqdf2+0x56>
 8001550:	2000      	movs	r0, #0
 8001552:	e7e8      	b.n	8001526 <__eqdf2+0x56>
 8001554:	000007ff 	.word	0x000007ff

08001558 <__gedf2>:
 8001558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800155a:	4657      	mov	r7, sl
 800155c:	464e      	mov	r6, r9
 800155e:	4645      	mov	r5, r8
 8001560:	46de      	mov	lr, fp
 8001562:	b5e0      	push	{r5, r6, r7, lr}
 8001564:	000d      	movs	r5, r1
 8001566:	030e      	lsls	r6, r1, #12
 8001568:	0049      	lsls	r1, r1, #1
 800156a:	0d49      	lsrs	r1, r1, #21
 800156c:	468a      	mov	sl, r1
 800156e:	0fdf      	lsrs	r7, r3, #31
 8001570:	0fe9      	lsrs	r1, r5, #31
 8001572:	46bc      	mov	ip, r7
 8001574:	b083      	sub	sp, #12
 8001576:	4f2f      	ldr	r7, [pc, #188]	@ (8001634 <__gedf2+0xdc>)
 8001578:	0004      	movs	r4, r0
 800157a:	4680      	mov	r8, r0
 800157c:	9101      	str	r1, [sp, #4]
 800157e:	0058      	lsls	r0, r3, #1
 8001580:	0319      	lsls	r1, r3, #12
 8001582:	4691      	mov	r9, r2
 8001584:	0b36      	lsrs	r6, r6, #12
 8001586:	0b09      	lsrs	r1, r1, #12
 8001588:	0d40      	lsrs	r0, r0, #21
 800158a:	45ba      	cmp	sl, r7
 800158c:	d01d      	beq.n	80015ca <__gedf2+0x72>
 800158e:	42b8      	cmp	r0, r7
 8001590:	d00d      	beq.n	80015ae <__gedf2+0x56>
 8001592:	4657      	mov	r7, sl
 8001594:	2f00      	cmp	r7, #0
 8001596:	d12a      	bne.n	80015ee <__gedf2+0x96>
 8001598:	4334      	orrs	r4, r6
 800159a:	2800      	cmp	r0, #0
 800159c:	d124      	bne.n	80015e8 <__gedf2+0x90>
 800159e:	430a      	orrs	r2, r1
 80015a0:	d036      	beq.n	8001610 <__gedf2+0xb8>
 80015a2:	2c00      	cmp	r4, #0
 80015a4:	d141      	bne.n	800162a <__gedf2+0xd2>
 80015a6:	4663      	mov	r3, ip
 80015a8:	0058      	lsls	r0, r3, #1
 80015aa:	3801      	subs	r0, #1
 80015ac:	e015      	b.n	80015da <__gedf2+0x82>
 80015ae:	4311      	orrs	r1, r2
 80015b0:	d138      	bne.n	8001624 <__gedf2+0xcc>
 80015b2:	4653      	mov	r3, sl
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d101      	bne.n	80015bc <__gedf2+0x64>
 80015b8:	4326      	orrs	r6, r4
 80015ba:	d0f4      	beq.n	80015a6 <__gedf2+0x4e>
 80015bc:	9b01      	ldr	r3, [sp, #4]
 80015be:	4563      	cmp	r3, ip
 80015c0:	d107      	bne.n	80015d2 <__gedf2+0x7a>
 80015c2:	9b01      	ldr	r3, [sp, #4]
 80015c4:	0058      	lsls	r0, r3, #1
 80015c6:	3801      	subs	r0, #1
 80015c8:	e007      	b.n	80015da <__gedf2+0x82>
 80015ca:	4326      	orrs	r6, r4
 80015cc:	d12a      	bne.n	8001624 <__gedf2+0xcc>
 80015ce:	4550      	cmp	r0, sl
 80015d0:	d021      	beq.n	8001616 <__gedf2+0xbe>
 80015d2:	2001      	movs	r0, #1
 80015d4:	9b01      	ldr	r3, [sp, #4]
 80015d6:	425f      	negs	r7, r3
 80015d8:	4338      	orrs	r0, r7
 80015da:	b003      	add	sp, #12
 80015dc:	bcf0      	pop	{r4, r5, r6, r7}
 80015de:	46bb      	mov	fp, r7
 80015e0:	46b2      	mov	sl, r6
 80015e2:	46a9      	mov	r9, r5
 80015e4:	46a0      	mov	r8, r4
 80015e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d0dc      	beq.n	80015a6 <__gedf2+0x4e>
 80015ec:	e7e6      	b.n	80015bc <__gedf2+0x64>
 80015ee:	2800      	cmp	r0, #0
 80015f0:	d0ef      	beq.n	80015d2 <__gedf2+0x7a>
 80015f2:	9b01      	ldr	r3, [sp, #4]
 80015f4:	4563      	cmp	r3, ip
 80015f6:	d1ec      	bne.n	80015d2 <__gedf2+0x7a>
 80015f8:	4582      	cmp	sl, r0
 80015fa:	dcea      	bgt.n	80015d2 <__gedf2+0x7a>
 80015fc:	dbe1      	blt.n	80015c2 <__gedf2+0x6a>
 80015fe:	428e      	cmp	r6, r1
 8001600:	d8e7      	bhi.n	80015d2 <__gedf2+0x7a>
 8001602:	d1de      	bne.n	80015c2 <__gedf2+0x6a>
 8001604:	45c8      	cmp	r8, r9
 8001606:	d8e4      	bhi.n	80015d2 <__gedf2+0x7a>
 8001608:	2000      	movs	r0, #0
 800160a:	45c8      	cmp	r8, r9
 800160c:	d2e5      	bcs.n	80015da <__gedf2+0x82>
 800160e:	e7d8      	b.n	80015c2 <__gedf2+0x6a>
 8001610:	2c00      	cmp	r4, #0
 8001612:	d0e2      	beq.n	80015da <__gedf2+0x82>
 8001614:	e7dd      	b.n	80015d2 <__gedf2+0x7a>
 8001616:	4311      	orrs	r1, r2
 8001618:	d104      	bne.n	8001624 <__gedf2+0xcc>
 800161a:	9b01      	ldr	r3, [sp, #4]
 800161c:	4563      	cmp	r3, ip
 800161e:	d1d8      	bne.n	80015d2 <__gedf2+0x7a>
 8001620:	2000      	movs	r0, #0
 8001622:	e7da      	b.n	80015da <__gedf2+0x82>
 8001624:	2002      	movs	r0, #2
 8001626:	4240      	negs	r0, r0
 8001628:	e7d7      	b.n	80015da <__gedf2+0x82>
 800162a:	9b01      	ldr	r3, [sp, #4]
 800162c:	4563      	cmp	r3, ip
 800162e:	d0e6      	beq.n	80015fe <__gedf2+0xa6>
 8001630:	e7cf      	b.n	80015d2 <__gedf2+0x7a>
 8001632:	46c0      	nop			@ (mov r8, r8)
 8001634:	000007ff 	.word	0x000007ff

08001638 <__ledf2>:
 8001638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800163a:	4657      	mov	r7, sl
 800163c:	464e      	mov	r6, r9
 800163e:	4645      	mov	r5, r8
 8001640:	46de      	mov	lr, fp
 8001642:	b5e0      	push	{r5, r6, r7, lr}
 8001644:	000d      	movs	r5, r1
 8001646:	030e      	lsls	r6, r1, #12
 8001648:	0049      	lsls	r1, r1, #1
 800164a:	0d49      	lsrs	r1, r1, #21
 800164c:	468a      	mov	sl, r1
 800164e:	0fdf      	lsrs	r7, r3, #31
 8001650:	0fe9      	lsrs	r1, r5, #31
 8001652:	46bc      	mov	ip, r7
 8001654:	b083      	sub	sp, #12
 8001656:	4f2e      	ldr	r7, [pc, #184]	@ (8001710 <__ledf2+0xd8>)
 8001658:	0004      	movs	r4, r0
 800165a:	4680      	mov	r8, r0
 800165c:	9101      	str	r1, [sp, #4]
 800165e:	0058      	lsls	r0, r3, #1
 8001660:	0319      	lsls	r1, r3, #12
 8001662:	4691      	mov	r9, r2
 8001664:	0b36      	lsrs	r6, r6, #12
 8001666:	0b09      	lsrs	r1, r1, #12
 8001668:	0d40      	lsrs	r0, r0, #21
 800166a:	45ba      	cmp	sl, r7
 800166c:	d01e      	beq.n	80016ac <__ledf2+0x74>
 800166e:	42b8      	cmp	r0, r7
 8001670:	d00d      	beq.n	800168e <__ledf2+0x56>
 8001672:	4657      	mov	r7, sl
 8001674:	2f00      	cmp	r7, #0
 8001676:	d127      	bne.n	80016c8 <__ledf2+0x90>
 8001678:	4334      	orrs	r4, r6
 800167a:	2800      	cmp	r0, #0
 800167c:	d133      	bne.n	80016e6 <__ledf2+0xae>
 800167e:	430a      	orrs	r2, r1
 8001680:	d034      	beq.n	80016ec <__ledf2+0xb4>
 8001682:	2c00      	cmp	r4, #0
 8001684:	d140      	bne.n	8001708 <__ledf2+0xd0>
 8001686:	4663      	mov	r3, ip
 8001688:	0058      	lsls	r0, r3, #1
 800168a:	3801      	subs	r0, #1
 800168c:	e015      	b.n	80016ba <__ledf2+0x82>
 800168e:	4311      	orrs	r1, r2
 8001690:	d112      	bne.n	80016b8 <__ledf2+0x80>
 8001692:	4653      	mov	r3, sl
 8001694:	2b00      	cmp	r3, #0
 8001696:	d101      	bne.n	800169c <__ledf2+0x64>
 8001698:	4326      	orrs	r6, r4
 800169a:	d0f4      	beq.n	8001686 <__ledf2+0x4e>
 800169c:	9b01      	ldr	r3, [sp, #4]
 800169e:	4563      	cmp	r3, ip
 80016a0:	d01d      	beq.n	80016de <__ledf2+0xa6>
 80016a2:	2001      	movs	r0, #1
 80016a4:	9b01      	ldr	r3, [sp, #4]
 80016a6:	425f      	negs	r7, r3
 80016a8:	4338      	orrs	r0, r7
 80016aa:	e006      	b.n	80016ba <__ledf2+0x82>
 80016ac:	4326      	orrs	r6, r4
 80016ae:	d103      	bne.n	80016b8 <__ledf2+0x80>
 80016b0:	4550      	cmp	r0, sl
 80016b2:	d1f6      	bne.n	80016a2 <__ledf2+0x6a>
 80016b4:	4311      	orrs	r1, r2
 80016b6:	d01c      	beq.n	80016f2 <__ledf2+0xba>
 80016b8:	2002      	movs	r0, #2
 80016ba:	b003      	add	sp, #12
 80016bc:	bcf0      	pop	{r4, r5, r6, r7}
 80016be:	46bb      	mov	fp, r7
 80016c0:	46b2      	mov	sl, r6
 80016c2:	46a9      	mov	r9, r5
 80016c4:	46a0      	mov	r8, r4
 80016c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016c8:	2800      	cmp	r0, #0
 80016ca:	d0ea      	beq.n	80016a2 <__ledf2+0x6a>
 80016cc:	9b01      	ldr	r3, [sp, #4]
 80016ce:	4563      	cmp	r3, ip
 80016d0:	d1e7      	bne.n	80016a2 <__ledf2+0x6a>
 80016d2:	4582      	cmp	sl, r0
 80016d4:	dce5      	bgt.n	80016a2 <__ledf2+0x6a>
 80016d6:	db02      	blt.n	80016de <__ledf2+0xa6>
 80016d8:	428e      	cmp	r6, r1
 80016da:	d8e2      	bhi.n	80016a2 <__ledf2+0x6a>
 80016dc:	d00e      	beq.n	80016fc <__ledf2+0xc4>
 80016de:	9b01      	ldr	r3, [sp, #4]
 80016e0:	0058      	lsls	r0, r3, #1
 80016e2:	3801      	subs	r0, #1
 80016e4:	e7e9      	b.n	80016ba <__ledf2+0x82>
 80016e6:	2c00      	cmp	r4, #0
 80016e8:	d0cd      	beq.n	8001686 <__ledf2+0x4e>
 80016ea:	e7d7      	b.n	800169c <__ledf2+0x64>
 80016ec:	2c00      	cmp	r4, #0
 80016ee:	d0e4      	beq.n	80016ba <__ledf2+0x82>
 80016f0:	e7d7      	b.n	80016a2 <__ledf2+0x6a>
 80016f2:	9b01      	ldr	r3, [sp, #4]
 80016f4:	2000      	movs	r0, #0
 80016f6:	4563      	cmp	r3, ip
 80016f8:	d0df      	beq.n	80016ba <__ledf2+0x82>
 80016fa:	e7d2      	b.n	80016a2 <__ledf2+0x6a>
 80016fc:	45c8      	cmp	r8, r9
 80016fe:	d8d0      	bhi.n	80016a2 <__ledf2+0x6a>
 8001700:	2000      	movs	r0, #0
 8001702:	45c8      	cmp	r8, r9
 8001704:	d2d9      	bcs.n	80016ba <__ledf2+0x82>
 8001706:	e7ea      	b.n	80016de <__ledf2+0xa6>
 8001708:	9b01      	ldr	r3, [sp, #4]
 800170a:	4563      	cmp	r3, ip
 800170c:	d0e4      	beq.n	80016d8 <__ledf2+0xa0>
 800170e:	e7c8      	b.n	80016a2 <__ledf2+0x6a>
 8001710:	000007ff 	.word	0x000007ff

08001714 <__aeabi_dmul>:
 8001714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001716:	4657      	mov	r7, sl
 8001718:	464e      	mov	r6, r9
 800171a:	46de      	mov	lr, fp
 800171c:	4645      	mov	r5, r8
 800171e:	b5e0      	push	{r5, r6, r7, lr}
 8001720:	001f      	movs	r7, r3
 8001722:	030b      	lsls	r3, r1, #12
 8001724:	0b1b      	lsrs	r3, r3, #12
 8001726:	0016      	movs	r6, r2
 8001728:	469a      	mov	sl, r3
 800172a:	0fca      	lsrs	r2, r1, #31
 800172c:	004b      	lsls	r3, r1, #1
 800172e:	0004      	movs	r4, r0
 8001730:	4691      	mov	r9, r2
 8001732:	b085      	sub	sp, #20
 8001734:	0d5b      	lsrs	r3, r3, #21
 8001736:	d100      	bne.n	800173a <__aeabi_dmul+0x26>
 8001738:	e1cf      	b.n	8001ada <__aeabi_dmul+0x3c6>
 800173a:	4acd      	ldr	r2, [pc, #820]	@ (8001a70 <__aeabi_dmul+0x35c>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d055      	beq.n	80017ec <__aeabi_dmul+0xd8>
 8001740:	4651      	mov	r1, sl
 8001742:	0f42      	lsrs	r2, r0, #29
 8001744:	00c9      	lsls	r1, r1, #3
 8001746:	430a      	orrs	r2, r1
 8001748:	2180      	movs	r1, #128	@ 0x80
 800174a:	0409      	lsls	r1, r1, #16
 800174c:	4311      	orrs	r1, r2
 800174e:	00c2      	lsls	r2, r0, #3
 8001750:	4690      	mov	r8, r2
 8001752:	4ac8      	ldr	r2, [pc, #800]	@ (8001a74 <__aeabi_dmul+0x360>)
 8001754:	468a      	mov	sl, r1
 8001756:	4693      	mov	fp, r2
 8001758:	449b      	add	fp, r3
 800175a:	2300      	movs	r3, #0
 800175c:	2500      	movs	r5, #0
 800175e:	9302      	str	r3, [sp, #8]
 8001760:	033c      	lsls	r4, r7, #12
 8001762:	007b      	lsls	r3, r7, #1
 8001764:	0ffa      	lsrs	r2, r7, #31
 8001766:	9601      	str	r6, [sp, #4]
 8001768:	0b24      	lsrs	r4, r4, #12
 800176a:	0d5b      	lsrs	r3, r3, #21
 800176c:	9200      	str	r2, [sp, #0]
 800176e:	d100      	bne.n	8001772 <__aeabi_dmul+0x5e>
 8001770:	e188      	b.n	8001a84 <__aeabi_dmul+0x370>
 8001772:	4abf      	ldr	r2, [pc, #764]	@ (8001a70 <__aeabi_dmul+0x35c>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d100      	bne.n	800177a <__aeabi_dmul+0x66>
 8001778:	e092      	b.n	80018a0 <__aeabi_dmul+0x18c>
 800177a:	4abe      	ldr	r2, [pc, #760]	@ (8001a74 <__aeabi_dmul+0x360>)
 800177c:	4694      	mov	ip, r2
 800177e:	4463      	add	r3, ip
 8001780:	449b      	add	fp, r3
 8001782:	2d0a      	cmp	r5, #10
 8001784:	dc42      	bgt.n	800180c <__aeabi_dmul+0xf8>
 8001786:	00e4      	lsls	r4, r4, #3
 8001788:	0f73      	lsrs	r3, r6, #29
 800178a:	4323      	orrs	r3, r4
 800178c:	2480      	movs	r4, #128	@ 0x80
 800178e:	4649      	mov	r1, r9
 8001790:	0424      	lsls	r4, r4, #16
 8001792:	431c      	orrs	r4, r3
 8001794:	00f3      	lsls	r3, r6, #3
 8001796:	9301      	str	r3, [sp, #4]
 8001798:	9b00      	ldr	r3, [sp, #0]
 800179a:	2000      	movs	r0, #0
 800179c:	4059      	eors	r1, r3
 800179e:	b2cb      	uxtb	r3, r1
 80017a0:	9303      	str	r3, [sp, #12]
 80017a2:	2d02      	cmp	r5, #2
 80017a4:	dc00      	bgt.n	80017a8 <__aeabi_dmul+0x94>
 80017a6:	e094      	b.n	80018d2 <__aeabi_dmul+0x1be>
 80017a8:	2301      	movs	r3, #1
 80017aa:	40ab      	lsls	r3, r5
 80017ac:	001d      	movs	r5, r3
 80017ae:	23a6      	movs	r3, #166	@ 0xa6
 80017b0:	002a      	movs	r2, r5
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	401a      	ands	r2, r3
 80017b6:	421d      	tst	r5, r3
 80017b8:	d000      	beq.n	80017bc <__aeabi_dmul+0xa8>
 80017ba:	e229      	b.n	8001c10 <__aeabi_dmul+0x4fc>
 80017bc:	2390      	movs	r3, #144	@ 0x90
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	421d      	tst	r5, r3
 80017c2:	d100      	bne.n	80017c6 <__aeabi_dmul+0xb2>
 80017c4:	e24d      	b.n	8001c62 <__aeabi_dmul+0x54e>
 80017c6:	2300      	movs	r3, #0
 80017c8:	2480      	movs	r4, #128	@ 0x80
 80017ca:	4699      	mov	r9, r3
 80017cc:	0324      	lsls	r4, r4, #12
 80017ce:	4ba8      	ldr	r3, [pc, #672]	@ (8001a70 <__aeabi_dmul+0x35c>)
 80017d0:	0010      	movs	r0, r2
 80017d2:	464a      	mov	r2, r9
 80017d4:	051b      	lsls	r3, r3, #20
 80017d6:	4323      	orrs	r3, r4
 80017d8:	07d2      	lsls	r2, r2, #31
 80017da:	4313      	orrs	r3, r2
 80017dc:	0019      	movs	r1, r3
 80017de:	b005      	add	sp, #20
 80017e0:	bcf0      	pop	{r4, r5, r6, r7}
 80017e2:	46bb      	mov	fp, r7
 80017e4:	46b2      	mov	sl, r6
 80017e6:	46a9      	mov	r9, r5
 80017e8:	46a0      	mov	r8, r4
 80017ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017ec:	4652      	mov	r2, sl
 80017ee:	4302      	orrs	r2, r0
 80017f0:	4690      	mov	r8, r2
 80017f2:	d000      	beq.n	80017f6 <__aeabi_dmul+0xe2>
 80017f4:	e1ac      	b.n	8001b50 <__aeabi_dmul+0x43c>
 80017f6:	469b      	mov	fp, r3
 80017f8:	2302      	movs	r3, #2
 80017fa:	4692      	mov	sl, r2
 80017fc:	2508      	movs	r5, #8
 80017fe:	9302      	str	r3, [sp, #8]
 8001800:	e7ae      	b.n	8001760 <__aeabi_dmul+0x4c>
 8001802:	9b00      	ldr	r3, [sp, #0]
 8001804:	46a2      	mov	sl, r4
 8001806:	4699      	mov	r9, r3
 8001808:	9b01      	ldr	r3, [sp, #4]
 800180a:	4698      	mov	r8, r3
 800180c:	9b02      	ldr	r3, [sp, #8]
 800180e:	2b02      	cmp	r3, #2
 8001810:	d100      	bne.n	8001814 <__aeabi_dmul+0x100>
 8001812:	e1ca      	b.n	8001baa <__aeabi_dmul+0x496>
 8001814:	2b03      	cmp	r3, #3
 8001816:	d100      	bne.n	800181a <__aeabi_dmul+0x106>
 8001818:	e192      	b.n	8001b40 <__aeabi_dmul+0x42c>
 800181a:	2b01      	cmp	r3, #1
 800181c:	d110      	bne.n	8001840 <__aeabi_dmul+0x12c>
 800181e:	2300      	movs	r3, #0
 8001820:	2400      	movs	r4, #0
 8001822:	2200      	movs	r2, #0
 8001824:	e7d4      	b.n	80017d0 <__aeabi_dmul+0xbc>
 8001826:	2201      	movs	r2, #1
 8001828:	087b      	lsrs	r3, r7, #1
 800182a:	403a      	ands	r2, r7
 800182c:	4313      	orrs	r3, r2
 800182e:	4652      	mov	r2, sl
 8001830:	07d2      	lsls	r2, r2, #31
 8001832:	4313      	orrs	r3, r2
 8001834:	4698      	mov	r8, r3
 8001836:	4653      	mov	r3, sl
 8001838:	085b      	lsrs	r3, r3, #1
 800183a:	469a      	mov	sl, r3
 800183c:	9b03      	ldr	r3, [sp, #12]
 800183e:	4699      	mov	r9, r3
 8001840:	465b      	mov	r3, fp
 8001842:	1c58      	adds	r0, r3, #1
 8001844:	2380      	movs	r3, #128	@ 0x80
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	445b      	add	r3, fp
 800184a:	2b00      	cmp	r3, #0
 800184c:	dc00      	bgt.n	8001850 <__aeabi_dmul+0x13c>
 800184e:	e1b1      	b.n	8001bb4 <__aeabi_dmul+0x4a0>
 8001850:	4642      	mov	r2, r8
 8001852:	0752      	lsls	r2, r2, #29
 8001854:	d00b      	beq.n	800186e <__aeabi_dmul+0x15a>
 8001856:	220f      	movs	r2, #15
 8001858:	4641      	mov	r1, r8
 800185a:	400a      	ands	r2, r1
 800185c:	2a04      	cmp	r2, #4
 800185e:	d006      	beq.n	800186e <__aeabi_dmul+0x15a>
 8001860:	4642      	mov	r2, r8
 8001862:	1d11      	adds	r1, r2, #4
 8001864:	4541      	cmp	r1, r8
 8001866:	4192      	sbcs	r2, r2
 8001868:	4688      	mov	r8, r1
 800186a:	4252      	negs	r2, r2
 800186c:	4492      	add	sl, r2
 800186e:	4652      	mov	r2, sl
 8001870:	01d2      	lsls	r2, r2, #7
 8001872:	d506      	bpl.n	8001882 <__aeabi_dmul+0x16e>
 8001874:	4652      	mov	r2, sl
 8001876:	4b80      	ldr	r3, [pc, #512]	@ (8001a78 <__aeabi_dmul+0x364>)
 8001878:	401a      	ands	r2, r3
 800187a:	2380      	movs	r3, #128	@ 0x80
 800187c:	4692      	mov	sl, r2
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	18c3      	adds	r3, r0, r3
 8001882:	4a7e      	ldr	r2, [pc, #504]	@ (8001a7c <__aeabi_dmul+0x368>)
 8001884:	4293      	cmp	r3, r2
 8001886:	dd00      	ble.n	800188a <__aeabi_dmul+0x176>
 8001888:	e18f      	b.n	8001baa <__aeabi_dmul+0x496>
 800188a:	4642      	mov	r2, r8
 800188c:	08d1      	lsrs	r1, r2, #3
 800188e:	4652      	mov	r2, sl
 8001890:	0752      	lsls	r2, r2, #29
 8001892:	430a      	orrs	r2, r1
 8001894:	4651      	mov	r1, sl
 8001896:	055b      	lsls	r3, r3, #21
 8001898:	024c      	lsls	r4, r1, #9
 800189a:	0b24      	lsrs	r4, r4, #12
 800189c:	0d5b      	lsrs	r3, r3, #21
 800189e:	e797      	b.n	80017d0 <__aeabi_dmul+0xbc>
 80018a0:	4b73      	ldr	r3, [pc, #460]	@ (8001a70 <__aeabi_dmul+0x35c>)
 80018a2:	4326      	orrs	r6, r4
 80018a4:	469c      	mov	ip, r3
 80018a6:	44e3      	add	fp, ip
 80018a8:	2e00      	cmp	r6, #0
 80018aa:	d100      	bne.n	80018ae <__aeabi_dmul+0x19a>
 80018ac:	e16f      	b.n	8001b8e <__aeabi_dmul+0x47a>
 80018ae:	2303      	movs	r3, #3
 80018b0:	4649      	mov	r1, r9
 80018b2:	431d      	orrs	r5, r3
 80018b4:	9b00      	ldr	r3, [sp, #0]
 80018b6:	4059      	eors	r1, r3
 80018b8:	b2cb      	uxtb	r3, r1
 80018ba:	9303      	str	r3, [sp, #12]
 80018bc:	2d0a      	cmp	r5, #10
 80018be:	dd00      	ble.n	80018c2 <__aeabi_dmul+0x1ae>
 80018c0:	e133      	b.n	8001b2a <__aeabi_dmul+0x416>
 80018c2:	2301      	movs	r3, #1
 80018c4:	40ab      	lsls	r3, r5
 80018c6:	001d      	movs	r5, r3
 80018c8:	2303      	movs	r3, #3
 80018ca:	9302      	str	r3, [sp, #8]
 80018cc:	2288      	movs	r2, #136	@ 0x88
 80018ce:	422a      	tst	r2, r5
 80018d0:	d197      	bne.n	8001802 <__aeabi_dmul+0xee>
 80018d2:	4642      	mov	r2, r8
 80018d4:	4643      	mov	r3, r8
 80018d6:	0412      	lsls	r2, r2, #16
 80018d8:	0c12      	lsrs	r2, r2, #16
 80018da:	0016      	movs	r6, r2
 80018dc:	9801      	ldr	r0, [sp, #4]
 80018de:	0c1d      	lsrs	r5, r3, #16
 80018e0:	0c03      	lsrs	r3, r0, #16
 80018e2:	0400      	lsls	r0, r0, #16
 80018e4:	0c00      	lsrs	r0, r0, #16
 80018e6:	4346      	muls	r6, r0
 80018e8:	46b4      	mov	ip, r6
 80018ea:	001e      	movs	r6, r3
 80018ec:	436e      	muls	r6, r5
 80018ee:	9600      	str	r6, [sp, #0]
 80018f0:	0016      	movs	r6, r2
 80018f2:	0007      	movs	r7, r0
 80018f4:	435e      	muls	r6, r3
 80018f6:	4661      	mov	r1, ip
 80018f8:	46b0      	mov	r8, r6
 80018fa:	436f      	muls	r7, r5
 80018fc:	0c0e      	lsrs	r6, r1, #16
 80018fe:	44b8      	add	r8, r7
 8001900:	4446      	add	r6, r8
 8001902:	42b7      	cmp	r7, r6
 8001904:	d905      	bls.n	8001912 <__aeabi_dmul+0x1fe>
 8001906:	2180      	movs	r1, #128	@ 0x80
 8001908:	0249      	lsls	r1, r1, #9
 800190a:	4688      	mov	r8, r1
 800190c:	9f00      	ldr	r7, [sp, #0]
 800190e:	4447      	add	r7, r8
 8001910:	9700      	str	r7, [sp, #0]
 8001912:	4661      	mov	r1, ip
 8001914:	0409      	lsls	r1, r1, #16
 8001916:	0c09      	lsrs	r1, r1, #16
 8001918:	0c37      	lsrs	r7, r6, #16
 800191a:	0436      	lsls	r6, r6, #16
 800191c:	468c      	mov	ip, r1
 800191e:	0031      	movs	r1, r6
 8001920:	4461      	add	r1, ip
 8001922:	9101      	str	r1, [sp, #4]
 8001924:	0011      	movs	r1, r2
 8001926:	0c26      	lsrs	r6, r4, #16
 8001928:	0424      	lsls	r4, r4, #16
 800192a:	0c24      	lsrs	r4, r4, #16
 800192c:	4361      	muls	r1, r4
 800192e:	468c      	mov	ip, r1
 8001930:	0021      	movs	r1, r4
 8001932:	4369      	muls	r1, r5
 8001934:	4689      	mov	r9, r1
 8001936:	4661      	mov	r1, ip
 8001938:	0c09      	lsrs	r1, r1, #16
 800193a:	4688      	mov	r8, r1
 800193c:	4372      	muls	r2, r6
 800193e:	444a      	add	r2, r9
 8001940:	4442      	add	r2, r8
 8001942:	4375      	muls	r5, r6
 8001944:	4591      	cmp	r9, r2
 8001946:	d903      	bls.n	8001950 <__aeabi_dmul+0x23c>
 8001948:	2180      	movs	r1, #128	@ 0x80
 800194a:	0249      	lsls	r1, r1, #9
 800194c:	4688      	mov	r8, r1
 800194e:	4445      	add	r5, r8
 8001950:	0c11      	lsrs	r1, r2, #16
 8001952:	4688      	mov	r8, r1
 8001954:	4661      	mov	r1, ip
 8001956:	0409      	lsls	r1, r1, #16
 8001958:	0c09      	lsrs	r1, r1, #16
 800195a:	468c      	mov	ip, r1
 800195c:	0412      	lsls	r2, r2, #16
 800195e:	4462      	add	r2, ip
 8001960:	18b9      	adds	r1, r7, r2
 8001962:	9102      	str	r1, [sp, #8]
 8001964:	4651      	mov	r1, sl
 8001966:	0c09      	lsrs	r1, r1, #16
 8001968:	468c      	mov	ip, r1
 800196a:	4651      	mov	r1, sl
 800196c:	040f      	lsls	r7, r1, #16
 800196e:	0c3f      	lsrs	r7, r7, #16
 8001970:	0039      	movs	r1, r7
 8001972:	4341      	muls	r1, r0
 8001974:	4445      	add	r5, r8
 8001976:	4688      	mov	r8, r1
 8001978:	4661      	mov	r1, ip
 800197a:	4341      	muls	r1, r0
 800197c:	468a      	mov	sl, r1
 800197e:	4641      	mov	r1, r8
 8001980:	4660      	mov	r0, ip
 8001982:	0c09      	lsrs	r1, r1, #16
 8001984:	4689      	mov	r9, r1
 8001986:	4358      	muls	r0, r3
 8001988:	437b      	muls	r3, r7
 800198a:	4453      	add	r3, sl
 800198c:	444b      	add	r3, r9
 800198e:	459a      	cmp	sl, r3
 8001990:	d903      	bls.n	800199a <__aeabi_dmul+0x286>
 8001992:	2180      	movs	r1, #128	@ 0x80
 8001994:	0249      	lsls	r1, r1, #9
 8001996:	4689      	mov	r9, r1
 8001998:	4448      	add	r0, r9
 800199a:	0c19      	lsrs	r1, r3, #16
 800199c:	4689      	mov	r9, r1
 800199e:	4641      	mov	r1, r8
 80019a0:	0409      	lsls	r1, r1, #16
 80019a2:	0c09      	lsrs	r1, r1, #16
 80019a4:	4688      	mov	r8, r1
 80019a6:	0039      	movs	r1, r7
 80019a8:	4361      	muls	r1, r4
 80019aa:	041b      	lsls	r3, r3, #16
 80019ac:	4443      	add	r3, r8
 80019ae:	4688      	mov	r8, r1
 80019b0:	4661      	mov	r1, ip
 80019b2:	434c      	muls	r4, r1
 80019b4:	4371      	muls	r1, r6
 80019b6:	468c      	mov	ip, r1
 80019b8:	4641      	mov	r1, r8
 80019ba:	4377      	muls	r7, r6
 80019bc:	0c0e      	lsrs	r6, r1, #16
 80019be:	193f      	adds	r7, r7, r4
 80019c0:	19f6      	adds	r6, r6, r7
 80019c2:	4448      	add	r0, r9
 80019c4:	42b4      	cmp	r4, r6
 80019c6:	d903      	bls.n	80019d0 <__aeabi_dmul+0x2bc>
 80019c8:	2180      	movs	r1, #128	@ 0x80
 80019ca:	0249      	lsls	r1, r1, #9
 80019cc:	4689      	mov	r9, r1
 80019ce:	44cc      	add	ip, r9
 80019d0:	9902      	ldr	r1, [sp, #8]
 80019d2:	9f00      	ldr	r7, [sp, #0]
 80019d4:	4689      	mov	r9, r1
 80019d6:	0431      	lsls	r1, r6, #16
 80019d8:	444f      	add	r7, r9
 80019da:	4689      	mov	r9, r1
 80019dc:	4641      	mov	r1, r8
 80019de:	4297      	cmp	r7, r2
 80019e0:	4192      	sbcs	r2, r2
 80019e2:	040c      	lsls	r4, r1, #16
 80019e4:	0c24      	lsrs	r4, r4, #16
 80019e6:	444c      	add	r4, r9
 80019e8:	18ff      	adds	r7, r7, r3
 80019ea:	4252      	negs	r2, r2
 80019ec:	1964      	adds	r4, r4, r5
 80019ee:	18a1      	adds	r1, r4, r2
 80019f0:	429f      	cmp	r7, r3
 80019f2:	419b      	sbcs	r3, r3
 80019f4:	4688      	mov	r8, r1
 80019f6:	4682      	mov	sl, r0
 80019f8:	425b      	negs	r3, r3
 80019fa:	4699      	mov	r9, r3
 80019fc:	4590      	cmp	r8, r2
 80019fe:	4192      	sbcs	r2, r2
 8001a00:	42ac      	cmp	r4, r5
 8001a02:	41a4      	sbcs	r4, r4
 8001a04:	44c2      	add	sl, r8
 8001a06:	44d1      	add	r9, sl
 8001a08:	4252      	negs	r2, r2
 8001a0a:	4264      	negs	r4, r4
 8001a0c:	4314      	orrs	r4, r2
 8001a0e:	4599      	cmp	r9, r3
 8001a10:	419b      	sbcs	r3, r3
 8001a12:	4582      	cmp	sl, r0
 8001a14:	4192      	sbcs	r2, r2
 8001a16:	425b      	negs	r3, r3
 8001a18:	4252      	negs	r2, r2
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	464a      	mov	r2, r9
 8001a1e:	0c36      	lsrs	r6, r6, #16
 8001a20:	19a4      	adds	r4, r4, r6
 8001a22:	18e3      	adds	r3, r4, r3
 8001a24:	4463      	add	r3, ip
 8001a26:	025b      	lsls	r3, r3, #9
 8001a28:	0dd2      	lsrs	r2, r2, #23
 8001a2a:	431a      	orrs	r2, r3
 8001a2c:	9901      	ldr	r1, [sp, #4]
 8001a2e:	4692      	mov	sl, r2
 8001a30:	027a      	lsls	r2, r7, #9
 8001a32:	430a      	orrs	r2, r1
 8001a34:	1e50      	subs	r0, r2, #1
 8001a36:	4182      	sbcs	r2, r0
 8001a38:	0dff      	lsrs	r7, r7, #23
 8001a3a:	4317      	orrs	r7, r2
 8001a3c:	464a      	mov	r2, r9
 8001a3e:	0252      	lsls	r2, r2, #9
 8001a40:	4317      	orrs	r7, r2
 8001a42:	46b8      	mov	r8, r7
 8001a44:	01db      	lsls	r3, r3, #7
 8001a46:	d500      	bpl.n	8001a4a <__aeabi_dmul+0x336>
 8001a48:	e6ed      	b.n	8001826 <__aeabi_dmul+0x112>
 8001a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a80 <__aeabi_dmul+0x36c>)
 8001a4c:	9a03      	ldr	r2, [sp, #12]
 8001a4e:	445b      	add	r3, fp
 8001a50:	4691      	mov	r9, r2
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	dc00      	bgt.n	8001a58 <__aeabi_dmul+0x344>
 8001a56:	e0ac      	b.n	8001bb2 <__aeabi_dmul+0x49e>
 8001a58:	003a      	movs	r2, r7
 8001a5a:	0752      	lsls	r2, r2, #29
 8001a5c:	d100      	bne.n	8001a60 <__aeabi_dmul+0x34c>
 8001a5e:	e710      	b.n	8001882 <__aeabi_dmul+0x16e>
 8001a60:	220f      	movs	r2, #15
 8001a62:	4658      	mov	r0, fp
 8001a64:	403a      	ands	r2, r7
 8001a66:	2a04      	cmp	r2, #4
 8001a68:	d000      	beq.n	8001a6c <__aeabi_dmul+0x358>
 8001a6a:	e6f9      	b.n	8001860 <__aeabi_dmul+0x14c>
 8001a6c:	e709      	b.n	8001882 <__aeabi_dmul+0x16e>
 8001a6e:	46c0      	nop			@ (mov r8, r8)
 8001a70:	000007ff 	.word	0x000007ff
 8001a74:	fffffc01 	.word	0xfffffc01
 8001a78:	feffffff 	.word	0xfeffffff
 8001a7c:	000007fe 	.word	0x000007fe
 8001a80:	000003ff 	.word	0x000003ff
 8001a84:	0022      	movs	r2, r4
 8001a86:	4332      	orrs	r2, r6
 8001a88:	d06f      	beq.n	8001b6a <__aeabi_dmul+0x456>
 8001a8a:	2c00      	cmp	r4, #0
 8001a8c:	d100      	bne.n	8001a90 <__aeabi_dmul+0x37c>
 8001a8e:	e0c2      	b.n	8001c16 <__aeabi_dmul+0x502>
 8001a90:	0020      	movs	r0, r4
 8001a92:	f000 f9ef 	bl	8001e74 <__clzsi2>
 8001a96:	0002      	movs	r2, r0
 8001a98:	0003      	movs	r3, r0
 8001a9a:	3a0b      	subs	r2, #11
 8001a9c:	201d      	movs	r0, #29
 8001a9e:	1a82      	subs	r2, r0, r2
 8001aa0:	0030      	movs	r0, r6
 8001aa2:	0019      	movs	r1, r3
 8001aa4:	40d0      	lsrs	r0, r2
 8001aa6:	3908      	subs	r1, #8
 8001aa8:	408c      	lsls	r4, r1
 8001aaa:	0002      	movs	r2, r0
 8001aac:	4322      	orrs	r2, r4
 8001aae:	0034      	movs	r4, r6
 8001ab0:	408c      	lsls	r4, r1
 8001ab2:	4659      	mov	r1, fp
 8001ab4:	1acb      	subs	r3, r1, r3
 8001ab6:	4986      	ldr	r1, [pc, #536]	@ (8001cd0 <__aeabi_dmul+0x5bc>)
 8001ab8:	468b      	mov	fp, r1
 8001aba:	449b      	add	fp, r3
 8001abc:	2d0a      	cmp	r5, #10
 8001abe:	dd00      	ble.n	8001ac2 <__aeabi_dmul+0x3ae>
 8001ac0:	e6a4      	b.n	800180c <__aeabi_dmul+0xf8>
 8001ac2:	4649      	mov	r1, r9
 8001ac4:	9b00      	ldr	r3, [sp, #0]
 8001ac6:	9401      	str	r4, [sp, #4]
 8001ac8:	4059      	eors	r1, r3
 8001aca:	b2cb      	uxtb	r3, r1
 8001acc:	0014      	movs	r4, r2
 8001ace:	2000      	movs	r0, #0
 8001ad0:	9303      	str	r3, [sp, #12]
 8001ad2:	2d02      	cmp	r5, #2
 8001ad4:	dd00      	ble.n	8001ad8 <__aeabi_dmul+0x3c4>
 8001ad6:	e667      	b.n	80017a8 <__aeabi_dmul+0x94>
 8001ad8:	e6fb      	b.n	80018d2 <__aeabi_dmul+0x1be>
 8001ada:	4653      	mov	r3, sl
 8001adc:	4303      	orrs	r3, r0
 8001ade:	4698      	mov	r8, r3
 8001ae0:	d03c      	beq.n	8001b5c <__aeabi_dmul+0x448>
 8001ae2:	4653      	mov	r3, sl
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d100      	bne.n	8001aea <__aeabi_dmul+0x3d6>
 8001ae8:	e0a3      	b.n	8001c32 <__aeabi_dmul+0x51e>
 8001aea:	4650      	mov	r0, sl
 8001aec:	f000 f9c2 	bl	8001e74 <__clzsi2>
 8001af0:	230b      	movs	r3, #11
 8001af2:	425b      	negs	r3, r3
 8001af4:	469c      	mov	ip, r3
 8001af6:	0002      	movs	r2, r0
 8001af8:	4484      	add	ip, r0
 8001afa:	0011      	movs	r1, r2
 8001afc:	4650      	mov	r0, sl
 8001afe:	3908      	subs	r1, #8
 8001b00:	4088      	lsls	r0, r1
 8001b02:	231d      	movs	r3, #29
 8001b04:	4680      	mov	r8, r0
 8001b06:	4660      	mov	r0, ip
 8001b08:	1a1b      	subs	r3, r3, r0
 8001b0a:	0020      	movs	r0, r4
 8001b0c:	40d8      	lsrs	r0, r3
 8001b0e:	0003      	movs	r3, r0
 8001b10:	4640      	mov	r0, r8
 8001b12:	4303      	orrs	r3, r0
 8001b14:	469a      	mov	sl, r3
 8001b16:	0023      	movs	r3, r4
 8001b18:	408b      	lsls	r3, r1
 8001b1a:	4698      	mov	r8, r3
 8001b1c:	4b6c      	ldr	r3, [pc, #432]	@ (8001cd0 <__aeabi_dmul+0x5bc>)
 8001b1e:	2500      	movs	r5, #0
 8001b20:	1a9b      	subs	r3, r3, r2
 8001b22:	469b      	mov	fp, r3
 8001b24:	2300      	movs	r3, #0
 8001b26:	9302      	str	r3, [sp, #8]
 8001b28:	e61a      	b.n	8001760 <__aeabi_dmul+0x4c>
 8001b2a:	2d0f      	cmp	r5, #15
 8001b2c:	d000      	beq.n	8001b30 <__aeabi_dmul+0x41c>
 8001b2e:	e0c9      	b.n	8001cc4 <__aeabi_dmul+0x5b0>
 8001b30:	2380      	movs	r3, #128	@ 0x80
 8001b32:	4652      	mov	r2, sl
 8001b34:	031b      	lsls	r3, r3, #12
 8001b36:	421a      	tst	r2, r3
 8001b38:	d002      	beq.n	8001b40 <__aeabi_dmul+0x42c>
 8001b3a:	421c      	tst	r4, r3
 8001b3c:	d100      	bne.n	8001b40 <__aeabi_dmul+0x42c>
 8001b3e:	e092      	b.n	8001c66 <__aeabi_dmul+0x552>
 8001b40:	2480      	movs	r4, #128	@ 0x80
 8001b42:	4653      	mov	r3, sl
 8001b44:	0324      	lsls	r4, r4, #12
 8001b46:	431c      	orrs	r4, r3
 8001b48:	0324      	lsls	r4, r4, #12
 8001b4a:	4642      	mov	r2, r8
 8001b4c:	0b24      	lsrs	r4, r4, #12
 8001b4e:	e63e      	b.n	80017ce <__aeabi_dmul+0xba>
 8001b50:	469b      	mov	fp, r3
 8001b52:	2303      	movs	r3, #3
 8001b54:	4680      	mov	r8, r0
 8001b56:	250c      	movs	r5, #12
 8001b58:	9302      	str	r3, [sp, #8]
 8001b5a:	e601      	b.n	8001760 <__aeabi_dmul+0x4c>
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	469a      	mov	sl, r3
 8001b60:	469b      	mov	fp, r3
 8001b62:	3301      	adds	r3, #1
 8001b64:	2504      	movs	r5, #4
 8001b66:	9302      	str	r3, [sp, #8]
 8001b68:	e5fa      	b.n	8001760 <__aeabi_dmul+0x4c>
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	430d      	orrs	r5, r1
 8001b6e:	2d0a      	cmp	r5, #10
 8001b70:	dd00      	ble.n	8001b74 <__aeabi_dmul+0x460>
 8001b72:	e64b      	b.n	800180c <__aeabi_dmul+0xf8>
 8001b74:	4649      	mov	r1, r9
 8001b76:	9800      	ldr	r0, [sp, #0]
 8001b78:	4041      	eors	r1, r0
 8001b7a:	b2c9      	uxtb	r1, r1
 8001b7c:	9103      	str	r1, [sp, #12]
 8001b7e:	2d02      	cmp	r5, #2
 8001b80:	dc00      	bgt.n	8001b84 <__aeabi_dmul+0x470>
 8001b82:	e096      	b.n	8001cb2 <__aeabi_dmul+0x59e>
 8001b84:	2300      	movs	r3, #0
 8001b86:	2400      	movs	r4, #0
 8001b88:	2001      	movs	r0, #1
 8001b8a:	9301      	str	r3, [sp, #4]
 8001b8c:	e60c      	b.n	80017a8 <__aeabi_dmul+0x94>
 8001b8e:	4649      	mov	r1, r9
 8001b90:	2302      	movs	r3, #2
 8001b92:	9a00      	ldr	r2, [sp, #0]
 8001b94:	432b      	orrs	r3, r5
 8001b96:	4051      	eors	r1, r2
 8001b98:	b2ca      	uxtb	r2, r1
 8001b9a:	9203      	str	r2, [sp, #12]
 8001b9c:	2b0a      	cmp	r3, #10
 8001b9e:	dd00      	ble.n	8001ba2 <__aeabi_dmul+0x48e>
 8001ba0:	e634      	b.n	800180c <__aeabi_dmul+0xf8>
 8001ba2:	2d00      	cmp	r5, #0
 8001ba4:	d157      	bne.n	8001c56 <__aeabi_dmul+0x542>
 8001ba6:	9b03      	ldr	r3, [sp, #12]
 8001ba8:	4699      	mov	r9, r3
 8001baa:	2400      	movs	r4, #0
 8001bac:	2200      	movs	r2, #0
 8001bae:	4b49      	ldr	r3, [pc, #292]	@ (8001cd4 <__aeabi_dmul+0x5c0>)
 8001bb0:	e60e      	b.n	80017d0 <__aeabi_dmul+0xbc>
 8001bb2:	4658      	mov	r0, fp
 8001bb4:	2101      	movs	r1, #1
 8001bb6:	1ac9      	subs	r1, r1, r3
 8001bb8:	2938      	cmp	r1, #56	@ 0x38
 8001bba:	dd00      	ble.n	8001bbe <__aeabi_dmul+0x4aa>
 8001bbc:	e62f      	b.n	800181e <__aeabi_dmul+0x10a>
 8001bbe:	291f      	cmp	r1, #31
 8001bc0:	dd56      	ble.n	8001c70 <__aeabi_dmul+0x55c>
 8001bc2:	221f      	movs	r2, #31
 8001bc4:	4654      	mov	r4, sl
 8001bc6:	4252      	negs	r2, r2
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	40dc      	lsrs	r4, r3
 8001bcc:	2920      	cmp	r1, #32
 8001bce:	d007      	beq.n	8001be0 <__aeabi_dmul+0x4cc>
 8001bd0:	4b41      	ldr	r3, [pc, #260]	@ (8001cd8 <__aeabi_dmul+0x5c4>)
 8001bd2:	4642      	mov	r2, r8
 8001bd4:	469c      	mov	ip, r3
 8001bd6:	4653      	mov	r3, sl
 8001bd8:	4460      	add	r0, ip
 8001bda:	4083      	lsls	r3, r0
 8001bdc:	431a      	orrs	r2, r3
 8001bde:	4690      	mov	r8, r2
 8001be0:	4642      	mov	r2, r8
 8001be2:	2107      	movs	r1, #7
 8001be4:	1e53      	subs	r3, r2, #1
 8001be6:	419a      	sbcs	r2, r3
 8001be8:	000b      	movs	r3, r1
 8001bea:	4322      	orrs	r2, r4
 8001bec:	4013      	ands	r3, r2
 8001bee:	2400      	movs	r4, #0
 8001bf0:	4211      	tst	r1, r2
 8001bf2:	d009      	beq.n	8001c08 <__aeabi_dmul+0x4f4>
 8001bf4:	230f      	movs	r3, #15
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	2b04      	cmp	r3, #4
 8001bfa:	d05d      	beq.n	8001cb8 <__aeabi_dmul+0x5a4>
 8001bfc:	1d11      	adds	r1, r2, #4
 8001bfe:	4291      	cmp	r1, r2
 8001c00:	419b      	sbcs	r3, r3
 8001c02:	000a      	movs	r2, r1
 8001c04:	425b      	negs	r3, r3
 8001c06:	075b      	lsls	r3, r3, #29
 8001c08:	08d2      	lsrs	r2, r2, #3
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	e5df      	b.n	80017d0 <__aeabi_dmul+0xbc>
 8001c10:	9b03      	ldr	r3, [sp, #12]
 8001c12:	4699      	mov	r9, r3
 8001c14:	e5fa      	b.n	800180c <__aeabi_dmul+0xf8>
 8001c16:	9801      	ldr	r0, [sp, #4]
 8001c18:	f000 f92c 	bl	8001e74 <__clzsi2>
 8001c1c:	0002      	movs	r2, r0
 8001c1e:	0003      	movs	r3, r0
 8001c20:	3215      	adds	r2, #21
 8001c22:	3320      	adds	r3, #32
 8001c24:	2a1c      	cmp	r2, #28
 8001c26:	dc00      	bgt.n	8001c2a <__aeabi_dmul+0x516>
 8001c28:	e738      	b.n	8001a9c <__aeabi_dmul+0x388>
 8001c2a:	9a01      	ldr	r2, [sp, #4]
 8001c2c:	3808      	subs	r0, #8
 8001c2e:	4082      	lsls	r2, r0
 8001c30:	e73f      	b.n	8001ab2 <__aeabi_dmul+0x39e>
 8001c32:	f000 f91f 	bl	8001e74 <__clzsi2>
 8001c36:	2315      	movs	r3, #21
 8001c38:	469c      	mov	ip, r3
 8001c3a:	4484      	add	ip, r0
 8001c3c:	0002      	movs	r2, r0
 8001c3e:	4663      	mov	r3, ip
 8001c40:	3220      	adds	r2, #32
 8001c42:	2b1c      	cmp	r3, #28
 8001c44:	dc00      	bgt.n	8001c48 <__aeabi_dmul+0x534>
 8001c46:	e758      	b.n	8001afa <__aeabi_dmul+0x3e6>
 8001c48:	2300      	movs	r3, #0
 8001c4a:	4698      	mov	r8, r3
 8001c4c:	0023      	movs	r3, r4
 8001c4e:	3808      	subs	r0, #8
 8001c50:	4083      	lsls	r3, r0
 8001c52:	469a      	mov	sl, r3
 8001c54:	e762      	b.n	8001b1c <__aeabi_dmul+0x408>
 8001c56:	001d      	movs	r5, r3
 8001c58:	2300      	movs	r3, #0
 8001c5a:	2400      	movs	r4, #0
 8001c5c:	2002      	movs	r0, #2
 8001c5e:	9301      	str	r3, [sp, #4]
 8001c60:	e5a2      	b.n	80017a8 <__aeabi_dmul+0x94>
 8001c62:	9002      	str	r0, [sp, #8]
 8001c64:	e632      	b.n	80018cc <__aeabi_dmul+0x1b8>
 8001c66:	431c      	orrs	r4, r3
 8001c68:	9b00      	ldr	r3, [sp, #0]
 8001c6a:	9a01      	ldr	r2, [sp, #4]
 8001c6c:	4699      	mov	r9, r3
 8001c6e:	e5ae      	b.n	80017ce <__aeabi_dmul+0xba>
 8001c70:	4b1a      	ldr	r3, [pc, #104]	@ (8001cdc <__aeabi_dmul+0x5c8>)
 8001c72:	4652      	mov	r2, sl
 8001c74:	18c3      	adds	r3, r0, r3
 8001c76:	4640      	mov	r0, r8
 8001c78:	409a      	lsls	r2, r3
 8001c7a:	40c8      	lsrs	r0, r1
 8001c7c:	4302      	orrs	r2, r0
 8001c7e:	4640      	mov	r0, r8
 8001c80:	4098      	lsls	r0, r3
 8001c82:	0003      	movs	r3, r0
 8001c84:	1e58      	subs	r0, r3, #1
 8001c86:	4183      	sbcs	r3, r0
 8001c88:	4654      	mov	r4, sl
 8001c8a:	431a      	orrs	r2, r3
 8001c8c:	40cc      	lsrs	r4, r1
 8001c8e:	0753      	lsls	r3, r2, #29
 8001c90:	d009      	beq.n	8001ca6 <__aeabi_dmul+0x592>
 8001c92:	230f      	movs	r3, #15
 8001c94:	4013      	ands	r3, r2
 8001c96:	2b04      	cmp	r3, #4
 8001c98:	d005      	beq.n	8001ca6 <__aeabi_dmul+0x592>
 8001c9a:	1d13      	adds	r3, r2, #4
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	4192      	sbcs	r2, r2
 8001ca0:	4252      	negs	r2, r2
 8001ca2:	18a4      	adds	r4, r4, r2
 8001ca4:	001a      	movs	r2, r3
 8001ca6:	0223      	lsls	r3, r4, #8
 8001ca8:	d508      	bpl.n	8001cbc <__aeabi_dmul+0x5a8>
 8001caa:	2301      	movs	r3, #1
 8001cac:	2400      	movs	r4, #0
 8001cae:	2200      	movs	r2, #0
 8001cb0:	e58e      	b.n	80017d0 <__aeabi_dmul+0xbc>
 8001cb2:	4689      	mov	r9, r1
 8001cb4:	2400      	movs	r4, #0
 8001cb6:	e58b      	b.n	80017d0 <__aeabi_dmul+0xbc>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	e7a5      	b.n	8001c08 <__aeabi_dmul+0x4f4>
 8001cbc:	0763      	lsls	r3, r4, #29
 8001cbe:	0264      	lsls	r4, r4, #9
 8001cc0:	0b24      	lsrs	r4, r4, #12
 8001cc2:	e7a1      	b.n	8001c08 <__aeabi_dmul+0x4f4>
 8001cc4:	9b00      	ldr	r3, [sp, #0]
 8001cc6:	46a2      	mov	sl, r4
 8001cc8:	4699      	mov	r9, r3
 8001cca:	9b01      	ldr	r3, [sp, #4]
 8001ccc:	4698      	mov	r8, r3
 8001cce:	e737      	b.n	8001b40 <__aeabi_dmul+0x42c>
 8001cd0:	fffffc0d 	.word	0xfffffc0d
 8001cd4:	000007ff 	.word	0x000007ff
 8001cd8:	0000043e 	.word	0x0000043e
 8001cdc:	0000041e 	.word	0x0000041e

08001ce0 <__aeabi_f2d>:
 8001ce0:	b570      	push	{r4, r5, r6, lr}
 8001ce2:	0242      	lsls	r2, r0, #9
 8001ce4:	0043      	lsls	r3, r0, #1
 8001ce6:	0fc4      	lsrs	r4, r0, #31
 8001ce8:	20fe      	movs	r0, #254	@ 0xfe
 8001cea:	0e1b      	lsrs	r3, r3, #24
 8001cec:	1c59      	adds	r1, r3, #1
 8001cee:	0a55      	lsrs	r5, r2, #9
 8001cf0:	4208      	tst	r0, r1
 8001cf2:	d00c      	beq.n	8001d0e <__aeabi_f2d+0x2e>
 8001cf4:	21e0      	movs	r1, #224	@ 0xe0
 8001cf6:	0089      	lsls	r1, r1, #2
 8001cf8:	468c      	mov	ip, r1
 8001cfa:	076d      	lsls	r5, r5, #29
 8001cfc:	0b12      	lsrs	r2, r2, #12
 8001cfe:	4463      	add	r3, ip
 8001d00:	051b      	lsls	r3, r3, #20
 8001d02:	4313      	orrs	r3, r2
 8001d04:	07e4      	lsls	r4, r4, #31
 8001d06:	4323      	orrs	r3, r4
 8001d08:	0028      	movs	r0, r5
 8001d0a:	0019      	movs	r1, r3
 8001d0c:	bd70      	pop	{r4, r5, r6, pc}
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d114      	bne.n	8001d3c <__aeabi_f2d+0x5c>
 8001d12:	2d00      	cmp	r5, #0
 8001d14:	d01b      	beq.n	8001d4e <__aeabi_f2d+0x6e>
 8001d16:	0028      	movs	r0, r5
 8001d18:	f000 f8ac 	bl	8001e74 <__clzsi2>
 8001d1c:	280a      	cmp	r0, #10
 8001d1e:	dc1c      	bgt.n	8001d5a <__aeabi_f2d+0x7a>
 8001d20:	230b      	movs	r3, #11
 8001d22:	002a      	movs	r2, r5
 8001d24:	1a1b      	subs	r3, r3, r0
 8001d26:	40da      	lsrs	r2, r3
 8001d28:	0003      	movs	r3, r0
 8001d2a:	3315      	adds	r3, #21
 8001d2c:	409d      	lsls	r5, r3
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d68 <__aeabi_f2d+0x88>)
 8001d30:	0312      	lsls	r2, r2, #12
 8001d32:	1a1b      	subs	r3, r3, r0
 8001d34:	055b      	lsls	r3, r3, #21
 8001d36:	0b12      	lsrs	r2, r2, #12
 8001d38:	0d5b      	lsrs	r3, r3, #21
 8001d3a:	e7e1      	b.n	8001d00 <__aeabi_f2d+0x20>
 8001d3c:	2d00      	cmp	r5, #0
 8001d3e:	d009      	beq.n	8001d54 <__aeabi_f2d+0x74>
 8001d40:	0b13      	lsrs	r3, r2, #12
 8001d42:	2280      	movs	r2, #128	@ 0x80
 8001d44:	0312      	lsls	r2, r2, #12
 8001d46:	431a      	orrs	r2, r3
 8001d48:	076d      	lsls	r5, r5, #29
 8001d4a:	4b08      	ldr	r3, [pc, #32]	@ (8001d6c <__aeabi_f2d+0x8c>)
 8001d4c:	e7d8      	b.n	8001d00 <__aeabi_f2d+0x20>
 8001d4e:	2300      	movs	r3, #0
 8001d50:	2200      	movs	r2, #0
 8001d52:	e7d5      	b.n	8001d00 <__aeabi_f2d+0x20>
 8001d54:	2200      	movs	r2, #0
 8001d56:	4b05      	ldr	r3, [pc, #20]	@ (8001d6c <__aeabi_f2d+0x8c>)
 8001d58:	e7d2      	b.n	8001d00 <__aeabi_f2d+0x20>
 8001d5a:	0003      	movs	r3, r0
 8001d5c:	002a      	movs	r2, r5
 8001d5e:	3b0b      	subs	r3, #11
 8001d60:	409a      	lsls	r2, r3
 8001d62:	2500      	movs	r5, #0
 8001d64:	e7e3      	b.n	8001d2e <__aeabi_f2d+0x4e>
 8001d66:	46c0      	nop			@ (mov r8, r8)
 8001d68:	00000389 	.word	0x00000389
 8001d6c:	000007ff 	.word	0x000007ff

08001d70 <__aeabi_d2f>:
 8001d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d72:	004b      	lsls	r3, r1, #1
 8001d74:	030f      	lsls	r7, r1, #12
 8001d76:	0d5b      	lsrs	r3, r3, #21
 8001d78:	4c3a      	ldr	r4, [pc, #232]	@ (8001e64 <__aeabi_d2f+0xf4>)
 8001d7a:	0f45      	lsrs	r5, r0, #29
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	0a7f      	lsrs	r7, r7, #9
 8001d80:	1c5e      	adds	r6, r3, #1
 8001d82:	432f      	orrs	r7, r5
 8001d84:	9000      	str	r0, [sp, #0]
 8001d86:	9101      	str	r1, [sp, #4]
 8001d88:	0fca      	lsrs	r2, r1, #31
 8001d8a:	00c5      	lsls	r5, r0, #3
 8001d8c:	4226      	tst	r6, r4
 8001d8e:	d00b      	beq.n	8001da8 <__aeabi_d2f+0x38>
 8001d90:	4935      	ldr	r1, [pc, #212]	@ (8001e68 <__aeabi_d2f+0xf8>)
 8001d92:	185c      	adds	r4, r3, r1
 8001d94:	2cfe      	cmp	r4, #254	@ 0xfe
 8001d96:	dd13      	ble.n	8001dc0 <__aeabi_d2f+0x50>
 8001d98:	20ff      	movs	r0, #255	@ 0xff
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	05c0      	lsls	r0, r0, #23
 8001d9e:	4318      	orrs	r0, r3
 8001da0:	07d2      	lsls	r2, r2, #31
 8001da2:	4310      	orrs	r0, r2
 8001da4:	b003      	add	sp, #12
 8001da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001da8:	433d      	orrs	r5, r7
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <__aeabi_d2f+0x42>
 8001dae:	2000      	movs	r0, #0
 8001db0:	e7f4      	b.n	8001d9c <__aeabi_d2f+0x2c>
 8001db2:	2d00      	cmp	r5, #0
 8001db4:	d0f0      	beq.n	8001d98 <__aeabi_d2f+0x28>
 8001db6:	2380      	movs	r3, #128	@ 0x80
 8001db8:	03db      	lsls	r3, r3, #15
 8001dba:	20ff      	movs	r0, #255	@ 0xff
 8001dbc:	433b      	orrs	r3, r7
 8001dbe:	e7ed      	b.n	8001d9c <__aeabi_d2f+0x2c>
 8001dc0:	2c00      	cmp	r4, #0
 8001dc2:	dd0c      	ble.n	8001dde <__aeabi_d2f+0x6e>
 8001dc4:	9b00      	ldr	r3, [sp, #0]
 8001dc6:	00ff      	lsls	r7, r7, #3
 8001dc8:	019b      	lsls	r3, r3, #6
 8001dca:	1e58      	subs	r0, r3, #1
 8001dcc:	4183      	sbcs	r3, r0
 8001dce:	0f69      	lsrs	r1, r5, #29
 8001dd0:	433b      	orrs	r3, r7
 8001dd2:	430b      	orrs	r3, r1
 8001dd4:	0759      	lsls	r1, r3, #29
 8001dd6:	d127      	bne.n	8001e28 <__aeabi_d2f+0xb8>
 8001dd8:	08db      	lsrs	r3, r3, #3
 8001dda:	b2e0      	uxtb	r0, r4
 8001ddc:	e7de      	b.n	8001d9c <__aeabi_d2f+0x2c>
 8001dde:	0021      	movs	r1, r4
 8001de0:	3117      	adds	r1, #23
 8001de2:	db31      	blt.n	8001e48 <__aeabi_d2f+0xd8>
 8001de4:	2180      	movs	r1, #128	@ 0x80
 8001de6:	201e      	movs	r0, #30
 8001de8:	0409      	lsls	r1, r1, #16
 8001dea:	4339      	orrs	r1, r7
 8001dec:	1b00      	subs	r0, r0, r4
 8001dee:	281f      	cmp	r0, #31
 8001df0:	dd2d      	ble.n	8001e4e <__aeabi_d2f+0xde>
 8001df2:	2602      	movs	r6, #2
 8001df4:	4276      	negs	r6, r6
 8001df6:	1b34      	subs	r4, r6, r4
 8001df8:	000e      	movs	r6, r1
 8001dfa:	40e6      	lsrs	r6, r4
 8001dfc:	0034      	movs	r4, r6
 8001dfe:	2820      	cmp	r0, #32
 8001e00:	d004      	beq.n	8001e0c <__aeabi_d2f+0x9c>
 8001e02:	481a      	ldr	r0, [pc, #104]	@ (8001e6c <__aeabi_d2f+0xfc>)
 8001e04:	4684      	mov	ip, r0
 8001e06:	4463      	add	r3, ip
 8001e08:	4099      	lsls	r1, r3
 8001e0a:	430d      	orrs	r5, r1
 8001e0c:	002b      	movs	r3, r5
 8001e0e:	1e59      	subs	r1, r3, #1
 8001e10:	418b      	sbcs	r3, r1
 8001e12:	4323      	orrs	r3, r4
 8001e14:	0759      	lsls	r1, r3, #29
 8001e16:	d003      	beq.n	8001e20 <__aeabi_d2f+0xb0>
 8001e18:	210f      	movs	r1, #15
 8001e1a:	4019      	ands	r1, r3
 8001e1c:	2904      	cmp	r1, #4
 8001e1e:	d10b      	bne.n	8001e38 <__aeabi_d2f+0xc8>
 8001e20:	019b      	lsls	r3, r3, #6
 8001e22:	2000      	movs	r0, #0
 8001e24:	0a5b      	lsrs	r3, r3, #9
 8001e26:	e7b9      	b.n	8001d9c <__aeabi_d2f+0x2c>
 8001e28:	210f      	movs	r1, #15
 8001e2a:	4019      	ands	r1, r3
 8001e2c:	2904      	cmp	r1, #4
 8001e2e:	d104      	bne.n	8001e3a <__aeabi_d2f+0xca>
 8001e30:	019b      	lsls	r3, r3, #6
 8001e32:	0a5b      	lsrs	r3, r3, #9
 8001e34:	b2e0      	uxtb	r0, r4
 8001e36:	e7b1      	b.n	8001d9c <__aeabi_d2f+0x2c>
 8001e38:	2400      	movs	r4, #0
 8001e3a:	3304      	adds	r3, #4
 8001e3c:	0159      	lsls	r1, r3, #5
 8001e3e:	d5f7      	bpl.n	8001e30 <__aeabi_d2f+0xc0>
 8001e40:	3401      	adds	r4, #1
 8001e42:	2300      	movs	r3, #0
 8001e44:	b2e0      	uxtb	r0, r4
 8001e46:	e7a9      	b.n	8001d9c <__aeabi_d2f+0x2c>
 8001e48:	2000      	movs	r0, #0
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	e7a6      	b.n	8001d9c <__aeabi_d2f+0x2c>
 8001e4e:	4c08      	ldr	r4, [pc, #32]	@ (8001e70 <__aeabi_d2f+0x100>)
 8001e50:	191c      	adds	r4, r3, r4
 8001e52:	002b      	movs	r3, r5
 8001e54:	40a5      	lsls	r5, r4
 8001e56:	40c3      	lsrs	r3, r0
 8001e58:	40a1      	lsls	r1, r4
 8001e5a:	1e68      	subs	r0, r5, #1
 8001e5c:	4185      	sbcs	r5, r0
 8001e5e:	4329      	orrs	r1, r5
 8001e60:	430b      	orrs	r3, r1
 8001e62:	e7d7      	b.n	8001e14 <__aeabi_d2f+0xa4>
 8001e64:	000007fe 	.word	0x000007fe
 8001e68:	fffffc80 	.word	0xfffffc80
 8001e6c:	fffffca2 	.word	0xfffffca2
 8001e70:	fffffc82 	.word	0xfffffc82

08001e74 <__clzsi2>:
 8001e74:	211c      	movs	r1, #28
 8001e76:	2301      	movs	r3, #1
 8001e78:	041b      	lsls	r3, r3, #16
 8001e7a:	4298      	cmp	r0, r3
 8001e7c:	d301      	bcc.n	8001e82 <__clzsi2+0xe>
 8001e7e:	0c00      	lsrs	r0, r0, #16
 8001e80:	3910      	subs	r1, #16
 8001e82:	0a1b      	lsrs	r3, r3, #8
 8001e84:	4298      	cmp	r0, r3
 8001e86:	d301      	bcc.n	8001e8c <__clzsi2+0x18>
 8001e88:	0a00      	lsrs	r0, r0, #8
 8001e8a:	3908      	subs	r1, #8
 8001e8c:	091b      	lsrs	r3, r3, #4
 8001e8e:	4298      	cmp	r0, r3
 8001e90:	d301      	bcc.n	8001e96 <__clzsi2+0x22>
 8001e92:	0900      	lsrs	r0, r0, #4
 8001e94:	3904      	subs	r1, #4
 8001e96:	a202      	add	r2, pc, #8	@ (adr r2, 8001ea0 <__clzsi2+0x2c>)
 8001e98:	5c10      	ldrb	r0, [r2, r0]
 8001e9a:	1840      	adds	r0, r0, r1
 8001e9c:	4770      	bx	lr
 8001e9e:	46c0      	nop			@ (mov r8, r8)
 8001ea0:	02020304 	.word	0x02020304
 8001ea4:	01010101 	.word	0x01010101
	...

08001eb0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b088      	sub	sp, #32
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d021      	beq.n	8001f06 <pvPortMalloc+0x56>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8001ec2:	2308      	movs	r3, #8
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d81a      	bhi.n	8001f02 <pvPortMalloc+0x52>
        {
            xWantedSize += xHeapStructSize;
 8001ecc:	2208      	movs	r2, #8
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	189b      	adds	r3, r3, r2
 8001ed2:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2207      	movs	r2, #7
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d014      	beq.n	8001f06 <pvPortMalloc+0x56>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2207      	movs	r2, #7
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	2208      	movs	r2, #8
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	613b      	str	r3, [r7, #16]

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	43db      	mvns	r3, r3
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d804      	bhi.n	8001efc <pvPortMalloc+0x4c>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	18d3      	adds	r3, r2, r3
 8001ef8:	607b      	str	r3, [r7, #4]
 8001efa:	e004      	b.n	8001f06 <pvPortMalloc+0x56>
                }
                else
                {
                    xWantedSize = 0;
 8001efc:	2300      	movs	r3, #0
 8001efe:	607b      	str	r3, [r7, #4]
 8001f00:	e001      	b.n	8001f06 <pvPortMalloc+0x56>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8001f02:	2300      	movs	r3, #0
 8001f04:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8001f06:	f002 fab5 	bl	8004474 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8001f0a:	4b3d      	ldr	r3, [pc, #244]	@ (8002000 <pvPortMalloc+0x150>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <pvPortMalloc+0x66>
        {
            prvHeapInit();
 8001f12:	f000 f8b9 	bl	8002088 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	db65      	blt.n	8001fe8 <pvPortMalloc+0x138>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d062      	beq.n	8001fe8 <pvPortMalloc+0x138>
 8001f22:	4b38      	ldr	r3, [pc, #224]	@ (8002004 <pvPortMalloc+0x154>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d85d      	bhi.n	8001fe8 <pvPortMalloc+0x138>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8001f2c:	4b36      	ldr	r3, [pc, #216]	@ (8002008 <pvPortMalloc+0x158>)
 8001f2e:	61bb      	str	r3, [r7, #24]
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8001f30:	4b35      	ldr	r3, [pc, #212]	@ (8002008 <pvPortMalloc+0x158>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	61fb      	str	r3, [r7, #28]
                heapVALIDATE_BLOCK_POINTER( pxBlock );

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8001f36:	e004      	b.n	8001f42 <pvPortMalloc+0x92>
                {
                    pxPreviousBlock = pxBlock;
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	61bb      	str	r3, [r7, #24]
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d903      	bls.n	8001f54 <pvPortMalloc+0xa4>
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d1f1      	bne.n	8001f38 <pvPortMalloc+0x88>
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8001f54:	4b2a      	ldr	r3, [pc, #168]	@ (8002000 <pvPortMalloc+0x150>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	69fa      	ldr	r2, [r7, #28]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d044      	beq.n	8001fe8 <pvPortMalloc+0x138>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2208      	movs	r2, #8
 8001f64:	189b      	adds	r3, r3, r2
 8001f66:	617b      	str	r3, [r7, #20]
                    heapVALIDATE_BLOCK_POINTER( pvReturn );

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	685a      	ldr	r2, [r3, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	1ad2      	subs	r2, r2, r3
 8001f78:	2308      	movs	r3, #8
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d913      	bls.n	8001fa8 <pvPortMalloc+0xf8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001f80:	69fa      	ldr	r2, [r7, #28]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	18d3      	adds	r3, r2, r3
 8001f86:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	685a      	ldr	r2, [r3, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	1ad2      	subs	r2, r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	68fa      	ldr	r2, [r7, #12]
 8001fa6:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001fa8:	4b16      	ldr	r3, [pc, #88]	@ (8002004 <pvPortMalloc+0x154>)
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	1ad2      	subs	r2, r2, r3
 8001fb2:	4b14      	ldr	r3, [pc, #80]	@ (8002004 <pvPortMalloc+0x154>)
 8001fb4:	601a      	str	r2, [r3, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001fb6:	4b13      	ldr	r3, [pc, #76]	@ (8002004 <pvPortMalloc+0x154>)
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	4b14      	ldr	r3, [pc, #80]	@ (800200c <pvPortMalloc+0x15c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d203      	bcs.n	8001fca <pvPortMalloc+0x11a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001fc2:	4b10      	ldr	r3, [pc, #64]	@ (8002004 <pvPortMalloc+0x154>)
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	4b11      	ldr	r3, [pc, #68]	@ (800200c <pvPortMalloc+0x15c>)
 8001fc8:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	2280      	movs	r2, #128	@ 0x80
 8001fd0:	0612      	lsls	r2, r2, #24
 8001fd2:	431a      	orrs	r2, r3
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8001fde:	4b0c      	ldr	r3, [pc, #48]	@ (8002010 <pvPortMalloc+0x160>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	1c5a      	adds	r2, r3, #1
 8001fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8002010 <pvPortMalloc+0x160>)
 8001fe6:	601a      	str	r2, [r3, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8001fe8:	f002 fa50 	bl	800448c <xTaskResumeAll>

    #if ( configUSE_MALLOC_FAILED_HOOK == 1 )
    {
        if( pvReturn == NULL )
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <pvPortMalloc+0x146>
        {
            vApplicationMallocFailedHook();
 8001ff2:	f000 f980 	bl	80022f6 <vApplicationMallocFailedHook>
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
    return pvReturn;
 8001ff6:	697b      	ldr	r3, [r7, #20]
}
 8001ff8:	0018      	movs	r0, r3
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	b008      	add	sp, #32
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20000868 	.word	0x20000868
 8002004:	2000086c 	.word	0x2000086c
 8002008:	20000860 	.word	0x20000860
 800200c:	20000870 	.word	0x20000870
 8002010:	20000874 	.word	0x20000874

08002014 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d028      	beq.n	8002078 <vPortFree+0x64>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8002026:	2308      	movs	r3, #8
 8002028:	425b      	negs	r3, r3
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	18d3      	adds	r3, r2, r3
 800202e:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	60bb      	str	r3, [r7, #8]

        heapVALIDATE_BLOCK_POINTER( pxLink );
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
        configASSERT( pxLink->pxNextFreeBlock == NULL );

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b00      	cmp	r3, #0
 800203a:	da1d      	bge.n	8002078 <vPortFree+0x64>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d119      	bne.n	8002078 <vPortFree+0x64>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	085a      	lsrs	r2, r3, #1
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8002050:	f002 fa10 	bl	8004474 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	685a      	ldr	r2, [r3, #4]
 8002058:	4b09      	ldr	r3, [pc, #36]	@ (8002080 <vPortFree+0x6c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	18d2      	adds	r2, r2, r3
 800205e:	4b08      	ldr	r3, [pc, #32]	@ (8002080 <vPortFree+0x6c>)
 8002060:	601a      	str	r2, [r3, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	0018      	movs	r0, r3
 8002066:	f000 f867 	bl	8002138 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800206a:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <vPortFree+0x70>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	1c5a      	adds	r2, r3, #1
 8002070:	4b04      	ldr	r3, [pc, #16]	@ (8002084 <vPortFree+0x70>)
 8002072:	601a      	str	r2, [r3, #0]
                }
                ( void ) xTaskResumeAll();
 8002074:	f002 fa0a 	bl	800448c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8002078:	46c0      	nop			@ (mov r8, r8)
 800207a:	46bd      	mov	sp, r7
 800207c:	b004      	add	sp, #16
 800207e:	bd80      	pop	{r7, pc}
 8002080:	2000086c 	.word	0x2000086c
 8002084:	20000878 	.word	0x20000878

08002088 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800208e:	23fd      	movs	r3, #253	@ 0xfd
 8002090:	00db      	lsls	r3, r3, #3
 8002092:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8002094:	4b23      	ldr	r3, [pc, #140]	@ (8002124 <prvHeapInit+0x9c>)
 8002096:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2207      	movs	r2, #7
 800209c:	4013      	ands	r3, r2
 800209e:	d00c      	beq.n	80020ba <prvHeapInit+0x32>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	3307      	adds	r3, #7
 80020a4:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2207      	movs	r2, #7
 80020aa:	4393      	bics	r3, r2
 80020ac:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	1ad2      	subs	r2, r2, r3
 80020b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002124 <prvHeapInit+0x9c>)
 80020b6:	18d3      	adds	r3, r2, r3
 80020b8:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002128 <prvHeapInit+0xa0>)
 80020be:	601a      	str	r2, [r3, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80020c0:	4b19      	ldr	r3, [pc, #100]	@ (8002128 <prvHeapInit+0xa0>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	18d3      	adds	r3, r2, r3
 80020cc:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80020ce:	2208      	movs	r2, #8
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	1a9b      	subs	r3, r3, r2
 80020d4:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2207      	movs	r2, #7
 80020da:	4393      	bics	r3, r2
 80020dc:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	4b12      	ldr	r3, [pc, #72]	@ (800212c <prvHeapInit+0xa4>)
 80020e2:	601a      	str	r2, [r3, #0]
    pxEnd->xBlockSize = 0;
 80020e4:	4b11      	ldr	r3, [pc, #68]	@ (800212c <prvHeapInit+0xa4>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2200      	movs	r2, #0
 80020ea:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 80020ec:	4b0f      	ldr	r3, [pc, #60]	@ (800212c <prvHeapInit+0xa4>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	1ad2      	subs	r2, r2, r3
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8002102:	4b0a      	ldr	r3, [pc, #40]	@ (800212c <prvHeapInit+0xa4>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	4b08      	ldr	r3, [pc, #32]	@ (8002130 <prvHeapInit+0xa8>)
 8002110:	601a      	str	r2, [r3, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	4b07      	ldr	r3, [pc, #28]	@ (8002134 <prvHeapInit+0xac>)
 8002118:	601a      	str	r2, [r3, #0]
}
 800211a:	46c0      	nop			@ (mov r8, r8)
 800211c:	46bd      	mov	sp, r7
 800211e:	b004      	add	sp, #16
 8002120:	bd80      	pop	{r7, pc}
 8002122:	46c0      	nop			@ (mov r8, r8)
 8002124:	20000078 	.word	0x20000078
 8002128:	20000860 	.word	0x20000860
 800212c:	20000868 	.word	0x20000868
 8002130:	20000870 	.word	0x20000870
 8002134:	2000086c 	.word	0x2000086c

08002138 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8002140:	4b27      	ldr	r3, [pc, #156]	@ (80021e0 <prvInsertBlockIntoFreeList+0xa8>)
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	e002      	b.n	800214c <prvInsertBlockIntoFreeList+0x14>
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	429a      	cmp	r2, r3
 8002154:	d8f7      	bhi.n	8002146 <prvInsertBlockIntoFreeList+0xe>
        heapVALIDATE_BLOCK_POINTER( pxIterator );
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	18d3      	adds	r3, r2, r3
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	429a      	cmp	r2, r3
 8002166:	d108      	bne.n	800217a <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	18d2      	adds	r2, r2, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	18d2      	adds	r2, r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	429a      	cmp	r2, r3
 800218c:	d118      	bne.n	80021c0 <prvInsertBlockIntoFreeList+0x88>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	4b14      	ldr	r3, [pc, #80]	@ (80021e4 <prvInsertBlockIntoFreeList+0xac>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	429a      	cmp	r2, r3
 8002198:	d00d      	beq.n	80021b6 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685a      	ldr	r2, [r3, #4]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	18d2      	adds	r2, r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	e008      	b.n	80021c8 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80021b6:	4b0b      	ldr	r3, [pc, #44]	@ (80021e4 <prvInsertBlockIntoFreeList+0xac>)
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	601a      	str	r2, [r3, #0]
 80021be:	e003      	b.n	80021c8 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d002      	beq.n	80021d6 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80021d6:	46c0      	nop			@ (mov r8, r8)
 80021d8:	46bd      	mov	sp, r7
 80021da:	b004      	add	sp, #16
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	46c0      	nop			@ (mov r8, r8)
 80021e0:	20000860 	.word	0x20000860
 80021e4:	20000868 	.word	0x20000868

080021e8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	3308      	adds	r3, #8
 80021f4:	001a      	movs	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2201      	movs	r2, #1
 80021fe:	4252      	negs	r2, r2
 8002200:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	3308      	adds	r3, #8
 8002206:	001a      	movs	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	3308      	adds	r3, #8
 8002210:	001a      	movs	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 800221c:	46c0      	nop			@ (mov r8, r8)
 800221e:	46bd      	mov	sp, r7
 8002220:	b002      	add	sp, #8
 8002222:	bd80      	pop	{r7, pc}

08002224 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8002232:	46c0      	nop			@ (mov r8, r8)
 8002234:	46bd      	mov	sp, r7
 8002236:	b002      	add	sp, #8
 8002238:	bd80      	pop	{r7, pc}

0800223a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b084      	sub	sp, #16
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
 8002242:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	3301      	adds	r3, #1
 800224e:	d103      	bne.n	8002258 <vListInsert+0x1e>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	691b      	ldr	r3, [r3, #16]
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	e00c      	b.n	8002272 <vListInsert+0x38>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	3308      	adds	r3, #8
 800225c:	60fb      	str	r3, [r7, #12]
 800225e:	e002      	b.n	8002266 <vListInsert+0x2c>
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	68ba      	ldr	r2, [r7, #8]
 800226e:	429a      	cmp	r2, r3
 8002270:	d2f6      	bcs.n	8002260 <vListInsert+0x26>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	685a      	ldr	r2, [r3, #4]
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	683a      	ldr	r2, [r7, #0]
 8002280:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	68fa      	ldr	r2, [r7, #12]
 8002286:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	683a      	ldr	r2, [r7, #0]
 800228c:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	1c5a      	adds	r2, r3, #1
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 800229e:	46c0      	nop			@ (mov r8, r8)
 80022a0:	46bd      	mov	sp, r7
 80022a2:	b004      	add	sp, #16
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b084      	sub	sp, #16
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	6892      	ldr	r2, [r2, #8]
 80022bc:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6852      	ldr	r2, [r2, #4]
 80022c6:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d103      	bne.n	80022da <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	689a      	ldr	r2, [r3, #8]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	1e5a      	subs	r2, r3, #1
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
}
 80022ee:	0018      	movs	r0, r3
 80022f0:	46bd      	mov	sp, r7
 80022f2:	b004      	add	sp, #16
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <vApplicationMallocFailedHook>:
void LCD_sendNibble(uint8_t data);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void vApplicationMallocFailedHook(void) {
 80022f6:	b580      	push	{r7, lr}
 80022f8:	af00      	add	r7, sp, #0
	taskDISABLE_INTERRUPTS();
 80022fa:	b672      	cpsid	i
	for (;;)
 80022fc:	46c0      	nop			@ (mov r8, r8)
 80022fe:	e7fd      	b.n	80022fc <vApplicationMallocFailedHook+0x6>

08002300 <vApplicationStackOverflowHook>:
		;
}

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName) {
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
	(void) xTask;
	(void) pcTaskName;
	taskDISABLE_INTERRUPTS();
 800230a:	b672      	cpsid	i
	for (;;)
 800230c:	46c0      	nop			@ (mov r8, r8)
 800230e:	e7fd      	b.n	800230c <vApplicationStackOverflowHook+0xc>

08002310 <LCD_sendNibble_BareMetal>:
		;
}

void LCD_sendNibble_BareMetal(uint8_t data) {
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	0002      	movs	r2, r0
 8002318:	1dfb      	adds	r3, r7, #7
 800231a:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, D4_Pin,
			(data & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800231c:	1dfb      	adds	r3, r7, #7
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2201      	movs	r2, #1
 8002322:	4013      	ands	r3, r2
 8002324:	b2da      	uxtb	r2, r3
	HAL_GPIO_WritePin(GPIOA, D4_Pin,
 8002326:	2390      	movs	r3, #144	@ 0x90
 8002328:	05db      	lsls	r3, r3, #23
 800232a:	2120      	movs	r1, #32
 800232c:	0018      	movs	r0, r3
 800232e:	f003 fb08 	bl	8005942 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, D5_Pin,
			(data & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002332:	1dfb      	adds	r3, r7, #7
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	105b      	asrs	r3, r3, #1
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2201      	movs	r2, #1
 800233c:	4013      	ands	r3, r2
 800233e:	b2da      	uxtb	r2, r3
	HAL_GPIO_WritePin(GPIOA, D5_Pin,
 8002340:	2390      	movs	r3, #144	@ 0x90
 8002342:	05db      	lsls	r3, r3, #23
 8002344:	2140      	movs	r1, #64	@ 0x40
 8002346:	0018      	movs	r0, r3
 8002348:	f003 fafb 	bl	8005942 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, D6_Pin,
			(data & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800234c:	1dfb      	adds	r3, r7, #7
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	109b      	asrs	r3, r3, #2
 8002352:	b2db      	uxtb	r3, r3
 8002354:	2201      	movs	r2, #1
 8002356:	4013      	ands	r3, r2
 8002358:	b2da      	uxtb	r2, r3
	HAL_GPIO_WritePin(GPIOA, D6_Pin,
 800235a:	2390      	movs	r3, #144	@ 0x90
 800235c:	05db      	lsls	r3, r3, #23
 800235e:	2180      	movs	r1, #128	@ 0x80
 8002360:	0018      	movs	r0, r3
 8002362:	f003 faee 	bl	8005942 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D7_Pin,
			(data & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002366:	1dfb      	adds	r3, r7, #7
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	10db      	asrs	r3, r3, #3
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2201      	movs	r2, #1
 8002370:	4013      	ands	r3, r2
 8002372:	b2db      	uxtb	r3, r3
	HAL_GPIO_WritePin(GPIOB, D7_Pin,
 8002374:	480c      	ldr	r0, [pc, #48]	@ (80023a8 <LCD_sendNibble_BareMetal+0x98>)
 8002376:	001a      	movs	r2, r3
 8002378:	2101      	movs	r1, #1
 800237a:	f003 fae2 	bl	8005942 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA, EN_Pin, GPIO_PIN_SET);
 800237e:	2390      	movs	r3, #144	@ 0x90
 8002380:	05db      	lsls	r3, r3, #23
 8002382:	2201      	movs	r2, #1
 8002384:	2110      	movs	r1, #16
 8002386:	0018      	movs	r0, r3
 8002388:	f003 fadb 	bl	8005942 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800238c:	2001      	movs	r0, #1
 800238e:	f003 f879 	bl	8005484 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, EN_Pin, GPIO_PIN_RESET);
 8002392:	2390      	movs	r3, #144	@ 0x90
 8002394:	05db      	lsls	r3, r3, #23
 8002396:	2200      	movs	r2, #0
 8002398:	2110      	movs	r1, #16
 800239a:	0018      	movs	r0, r3
 800239c:	f003 fad1 	bl	8005942 <HAL_GPIO_WritePin>
}
 80023a0:	46c0      	nop			@ (mov r8, r8)
 80023a2:	46bd      	mov	sp, r7
 80023a4:	b002      	add	sp, #8
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	48000400 	.word	0x48000400

080023ac <LCD_sendByte_BareMetal>:

void LCD_sendByte_BareMetal(uint8_t data) {
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	0002      	movs	r2, r0
 80023b4:	1dfb      	adds	r3, r7, #7
 80023b6:	701a      	strb	r2, [r3, #0]
	LCD_sendNibble_BareMetal(data >> 4);
 80023b8:	1dfb      	adds	r3, r7, #7
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	091b      	lsrs	r3, r3, #4
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	0018      	movs	r0, r3
 80023c2:	f7ff ffa5 	bl	8002310 <LCD_sendNibble_BareMetal>
	LCD_sendNibble_BareMetal(data);
 80023c6:	1dfb      	adds	r3, r7, #7
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	0018      	movs	r0, r3
 80023cc:	f7ff ffa0 	bl	8002310 <LCD_sendNibble_BareMetal>
}
 80023d0:	46c0      	nop			@ (mov r8, r8)
 80023d2:	46bd      	mov	sp, r7
 80023d4:	b002      	add	sp, #8
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <LCD_init_BareMetal>:

void LCD_init_BareMetal() {
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
	HAL_Delay(20);
 80023dc:	2014      	movs	r0, #20
 80023de:	f003 f851 	bl	8005484 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOA, RS_Pin, GPIO_PIN_RESET);
 80023e2:	2390      	movs	r3, #144	@ 0x90
 80023e4:	05db      	lsls	r3, r3, #23
 80023e6:	2200      	movs	r2, #0
 80023e8:	2108      	movs	r1, #8
 80023ea:	0018      	movs	r0, r3
 80023ec:	f003 faa9 	bl	8005942 <HAL_GPIO_WritePin>
	LCD_sendByte_BareMetal(0x33);
 80023f0:	2033      	movs	r0, #51	@ 0x33
 80023f2:	f7ff ffdb 	bl	80023ac <LCD_sendByte_BareMetal>
	LCD_sendByte_BareMetal(0x32);
 80023f6:	2032      	movs	r0, #50	@ 0x32
 80023f8:	f7ff ffd8 	bl	80023ac <LCD_sendByte_BareMetal>
	LCD_sendByte_BareMetal(0x28);
 80023fc:	2028      	movs	r0, #40	@ 0x28
 80023fe:	f7ff ffd5 	bl	80023ac <LCD_sendByte_BareMetal>
	LCD_sendByte_BareMetal(0x06);
 8002402:	2006      	movs	r0, #6
 8002404:	f7ff ffd2 	bl	80023ac <LCD_sendByte_BareMetal>
	LCD_sendByte_BareMetal(0x0C);
 8002408:	200c      	movs	r0, #12
 800240a:	f7ff ffcf 	bl	80023ac <LCD_sendByte_BareMetal>
	LCD_sendByte_BareMetal(0x01);
 800240e:	2001      	movs	r0, #1
 8002410:	f7ff ffcc 	bl	80023ac <LCD_sendByte_BareMetal>
	HAL_Delay(2);
 8002414:	2002      	movs	r0, #2
 8002416:	f003 f835 	bl	8005484 <HAL_Delay>
}
 800241a:	46c0      	nop			@ (mov r8, r8)
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <LCD_sendCmd>:

void LCD_sendCmd(uint8_t data) {
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	0002      	movs	r2, r0
 8002428:	1dfb      	adds	r3, r7, #7
 800242a:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, RS_Pin, GPIO_PIN_RESET);
 800242c:	2390      	movs	r3, #144	@ 0x90
 800242e:	05db      	lsls	r3, r3, #23
 8002430:	2200      	movs	r2, #0
 8002432:	2108      	movs	r1, #8
 8002434:	0018      	movs	r0, r3
 8002436:	f003 fa84 	bl	8005942 <HAL_GPIO_WritePin>
	LCD_sendByte(data);
 800243a:	1dfb      	adds	r3, r7, #7
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	0018      	movs	r0, r3
 8002440:	f000 f81a 	bl	8002478 <LCD_sendByte>
}
 8002444:	46c0      	nop			@ (mov r8, r8)
 8002446:	46bd      	mov	sp, r7
 8002448:	b002      	add	sp, #8
 800244a:	bd80      	pop	{r7, pc}

0800244c <LCD_sendChar>:

void LCD_sendChar(uint8_t data) {
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	0002      	movs	r2, r0
 8002454:	1dfb      	adds	r3, r7, #7
 8002456:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, RS_Pin, GPIO_PIN_SET);
 8002458:	2390      	movs	r3, #144	@ 0x90
 800245a:	05db      	lsls	r3, r3, #23
 800245c:	2201      	movs	r2, #1
 800245e:	2108      	movs	r1, #8
 8002460:	0018      	movs	r0, r3
 8002462:	f003 fa6e 	bl	8005942 <HAL_GPIO_WritePin>
	LCD_sendByte(data);
 8002466:	1dfb      	adds	r3, r7, #7
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	0018      	movs	r0, r3
 800246c:	f000 f804 	bl	8002478 <LCD_sendByte>
}
 8002470:	46c0      	nop			@ (mov r8, r8)
 8002472:	46bd      	mov	sp, r7
 8002474:	b002      	add	sp, #8
 8002476:	bd80      	pop	{r7, pc}

08002478 <LCD_sendByte>:

void LCD_sendByte(uint8_t data) {
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	0002      	movs	r2, r0
 8002480:	1dfb      	adds	r3, r7, #7
 8002482:	701a      	strb	r2, [r3, #0]
	LCD_sendNibble(data >> 4);
 8002484:	1dfb      	adds	r3, r7, #7
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	091b      	lsrs	r3, r3, #4
 800248a:	b2db      	uxtb	r3, r3
 800248c:	0018      	movs	r0, r3
 800248e:	f000 f809 	bl	80024a4 <LCD_sendNibble>
	LCD_sendNibble(data);
 8002492:	1dfb      	adds	r3, r7, #7
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	0018      	movs	r0, r3
 8002498:	f000 f804 	bl	80024a4 <LCD_sendNibble>
}
 800249c:	46c0      	nop			@ (mov r8, r8)
 800249e:	46bd      	mov	sp, r7
 80024a0:	b002      	add	sp, #8
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <LCD_sendNibble>:

void LCD_sendNibble(uint8_t data) {
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	0002      	movs	r2, r0
 80024ac:	1dfb      	adds	r3, r7, #7
 80024ae:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, D4_Pin,
			(data & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80024b0:	1dfb      	adds	r3, r7, #7
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	2201      	movs	r2, #1
 80024b6:	4013      	ands	r3, r2
 80024b8:	b2da      	uxtb	r2, r3
	HAL_GPIO_WritePin(GPIOA, D4_Pin,
 80024ba:	2390      	movs	r3, #144	@ 0x90
 80024bc:	05db      	lsls	r3, r3, #23
 80024be:	2120      	movs	r1, #32
 80024c0:	0018      	movs	r0, r3
 80024c2:	f003 fa3e 	bl	8005942 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, D5_Pin,
			(data & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80024c6:	1dfb      	adds	r3, r7, #7
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	105b      	asrs	r3, r3, #1
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2201      	movs	r2, #1
 80024d0:	4013      	ands	r3, r2
 80024d2:	b2da      	uxtb	r2, r3
	HAL_GPIO_WritePin(GPIOA, D5_Pin,
 80024d4:	2390      	movs	r3, #144	@ 0x90
 80024d6:	05db      	lsls	r3, r3, #23
 80024d8:	2140      	movs	r1, #64	@ 0x40
 80024da:	0018      	movs	r0, r3
 80024dc:	f003 fa31 	bl	8005942 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, D6_Pin,
			(data & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80024e0:	1dfb      	adds	r3, r7, #7
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	109b      	asrs	r3, r3, #2
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2201      	movs	r2, #1
 80024ea:	4013      	ands	r3, r2
 80024ec:	b2da      	uxtb	r2, r3
	HAL_GPIO_WritePin(GPIOA, D6_Pin,
 80024ee:	2390      	movs	r3, #144	@ 0x90
 80024f0:	05db      	lsls	r3, r3, #23
 80024f2:	2180      	movs	r1, #128	@ 0x80
 80024f4:	0018      	movs	r0, r3
 80024f6:	f003 fa24 	bl	8005942 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D7_Pin,
			(data & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80024fa:	1dfb      	adds	r3, r7, #7
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	10db      	asrs	r3, r3, #3
 8002500:	b2db      	uxtb	r3, r3
 8002502:	2201      	movs	r2, #1
 8002504:	4013      	ands	r3, r2
 8002506:	b2db      	uxtb	r3, r3
	HAL_GPIO_WritePin(GPIOB, D7_Pin,
 8002508:	480c      	ldr	r0, [pc, #48]	@ (800253c <LCD_sendNibble+0x98>)
 800250a:	001a      	movs	r2, r3
 800250c:	2101      	movs	r1, #1
 800250e:	f003 fa18 	bl	8005942 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, EN_Pin, GPIO_PIN_SET);
 8002512:	2390      	movs	r3, #144	@ 0x90
 8002514:	05db      	lsls	r3, r3, #23
 8002516:	2201      	movs	r2, #1
 8002518:	2110      	movs	r1, #16
 800251a:	0018      	movs	r0, r3
 800251c:	f003 fa11 	bl	8005942 <HAL_GPIO_WritePin>
	vTaskDelay(pdMS_TO_TICKS(5));
 8002520:	2005      	movs	r0, #5
 8002522:	f001 ff11 	bl	8004348 <vTaskDelay>
	HAL_GPIO_WritePin(GPIOA, EN_Pin, GPIO_PIN_RESET);
 8002526:	2390      	movs	r3, #144	@ 0x90
 8002528:	05db      	lsls	r3, r3, #23
 800252a:	2200      	movs	r2, #0
 800252c:	2110      	movs	r1, #16
 800252e:	0018      	movs	r0, r3
 8002530:	f003 fa07 	bl	8005942 <HAL_GPIO_WritePin>
}
 8002534:	46c0      	nop			@ (mov r8, r8)
 8002536:	46bd      	mov	sp, r7
 8002538:	b002      	add	sp, #8
 800253a:	bd80      	pop	{r7, pc}
 800253c:	48000400 	.word	0x48000400

08002540 <LCD_clear>:

void LCD_clear() {
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
	LCD_sendCmd(0x01);
 8002544:	2001      	movs	r0, #1
 8002546:	f7ff ff6b 	bl	8002420 <LCD_sendCmd>
	vTaskDelay(pdMS_TO_TICKS(5));
 800254a:	2005      	movs	r0, #5
 800254c:	f001 fefc 	bl	8004348 <vTaskDelay>
}
 8002550:	46c0      	nop			@ (mov r8, r8)
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <LCD_setCursor>:

void LCD_setCursor(char row, char col) {
 8002556:	b580      	push	{r7, lr}
 8002558:	b084      	sub	sp, #16
 800255a:	af00      	add	r7, sp, #0
 800255c:	0002      	movs	r2, r0
 800255e:	1dfb      	adds	r3, r7, #7
 8002560:	701a      	strb	r2, [r3, #0]
 8002562:	1dbb      	adds	r3, r7, #6
 8002564:	1c0a      	adds	r2, r1, #0
 8002566:	701a      	strb	r2, [r3, #0]
	char val = (row == 0) ? 0x00 : 0x40;
 8002568:	1dfb      	adds	r3, r7, #7
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d101      	bne.n	8002574 <LCD_setCursor+0x1e>
 8002570:	2200      	movs	r2, #0
 8002572:	e000      	b.n	8002576 <LCD_setCursor+0x20>
 8002574:	2240      	movs	r2, #64	@ 0x40
 8002576:	200f      	movs	r0, #15
 8002578:	183b      	adds	r3, r7, r0
 800257a:	701a      	strb	r2, [r3, #0]
	val += col;
 800257c:	183b      	adds	r3, r7, r0
 800257e:	1839      	adds	r1, r7, r0
 8002580:	1dba      	adds	r2, r7, #6
 8002582:	7809      	ldrb	r1, [r1, #0]
 8002584:	7812      	ldrb	r2, [r2, #0]
 8002586:	188a      	adds	r2, r1, r2
 8002588:	701a      	strb	r2, [r3, #0]
	LCD_sendCmd(0x80 | val);
 800258a:	183b      	adds	r3, r7, r0
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	2280      	movs	r2, #128	@ 0x80
 8002590:	4252      	negs	r2, r2
 8002592:	4313      	orrs	r3, r2
 8002594:	b2db      	uxtb	r3, r3
 8002596:	0018      	movs	r0, r3
 8002598:	f7ff ff42 	bl	8002420 <LCD_sendCmd>
}
 800259c:	46c0      	nop			@ (mov r8, r8)
 800259e:	46bd      	mov	sp, r7
 80025a0:	b004      	add	sp, #16
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <LCD_puts>:

void LCD_puts(char *data) {
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
	while (data[0] != '\0') {
 80025ac:	e007      	b.n	80025be <LCD_puts+0x1a>
		LCD_sendChar(data[0]);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	0018      	movs	r0, r3
 80025b4:	f7ff ff4a 	bl	800244c <LCD_sendChar>
		data++;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3301      	adds	r3, #1
 80025bc:	607b      	str	r3, [r7, #4]
	while (data[0] != '\0') {
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1f3      	bne.n	80025ae <LCD_puts+0xa>
	}
}
 80025c6:	46c0      	nop			@ (mov r8, r8)
 80025c8:	46c0      	nop			@ (mov r8, r8)
 80025ca:	46bd      	mov	sp, r7
 80025cc:	b002      	add	sp, #8
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <set_all_row_high>:
	if (isScroll) {
		LCD_sendCmd(0x04 | 0x01);
	}
}

void set_all_row_high() {
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
	for (int i = 0; i < 4; i++) {
 80025d6:	2300      	movs	r3, #0
 80025d8:	607b      	str	r3, [r7, #4]
 80025da:	e00e      	b.n	80025fa <set_all_row_high+0x2a>
		HAL_GPIO_WritePin(rowPort[i], rowPin[i], GPIO_PIN_SET);
 80025dc:	4b0b      	ldr	r3, [pc, #44]	@ (800260c <set_all_row_high+0x3c>)
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	0092      	lsls	r2, r2, #2
 80025e2:	58d0      	ldr	r0, [r2, r3]
 80025e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002610 <set_all_row_high+0x40>)
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	0052      	lsls	r2, r2, #1
 80025ea:	5ad3      	ldrh	r3, [r2, r3]
 80025ec:	2201      	movs	r2, #1
 80025ee:	0019      	movs	r1, r3
 80025f0:	f003 f9a7 	bl	8005942 <HAL_GPIO_WritePin>
	for (int i = 0; i < 4; i++) {
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	3301      	adds	r3, #1
 80025f8:	607b      	str	r3, [r7, #4]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2b03      	cmp	r3, #3
 80025fe:	dded      	ble.n	80025dc <set_all_row_high+0xc>
	}
}
 8002600:	46c0      	nop			@ (mov r8, r8)
 8002602:	46c0      	nop			@ (mov r8, r8)
 8002604:	46bd      	mov	sp, r7
 8002606:	b002      	add	sp, #8
 8002608:	bd80      	pop	{r7, pc}
 800260a:	46c0      	nop			@ (mov r8, r8)
 800260c:	20000034 	.word	0x20000034
 8002610:	20000044 	.word	0x20000044

08002614 <scan_key_pad>:

char scan_key_pad(void) {
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
	for (int i = 0; i < 4; i++) {
 800261a:	2300      	movs	r3, #0
 800261c:	607b      	str	r3, [r7, #4]
 800261e:	e051      	b.n	80026c4 <scan_key_pad+0xb0>
		set_all_row_high();
 8002620:	f7ff ffd6 	bl	80025d0 <set_all_row_high>
		HAL_GPIO_WritePin(rowPort[i], rowPin[i], GPIO_PIN_RESET);
 8002624:	4b2b      	ldr	r3, [pc, #172]	@ (80026d4 <scan_key_pad+0xc0>)
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	0092      	lsls	r2, r2, #2
 800262a:	58d0      	ldr	r0, [r2, r3]
 800262c:	4b2a      	ldr	r3, [pc, #168]	@ (80026d8 <scan_key_pad+0xc4>)
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	0052      	lsls	r2, r2, #1
 8002632:	5ad3      	ldrh	r3, [r2, r3]
 8002634:	2200      	movs	r2, #0
 8002636:	0019      	movs	r1, r3
 8002638:	f003 f983 	bl	8005942 <HAL_GPIO_WritePin>

		for (int j = 0; j < 5; j++) {
 800263c:	2300      	movs	r3, #0
 800263e:	603b      	str	r3, [r7, #0]
 8002640:	e03a      	b.n	80026b8 <scan_key_pad+0xa4>
			if (HAL_GPIO_ReadPin(colPort[j], colPin[j]) == GPIO_PIN_RESET) {
 8002642:	4b26      	ldr	r3, [pc, #152]	@ (80026dc <scan_key_pad+0xc8>)
 8002644:	683a      	ldr	r2, [r7, #0]
 8002646:	0092      	lsls	r2, r2, #2
 8002648:	58d0      	ldr	r0, [r2, r3]
 800264a:	4b25      	ldr	r3, [pc, #148]	@ (80026e0 <scan_key_pad+0xcc>)
 800264c:	683a      	ldr	r2, [r7, #0]
 800264e:	0052      	lsls	r2, r2, #1
 8002650:	5ad3      	ldrh	r3, [r2, r3]
 8002652:	0019      	movs	r1, r3
 8002654:	f003 f958 	bl	8005908 <HAL_GPIO_ReadPin>
 8002658:	1e03      	subs	r3, r0, #0
 800265a:	d12a      	bne.n	80026b2 <scan_key_pad+0x9e>
				vTaskDelay(pdMS_TO_TICKS(20));
 800265c:	2014      	movs	r0, #20
 800265e:	f001 fe73 	bl	8004348 <vTaskDelay>
				if (HAL_GPIO_ReadPin(colPort[j], colPin[j]) == GPIO_PIN_RESET) {
 8002662:	4b1e      	ldr	r3, [pc, #120]	@ (80026dc <scan_key_pad+0xc8>)
 8002664:	683a      	ldr	r2, [r7, #0]
 8002666:	0092      	lsls	r2, r2, #2
 8002668:	58d0      	ldr	r0, [r2, r3]
 800266a:	4b1d      	ldr	r3, [pc, #116]	@ (80026e0 <scan_key_pad+0xcc>)
 800266c:	683a      	ldr	r2, [r7, #0]
 800266e:	0052      	lsls	r2, r2, #1
 8002670:	5ad3      	ldrh	r3, [r2, r3]
 8002672:	0019      	movs	r1, r3
 8002674:	f003 f948 	bl	8005908 <HAL_GPIO_ReadPin>
 8002678:	1e03      	subs	r3, r0, #0
 800267a:	d11a      	bne.n	80026b2 <scan_key_pad+0x9e>
					while (HAL_GPIO_ReadPin(colPort[j], colPin[j])
 800267c:	e002      	b.n	8002684 <scan_key_pad+0x70>
							== GPIO_PIN_RESET) {
						vTaskDelay(pdMS_TO_TICKS(5));
 800267e:	2005      	movs	r0, #5
 8002680:	f001 fe62 	bl	8004348 <vTaskDelay>
					while (HAL_GPIO_ReadPin(colPort[j], colPin[j])
 8002684:	4b15      	ldr	r3, [pc, #84]	@ (80026dc <scan_key_pad+0xc8>)
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	0092      	lsls	r2, r2, #2
 800268a:	58d0      	ldr	r0, [r2, r3]
 800268c:	4b14      	ldr	r3, [pc, #80]	@ (80026e0 <scan_key_pad+0xcc>)
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	0052      	lsls	r2, r2, #1
 8002692:	5ad3      	ldrh	r3, [r2, r3]
 8002694:	0019      	movs	r1, r3
 8002696:	f003 f937 	bl	8005908 <HAL_GPIO_ReadPin>
 800269a:	1e03      	subs	r3, r0, #0
							== GPIO_PIN_RESET) {
 800269c:	d0ef      	beq.n	800267e <scan_key_pad+0x6a>
					}
					return keypad[i][j];
 800269e:	4911      	ldr	r1, [pc, #68]	@ (80026e4 <scan_key_pad+0xd0>)
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	0013      	movs	r3, r2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	189b      	adds	r3, r3, r2
 80026a8:	18ca      	adds	r2, r1, r3
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	18d3      	adds	r3, r2, r3
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	e00c      	b.n	80026cc <scan_key_pad+0xb8>
		for (int j = 0; j < 5; j++) {
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	3301      	adds	r3, #1
 80026b6:	603b      	str	r3, [r7, #0]
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	2b04      	cmp	r3, #4
 80026bc:	ddc1      	ble.n	8002642 <scan_key_pad+0x2e>
	for (int i = 0; i < 4; i++) {
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	3301      	adds	r3, #1
 80026c2:	607b      	str	r3, [r7, #4]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2b03      	cmp	r3, #3
 80026c8:	ddaa      	ble.n	8002620 <scan_key_pad+0xc>
				}
			}
		}
	}
	return 'c';
 80026ca:	2363      	movs	r3, #99	@ 0x63
}
 80026cc:	0018      	movs	r0, r3
 80026ce:	46bd      	mov	sp, r7
 80026d0:	b002      	add	sp, #8
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	20000034 	.word	0x20000034
 80026d8:	20000044 	.word	0x20000044
 80026dc:	20000014 	.word	0x20000014
 80026e0:	20000028 	.word	0x20000028
 80026e4:	20000000 	.word	0x20000000

080026e8 <reverse_str>:

void reverse_str(char *str) {
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
	int i = 0;
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]
	int j = strlen(str) - 1;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	0018      	movs	r0, r3
 80026f8:	f7fd fd06 	bl	8000108 <strlen>
 80026fc:	0003      	movs	r3, r0
 80026fe:	3b01      	subs	r3, #1
 8002700:	613b      	str	r3, [r7, #16]
	char temp;
	while (i < j) {
 8002702:	e01a      	b.n	800273a <reverse_str+0x52>
		temp = str[i];
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	18d2      	adds	r2, r2, r3
 800270a:	200f      	movs	r0, #15
 800270c:	183b      	adds	r3, r7, r0
 800270e:	7812      	ldrb	r2, [r2, #0]
 8002710:	701a      	strb	r2, [r3, #0]
		str[i] = str[j];
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	18d2      	adds	r2, r2, r3
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	6879      	ldr	r1, [r7, #4]
 800271c:	18cb      	adds	r3, r1, r3
 800271e:	7812      	ldrb	r2, [r2, #0]
 8002720:	701a      	strb	r2, [r3, #0]
		str[j] = temp;
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	18d3      	adds	r3, r2, r3
 8002728:	183a      	adds	r2, r7, r0
 800272a:	7812      	ldrb	r2, [r2, #0]
 800272c:	701a      	strb	r2, [r3, #0]
		i++;
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	3301      	adds	r3, #1
 8002732:	617b      	str	r3, [r7, #20]
		j--;
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	3b01      	subs	r3, #1
 8002738:	613b      	str	r3, [r7, #16]
	while (i < j) {
 800273a:	697a      	ldr	r2, [r7, #20]
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	429a      	cmp	r2, r3
 8002740:	dbe0      	blt.n	8002704 <reverse_str+0x1c>
	}
}
 8002742:	46c0      	nop			@ (mov r8, r8)
 8002744:	46c0      	nop			@ (mov r8, r8)
 8002746:	46bd      	mov	sp, r7
 8002748:	b006      	add	sp, #24
 800274a:	bd80      	pop	{r7, pc}

0800274c <int_to_str>:

void int_to_str(long num, char *str, int base) {
 800274c:	b580      	push	{r7, lr}
 800274e:	b088      	sub	sp, #32
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
	int i = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	61fb      	str	r3, [r7, #28]
	bool is_negative = false;
 800275c:	231b      	movs	r3, #27
 800275e:	18fb      	adds	r3, r7, r3
 8002760:	2200      	movs	r2, #0
 8002762:	701a      	strb	r2, [r3, #0]
	if (num == 0) {
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d10d      	bne.n	8002786 <int_to_str+0x3a>
		str[i++] = '0';
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	1c5a      	adds	r2, r3, #1
 800276e:	61fa      	str	r2, [r7, #28]
 8002770:	001a      	movs	r2, r3
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	189b      	adds	r3, r3, r2
 8002776:	2230      	movs	r2, #48	@ 0x30
 8002778:	701a      	strb	r2, [r3, #0]
		str[i] = '\0';
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	68ba      	ldr	r2, [r7, #8]
 800277e:	18d3      	adds	r3, r2, r3
 8002780:	2200      	movs	r2, #0
 8002782:	701a      	strb	r2, [r3, #0]
		return;
 8002784:	e046      	b.n	8002814 <int_to_str+0xc8>
	}
	if (num < 0 && base == 10) {
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2b00      	cmp	r3, #0
 800278a:	da2a      	bge.n	80027e2 <int_to_str+0x96>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b0a      	cmp	r3, #10
 8002790:	d127      	bne.n	80027e2 <int_to_str+0x96>
		is_negative = true;
 8002792:	231b      	movs	r3, #27
 8002794:	18fb      	adds	r3, r7, r3
 8002796:	2201      	movs	r2, #1
 8002798:	701a      	strb	r2, [r3, #0]
		num = -num;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	425b      	negs	r3, r3
 800279e:	60fb      	str	r3, [r7, #12]
	}
	while (num != 0) {
 80027a0:	e01f      	b.n	80027e2 <int_to_str+0x96>
		int rem = num % base;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	6879      	ldr	r1, [r7, #4]
 80027a6:	0018      	movs	r0, r3
 80027a8:	f7fd fe26 	bl	80003f8 <__aeabi_idivmod>
 80027ac:	000b      	movs	r3, r1
 80027ae:	617b      	str	r3, [r7, #20]
		str[i++] = (rem > 9) ? (rem - 10) + 'a' : rem + '0';
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	2b09      	cmp	r3, #9
 80027b4:	dd04      	ble.n	80027c0 <int_to_str+0x74>
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	3357      	adds	r3, #87	@ 0x57
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	e003      	b.n	80027c8 <int_to_str+0x7c>
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	3330      	adds	r3, #48	@ 0x30
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	69fa      	ldr	r2, [r7, #28]
 80027ca:	1c51      	adds	r1, r2, #1
 80027cc:	61f9      	str	r1, [r7, #28]
 80027ce:	0011      	movs	r1, r2
 80027d0:	68ba      	ldr	r2, [r7, #8]
 80027d2:	1852      	adds	r2, r2, r1
 80027d4:	7013      	strb	r3, [r2, #0]
		num = num / base;
 80027d6:	6879      	ldr	r1, [r7, #4]
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f7fd fd27 	bl	800022c <__divsi3>
 80027de:	0003      	movs	r3, r0
 80027e0:	60fb      	str	r3, [r7, #12]
	while (num != 0) {
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d1dc      	bne.n	80027a2 <int_to_str+0x56>
	}
	if (is_negative) {
 80027e8:	231b      	movs	r3, #27
 80027ea:	18fb      	adds	r3, r7, r3
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d007      	beq.n	8002802 <int_to_str+0xb6>
		str[i++] = '-';
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	1c5a      	adds	r2, r3, #1
 80027f6:	61fa      	str	r2, [r7, #28]
 80027f8:	001a      	movs	r2, r3
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	189b      	adds	r3, r3, r2
 80027fe:	222d      	movs	r2, #45	@ 0x2d
 8002800:	701a      	strb	r2, [r3, #0]
	}
	str[i] = '\0';
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	68ba      	ldr	r2, [r7, #8]
 8002806:	18d3      	adds	r3, r2, r3
 8002808:	2200      	movs	r2, #0
 800280a:	701a      	strb	r2, [r3, #0]
	reverse_str(str);
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	0018      	movs	r0, r3
 8002810:	f7ff ff6a 	bl	80026e8 <reverse_str>
}
 8002814:	46bd      	mov	sp, r7
 8002816:	b008      	add	sp, #32
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <float_to_str>:

void float_to_str(float num, char *buffer, int precision)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b090      	sub	sp, #64	@ 0x40
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
    // X l du m
    int idx = 0;
 8002828:	2300      	movs	r3, #0
 800282a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (num < 0)
 800282c:	2100      	movs	r1, #0
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f7fd fe38 	bl	80004a4 <__aeabi_fcmplt>
 8002834:	1e03      	subs	r3, r0, #0
 8002836:	d00c      	beq.n	8002852 <float_to_str+0x36>
    {
        buffer[idx++] = '-';
 8002838:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800283e:	001a      	movs	r2, r3
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	189b      	adds	r3, r3, r2
 8002844:	222d      	movs	r2, #45	@ 0x2d
 8002846:	701a      	strb	r2, [r3, #0]
        num = -num;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2280      	movs	r2, #128	@ 0x80
 800284c:	0612      	lsls	r2, r2, #24
 800284e:	4053      	eors	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
    }

    // Phn nguyn
    int int_part = (int)num;
 8002852:	68f8      	ldr	r0, [r7, #12]
 8002854:	f7fe fdcc 	bl	80013f0 <__aeabi_f2iz>
 8002858:	0003      	movs	r3, r0
 800285a:	63bb      	str	r3, [r7, #56]	@ 0x38
    float frac_part = num - int_part;
 800285c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800285e:	f7fe fde7 	bl	8001430 <__aeabi_i2f>
 8002862:	1c03      	adds	r3, r0, #0
 8002864:	1c19      	adds	r1, r3, #0
 8002866:	68f8      	ldr	r0, [r7, #12]
 8002868:	f7fe fb5e 	bl	8000f28 <__aeabi_fsub>
 800286c:	1c03      	adds	r3, r0, #0
 800286e:	637b      	str	r3, [r7, #52]	@ 0x34

    // Chuyn phn nguyn sang chui
    char temp[20];
    int t = 0;
 8002870:	2300      	movs	r3, #0
 8002872:	633b      	str	r3, [r7, #48]	@ 0x30
    if (int_part == 0)
 8002874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002876:	2b00      	cmp	r3, #0
 8002878:	d11d      	bne.n	80028b6 <float_to_str+0x9a>
    {
        temp[t++] = '0';
 800287a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800287c:	1c5a      	adds	r2, r3, #1
 800287e:	633a      	str	r2, [r7, #48]	@ 0x30
 8002880:	2210      	movs	r2, #16
 8002882:	18ba      	adds	r2, r7, r2
 8002884:	2130      	movs	r1, #48	@ 0x30
 8002886:	54d1      	strb	r1, [r2, r3]
 8002888:	e018      	b.n	80028bc <float_to_str+0xa0>
    }
    else
    {
        while (int_part > 0)
        {
            temp[t++] = (int_part % 10) + '0';
 800288a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800288c:	210a      	movs	r1, #10
 800288e:	0018      	movs	r0, r3
 8002890:	f7fd fdb2 	bl	80003f8 <__aeabi_idivmod>
 8002894:	000b      	movs	r3, r1
 8002896:	b2da      	uxtb	r2, r3
 8002898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289a:	1c59      	adds	r1, r3, #1
 800289c:	6339      	str	r1, [r7, #48]	@ 0x30
 800289e:	3230      	adds	r2, #48	@ 0x30
 80028a0:	b2d1      	uxtb	r1, r2
 80028a2:	2210      	movs	r2, #16
 80028a4:	18ba      	adds	r2, r7, r2
 80028a6:	54d1      	strb	r1, [r2, r3]
            int_part /= 10;
 80028a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028aa:	210a      	movs	r1, #10
 80028ac:	0018      	movs	r0, r3
 80028ae:	f7fd fcbd 	bl	800022c <__divsi3>
 80028b2:	0003      	movs	r3, r0
 80028b4:	63bb      	str	r3, [r7, #56]	@ 0x38
        while (int_part > 0)
 80028b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	dce6      	bgt.n	800288a <float_to_str+0x6e>
        }
    }
    // o ngc
    for (int i = t - 1; i >= 0; i--)
 80028bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028be:	3b01      	subs	r3, #1
 80028c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028c2:	e00e      	b.n	80028e2 <float_to_str+0xc6>
        buffer[idx++] = temp[i];
 80028c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028c6:	1c5a      	adds	r2, r3, #1
 80028c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80028ca:	001a      	movs	r2, r3
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	189b      	adds	r3, r3, r2
 80028d0:	2210      	movs	r2, #16
 80028d2:	18b9      	adds	r1, r7, r2
 80028d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028d6:	188a      	adds	r2, r1, r2
 80028d8:	7812      	ldrb	r2, [r2, #0]
 80028da:	701a      	strb	r2, [r3, #0]
    for (int i = t - 1; i >= 0; i--)
 80028dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028de:	3b01      	subs	r3, #1
 80028e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	daed      	bge.n	80028c4 <float_to_str+0xa8>

    // Thm du thp phn
    if (precision > 0)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	dd4c      	ble.n	8002988 <float_to_str+0x16c>
    {
        buffer[idx++] = '.';
 80028ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028f0:	1c5a      	adds	r2, r3, #1
 80028f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80028f4:	001a      	movs	r2, r3
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	189b      	adds	r3, r3, r2
 80028fa:	222e      	movs	r2, #46	@ 0x2e
 80028fc:	701a      	strb	r2, [r3, #0]

        // X l phn thp phn
        for (int i = 0; i < precision; i++)
 80028fe:	2300      	movs	r3, #0
 8002900:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002902:	e022      	b.n	800294a <float_to_str+0x12e>
        {
            frac_part *= 10;
 8002904:	4925      	ldr	r1, [pc, #148]	@ (800299c <float_to_str+0x180>)
 8002906:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002908:	f7fe f9b4 	bl	8000c74 <__aeabi_fmul>
 800290c:	1c03      	adds	r3, r0, #0
 800290e:	637b      	str	r3, [r7, #52]	@ 0x34
            int digit = (int)frac_part;
 8002910:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002912:	f7fe fd6d 	bl	80013f0 <__aeabi_f2iz>
 8002916:	0003      	movs	r3, r0
 8002918:	627b      	str	r3, [r7, #36]	@ 0x24
            buffer[idx++] = digit + '0';
 800291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291c:	b2da      	uxtb	r2, r3
 800291e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002920:	1c59      	adds	r1, r3, #1
 8002922:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8002924:	0019      	movs	r1, r3
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	185b      	adds	r3, r3, r1
 800292a:	3230      	adds	r2, #48	@ 0x30
 800292c:	b2d2      	uxtb	r2, r2
 800292e:	701a      	strb	r2, [r3, #0]
            frac_part -= digit;
 8002930:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002932:	f7fe fd7d 	bl	8001430 <__aeabi_i2f>
 8002936:	1c03      	adds	r3, r0, #0
 8002938:	1c19      	adds	r1, r3, #0
 800293a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800293c:	f7fe faf4 	bl	8000f28 <__aeabi_fsub>
 8002940:	1c03      	adds	r3, r0, #0
 8002942:	637b      	str	r3, [r7, #52]	@ 0x34
        for (int i = 0; i < precision; i++)
 8002944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002946:	3301      	adds	r3, #1
 8002948:	62bb      	str	r3, [r7, #40]	@ 0x28
 800294a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	429a      	cmp	r2, r3
 8002950:	dbd8      	blt.n	8002904 <float_to_str+0xe8>
        }

        // B bt s 0 d  cui
        while (precision > 0 && buffer[idx - 1] == '0')
 8002952:	e005      	b.n	8002960 <float_to_str+0x144>
        {
            idx--;
 8002954:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002956:	3b01      	subs	r3, #1
 8002958:	63fb      	str	r3, [r7, #60]	@ 0x3c
            precision--;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	3b01      	subs	r3, #1
 800295e:	607b      	str	r3, [r7, #4]
        while (precision > 0 && buffer[idx - 1] == '0')
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	dd06      	ble.n	8002974 <float_to_str+0x158>
 8002966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002968:	3b01      	subs	r3, #1
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	18d3      	adds	r3, r2, r3
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	2b30      	cmp	r3, #48	@ 0x30
 8002972:	d0ef      	beq.n	8002954 <float_to_str+0x138>
        }
        if (buffer[idx - 1] == '.')
 8002974:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002976:	3b01      	subs	r3, #1
 8002978:	68ba      	ldr	r2, [r7, #8]
 800297a:	18d3      	adds	r3, r2, r3
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b2e      	cmp	r3, #46	@ 0x2e
 8002980:	d102      	bne.n	8002988 <float_to_str+0x16c>
            idx--; // b du "." nu ko cn s thp phn
 8002982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002984:	3b01      	subs	r3, #1
 8002986:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    buffer[idx] = '\0';
 8002988:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800298a:	68ba      	ldr	r2, [r7, #8]
 800298c:	18d3      	adds	r3, r2, r3
 800298e:	2200      	movs	r2, #0
 8002990:	701a      	strb	r2, [r3, #0]
}
 8002992:	46c0      	nop			@ (mov r8, r8)
 8002994:	46bd      	mov	sp, r7
 8002996:	b010      	add	sp, #64	@ 0x40
 8002998:	bd80      	pop	{r7, pc}
 800299a:	46c0      	nop			@ (mov r8, r8)
 800299c:	41200000 	.word	0x41200000

080029a0 <eval_simple>:

float eval_simple(char *expr) {
 80029a0:	b5b0      	push	{r4, r5, r7, lr}
 80029a2:	b09e      	sub	sp, #120	@ 0x78
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
	float nums[17];
	int n = 0;
 80029a8:	2300      	movs	r3, #0
 80029aa:	677b      	str	r3, [r7, #116]	@ 0x74
	char last_op = '+';
 80029ac:	2373      	movs	r3, #115	@ 0x73
 80029ae:	18fb      	adds	r3, r7, r3
 80029b0:	222b      	movs	r2, #43	@ 0x2b
 80029b2:	701a      	strb	r2, [r3, #0]
	int i = 0, len = strlen(expr);
 80029b4:	2300      	movs	r3, #0
 80029b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	0018      	movs	r0, r3
 80029bc:	f7fd fba4 	bl	8000108 <strlen>
 80029c0:	0003      	movs	r3, r0
 80029c2:	653b      	str	r3, [r7, #80]	@ 0x50
	while (i < len) {
 80029c4:	e0de      	b.n	8002b84 <eval_simple+0x1e4>
		while (expr[i] == ' ')
			i++;
 80029c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029c8:	3301      	adds	r3, #1
 80029ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
		while (expr[i] == ' ')
 80029cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	18d3      	adds	r3, r2, r3
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	2b20      	cmp	r3, #32
 80029d6:	d0f6      	beq.n	80029c6 <eval_simple+0x26>
		float num = 0, neg = 1, frac = 0.1;
 80029d8:	2300      	movs	r3, #0
 80029da:	66bb      	str	r3, [r7, #104]	@ 0x68
 80029dc:	23fe      	movs	r3, #254	@ 0xfe
 80029de:	059b      	lsls	r3, r3, #22
 80029e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80029e2:	4b79      	ldr	r3, [pc, #484]	@ (8002bc8 <eval_simple+0x228>)
 80029e4:	663b      	str	r3, [r7, #96]	@ 0x60
		int has_dot = 0;
 80029e6:	2300      	movs	r3, #0
 80029e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
		if (expr[i] == '-') {
 80029ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	18d3      	adds	r3, r2, r3
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	2b2d      	cmp	r3, #45	@ 0x2d
 80029f4:	d153      	bne.n	8002a9e <eval_simple+0xfe>
			neg = -1;
 80029f6:	4b75      	ldr	r3, [pc, #468]	@ (8002bcc <eval_simple+0x22c>)
 80029f8:	667b      	str	r3, [r7, #100]	@ 0x64
			i++;
 80029fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029fc:	3301      	adds	r3, #1
 80029fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
		}
		while (isdigit(expr[i]) || expr[i] == '.') {
 8002a00:	e04d      	b.n	8002a9e <eval_simple+0xfe>
			if (expr[i] == '.') {
 8002a02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	18d3      	adds	r3, r2, r3
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8002a0c:	d105      	bne.n	8002a1a <eval_simple+0x7a>
				has_dot = 1;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	65fb      	str	r3, [r7, #92]	@ 0x5c
				i++;
 8002a12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a14:	3301      	adds	r3, #1
 8002a16:	66fb      	str	r3, [r7, #108]	@ 0x6c
				continue;
 8002a18:	e041      	b.n	8002a9e <eval_simple+0xfe>
			}
			if (!has_dot) {
 8002a1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d118      	bne.n	8002a52 <eval_simple+0xb2>
				num = num * 10 + (expr[i++] - '0');
 8002a20:	496b      	ldr	r1, [pc, #428]	@ (8002bd0 <eval_simple+0x230>)
 8002a22:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002a24:	f7fe f926 	bl	8000c74 <__aeabi_fmul>
 8002a28:	1c03      	adds	r3, r0, #0
 8002a2a:	1c1c      	adds	r4, r3, #0
 8002a2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a2e:	1c5a      	adds	r2, r3, #1
 8002a30:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a32:	001a      	movs	r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	189b      	adds	r3, r3, r2
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	3b30      	subs	r3, #48	@ 0x30
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	f7fe fcf7 	bl	8001430 <__aeabi_i2f>
 8002a42:	1c03      	adds	r3, r0, #0
 8002a44:	1c19      	adds	r1, r3, #0
 8002a46:	1c20      	adds	r0, r4, #0
 8002a48:	f7fd fd54 	bl	80004f4 <__aeabi_fadd>
 8002a4c:	1c03      	adds	r3, r0, #0
 8002a4e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a50:	e025      	b.n	8002a9e <eval_simple+0xfe>
			} else {
				num = num + (expr[i++] - '0') * frac;
 8002a52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a54:	1c5a      	adds	r2, r3, #1
 8002a56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a58:	001a      	movs	r2, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	189b      	adds	r3, r3, r2
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	3b30      	subs	r3, #48	@ 0x30
 8002a62:	0018      	movs	r0, r3
 8002a64:	f7fe fce4 	bl	8001430 <__aeabi_i2f>
 8002a68:	1c03      	adds	r3, r0, #0
 8002a6a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002a6c:	1c18      	adds	r0, r3, #0
 8002a6e:	f7fe f901 	bl	8000c74 <__aeabi_fmul>
 8002a72:	1c03      	adds	r3, r0, #0
 8002a74:	1c19      	adds	r1, r3, #0
 8002a76:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002a78:	f7fd fd3c 	bl	80004f4 <__aeabi_fadd>
 8002a7c:	1c03      	adds	r3, r0, #0
 8002a7e:	66bb      	str	r3, [r7, #104]	@ 0x68
				frac *= 0.1;
 8002a80:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8002a82:	f7ff f92d 	bl	8001ce0 <__aeabi_f2d>
 8002a86:	4a53      	ldr	r2, [pc, #332]	@ (8002bd4 <eval_simple+0x234>)
 8002a88:	4b53      	ldr	r3, [pc, #332]	@ (8002bd8 <eval_simple+0x238>)
 8002a8a:	f7fe fe43 	bl	8001714 <__aeabi_dmul>
 8002a8e:	0002      	movs	r2, r0
 8002a90:	000b      	movs	r3, r1
 8002a92:	0010      	movs	r0, r2
 8002a94:	0019      	movs	r1, r3
 8002a96:	f7ff f96b 	bl	8001d70 <__aeabi_d2f>
 8002a9a:	1c03      	adds	r3, r0, #0
 8002a9c:	663b      	str	r3, [r7, #96]	@ 0x60
		while (isdigit(expr[i]) || expr[i] == '.') {
 8002a9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	18d3      	adds	r3, r2, r3
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	1c5a      	adds	r2, r3, #1
 8002aa8:	4b4c      	ldr	r3, [pc, #304]	@ (8002bdc <eval_simple+0x23c>)
 8002aaa:	18d3      	adds	r3, r2, r3
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	001a      	movs	r2, r3
 8002ab0:	2304      	movs	r3, #4
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	d1a5      	bne.n	8002a02 <eval_simple+0x62>
 8002ab6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	18d3      	adds	r3, r2, r3
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	2b2e      	cmp	r3, #46	@ 0x2e
 8002ac0:	d09f      	beq.n	8002a02 <eval_simple+0x62>
			}
		}
		num *= neg;
 8002ac2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8002ac4:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002ac6:	f7fe f8d5 	bl	8000c74 <__aeabi_fmul>
 8002aca:	1c03      	adds	r3, r0, #0
 8002acc:	66bb      	str	r3, [r7, #104]	@ 0x68
		if (last_op == '*')
 8002ace:	2373      	movs	r3, #115	@ 0x73
 8002ad0:	18fb      	adds	r3, r7, r3
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	2b2a      	cmp	r3, #42	@ 0x2a
 8002ad6:	d111      	bne.n	8002afc <eval_simple+0x15c>
			nums[n - 1] *= num;
 8002ad8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ada:	1e5a      	subs	r2, r3, #1
 8002adc:	250c      	movs	r5, #12
 8002ade:	197b      	adds	r3, r7, r5
 8002ae0:	0092      	lsls	r2, r2, #2
 8002ae2:	58d2      	ldr	r2, [r2, r3]
 8002ae4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ae6:	1e5c      	subs	r4, r3, #1
 8002ae8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002aea:	1c10      	adds	r0, r2, #0
 8002aec:	f7fe f8c2 	bl	8000c74 <__aeabi_fmul>
 8002af0:	1c03      	adds	r3, r0, #0
 8002af2:	1c19      	adds	r1, r3, #0
 8002af4:	197b      	adds	r3, r7, r5
 8002af6:	00a2      	lsls	r2, r4, #2
 8002af8:	50d1      	str	r1, [r2, r3]
 8002afa:	e033      	b.n	8002b64 <eval_simple+0x1c4>
		else if (last_op == ':')
 8002afc:	2373      	movs	r3, #115	@ 0x73
 8002afe:	18fb      	adds	r3, r7, r3
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	2b3a      	cmp	r3, #58	@ 0x3a
 8002b04:	d111      	bne.n	8002b2a <eval_simple+0x18a>
			nums[n - 1] /= num;
 8002b06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b08:	1e5a      	subs	r2, r3, #1
 8002b0a:	250c      	movs	r5, #12
 8002b0c:	197b      	adds	r3, r7, r5
 8002b0e:	0092      	lsls	r2, r2, #2
 8002b10:	58d2      	ldr	r2, [r2, r3]
 8002b12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b14:	1e5c      	subs	r4, r3, #1
 8002b16:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002b18:	1c10      	adds	r0, r2, #0
 8002b1a:	f7fd fedd 	bl	80008d8 <__aeabi_fdiv>
 8002b1e:	1c03      	adds	r3, r0, #0
 8002b20:	1c19      	adds	r1, r3, #0
 8002b22:	197b      	adds	r3, r7, r5
 8002b24:	00a2      	lsls	r2, r4, #2
 8002b26:	50d1      	str	r1, [r2, r3]
 8002b28:	e01c      	b.n	8002b64 <eval_simple+0x1c4>
		else if (last_op == '-')
 8002b2a:	2373      	movs	r3, #115	@ 0x73
 8002b2c:	18fb      	adds	r3, r7, r3
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	2b2d      	cmp	r3, #45	@ 0x2d
 8002b32:	d10b      	bne.n	8002b4c <eval_simple+0x1ac>
			nums[n++] = -num;
 8002b34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b36:	1c5a      	adds	r2, r3, #1
 8002b38:	677a      	str	r2, [r7, #116]	@ 0x74
 8002b3a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002b3c:	2180      	movs	r1, #128	@ 0x80
 8002b3e:	0609      	lsls	r1, r1, #24
 8002b40:	4051      	eors	r1, r2
 8002b42:	220c      	movs	r2, #12
 8002b44:	18ba      	adds	r2, r7, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	5099      	str	r1, [r3, r2]
 8002b4a:	e00b      	b.n	8002b64 <eval_simple+0x1c4>
		else
			nums[n++] = num;
 8002b4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b4e:	1c5a      	adds	r2, r3, #1
 8002b50:	677a      	str	r2, [r7, #116]	@ 0x74
 8002b52:	220c      	movs	r2, #12
 8002b54:	18ba      	adds	r2, r7, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002b5a:	5099      	str	r1, [r3, r2]
		while (expr[i] == ' ')
 8002b5c:	e002      	b.n	8002b64 <eval_simple+0x1c4>
			i++;
 8002b5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b60:	3301      	adds	r3, #1
 8002b62:	66fb      	str	r3, [r7, #108]	@ 0x6c
		while (expr[i] == ' ')
 8002b64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	18d3      	adds	r3, r2, r3
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b20      	cmp	r3, #32
 8002b6e:	d0f6      	beq.n	8002b5e <eval_simple+0x1be>
		last_op = expr[i++];
 8002b70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b72:	1c5a      	adds	r2, r3, #1
 8002b74:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002b76:	001a      	movs	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	189a      	adds	r2, r3, r2
 8002b7c:	2373      	movs	r3, #115	@ 0x73
 8002b7e:	18fb      	adds	r3, r7, r3
 8002b80:	7812      	ldrb	r2, [r2, #0]
 8002b82:	701a      	strb	r2, [r3, #0]
	while (i < len) {
 8002b84:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002b86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	da00      	bge.n	8002b8e <eval_simple+0x1ee>
 8002b8c:	e71e      	b.n	80029cc <eval_simple+0x2c>
	}
	float result = 0;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	65bb      	str	r3, [r7, #88]	@ 0x58
	for (int j = 0; j < n; j++) {
 8002b92:	2300      	movs	r3, #0
 8002b94:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b96:	e00d      	b.n	8002bb4 <eval_simple+0x214>
		result += nums[j];
 8002b98:	230c      	movs	r3, #12
 8002b9a:	18fb      	adds	r3, r7, r3
 8002b9c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002b9e:	0092      	lsls	r2, r2, #2
 8002ba0:	58d3      	ldr	r3, [r2, r3]
 8002ba2:	1c19      	adds	r1, r3, #0
 8002ba4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002ba6:	f7fd fca5 	bl	80004f4 <__aeabi_fadd>
 8002baa:	1c03      	adds	r3, r0, #0
 8002bac:	65bb      	str	r3, [r7, #88]	@ 0x58
	for (int j = 0; j < n; j++) {
 8002bae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	657b      	str	r3, [r7, #84]	@ 0x54
 8002bb4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002bb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	dbed      	blt.n	8002b98 <eval_simple+0x1f8>
	}
	return result;
 8002bbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
}
 8002bbe:	1c18      	adds	r0, r3, #0
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	b01e      	add	sp, #120	@ 0x78
 8002bc4:	bdb0      	pop	{r4, r5, r7, pc}
 8002bc6:	46c0      	nop			@ (mov r8, r8)
 8002bc8:	3dcccccd 	.word	0x3dcccccd
 8002bcc:	bf800000 	.word	0xbf800000
 8002bd0:	41200000 	.word	0x41200000
 8002bd4:	9999999a 	.word	0x9999999a
 8002bd8:	3fb99999 	.word	0x3fb99999
 8002bdc:	08006918 	.word	0x08006918

08002be0 <handle_input>:

float handle_input(char *data) {
 8002be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002be2:	b0bb      	sub	sp, #236	@ 0xec
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
	while (strchr(data, '(')) {
 8002be8:	e0ab      	b.n	8002d42 <handle_input+0x162>
		int right = -1, left = -1;
 8002bea:	2301      	movs	r3, #1
 8002bec:	425b      	negs	r3, r3
 8002bee:	22e4      	movs	r2, #228	@ 0xe4
 8002bf0:	18ba      	adds	r2, r7, r2
 8002bf2:	6013      	str	r3, [r2, #0]
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	425b      	negs	r3, r3
 8002bf8:	22e0      	movs	r2, #224	@ 0xe0
 8002bfa:	18ba      	adds	r2, r7, r2
 8002bfc:	6013      	str	r3, [r2, #0]
		for (int i = 0; data[i]; i++) {
 8002bfe:	2300      	movs	r3, #0
 8002c00:	22dc      	movs	r2, #220	@ 0xdc
 8002c02:	18ba      	adds	r2, r7, r2
 8002c04:	6013      	str	r3, [r2, #0]
 8002c06:	e013      	b.n	8002c30 <handle_input+0x50>
			if (data[i] == ')') {
 8002c08:	21dc      	movs	r1, #220	@ 0xdc
 8002c0a:	187b      	adds	r3, r7, r1
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	18d3      	adds	r3, r2, r3
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	2b29      	cmp	r3, #41	@ 0x29
 8002c16:	d105      	bne.n	8002c24 <handle_input+0x44>
				right = i;
 8002c18:	187b      	adds	r3, r7, r1
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	22e4      	movs	r2, #228	@ 0xe4
 8002c1e:	18ba      	adds	r2, r7, r2
 8002c20:	6013      	str	r3, [r2, #0]
				break;
 8002c22:	e00d      	b.n	8002c40 <handle_input+0x60>
		for (int i = 0; data[i]; i++) {
 8002c24:	22dc      	movs	r2, #220	@ 0xdc
 8002c26:	18bb      	adds	r3, r7, r2
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	18ba      	adds	r2, r7, r2
 8002c2e:	6013      	str	r3, [r2, #0]
 8002c30:	23dc      	movs	r3, #220	@ 0xdc
 8002c32:	18fb      	adds	r3, r7, r3
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	18d3      	adds	r3, r2, r3
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d1e3      	bne.n	8002c08 <handle_input+0x28>
			}
		}

		for (int i = right; i >= 0; i--) {
 8002c40:	23e4      	movs	r3, #228	@ 0xe4
 8002c42:	18fb      	adds	r3, r7, r3
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	22d8      	movs	r2, #216	@ 0xd8
 8002c48:	18ba      	adds	r2, r7, r2
 8002c4a:	6013      	str	r3, [r2, #0]
 8002c4c:	e013      	b.n	8002c76 <handle_input+0x96>
			if (data[i] == '(') {
 8002c4e:	21d8      	movs	r1, #216	@ 0xd8
 8002c50:	187b      	adds	r3, r7, r1
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	18d3      	adds	r3, r2, r3
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	2b28      	cmp	r3, #40	@ 0x28
 8002c5c:	d105      	bne.n	8002c6a <handle_input+0x8a>
				left = i;
 8002c5e:	187b      	adds	r3, r7, r1
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	22e0      	movs	r2, #224	@ 0xe0
 8002c64:	18ba      	adds	r2, r7, r2
 8002c66:	6013      	str	r3, [r2, #0]
				break;
 8002c68:	e00a      	b.n	8002c80 <handle_input+0xa0>
		for (int i = right; i >= 0; i--) {
 8002c6a:	22d8      	movs	r2, #216	@ 0xd8
 8002c6c:	18bb      	adds	r3, r7, r2
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	3b01      	subs	r3, #1
 8002c72:	18ba      	adds	r2, r7, r2
 8002c74:	6013      	str	r3, [r2, #0]
 8002c76:	23d8      	movs	r3, #216	@ 0xd8
 8002c78:	18fb      	adds	r3, r7, r3
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	dae6      	bge.n	8002c4e <handle_input+0x6e>
			}
		}
		if (left == -1 || right == -1)
 8002c80:	25e0      	movs	r5, #224	@ 0xe0
 8002c82:	197b      	adds	r3, r7, r5
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	3301      	adds	r3, #1
 8002c88:	d063      	beq.n	8002d52 <handle_input+0x172>
 8002c8a:	26e4      	movs	r6, #228	@ 0xe4
 8002c8c:	19bb      	adds	r3, r7, r6
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	3301      	adds	r3, #1
 8002c92:	d05e      	beq.n	8002d52 <handle_input+0x172>
			break;
		char sub[64] = { 0 };
 8002c94:	240c      	movs	r4, #12
 8002c96:	193b      	adds	r3, r7, r4
 8002c98:	0018      	movs	r0, r3
 8002c9a:	2340      	movs	r3, #64	@ 0x40
 8002c9c:	001a      	movs	r2, r3
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	f003 fd2a 	bl	80066f8 <memset>
		strncpy(sub, data + left + 1, right - left - 1);
 8002ca4:	197b      	adds	r3, r7, r5
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	18d1      	adds	r1, r2, r3
 8002cae:	19bb      	adds	r3, r7, r6
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	197b      	adds	r3, r7, r5
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	001a      	movs	r2, r3
 8002cbc:	193b      	adds	r3, r7, r4
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	f003 fd3d 	bl	800673e <strncpy>
		double val = eval_simple(sub);
 8002cc4:	193b      	adds	r3, r7, r4
 8002cc6:	0018      	movs	r0, r3
 8002cc8:	f7ff fe6a 	bl	80029a0 <eval_simple>
 8002ccc:	1c03      	adds	r3, r0, #0
 8002cce:	1c18      	adds	r0, r3, #0
 8002cd0:	f7ff f806 	bl	8001ce0 <__aeabi_f2d>
 8002cd4:	0002      	movs	r2, r0
 8002cd6:	000b      	movs	r3, r1
 8002cd8:	21d0      	movs	r1, #208	@ 0xd0
 8002cda:	1878      	adds	r0, r7, r1
 8002cdc:	6002      	str	r2, [r0, #0]
 8002cde:	6043      	str	r3, [r0, #4]

		char newdata[64] = { 0 };
 8002ce0:	244c      	movs	r4, #76	@ 0x4c
 8002ce2:	193b      	adds	r3, r7, r4
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	2340      	movs	r3, #64	@ 0x40
 8002ce8:	001a      	movs	r2, r3
 8002cea:	2100      	movs	r1, #0
 8002cec:	f003 fd04 	bl	80066f8 <memset>
		strncpy(newdata, data, left);
 8002cf0:	197b      	adds	r3, r7, r5
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	6879      	ldr	r1, [r7, #4]
 8002cf6:	193b      	adds	r3, r7, r4
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	f003 fd20 	bl	800673e <strncpy>
		char numbuf[64];
		float_to_str(val, numbuf, 2);
 8002cfe:	21d0      	movs	r1, #208	@ 0xd0
 8002d00:	187b      	adds	r3, r7, r1
 8002d02:	6818      	ldr	r0, [r3, #0]
 8002d04:	6859      	ldr	r1, [r3, #4]
 8002d06:	f7ff f833 	bl	8001d70 <__aeabi_d2f>
 8002d0a:	258c      	movs	r5, #140	@ 0x8c
 8002d0c:	197b      	adds	r3, r7, r5
 8002d0e:	2202      	movs	r2, #2
 8002d10:	0019      	movs	r1, r3
 8002d12:	f7ff fd83 	bl	800281c <float_to_str>
		strcat(newdata, numbuf);
 8002d16:	197a      	adds	r2, r7, r5
 8002d18:	193b      	adds	r3, r7, r4
 8002d1a:	0011      	movs	r1, r2
 8002d1c:	0018      	movs	r0, r3
 8002d1e:	f003 fcf3 	bl	8006708 <strcat>
		strcat(newdata, data + right + 1);
 8002d22:	19bb      	adds	r3, r7, r6
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	3301      	adds	r3, #1
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	18d2      	adds	r2, r2, r3
 8002d2c:	193b      	adds	r3, r7, r4
 8002d2e:	0011      	movs	r1, r2
 8002d30:	0018      	movs	r0, r3
 8002d32:	f003 fce9 	bl	8006708 <strcat>
		strcpy(data, newdata);
 8002d36:	193a      	adds	r2, r7, r4
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	0011      	movs	r1, r2
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f003 fd37 	bl	80067b0 <strcpy>
	while (strchr(data, '(')) {
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2128      	movs	r1, #40	@ 0x28
 8002d46:	0018      	movs	r0, r3
 8002d48:	f003 fceb 	bl	8006722 <strchr>
 8002d4c:	1e03      	subs	r3, r0, #0
 8002d4e:	d000      	beq.n	8002d52 <handle_input+0x172>
 8002d50:	e74b      	b.n	8002bea <handle_input+0xa>
	}

	float result = eval_simple(data);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	0018      	movs	r0, r3
 8002d56:	f7ff fe23 	bl	80029a0 <eval_simple>
 8002d5a:	1c03      	adds	r3, r0, #0
 8002d5c:	22cc      	movs	r2, #204	@ 0xcc
 8002d5e:	18b9      	adds	r1, r7, r2
 8002d60:	600b      	str	r3, [r1, #0]
	return result;
 8002d62:	18bb      	adds	r3, r7, r2
 8002d64:	681b      	ldr	r3, [r3, #0]
}
 8002d66:	1c18      	adds	r0, r3, #0
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	b03b      	add	sp, #236	@ 0xec
 8002d6c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d6e <calc>:

// Hm binary search tm nghim trong [l,r] vi  chnh xc eps
float calc(char *expr, float x) {
 8002d6e:	b590      	push	{r4, r7, lr}
 8002d70:	b09d      	sub	sp, #116	@ 0x74
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
 8002d76:	6039      	str	r1, [r7, #0]
	char buf[64], numbuf[32];
	buf[0] = '\0';
 8002d78:	232c      	movs	r3, #44	@ 0x2c
 8002d7a:	18fb      	adds	r3, r7, r3
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; expr[i]; i++) {
 8002d80:	2300      	movs	r3, #0
 8002d82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d84:	e028      	b.n	8002dd8 <calc+0x6a>
		if (expr[i] == 'x') {
 8002d86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	18d3      	adds	r3, r2, r3
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	2b78      	cmp	r3, #120	@ 0x78
 8002d90:	d10e      	bne.n	8002db0 <calc+0x42>
			float_to_str(x, numbuf, 7);
 8002d92:	240c      	movs	r4, #12
 8002d94:	1939      	adds	r1, r7, r4
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	2207      	movs	r2, #7
 8002d9a:	1c18      	adds	r0, r3, #0
 8002d9c:	f7ff fd3e 	bl	800281c <float_to_str>
			strcat(buf, numbuf);
 8002da0:	193a      	adds	r2, r7, r4
 8002da2:	232c      	movs	r3, #44	@ 0x2c
 8002da4:	18fb      	adds	r3, r7, r3
 8002da6:	0011      	movs	r1, r2
 8002da8:	0018      	movs	r0, r3
 8002daa:	f003 fcad 	bl	8006708 <strcat>
 8002dae:	e010      	b.n	8002dd2 <calc+0x64>
		} else {
			char tmp[2] = { expr[i], '\0' };
 8002db0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	18d3      	adds	r3, r2, r3
 8002db6:	781a      	ldrb	r2, [r3, #0]
 8002db8:	2108      	movs	r1, #8
 8002dba:	187b      	adds	r3, r7, r1
 8002dbc:	701a      	strb	r2, [r3, #0]
 8002dbe:	187b      	adds	r3, r7, r1
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	705a      	strb	r2, [r3, #1]
			strcat(buf, tmp);
 8002dc4:	187a      	adds	r2, r7, r1
 8002dc6:	232c      	movs	r3, #44	@ 0x2c
 8002dc8:	18fb      	adds	r3, r7, r3
 8002dca:	0011      	movs	r1, r2
 8002dcc:	0018      	movs	r0, r3
 8002dce:	f003 fc9b 	bl	8006708 <strcat>
	for (int i = 0; expr[i]; i++) {
 8002dd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002dd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	18d3      	adds	r3, r2, r3
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1d0      	bne.n	8002d86 <calc+0x18>
		}
	}
	return handle_input(buf);
 8002de4:	232c      	movs	r3, #44	@ 0x2c
 8002de6:	18fb      	adds	r3, r7, r3
 8002de8:	0018      	movs	r0, r3
 8002dea:	f7ff fef9 	bl	8002be0 <handle_input>
 8002dee:	1c03      	adds	r3, r0, #0
}
 8002df0:	1c18      	adds	r0, r3, #0
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b01d      	add	sp, #116	@ 0x74
 8002df6:	bd90      	pop	{r4, r7, pc}

08002df8 <binary_search_root>:

int binary_search_root(char *expr, float l, float r, float eps, float *root) {
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b088      	sub	sp, #32
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	607a      	str	r2, [r7, #4]
 8002e04:	603b      	str	r3, [r7, #0]
	float mid, f_l, f_mid;

	f_l = calc(expr, l);
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	1c11      	adds	r1, r2, #0
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f7ff ffae 	bl	8002d6e <calc>
 8002e12:	1c03      	adds	r3, r0, #0
 8002e14:	61fb      	str	r3, [r7, #28]
	if (fabs(f_l) < eps) {
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	085b      	lsrs	r3, r3, #1
 8002e1c:	1c19      	adds	r1, r3, #0
 8002e1e:	6838      	ldr	r0, [r7, #0]
 8002e20:	f7fd fb54 	bl	80004cc <__aeabi_fcmpgt>
 8002e24:	1e03      	subs	r3, r0, #0
 8002e26:	d004      	beq.n	8002e32 <binary_search_root+0x3a>
		*root = l;
 8002e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e2a:	68ba      	ldr	r2, [r7, #8]
 8002e2c:	601a      	str	r2, [r3, #0]
		return 1;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e054      	b.n	8002edc <binary_search_root+0xe4>
	}

	while (r - l > eps) {
 8002e32:	e039      	b.n	8002ea8 <binary_search_root+0xb0>
		mid = (l + r) / 2;
 8002e34:	6879      	ldr	r1, [r7, #4]
 8002e36:	68b8      	ldr	r0, [r7, #8]
 8002e38:	f7fd fb5c 	bl	80004f4 <__aeabi_fadd>
 8002e3c:	1c03      	adds	r3, r0, #0
 8002e3e:	2180      	movs	r1, #128	@ 0x80
 8002e40:	05c9      	lsls	r1, r1, #23
 8002e42:	1c18      	adds	r0, r3, #0
 8002e44:	f7fd fd48 	bl	80008d8 <__aeabi_fdiv>
 8002e48:	1c03      	adds	r3, r0, #0
 8002e4a:	61bb      	str	r3, [r7, #24]
		f_mid = calc(expr, mid);
 8002e4c:	69ba      	ldr	r2, [r7, #24]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	1c11      	adds	r1, r2, #0
 8002e52:	0018      	movs	r0, r3
 8002e54:	f7ff ff8b 	bl	8002d6e <calc>
 8002e58:	1c03      	adds	r3, r0, #0
 8002e5a:	617b      	str	r3, [r7, #20]

		if (fabs(f_mid) < eps) {
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	085b      	lsrs	r3, r3, #1
 8002e62:	1c19      	adds	r1, r3, #0
 8002e64:	6838      	ldr	r0, [r7, #0]
 8002e66:	f7fd fb31 	bl	80004cc <__aeabi_fcmpgt>
 8002e6a:	1e03      	subs	r3, r0, #0
 8002e6c:	d004      	beq.n	8002e78 <binary_search_root+0x80>
			*root = mid;
 8002e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	601a      	str	r2, [r3, #0]
			return 1;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e031      	b.n	8002edc <binary_search_root+0xe4>
		}

		f_l = calc(expr, l);  // lun tnh li
 8002e78:	68ba      	ldr	r2, [r7, #8]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	1c11      	adds	r1, r2, #0
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f7ff ff75 	bl	8002d6e <calc>
 8002e84:	1c03      	adds	r3, r0, #0
 8002e86:	61fb      	str	r3, [r7, #28]
		if (f_l * f_mid < 0)
 8002e88:	6979      	ldr	r1, [r7, #20]
 8002e8a:	69f8      	ldr	r0, [r7, #28]
 8002e8c:	f7fd fef2 	bl	8000c74 <__aeabi_fmul>
 8002e90:	1c03      	adds	r3, r0, #0
 8002e92:	2100      	movs	r1, #0
 8002e94:	1c18      	adds	r0, r3, #0
 8002e96:	f7fd fb05 	bl	80004a4 <__aeabi_fcmplt>
 8002e9a:	1e03      	subs	r3, r0, #0
 8002e9c:	d002      	beq.n	8002ea4 <binary_search_root+0xac>
			r = mid;
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	607b      	str	r3, [r7, #4]
 8002ea2:	e001      	b.n	8002ea8 <binary_search_root+0xb0>
		else
			l = mid;
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	60bb      	str	r3, [r7, #8]
	while (r - l > eps) {
 8002ea8:	68b9      	ldr	r1, [r7, #8]
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7fe f83c 	bl	8000f28 <__aeabi_fsub>
 8002eb0:	1c03      	adds	r3, r0, #0
 8002eb2:	1c19      	adds	r1, r3, #0
 8002eb4:	6838      	ldr	r0, [r7, #0]
 8002eb6:	f7fd faf5 	bl	80004a4 <__aeabi_fcmplt>
 8002eba:	1e03      	subs	r3, r0, #0
 8002ebc:	d1ba      	bne.n	8002e34 <binary_search_root+0x3c>
	}
	*root = (l + r) / 2;
 8002ebe:	6879      	ldr	r1, [r7, #4]
 8002ec0:	68b8      	ldr	r0, [r7, #8]
 8002ec2:	f7fd fb17 	bl	80004f4 <__aeabi_fadd>
 8002ec6:	1c03      	adds	r3, r0, #0
 8002ec8:	2180      	movs	r1, #128	@ 0x80
 8002eca:	05c9      	lsls	r1, r1, #23
 8002ecc:	1c18      	adds	r0, r3, #0
 8002ece:	f7fd fd03 	bl	80008d8 <__aeabi_fdiv>
 8002ed2:	1c03      	adds	r3, r0, #0
 8002ed4:	1c1a      	adds	r2, r3, #0
 8002ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ed8:	601a      	str	r2, [r3, #0]
	return 1;
 8002eda:	2301      	movs	r3, #1
}
 8002edc:	0018      	movs	r0, r3
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	b008      	add	sp, #32
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <solve_the_equation>:

void solve_the_equation(char *expr) {
 8002ee4:	b5b0      	push	{r4, r5, r7, lr}
 8002ee6:	b092      	sub	sp, #72	@ 0x48
 8002ee8:	af02      	add	r7, sp, #8
 8002eea:	6078      	str	r0, [r7, #4]
	float eps = 1e-4f;
 8002eec:	4b79      	ldr	r3, [pc, #484]	@ (80030d4 <solve_the_equation+0x1f0>)
 8002eee:	633b      	str	r3, [r7, #48]	@ 0x30
	float step = 1.0f;
 8002ef0:	23fe      	movs	r3, #254	@ 0xfe
 8002ef2:	059b      	lsls	r3, r3, #22
 8002ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float root;
	int found_root = 0;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	char kq[17];
	int col = 16;
 8002efa:	2310      	movs	r3, #16
 8002efc:	63bb      	str	r3, [r7, #56]	@ 0x38
	LCD_setCursor(1, 0);
 8002efe:	2100      	movs	r1, #0
 8002f00:	2001      	movs	r0, #1
 8002f02:	f7ff fb28 	bl	8002556 <LCD_setCursor>
	LCD_puts("tim");
 8002f06:	4b74      	ldr	r3, [pc, #464]	@ (80030d8 <solve_the_equation+0x1f4>)
 8002f08:	0018      	movs	r0, r3
 8002f0a:	f7ff fb4b 	bl	80025a4 <LCD_puts>
	for (float l = -10000; l < 10000; l += step) {
 8002f0e:	4b73      	ldr	r3, [pc, #460]	@ (80030dc <solve_the_equation+0x1f8>)
 8002f10:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f12:	e0c0      	b.n	8003096 <solve_the_equation+0x1b2>
		float r = l + step;
 8002f14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002f16:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002f18:	f7fd faec 	bl	80004f4 <__aeabi_fadd>
 8002f1c:	1c03      	adds	r3, r0, #0
 8002f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
		float f_l = calc(expr, l);
 8002f20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	1c11      	adds	r1, r2, #0
 8002f26:	0018      	movs	r0, r3
 8002f28:	f7ff ff21 	bl	8002d6e <calc>
 8002f2c:	1c03      	adds	r3, r0, #0
 8002f2e:	627b      	str	r3, [r7, #36]	@ 0x24
		float f_r = calc(expr, r);
 8002f30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	1c11      	adds	r1, r2, #0
 8002f36:	0018      	movs	r0, r3
 8002f38:	f7ff ff19 	bl	8002d6e <calc>
 8002f3c:	1c03      	adds	r3, r0, #0
 8002f3e:	623b      	str	r3, [r7, #32]

		if (fabs(f_l) < eps) {  // nghim ngay ti l
 8002f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	085b      	lsrs	r3, r3, #1
 8002f46:	1c19      	adds	r1, r3, #0
 8002f48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f4a:	f7fd fabf 	bl	80004cc <__aeabi_fcmpgt>
 8002f4e:	1e03      	subs	r3, r0, #0
 8002f50:	d026      	beq.n	8002fa0 <solve_the_equation+0xbc>
			found_root = 1;
 8002f52:	2301      	movs	r3, #1
 8002f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
			float_to_str(l, kq, 2);
 8002f56:	2508      	movs	r5, #8
 8002f58:	1979      	adds	r1, r7, r5
 8002f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	1c18      	adds	r0, r3, #0
 8002f60:	f7ff fc5c 	bl	800281c <float_to_str>
			LCD_setCursor(1, col - strlen(kq));
 8002f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f66:	b2dc      	uxtb	r4, r3
 8002f68:	197b      	adds	r3, r7, r5
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	f7fd f8cc 	bl	8000108 <strlen>
 8002f70:	0003      	movs	r3, r0
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	1ae3      	subs	r3, r4, r3
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	0019      	movs	r1, r3
 8002f7a:	2001      	movs	r0, #1
 8002f7c:	f7ff faeb 	bl	8002556 <LCD_setCursor>
			LCD_puts(kq);
 8002f80:	197b      	adds	r3, r7, r5
 8002f82:	0018      	movs	r0, r3
 8002f84:	f7ff fb0e 	bl	80025a4 <LCD_puts>
			col-=col-strlen(kq)-1;
 8002f88:	197b      	adds	r3, r7, r5
 8002f8a:	0018      	movs	r0, r3
 8002f8c:	f7fd f8bc 	bl	8000108 <strlen>
 8002f90:	0002      	movs	r2, r0
 8002f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f94:	1ad2      	subs	r2, r2, r3
 8002f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f98:	18d3      	adds	r3, r2, r3
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f9e:	e074      	b.n	800308a <solve_the_equation+0x1a6>
		} else if (f_l * f_r < 0 || fabs(f_r) < eps) {
 8002fa0:	6a39      	ldr	r1, [r7, #32]
 8002fa2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002fa4:	f7fd fe66 	bl	8000c74 <__aeabi_fmul>
 8002fa8:	1c03      	adds	r3, r0, #0
 8002faa:	2100      	movs	r1, #0
 8002fac:	1c18      	adds	r0, r3, #0
 8002fae:	f7fd fa79 	bl	80004a4 <__aeabi_fcmplt>
 8002fb2:	1e03      	subs	r3, r0, #0
 8002fb4:	d108      	bne.n	8002fc8 <solve_the_equation+0xe4>
 8002fb6:	6a3b      	ldr	r3, [r7, #32]
 8002fb8:	005b      	lsls	r3, r3, #1
 8002fba:	085b      	lsrs	r3, r3, #1
 8002fbc:	1c19      	adds	r1, r3, #0
 8002fbe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002fc0:	f7fd fa84 	bl	80004cc <__aeabi_fcmpgt>
 8002fc4:	1e03      	subs	r3, r0, #0
 8002fc6:	d060      	beq.n	800308a <solve_the_equation+0x1a6>
			found_root = 1;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (binary_search_root(expr, l, r, eps, &root)) {
 8002fcc:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 8002fce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fd0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	231c      	movs	r3, #28
 8002fd6:	18fb      	adds	r3, r7, r3
 8002fd8:	9300      	str	r3, [sp, #0]
 8002fda:	1c23      	adds	r3, r4, #0
 8002fdc:	f7ff ff0c 	bl	8002df8 <binary_search_root>
 8002fe0:	1e03      	subs	r3, r0, #0
 8002fe2:	d052      	beq.n	800308a <solve_the_equation+0x1a6>
				if (fabs(root) < eps)
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	085b      	lsrs	r3, r3, #1
 8002fea:	1c19      	adds	r1, r3, #0
 8002fec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002fee:	f7fd fa6d 	bl	80004cc <__aeabi_fcmpgt>
 8002ff2:	1e03      	subs	r3, r0, #0
 8002ff4:	d001      	beq.n	8002ffa <solve_the_equation+0x116>
					root = 0;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	61fb      	str	r3, [r7, #28]
				float_to_str(root, kq, 2);
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	2508      	movs	r5, #8
 8002ffe:	1979      	adds	r1, r7, r5
 8003000:	2202      	movs	r2, #2
 8003002:	1c18      	adds	r0, r3, #0
 8003004:	f7ff fc0a 	bl	800281c <float_to_str>
				LCD_setCursor(1, col - strlen(kq));
 8003008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800300a:	b2dc      	uxtb	r4, r3
 800300c:	197b      	adds	r3, r7, r5
 800300e:	0018      	movs	r0, r3
 8003010:	f7fd f87a 	bl	8000108 <strlen>
 8003014:	0003      	movs	r3, r0
 8003016:	b2db      	uxtb	r3, r3
 8003018:	1ae3      	subs	r3, r4, r3
 800301a:	b2db      	uxtb	r3, r3
 800301c:	0019      	movs	r1, r3
 800301e:	2001      	movs	r0, #1
 8003020:	f7ff fa99 	bl	8002556 <LCD_setCursor>
				LCD_puts(kq);
 8003024:	197b      	adds	r3, r7, r5
 8003026:	0018      	movs	r0, r3
 8003028:	f7ff fabc 	bl	80025a4 <LCD_puts>
				if (col - strlen(kq) > 0) {
 800302c:	197b      	adds	r3, r7, r5
 800302e:	0018      	movs	r0, r3
 8003030:	f7fd f86a 	bl	8000108 <strlen>
 8003034:	0002      	movs	r2, r0
 8003036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003038:	429a      	cmp	r2, r3
 800303a:	d01d      	beq.n	8003078 <solve_the_equation+0x194>
					LCD_setCursor(1, col - strlen(kq) - 1);
 800303c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800303e:	b2dc      	uxtb	r4, r3
 8003040:	197b      	adds	r3, r7, r5
 8003042:	0018      	movs	r0, r3
 8003044:	f7fd f860 	bl	8000108 <strlen>
 8003048:	0003      	movs	r3, r0
 800304a:	b2db      	uxtb	r3, r3
 800304c:	1ae3      	subs	r3, r4, r3
 800304e:	b2db      	uxtb	r3, r3
 8003050:	3b01      	subs	r3, #1
 8003052:	b2db      	uxtb	r3, r3
 8003054:	0019      	movs	r1, r3
 8003056:	2001      	movs	r0, #1
 8003058:	f7ff fa7d 	bl	8002556 <LCD_setCursor>
					LCD_puts(" ");
 800305c:	4b20      	ldr	r3, [pc, #128]	@ (80030e0 <solve_the_equation+0x1fc>)
 800305e:	0018      	movs	r0, r3
 8003060:	f7ff faa0 	bl	80025a4 <LCD_puts>
					col -= (strlen(kq) + 1);
 8003064:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 8003066:	197b      	adds	r3, r7, r5
 8003068:	0018      	movs	r0, r3
 800306a:	f7fd f84d 	bl	8000108 <strlen>
 800306e:	0003      	movs	r3, r0
 8003070:	1ae3      	subs	r3, r4, r3
 8003072:	3b01      	subs	r3, #1
 8003074:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003076:	e008      	b.n	800308a <solve_the_equation+0x1a6>
				} else {
					col -= strlen(kq);
 8003078:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 800307a:	2308      	movs	r3, #8
 800307c:	18fb      	adds	r3, r7, r3
 800307e:	0018      	movs	r0, r3
 8003080:	f7fd f842 	bl	8000108 <strlen>
 8003084:	0003      	movs	r3, r0
 8003086:	1ae3      	subs	r3, r4, r3
 8003088:	63bb      	str	r3, [r7, #56]	@ 0x38
	for (float l = -10000; l < 10000; l += step) {
 800308a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800308c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800308e:	f7fd fa31 	bl	80004f4 <__aeabi_fadd>
 8003092:	1c03      	adds	r3, r0, #0
 8003094:	637b      	str	r3, [r7, #52]	@ 0x34
 8003096:	4913      	ldr	r1, [pc, #76]	@ (80030e4 <solve_the_equation+0x200>)
 8003098:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800309a:	f7fd fa03 	bl	80004a4 <__aeabi_fcmplt>
 800309e:	1e03      	subs	r3, r0, #0
 80030a0:	d000      	beq.n	80030a4 <solve_the_equation+0x1c0>
 80030a2:	e737      	b.n	8002f14 <solve_the_equation+0x30>
				}
			}
		}
	}
	if (!found_root) {
 80030a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d108      	bne.n	80030bc <solve_the_equation+0x1d8>
		LCD_setCursor(1, 0);
 80030aa:	2100      	movs	r1, #0
 80030ac:	2001      	movs	r0, #1
 80030ae:	f7ff fa52 	bl	8002556 <LCD_setCursor>
		LCD_puts("Not found");
 80030b2:	4b0d      	ldr	r3, [pc, #52]	@ (80030e8 <solve_the_equation+0x204>)
 80030b4:	0018      	movs	r0, r3
 80030b6:	f7ff fa75 	bl	80025a4 <LCD_puts>
	} else {
		LCD_setCursor(1,0);
		LCD_puts("x: ");
	}
}
 80030ba:	e007      	b.n	80030cc <solve_the_equation+0x1e8>
		LCD_setCursor(1,0);
 80030bc:	2100      	movs	r1, #0
 80030be:	2001      	movs	r0, #1
 80030c0:	f7ff fa49 	bl	8002556 <LCD_setCursor>
		LCD_puts("x: ");
 80030c4:	4b09      	ldr	r3, [pc, #36]	@ (80030ec <solve_the_equation+0x208>)
 80030c6:	0018      	movs	r0, r3
 80030c8:	f7ff fa6c 	bl	80025a4 <LCD_puts>
}
 80030cc:	46c0      	nop			@ (mov r8, r8)
 80030ce:	46bd      	mov	sp, r7
 80030d0:	b010      	add	sp, #64	@ 0x40
 80030d2:	bdb0      	pop	{r4, r5, r7, pc}
 80030d4:	38d1b717 	.word	0x38d1b717
 80030d8:	080067ec 	.word	0x080067ec
 80030dc:	c61c4000 	.word	0xc61c4000
 80030e0:	080067f0 	.word	0x080067f0
 80030e4:	461c4000 	.word	0x461c4000
 80030e8:	080067f4 	.word	0x080067f4
 80030ec:	08006800 	.word	0x08006800

080030f0 <Mode1>:

void Mode1() {
 80030f0:	b5b0      	push	{r4, r5, r7, lr}
 80030f2:	b090      	sub	sp, #64	@ 0x40
 80030f4:	af00      	add	r7, sp, #0
	keypad[0][3] = '*';
 80030f6:	4b79      	ldr	r3, [pc, #484]	@ (80032dc <Mode1+0x1ec>)
 80030f8:	222a      	movs	r2, #42	@ 0x2a
 80030fa:	70da      	strb	r2, [r3, #3]
	keypad[2][4] = 'B';
 80030fc:	4b77      	ldr	r3, [pc, #476]	@ (80032dc <Mode1+0x1ec>)
 80030fe:	2242      	movs	r2, #66	@ 0x42
 8003100:	739a      	strb	r2, [r3, #14]
	char keyToDisplay;
	char buffer[17] = "";
 8003102:	231c      	movs	r3, #28
 8003104:	18fb      	adds	r3, r7, r3
 8003106:	0018      	movs	r0, r3
 8003108:	2311      	movs	r3, #17
 800310a:	001a      	movs	r2, r3
 800310c:	2100      	movs	r1, #0
 800310e:	f003 faf3 	bl	80066f8 <memset>
	char bufferToShow[2] = "";
 8003112:	2318      	movs	r3, #24
 8003114:	18fb      	adds	r3, r7, r3
 8003116:	2200      	movs	r2, #0
 8003118:	801a      	strh	r2, [r3, #0]
	int i = 0;
 800311a:	2300      	movs	r3, #0
 800311c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	int exit = 0;
 800311e:	2300      	movs	r3, #0
 8003120:	63bb      	str	r3, [r7, #56]	@ 0x38
	while (1) {
		keyToDisplay = scan_key_pad();
 8003122:	2537      	movs	r5, #55	@ 0x37
 8003124:	197c      	adds	r4, r7, r5
 8003126:	f7ff fa75 	bl	8002614 <scan_key_pad>
 800312a:	0003      	movs	r3, r0
 800312c:	7023      	strb	r3, [r4, #0]
		if (keyToDisplay != 'c') {
 800312e:	197b      	adds	r3, r7, r5
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	2b63      	cmp	r3, #99	@ 0x63
 8003134:	d0f5      	beq.n	8003122 <Mode1+0x32>
			if (keyToDisplay == '=') {
 8003136:	197b      	adds	r3, r7, r5
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	2b3d      	cmp	r3, #61	@ 0x3d
 800313c:	d157      	bne.n	80031ee <Mode1+0xfe>
				if (exit == 0) {
 800313e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003140:	2b00      	cmp	r3, #0
 8003142:	d14b      	bne.n	80031dc <Mode1+0xec>
					buffer[i] = '\0';
 8003144:	211c      	movs	r1, #28
 8003146:	187a      	adds	r2, r7, r1
 8003148:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800314a:	18d3      	adds	r3, r2, r3
 800314c:	2200      	movs	r2, #0
 800314e:	701a      	strb	r2, [r3, #0]
					if (i > 0) { // ch x l khi c d liu
 8003150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003152:	2b00      	cmp	r3, #0
 8003154:	dd3d      	ble.n	80031d2 <Mode1+0xe2>
						float result = handle_input(buffer);
 8003156:	187b      	adds	r3, r7, r1
 8003158:	0018      	movs	r0, r3
 800315a:	f7ff fd41 	bl	8002be0 <handle_input>
 800315e:	1c03      	adds	r3, r0, #0
 8003160:	633b      	str	r3, [r7, #48]	@ 0x30
						char ketqua[17];
						if (fabs(result - (int) result) < 1e-9) {
 8003162:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003164:	f7fe f944 	bl	80013f0 <__aeabi_f2iz>
 8003168:	0003      	movs	r3, r0
 800316a:	0018      	movs	r0, r3
 800316c:	f7fe f960 	bl	8001430 <__aeabi_i2f>
 8003170:	1c03      	adds	r3, r0, #0
 8003172:	1c19      	adds	r1, r3, #0
 8003174:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003176:	f7fd fed7 	bl	8000f28 <__aeabi_fsub>
 800317a:	1c03      	adds	r3, r0, #0
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	085b      	lsrs	r3, r3, #1
 8003180:	1c18      	adds	r0, r3, #0
 8003182:	f7fe fdad 	bl	8001ce0 <__aeabi_f2d>
 8003186:	4a56      	ldr	r2, [pc, #344]	@ (80032e0 <Mode1+0x1f0>)
 8003188:	4b56      	ldr	r3, [pc, #344]	@ (80032e4 <Mode1+0x1f4>)
 800318a:	f7fd f951 	bl	8000430 <__aeabi_dcmplt>
 800318e:	1e03      	subs	r3, r0, #0
 8003190:	d008      	beq.n	80031a4 <Mode1+0xb4>
							int_to_str((long) result, ketqua, 10);
 8003192:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003194:	f7fe f92c 	bl	80013f0 <__aeabi_f2iz>
 8003198:	1d3b      	adds	r3, r7, #4
 800319a:	220a      	movs	r2, #10
 800319c:	0019      	movs	r1, r3
 800319e:	f7ff fad5 	bl	800274c <int_to_str>
 80031a2:	e005      	b.n	80031b0 <Mode1+0xc0>
						} else {
							float_to_str(result, ketqua, 2);
 80031a4:	1d39      	adds	r1, r7, #4
 80031a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031a8:	2202      	movs	r2, #2
 80031aa:	1c18      	adds	r0, r3, #0
 80031ac:	f7ff fb36 	bl	800281c <float_to_str>
						}
						LCD_setCursor(1, 16 - strlen(ketqua));
 80031b0:	1d3b      	adds	r3, r7, #4
 80031b2:	0018      	movs	r0, r3
 80031b4:	f7fc ffa8 	bl	8000108 <strlen>
 80031b8:	0003      	movs	r3, r0
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	2210      	movs	r2, #16
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	0019      	movs	r1, r3
 80031c4:	2001      	movs	r0, #1
 80031c6:	f7ff f9c6 	bl	8002556 <LCD_setCursor>
						LCD_puts(ketqua);
 80031ca:	1d3b      	adds	r3, r7, #4
 80031cc:	0018      	movs	r0, r3
 80031ce:	f7ff f9e9 	bl	80025a4 <LCD_puts>
					}
					i = 0;
 80031d2:	2300      	movs	r3, #0
 80031d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
					exit = 1;
 80031d6:	2301      	movs	r3, #1
 80031d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031da:	e7a2      	b.n	8003122 <Mode1+0x32>
				} else {
					LCD_clear();
 80031dc:	f7ff f9b0 	bl	8002540 <LCD_clear>
					row = 0;
 80031e0:	4b41      	ldr	r3, [pc, #260]	@ (80032e8 <Mode1+0x1f8>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	601a      	str	r2, [r3, #0]
					col = 0;
 80031e6:	4b41      	ldr	r3, [pc, #260]	@ (80032ec <Mode1+0x1fc>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	601a      	str	r2, [r3, #0]
					break;
 80031ec:	e071      	b.n	80032d2 <Mode1+0x1e2>
				}
			}

			else if (keyToDisplay == 'C') {
 80031ee:	2337      	movs	r3, #55	@ 0x37
 80031f0:	18fb      	adds	r3, r7, r3
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	2b43      	cmp	r3, #67	@ 0x43
 80031f6:	d112      	bne.n	800321e <Mode1+0x12e>
				LCD_clear();
 80031f8:	f7ff f9a2 	bl	8002540 <LCD_clear>
				buffer[0] = '\0';
 80031fc:	231c      	movs	r3, #28
 80031fe:	18fb      	adds	r3, r7, r3
 8003200:	2200      	movs	r2, #0
 8003202:	701a      	strb	r2, [r3, #0]
				bufferToShow[0] = '\0';
 8003204:	2318      	movs	r3, #24
 8003206:	18fb      	adds	r3, r7, r3
 8003208:	2200      	movs	r2, #0
 800320a:	701a      	strb	r2, [r3, #0]
				row = 0;
 800320c:	4b36      	ldr	r3, [pc, #216]	@ (80032e8 <Mode1+0x1f8>)
 800320e:	2200      	movs	r2, #0
 8003210:	601a      	str	r2, [r3, #0]
				col = 0;
 8003212:	4b36      	ldr	r3, [pc, #216]	@ (80032ec <Mode1+0x1fc>)
 8003214:	2200      	movs	r2, #0
 8003216:	601a      	str	r2, [r3, #0]
				exit = 0;
 8003218:	2300      	movs	r3, #0
 800321a:	63bb      	str	r3, [r7, #56]	@ 0x38
				continue;
 800321c:	e058      	b.n	80032d0 <Mode1+0x1e0>
			}

			else if (keyToDisplay == 'B') {
 800321e:	2337      	movs	r3, #55	@ 0x37
 8003220:	18fb      	adds	r3, r7, r3
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	2b42      	cmp	r3, #66	@ 0x42
 8003226:	d123      	bne.n	8003270 <Mode1+0x180>
				if (i > 0) {
 8003228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800322a:	2b00      	cmp	r3, #0
 800322c:	dc00      	bgt.n	8003230 <Mode1+0x140>
 800322e:	e778      	b.n	8003122 <Mode1+0x32>
					i--;
 8003230:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003232:	3b01      	subs	r3, #1
 8003234:	63fb      	str	r3, [r7, #60]	@ 0x3c
					col--;
 8003236:	4b2d      	ldr	r3, [pc, #180]	@ (80032ec <Mode1+0x1fc>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	1e5a      	subs	r2, r3, #1
 800323c:	4b2b      	ldr	r3, [pc, #172]	@ (80032ec <Mode1+0x1fc>)
 800323e:	601a      	str	r2, [r3, #0]
					buffer[i] = '\0';
 8003240:	231c      	movs	r3, #28
 8003242:	18fa      	adds	r2, r7, r3
 8003244:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003246:	18d3      	adds	r3, r2, r3
 8003248:	2200      	movs	r2, #0
 800324a:	701a      	strb	r2, [r3, #0]

					LCD_setCursor(0, col);
 800324c:	4b27      	ldr	r3, [pc, #156]	@ (80032ec <Mode1+0x1fc>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	b2db      	uxtb	r3, r3
 8003252:	0019      	movs	r1, r3
 8003254:	2000      	movs	r0, #0
 8003256:	f7ff f97e 	bl	8002556 <LCD_setCursor>
					LCD_sendChar(' ');
 800325a:	2020      	movs	r0, #32
 800325c:	f7ff f8f6 	bl	800244c <LCD_sendChar>
					LCD_setCursor(0, col);
 8003260:	4b22      	ldr	r3, [pc, #136]	@ (80032ec <Mode1+0x1fc>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	b2db      	uxtb	r3, r3
 8003266:	0019      	movs	r1, r3
 8003268:	2000      	movs	r0, #0
 800326a:	f7ff f974 	bl	8002556 <LCD_setCursor>
 800326e:	e758      	b.n	8003122 <Mode1+0x32>
				}
			} else {
				buffer[i] = keyToDisplay;
 8003270:	231c      	movs	r3, #28
 8003272:	18fa      	adds	r2, r7, r3
 8003274:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003276:	18d3      	adds	r3, r2, r3
 8003278:	2137      	movs	r1, #55	@ 0x37
 800327a:	187a      	adds	r2, r7, r1
 800327c:	7812      	ldrb	r2, [r2, #0]
 800327e:	701a      	strb	r2, [r3, #0]
				bufferToShow[0] = keyToDisplay;
 8003280:	2418      	movs	r4, #24
 8003282:	193b      	adds	r3, r7, r4
 8003284:	187a      	adds	r2, r7, r1
 8003286:	7812      	ldrb	r2, [r2, #0]
 8003288:	701a      	strb	r2, [r3, #0]
				bufferToShow[1] = '\0';
 800328a:	193b      	adds	r3, r7, r4
 800328c:	2200      	movs	r2, #0
 800328e:	705a      	strb	r2, [r3, #1]
				LCD_setCursor(0, col);
 8003290:	4b16      	ldr	r3, [pc, #88]	@ (80032ec <Mode1+0x1fc>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	b2db      	uxtb	r3, r3
 8003296:	0019      	movs	r1, r3
 8003298:	2000      	movs	r0, #0
 800329a:	f7ff f95c 	bl	8002556 <LCD_setCursor>
				LCD_puts(bufferToShow);
 800329e:	193b      	adds	r3, r7, r4
 80032a0:	0018      	movs	r0, r3
 80032a2:	f7ff f97f 	bl	80025a4 <LCD_puts>
				col++;
 80032a6:	4b11      	ldr	r3, [pc, #68]	@ (80032ec <Mode1+0x1fc>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	1c5a      	adds	r2, r3, #1
 80032ac:	4b0f      	ldr	r3, [pc, #60]	@ (80032ec <Mode1+0x1fc>)
 80032ae:	601a      	str	r2, [r3, #0]
				i++;
 80032b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032b2:	3301      	adds	r3, #1
 80032b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
				if (col >= 16) {
 80032b6:	4b0d      	ldr	r3, [pc, #52]	@ (80032ec <Mode1+0x1fc>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2b0f      	cmp	r3, #15
 80032bc:	dd02      	ble.n	80032c4 <Mode1+0x1d4>
					col = 0;
 80032be:	4b0b      	ldr	r3, [pc, #44]	@ (80032ec <Mode1+0x1fc>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	601a      	str	r2, [r3, #0]
				}
				if (i >= sizeof(buffer) - 1) {
 80032c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032c6:	2b0f      	cmp	r3, #15
 80032c8:	d800      	bhi.n	80032cc <Mode1+0x1dc>
 80032ca:	e72a      	b.n	8003122 <Mode1+0x32>
					i = 0;
 80032cc:	2300      	movs	r3, #0
 80032ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
		keyToDisplay = scan_key_pad();
 80032d0:	e727      	b.n	8003122 <Mode1+0x32>
				}
			}
		}
	}
}
 80032d2:	46c0      	nop			@ (mov r8, r8)
 80032d4:	46bd      	mov	sp, r7
 80032d6:	b010      	add	sp, #64	@ 0x40
 80032d8:	bdb0      	pop	{r4, r5, r7, pc}
 80032da:	46c0      	nop			@ (mov r8, r8)
 80032dc:	20000000 	.word	0x20000000
 80032e0:	e826d695 	.word	0xe826d695
 80032e4:	3e112e0b 	.word	0x3e112e0b
 80032e8:	2000087c 	.word	0x2000087c
 80032ec:	20000880 	.word	0x20000880

080032f0 <Mode2>:

void Mode2() {
 80032f0:	b5b0      	push	{r4, r5, r7, lr}
 80032f2:	b088      	sub	sp, #32
 80032f4:	af00      	add	r7, sp, #0
	keypad[0][3] = 'x';
 80032f6:	4b41      	ldr	r3, [pc, #260]	@ (80033fc <Mode2+0x10c>)
 80032f8:	2278      	movs	r2, #120	@ 0x78
 80032fa:	70da      	strb	r2, [r3, #3]
	keypad[2][4] = '*';
 80032fc:	4b3f      	ldr	r3, [pc, #252]	@ (80033fc <Mode2+0x10c>)
 80032fe:	222a      	movs	r2, #42	@ 0x2a
 8003300:	739a      	strb	r2, [r3, #14]
	char keyMode2;
	int exit = 0;
 8003302:	2300      	movs	r3, #0
 8003304:	61fb      	str	r3, [r7, #28]
	int i = 0;
 8003306:	2300      	movs	r3, #0
 8003308:	61bb      	str	r3, [r7, #24]
	char buffer[17] = "";
 800330a:	1d3b      	adds	r3, r7, #4
 800330c:	0018      	movs	r0, r3
 800330e:	2311      	movs	r3, #17
 8003310:	001a      	movs	r2, r3
 8003312:	2100      	movs	r1, #0
 8003314:	f003 f9f0 	bl	80066f8 <memset>
	char bufferToShow[2] = "";
 8003318:	003b      	movs	r3, r7
 800331a:	2200      	movs	r2, #0
 800331c:	801a      	strh	r2, [r3, #0]
	while (1) {
		keyMode2 = scan_key_pad();
 800331e:	2517      	movs	r5, #23
 8003320:	197c      	adds	r4, r7, r5
 8003322:	f7ff f977 	bl	8002614 <scan_key_pad>
 8003326:	0003      	movs	r3, r0
 8003328:	7023      	strb	r3, [r4, #0]
		if (keyMode2 != 'c') {
 800332a:	197b      	adds	r3, r7, r5
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	2b63      	cmp	r3, #99	@ 0x63
 8003330:	d0f5      	beq.n	800331e <Mode2+0x2e>
			if (keyMode2 == '=') {
 8003332:	197b      	adds	r3, r7, r5
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	2b3d      	cmp	r3, #61	@ 0x3d
 8003338:	d115      	bne.n	8003366 <Mode2+0x76>
				if (exit == 0) {
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d109      	bne.n	8003354 <Mode2+0x64>
					if (i > 0) {
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	2b00      	cmp	r3, #0
 8003344:	dd03      	ble.n	800334e <Mode2+0x5e>
						solve_the_equation(buffer);
 8003346:	1d3b      	adds	r3, r7, #4
 8003348:	0018      	movs	r0, r3
 800334a:	f7ff fdcb 	bl	8002ee4 <solve_the_equation>
					}
					exit = 1;
 800334e:	2301      	movs	r3, #1
 8003350:	61fb      	str	r3, [r7, #28]
 8003352:	e7e4      	b.n	800331e <Mode2+0x2e>
				} else {
					LCD_clear();
 8003354:	f7ff f8f4 	bl	8002540 <LCD_clear>
					col = 0;
 8003358:	4b29      	ldr	r3, [pc, #164]	@ (8003400 <Mode2+0x110>)
 800335a:	2200      	movs	r2, #0
 800335c:	601a      	str	r2, [r3, #0]
					row = 0;
 800335e:	4b29      	ldr	r3, [pc, #164]	@ (8003404 <Mode2+0x114>)
 8003360:	2200      	movs	r2, #0
 8003362:	601a      	str	r2, [r3, #0]
					break;
 8003364:	e045      	b.n	80033f2 <Mode2+0x102>
				}
			} else if (keyMode2 == 'C') {
 8003366:	2317      	movs	r3, #23
 8003368:	18fb      	adds	r3, r7, r3
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	2b43      	cmp	r3, #67	@ 0x43
 800336e:	d112      	bne.n	8003396 <Mode2+0xa6>
				LCD_clear();
 8003370:	f7ff f8e6 	bl	8002540 <LCD_clear>
				buffer[0] = '\0';
 8003374:	1d3b      	adds	r3, r7, #4
 8003376:	2200      	movs	r2, #0
 8003378:	701a      	strb	r2, [r3, #0]
				bufferToShow[0] = '\0';
 800337a:	003b      	movs	r3, r7
 800337c:	2200      	movs	r2, #0
 800337e:	701a      	strb	r2, [r3, #0]
				row = 0;
 8003380:	4b20      	ldr	r3, [pc, #128]	@ (8003404 <Mode2+0x114>)
 8003382:	2200      	movs	r2, #0
 8003384:	601a      	str	r2, [r3, #0]
				col = 0;
 8003386:	4b1e      	ldr	r3, [pc, #120]	@ (8003400 <Mode2+0x110>)
 8003388:	2200      	movs	r2, #0
 800338a:	601a      	str	r2, [r3, #0]
				i = 0;
 800338c:	2300      	movs	r3, #0
 800338e:	61bb      	str	r3, [r7, #24]
				exit = 0;
 8003390:	2300      	movs	r3, #0
 8003392:	61fb      	str	r3, [r7, #28]
				continue;
 8003394:	e02c      	b.n	80033f0 <Mode2+0x100>
			} else {
				buffer[i] = keyMode2;
 8003396:	1d3a      	adds	r2, r7, #4
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	18d3      	adds	r3, r2, r3
 800339c:	2117      	movs	r1, #23
 800339e:	187a      	adds	r2, r7, r1
 80033a0:	7812      	ldrb	r2, [r2, #0]
 80033a2:	701a      	strb	r2, [r3, #0]
				bufferToShow[0] = keyMode2;
 80033a4:	003b      	movs	r3, r7
 80033a6:	187a      	adds	r2, r7, r1
 80033a8:	7812      	ldrb	r2, [r2, #0]
 80033aa:	701a      	strb	r2, [r3, #0]
				bufferToShow[1] = '\0';
 80033ac:	003b      	movs	r3, r7
 80033ae:	2200      	movs	r2, #0
 80033b0:	705a      	strb	r2, [r3, #1]
				LCD_setCursor(0, col);
 80033b2:	4b13      	ldr	r3, [pc, #76]	@ (8003400 <Mode2+0x110>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	0019      	movs	r1, r3
 80033ba:	2000      	movs	r0, #0
 80033bc:	f7ff f8cb 	bl	8002556 <LCD_setCursor>
				LCD_puts(bufferToShow);
 80033c0:	003b      	movs	r3, r7
 80033c2:	0018      	movs	r0, r3
 80033c4:	f7ff f8ee 	bl	80025a4 <LCD_puts>
				col++;
 80033c8:	4b0d      	ldr	r3, [pc, #52]	@ (8003400 <Mode2+0x110>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	1c5a      	adds	r2, r3, #1
 80033ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003400 <Mode2+0x110>)
 80033d0:	601a      	str	r2, [r3, #0]
				i++;
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	3301      	adds	r3, #1
 80033d6:	61bb      	str	r3, [r7, #24]
				if (col >= 16) {
 80033d8:	4b09      	ldr	r3, [pc, #36]	@ (8003400 <Mode2+0x110>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2b0f      	cmp	r3, #15
 80033de:	dd02      	ble.n	80033e6 <Mode2+0xf6>
					col = 0;
 80033e0:	4b07      	ldr	r3, [pc, #28]	@ (8003400 <Mode2+0x110>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	601a      	str	r2, [r3, #0]
				}
				if (i >= sizeof(buffer) - 1) {
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	2b0f      	cmp	r3, #15
 80033ea:	d998      	bls.n	800331e <Mode2+0x2e>
					i = 0;
 80033ec:	2300      	movs	r3, #0
 80033ee:	61bb      	str	r3, [r7, #24]
		keyMode2 = scan_key_pad();
 80033f0:	e795      	b.n	800331e <Mode2+0x2e>
				}
			}
		}
	}
}
 80033f2:	46c0      	nop			@ (mov r8, r8)
 80033f4:	46bd      	mov	sp, r7
 80033f6:	b008      	add	sp, #32
 80033f8:	bdb0      	pop	{r4, r5, r7, pc}
 80033fa:	46c0      	nop			@ (mov r8, r8)
 80033fc:	20000000 	.word	0x20000000
 8003400:	20000880 	.word	0x20000880
 8003404:	2000087c 	.word	0x2000087c

08003408 <vTask_UpdateDisplay>:
void vTask_UpdateDisplay(void *parameters) {
 8003408:	b5b0      	push	{r4, r5, r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
	char choice;
	LCD_setCursor(0, 0);
 8003410:	2100      	movs	r1, #0
 8003412:	2000      	movs	r0, #0
 8003414:	f7ff f89f 	bl	8002556 <LCD_setCursor>
	LCD_puts("1.Tinh toan");
 8003418:	4b31      	ldr	r3, [pc, #196]	@ (80034e0 <vTask_UpdateDisplay+0xd8>)
 800341a:	0018      	movs	r0, r3
 800341c:	f7ff f8c2 	bl	80025a4 <LCD_puts>
	LCD_setCursor(1, 0);
 8003420:	2100      	movs	r1, #0
 8003422:	2001      	movs	r0, #1
 8003424:	f7ff f897 	bl	8002556 <LCD_setCursor>
	LCD_puts("2.Giai pt");
 8003428:	4b2e      	ldr	r3, [pc, #184]	@ (80034e4 <vTask_UpdateDisplay+0xdc>)
 800342a:	0018      	movs	r0, r3
 800342c:	f7ff f8ba 	bl	80025a4 <LCD_puts>
	while (1) {
		choice = scan_key_pad();
 8003430:	250f      	movs	r5, #15
 8003432:	197c      	adds	r4, r7, r5
 8003434:	f7ff f8ee 	bl	8002614 <scan_key_pad>
 8003438:	0003      	movs	r3, r0
 800343a:	7023      	strb	r3, [r4, #0]
		if (choice != 'c') {
 800343c:	197b      	adds	r3, r7, r5
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	2b63      	cmp	r3, #99	@ 0x63
 8003442:	d0f5      	beq.n	8003430 <vTask_UpdateDisplay+0x28>
			if (choice == '1') {
 8003444:	197b      	adds	r3, r7, r5
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	2b31      	cmp	r3, #49	@ 0x31
 800344a:	d121      	bne.n	8003490 <vTask_UpdateDisplay+0x88>
				LCD_setCursor(0, 15);
 800344c:	210f      	movs	r1, #15
 800344e:	2000      	movs	r0, #0
 8003450:	f7ff f881 	bl	8002556 <LCD_setCursor>
				LCD_puts(".");
 8003454:	4b24      	ldr	r3, [pc, #144]	@ (80034e8 <vTask_UpdateDisplay+0xe0>)
 8003456:	0018      	movs	r0, r3
 8003458:	f7ff f8a4 	bl	80025a4 <LCD_puts>
				vTaskDelay(pdMS_TO_TICKS(500));
 800345c:	23fa      	movs	r3, #250	@ 0xfa
 800345e:	005b      	lsls	r3, r3, #1
 8003460:	0018      	movs	r0, r3
 8003462:	f000 ff71 	bl	8004348 <vTaskDelay>
				LCD_clear();
 8003466:	f7ff f86b 	bl	8002540 <LCD_clear>
				Mode1();
 800346a:	f7ff fe41 	bl	80030f0 <Mode1>
				LCD_setCursor(0, 0);
 800346e:	2100      	movs	r1, #0
 8003470:	2000      	movs	r0, #0
 8003472:	f7ff f870 	bl	8002556 <LCD_setCursor>
				LCD_puts("1.Tinh toan");
 8003476:	4b1a      	ldr	r3, [pc, #104]	@ (80034e0 <vTask_UpdateDisplay+0xd8>)
 8003478:	0018      	movs	r0, r3
 800347a:	f7ff f893 	bl	80025a4 <LCD_puts>
				LCD_setCursor(1, 0);
 800347e:	2100      	movs	r1, #0
 8003480:	2001      	movs	r0, #1
 8003482:	f7ff f868 	bl	8002556 <LCD_setCursor>
				LCD_puts("2.Giai pt");
 8003486:	4b17      	ldr	r3, [pc, #92]	@ (80034e4 <vTask_UpdateDisplay+0xdc>)
 8003488:	0018      	movs	r0, r3
 800348a:	f7ff f88b 	bl	80025a4 <LCD_puts>
 800348e:	e7cf      	b.n	8003430 <vTask_UpdateDisplay+0x28>

			} else if (choice == '2') {
 8003490:	230f      	movs	r3, #15
 8003492:	18fb      	adds	r3, r7, r3
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	2b32      	cmp	r3, #50	@ 0x32
 8003498:	d1ca      	bne.n	8003430 <vTask_UpdateDisplay+0x28>
				LCD_setCursor(1, 15);
 800349a:	210f      	movs	r1, #15
 800349c:	2001      	movs	r0, #1
 800349e:	f7ff f85a 	bl	8002556 <LCD_setCursor>
				LCD_puts(".");
 80034a2:	4b11      	ldr	r3, [pc, #68]	@ (80034e8 <vTask_UpdateDisplay+0xe0>)
 80034a4:	0018      	movs	r0, r3
 80034a6:	f7ff f87d 	bl	80025a4 <LCD_puts>
				vTaskDelay(pdMS_TO_TICKS(500));
 80034aa:	23fa      	movs	r3, #250	@ 0xfa
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	0018      	movs	r0, r3
 80034b0:	f000 ff4a 	bl	8004348 <vTaskDelay>
				LCD_clear();
 80034b4:	f7ff f844 	bl	8002540 <LCD_clear>
				Mode2();
 80034b8:	f7ff ff1a 	bl	80032f0 <Mode2>
				LCD_setCursor(0, 0);
 80034bc:	2100      	movs	r1, #0
 80034be:	2000      	movs	r0, #0
 80034c0:	f7ff f849 	bl	8002556 <LCD_setCursor>
				LCD_puts("1.Tinh toan");
 80034c4:	4b06      	ldr	r3, [pc, #24]	@ (80034e0 <vTask_UpdateDisplay+0xd8>)
 80034c6:	0018      	movs	r0, r3
 80034c8:	f7ff f86c 	bl	80025a4 <LCD_puts>
				LCD_setCursor(1, 0);
 80034cc:	2100      	movs	r1, #0
 80034ce:	2001      	movs	r0, #1
 80034d0:	f7ff f841 	bl	8002556 <LCD_setCursor>
				LCD_puts("2.Giai pt");
 80034d4:	4b03      	ldr	r3, [pc, #12]	@ (80034e4 <vTask_UpdateDisplay+0xdc>)
 80034d6:	0018      	movs	r0, r3
 80034d8:	f7ff f864 	bl	80025a4 <LCD_puts>
		choice = scan_key_pad();
 80034dc:	e7a8      	b.n	8003430 <vTask_UpdateDisplay+0x28>
 80034de:	46c0      	nop			@ (mov r8, r8)
 80034e0:	08006804 	.word	0x08006804
 80034e4:	08006810 	.word	0x08006810
 80034e8:	0800681c 	.word	0x0800681c

080034ec <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80034f2:	f001 ff97 	bl	8005424 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80034f6:	f000 f817 	bl	8003528 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80034fa:	f000 f855 	bl	80035a8 <MX_GPIO_Init>
	/* USER CODE BEGIN 2 */
	LCD_init_BareMetal();
 80034fe:	f7fe ff6b 	bl	80023d8 <LCD_init_BareMetal>
	xTaskCreate(vTask_UpdateDisplay, "OUTPUT", 280, NULL, 1, NULL);
 8003502:	238c      	movs	r3, #140	@ 0x8c
 8003504:	005a      	lsls	r2, r3, #1
 8003506:	4906      	ldr	r1, [pc, #24]	@ (8003520 <main+0x34>)
 8003508:	4806      	ldr	r0, [pc, #24]	@ (8003524 <main+0x38>)
 800350a:	2300      	movs	r3, #0
 800350c:	9301      	str	r3, [sp, #4]
 800350e:	2301      	movs	r3, #1
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	2300      	movs	r3, #0
 8003514:	f000 fdf2 	bl	80040fc <xTaskCreate>
	vTaskStartScheduler();
 8003518:	f000 ff80 	bl	800441c <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 800351c:	46c0      	nop			@ (mov r8, r8)
 800351e:	e7fd      	b.n	800351c <main+0x30>
 8003520:	08006820 	.word	0x08006820
 8003524:	08003409 	.word	0x08003409

08003528 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003528:	b590      	push	{r4, r7, lr}
 800352a:	b091      	sub	sp, #68	@ 0x44
 800352c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800352e:	2410      	movs	r4, #16
 8003530:	193b      	adds	r3, r7, r4
 8003532:	0018      	movs	r0, r3
 8003534:	2330      	movs	r3, #48	@ 0x30
 8003536:	001a      	movs	r2, r3
 8003538:	2100      	movs	r1, #0
 800353a:	f003 f8dd 	bl	80066f8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800353e:	003b      	movs	r3, r7
 8003540:	0018      	movs	r0, r3
 8003542:	2310      	movs	r3, #16
 8003544:	001a      	movs	r2, r3
 8003546:	2100      	movs	r1, #0
 8003548:	f003 f8d6 	bl	80066f8 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800354c:	0021      	movs	r1, r4
 800354e:	187b      	adds	r3, r7, r1
 8003550:	2202      	movs	r2, #2
 8003552:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003554:	187b      	adds	r3, r7, r1
 8003556:	2201      	movs	r2, #1
 8003558:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800355a:	187b      	adds	r3, r7, r1
 800355c:	2210      	movs	r2, #16
 800355e:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003560:	187b      	adds	r3, r7, r1
 8003562:	2200      	movs	r2, #0
 8003564:	621a      	str	r2, [r3, #32]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003566:	187b      	adds	r3, r7, r1
 8003568:	0018      	movs	r0, r3
 800356a:	f002 fa07 	bl	800597c <HAL_RCC_OscConfig>
 800356e:	1e03      	subs	r3, r0, #0
 8003570:	d001      	beq.n	8003576 <SystemClock_Config+0x4e>
		Error_Handler();
 8003572:	f000 f89f 	bl	80036b4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003576:	003b      	movs	r3, r7
 8003578:	2207      	movs	r2, #7
 800357a:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800357c:	003b      	movs	r3, r7
 800357e:	2200      	movs	r2, #0
 8003580:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003582:	003b      	movs	r3, r7
 8003584:	2200      	movs	r2, #0
 8003586:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003588:	003b      	movs	r3, r7
 800358a:	2200      	movs	r2, #0
 800358c:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800358e:	003b      	movs	r3, r7
 8003590:	2100      	movs	r1, #0
 8003592:	0018      	movs	r0, r3
 8003594:	f002 fd0c 	bl	8005fb0 <HAL_RCC_ClockConfig>
 8003598:	1e03      	subs	r3, r0, #0
 800359a:	d001      	beq.n	80035a0 <SystemClock_Config+0x78>
		Error_Handler();
 800359c:	f000 f88a 	bl	80036b4 <Error_Handler>
	}
}
 80035a0:	46c0      	nop			@ (mov r8, r8)
 80035a2:	46bd      	mov	sp, r7
 80035a4:	b011      	add	sp, #68	@ 0x44
 80035a6:	bd90      	pop	{r4, r7, pc}

080035a8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80035a8:	b590      	push	{r4, r7, lr}
 80035aa:	b089      	sub	sp, #36	@ 0x24
 80035ac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80035ae:	240c      	movs	r4, #12
 80035b0:	193b      	adds	r3, r7, r4
 80035b2:	0018      	movs	r0, r3
 80035b4:	2314      	movs	r3, #20
 80035b6:	001a      	movs	r2, r3
 80035b8:	2100      	movs	r1, #0
 80035ba:	f003 f89d 	bl	80066f8 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80035be:	4b31      	ldr	r3, [pc, #196]	@ (8003684 <MX_GPIO_Init+0xdc>)
 80035c0:	695a      	ldr	r2, [r3, #20]
 80035c2:	4b30      	ldr	r3, [pc, #192]	@ (8003684 <MX_GPIO_Init+0xdc>)
 80035c4:	2180      	movs	r1, #128	@ 0x80
 80035c6:	0289      	lsls	r1, r1, #10
 80035c8:	430a      	orrs	r2, r1
 80035ca:	615a      	str	r2, [r3, #20]
 80035cc:	4b2d      	ldr	r3, [pc, #180]	@ (8003684 <MX_GPIO_Init+0xdc>)
 80035ce:	695a      	ldr	r2, [r3, #20]
 80035d0:	2380      	movs	r3, #128	@ 0x80
 80035d2:	029b      	lsls	r3, r3, #10
 80035d4:	4013      	ands	r3, r2
 80035d6:	60bb      	str	r3, [r7, #8]
 80035d8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80035da:	4b2a      	ldr	r3, [pc, #168]	@ (8003684 <MX_GPIO_Init+0xdc>)
 80035dc:	695a      	ldr	r2, [r3, #20]
 80035de:	4b29      	ldr	r3, [pc, #164]	@ (8003684 <MX_GPIO_Init+0xdc>)
 80035e0:	2180      	movs	r1, #128	@ 0x80
 80035e2:	02c9      	lsls	r1, r1, #11
 80035e4:	430a      	orrs	r2, r1
 80035e6:	615a      	str	r2, [r3, #20]
 80035e8:	4b26      	ldr	r3, [pc, #152]	@ (8003684 <MX_GPIO_Init+0xdc>)
 80035ea:	695a      	ldr	r2, [r3, #20]
 80035ec:	2380      	movs	r3, #128	@ 0x80
 80035ee:	02db      	lsls	r3, r3, #11
 80035f0:	4013      	ands	r3, r2
 80035f2:	607b      	str	r3, [r7, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 80035f6:	4924      	ldr	r1, [pc, #144]	@ (8003688 <MX_GPIO_Init+0xe0>)
 80035f8:	2390      	movs	r3, #144	@ 0x90
 80035fa:	05db      	lsls	r3, r3, #23
 80035fc:	2200      	movs	r2, #0
 80035fe:	0018      	movs	r0, r3
 8003600:	f002 f99f 	bl	8005942 <HAL_GPIO_WritePin>
			PA6_Pin | PA7_Pin | PA8_Pin | RS_Pin | EN_Pin | D4_Pin | D5_Pin
					| D6_Pin | PA5_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_RESET);
 8003604:	4b21      	ldr	r3, [pc, #132]	@ (800368c <MX_GPIO_Init+0xe4>)
 8003606:	2200      	movs	r2, #0
 8003608:	2101      	movs	r1, #1
 800360a:	0018      	movs	r0, r3
 800360c:	f002 f999 	bl	8005942 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PA6_Pin PA7_Pin PA8_Pin RS_Pin
	 EN_Pin D4_Pin D5_Pin D6_Pin
	 PA5_Pin */
	GPIO_InitStruct.Pin = PA6_Pin | PA7_Pin | PA8_Pin | RS_Pin | EN_Pin | D4_Pin
 8003610:	193b      	adds	r3, r7, r4
 8003612:	4a1d      	ldr	r2, [pc, #116]	@ (8003688 <MX_GPIO_Init+0xe0>)
 8003614:	601a      	str	r2, [r3, #0]
			| D5_Pin | D6_Pin | PA5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003616:	193b      	adds	r3, r7, r4
 8003618:	2201      	movs	r2, #1
 800361a:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800361c:	193b      	adds	r3, r7, r4
 800361e:	2200      	movs	r2, #0
 8003620:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003622:	193b      	adds	r3, r7, r4
 8003624:	2200      	movs	r2, #0
 8003626:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003628:	193a      	adds	r2, r7, r4
 800362a:	2390      	movs	r3, #144	@ 0x90
 800362c:	05db      	lsls	r3, r3, #23
 800362e:	0011      	movs	r1, r2
 8003630:	0018      	movs	r0, r3
 8003632:	f001 fff9 	bl	8005628 <HAL_GPIO_Init>

	/*Configure GPIO pin : D7_Pin */
	GPIO_InitStruct.Pin = D7_Pin;
 8003636:	193b      	adds	r3, r7, r4
 8003638:	2201      	movs	r2, #1
 800363a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800363c:	193b      	adds	r3, r7, r4
 800363e:	2201      	movs	r2, #1
 8003640:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003642:	193b      	adds	r3, r7, r4
 8003644:	2200      	movs	r2, #0
 8003646:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003648:	193b      	adds	r3, r7, r4
 800364a:	2200      	movs	r2, #0
 800364c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(D7_GPIO_Port, &GPIO_InitStruct);
 800364e:	193b      	adds	r3, r7, r4
 8003650:	4a0e      	ldr	r2, [pc, #56]	@ (800368c <MX_GPIO_Init+0xe4>)
 8003652:	0019      	movs	r1, r3
 8003654:	0010      	movs	r0, r2
 8003656:	f001 ffe7 	bl	8005628 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA4_Pin PA3_Pin PA2_Pin PA1_Pin
	 PA0_Pin */
	GPIO_InitStruct.Pin = PA4_Pin | PA3_Pin | PA2_Pin | PA1_Pin | PA0_Pin;
 800365a:	0021      	movs	r1, r4
 800365c:	187b      	adds	r3, r7, r1
 800365e:	22f8      	movs	r2, #248	@ 0xf8
 8003660:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003662:	187b      	adds	r3, r7, r1
 8003664:	2200      	movs	r2, #0
 8003666:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003668:	187b      	adds	r3, r7, r1
 800366a:	2201      	movs	r2, #1
 800366c:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800366e:	187b      	adds	r3, r7, r1
 8003670:	4a06      	ldr	r2, [pc, #24]	@ (800368c <MX_GPIO_Init+0xe4>)
 8003672:	0019      	movs	r1, r3
 8003674:	0010      	movs	r0, r2
 8003676:	f001 ffd7 	bl	8005628 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 800367a:	46c0      	nop			@ (mov r8, r8)
 800367c:	46bd      	mov	sp, r7
 800367e:	b009      	add	sp, #36	@ 0x24
 8003680:	bd90      	pop	{r4, r7, pc}
 8003682:	46c0      	nop			@ (mov r8, r8)
 8003684:	40021000 	.word	0x40021000
 8003688:	000080ff 	.word	0x000080ff
 800368c:	48000400 	.word	0x48000400

08003690 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM3) {
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a04      	ldr	r2, [pc, #16]	@ (80036b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d101      	bne.n	80036a6 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80036a2:	f001 fed3 	bl	800544c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80036a6:	46c0      	nop			@ (mov r8, r8)
 80036a8:	46bd      	mov	sp, r7
 80036aa:	b002      	add	sp, #8
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	46c0      	nop			@ (mov r8, r8)
 80036b0:	40000400 	.word	0x40000400

080036b4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80036b8:	b672      	cpsid	i
}
 80036ba:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80036bc:	46c0      	nop			@ (mov r8, r8)
 80036be:	e7fd      	b.n	80036bc <Error_Handler+0x8>

080036c0 <vPortSetupTimerInterrupt>:
#endif /* configUSE_TICKLESS_IDLE */

/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	af00      	add	r7, sp, #0
     * enable SysTick without first selecting a valid clock source. We trigger
     * the bug if we change clock sources from a clock with a zero clock period
     * to one with a nonzero clock period and enable Systick at the same time.
     * So we configure the CLKSOURCE bit here, prior to setting the ENABLE bit.
     * This workaround avoids the bug in QEMU versions older than 7.0.0. */
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG;
 80036c4:	4b0b      	ldr	r3, [pc, #44]	@ (80036f4 <vPortSetupTimerInterrupt+0x34>)
 80036c6:	2204      	movs	r2, #4
 80036c8:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80036ca:	4b0b      	ldr	r3, [pc, #44]	@ (80036f8 <vPortSetupTimerInterrupt+0x38>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80036d0:	4b0a      	ldr	r3, [pc, #40]	@ (80036fc <vPortSetupTimerInterrupt+0x3c>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	22fa      	movs	r2, #250	@ 0xfa
 80036d6:	0091      	lsls	r1, r2, #2
 80036d8:	0018      	movs	r0, r3
 80036da:	f7fc fd1d 	bl	8000118 <__udivsi3>
 80036de:	0003      	movs	r3, r0
 80036e0:	001a      	movs	r2, r3
 80036e2:	4b07      	ldr	r3, [pc, #28]	@ (8003700 <vPortSetupTimerInterrupt+0x40>)
 80036e4:	3a01      	subs	r2, #1
 80036e6:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80036e8:	4b02      	ldr	r3, [pc, #8]	@ (80036f4 <vPortSetupTimerInterrupt+0x34>)
 80036ea:	2207      	movs	r2, #7
 80036ec:	601a      	str	r2, [r3, #0]
}
 80036ee:	46c0      	nop			@ (mov r8, r8)
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	e000e010 	.word	0xe000e010
 80036f8:	e000e018 	.word	0xe000e018
 80036fc:	20000050 	.word	0x20000050
 8003700:	e000e014 	.word	0xe000e014

08003704 <prvTaskExitError>:

/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 800370a:	2300      	movs	r3, #0
 800370c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
    portDISABLE_INTERRUPTS();
 800370e:	b672      	cpsid	i

    while( ulDummy == 0 )
 8003710:	46c0      	nop			@ (mov r8, r8)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d0fc      	beq.n	8003712 <prvTaskExitError+0xe>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 8003718:	46c0      	nop			@ (mov r8, r8)
 800371a:	46c0      	nop			@ (mov r8, r8)
 800371c:	46bd      	mov	sp, r7
 800371e:	b002      	add	sp, #8
 8003720:	bd80      	pop	{r7, pc}
	...

08003724 <vPortYield>:
#endif /* configENABLE_MPU */

/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003728:	4b05      	ldr	r3, [pc, #20]	@ (8003740 <vPortYield+0x1c>)
 800372a:	2280      	movs	r2, #128	@ 0x80
 800372c:	0552      	lsls	r2, r2, #21
 800372e:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8003730:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8003734:	f3bf 8f6f 	isb	sy
}
 8003738:	46c0      	nop			@ (mov r8, r8)
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	46c0      	nop			@ (mov r8, r8)
 8003740:	e000ed04 	.word	0xe000ed04

08003744 <vPortEnterCritical>:

/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8003744:	b580      	push	{r7, lr}
 8003746:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8003748:	b672      	cpsid	i
    ulCriticalNesting++;
 800374a:	4b06      	ldr	r3, [pc, #24]	@ (8003764 <vPortEnterCritical+0x20>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	1c5a      	adds	r2, r3, #1
 8003750:	4b04      	ldr	r3, [pc, #16]	@ (8003764 <vPortEnterCritical+0x20>)
 8003752:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8003754:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8003758:	f3bf 8f6f 	isb	sy
}
 800375c:	46c0      	nop			@ (mov r8, r8)
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	46c0      	nop			@ (mov r8, r8)
 8003764:	2000004c 	.word	0x2000004c

08003768 <vPortExitCritical>:

/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
    ulCriticalNesting--;
 800376c:	4b06      	ldr	r3, [pc, #24]	@ (8003788 <vPortExitCritical+0x20>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	1e5a      	subs	r2, r3, #1
 8003772:	4b05      	ldr	r3, [pc, #20]	@ (8003788 <vPortExitCritical+0x20>)
 8003774:	601a      	str	r2, [r3, #0]

    if( ulCriticalNesting == 0 )
 8003776:	4b04      	ldr	r3, [pc, #16]	@ (8003788 <vPortExitCritical+0x20>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d100      	bne.n	8003780 <vPortExitCritical+0x18>
    {
        portENABLE_INTERRUPTS();
 800377e:	b662      	cpsie	i
    }
}
 8003780:	46c0      	nop			@ (mov r8, r8)
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	46c0      	nop			@ (mov r8, r8)
 8003788:	2000004c 	.word	0x2000004c

0800378c <SysTick_Handler>:

/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8003792:	f000 f90f 	bl	80039b4 <ulSetInterruptMask>
 8003796:	0003      	movs	r3, r0
 8003798:	607b      	str	r3, [r7, #4]

    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800379a:	f000 ff73 	bl	8004684 <xTaskIncrementTick>
 800379e:	1e03      	subs	r3, r0, #0
 80037a0:	d003      	beq.n	80037aa <SysTick_Handler+0x1e>
        {
            traceISR_EXIT_TO_SCHEDULER();
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80037a2:	4b06      	ldr	r3, [pc, #24]	@ (80037bc <SysTick_Handler+0x30>)
 80037a4:	2280      	movs	r2, #128	@ 0x80
 80037a6:	0552      	lsls	r2, r2, #21
 80037a8:	601a      	str	r2, [r3, #0]
        {
            traceISR_EXIT();
        }
    }

    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	0018      	movs	r0, r3
 80037ae:	f000 f907 	bl	80039c0 <vClearInterruptMask>
}
 80037b2:	46c0      	nop			@ (mov r8, r8)
 80037b4:	46bd      	mov	sp, r7
 80037b6:	b002      	add	sp, #8
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	46c0      	nop			@ (mov r8, r8)
 80037bc:	e000ed04 	.word	0xe000ed04

080037c0 <vPortSVCHandler_C>:

/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
    uint32_t ulPC;
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	3b02      	subs	r3, #2
 80037d2:	001a      	movs	r2, r3
 80037d4:	210b      	movs	r1, #11
 80037d6:	187b      	adds	r3, r7, r1
 80037d8:	7812      	ldrb	r2, [r2, #0]
 80037da:	701a      	strb	r2, [r3, #0]

    switch( ucSVCNumber )
 80037dc:	187b      	adds	r3, r7, r1
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	2b64      	cmp	r3, #100	@ 0x64
 80037e2:	d102      	bne.n	80037ea <vPortSVCHandler_C+0x2a>
    {
        case portSVC_START_SCHEDULER:
            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 80037e4:	f000 f8c4 	bl	8003970 <vRestoreContextOfFirstTask>
            break;
 80037e8:	46c0      	nop			@ (mov r8, r8)

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
    }
}
 80037ea:	46c0      	nop			@ (mov r8, r8)
 80037ec:	46bd      	mov	sp, r7
 80037ee:	b004      	add	sp, #16
 80037f0:	bd80      	pop	{r7, pc}
	...

080037f4 <pxPortInitialiseStack>:
#else /* configENABLE_MPU */

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	607a      	str	r2, [r7, #4]
            pxTopOfStack -= 9;                                       /* R11..R4, EXC_RETURN. */
            *pxTopOfStack = portINITIAL_EXC_RETURN;
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	3b04      	subs	r3, #4
 8003804:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2280      	movs	r2, #128	@ 0x80
 800380a:	0452      	lsls	r2, r2, #17
 800380c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	3b04      	subs	r3, #4
 8003812:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 8003814:	68ba      	ldr	r2, [r7, #8]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	3b04      	subs	r3, #4
 800381e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 8003820:	4a2e      	ldr	r2, [pc, #184]	@ (80038dc <pxPortInitialiseStack+0xe8>)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	3b04      	subs	r3, #4
 800382a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	4a2c      	ldr	r2, [pc, #176]	@ (80038e0 <pxPortInitialiseStack+0xec>)
 8003830:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	3b04      	subs	r3, #4
 8003836:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4a2a      	ldr	r2, [pc, #168]	@ (80038e4 <pxPortInitialiseStack+0xf0>)
 800383c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	3b04      	subs	r3, #4
 8003842:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	4a28      	ldr	r2, [pc, #160]	@ (80038e8 <pxPortInitialiseStack+0xf4>)
 8003848:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	3b04      	subs	r3, #4
 800384e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4a26      	ldr	r2, [pc, #152]	@ (80038ec <pxPortInitialiseStack+0xf8>)
 8003854:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	3b04      	subs	r3, #4
 800385a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	3b04      	subs	r3, #4
 8003866:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4a21      	ldr	r2, [pc, #132]	@ (80038f0 <pxPortInitialiseStack+0xfc>)
 800386c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	3b04      	subs	r3, #4
 8003872:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	4a1f      	ldr	r2, [pc, #124]	@ (80038f4 <pxPortInitialiseStack+0x100>)
 8003878:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	3b04      	subs	r3, #4
 800387e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	4a1d      	ldr	r2, [pc, #116]	@ (80038f8 <pxPortInitialiseStack+0x104>)
 8003884:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	3b04      	subs	r3, #4
 800388a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	4a1b      	ldr	r2, [pc, #108]	@ (80038fc <pxPortInitialiseStack+0x108>)
 8003890:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	3b04      	subs	r3, #4
 8003896:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	4a19      	ldr	r2, [pc, #100]	@ (8003900 <pxPortInitialiseStack+0x10c>)
 800389c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	3b04      	subs	r3, #4
 80038a2:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	4a17      	ldr	r2, [pc, #92]	@ (8003904 <pxPortInitialiseStack+0x110>)
 80038a8:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	3b04      	subs	r3, #4
 80038ae:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	4a15      	ldr	r2, [pc, #84]	@ (8003908 <pxPortInitialiseStack+0x114>)
 80038b4:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	3b04      	subs	r3, #4
 80038ba:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	4a13      	ldr	r2, [pc, #76]	@ (800390c <pxPortInitialiseStack+0x118>)
 80038c0:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	3b04      	subs	r3, #4
 80038c6:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2203      	movs	r2, #3
 80038cc:	4252      	negs	r2, r2
 80038ce:	601a      	str	r2, [r3, #0]
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
 80038d0:	68fb      	ldr	r3, [r7, #12]
    }
 80038d2:	0018      	movs	r0, r3
 80038d4:	46bd      	mov	sp, r7
 80038d6:	b004      	add	sp, #16
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	46c0      	nop			@ (mov r8, r8)
 80038dc:	08003705 	.word	0x08003705
 80038e0:	12121212 	.word	0x12121212
 80038e4:	03030303 	.word	0x03030303
 80038e8:	02020202 	.word	0x02020202
 80038ec:	01010101 	.word	0x01010101
 80038f0:	11111111 	.word	0x11111111
 80038f4:	10101010 	.word	0x10101010
 80038f8:	09090909 	.word	0x09090909
 80038fc:	08080808 	.word	0x08080808
 8003900:	07070707 	.word	0x07070707
 8003904:	06060606 	.word	0x06060606
 8003908:	05050505 	.word	0x05050505
 800390c:	04040404 	.word	0x04040404

08003910 <xPortStartScheduler>:
#endif /* configENABLE_MPU */

/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8003916:	4b12      	ldr	r3, [pc, #72]	@ (8003960 <xPortStartScheduler+0x50>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	607b      	str	r3, [r7, #4]
    }
    #endif /* configCHECK_HANDLER_INSTALLATION */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800391c:	4b11      	ldr	r3, [pc, #68]	@ (8003964 <xPortStartScheduler+0x54>)
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	4b10      	ldr	r3, [pc, #64]	@ (8003964 <xPortStartScheduler+0x54>)
 8003922:	21ff      	movs	r1, #255	@ 0xff
 8003924:	0409      	lsls	r1, r1, #16
 8003926:	430a      	orrs	r2, r1
 8003928:	601a      	str	r2, [r3, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800392a:	4b0e      	ldr	r3, [pc, #56]	@ (8003964 <xPortStartScheduler+0x54>)
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	4b0d      	ldr	r3, [pc, #52]	@ (8003964 <xPortStartScheduler+0x54>)
 8003930:	21ff      	movs	r1, #255	@ 0xff
 8003932:	0609      	lsls	r1, r1, #24
 8003934:	430a      	orrs	r2, r1
 8003936:	601a      	str	r2, [r3, #0]
    portNVIC_SHPR2_REG = 0;
 8003938:	4b0b      	ldr	r3, [pc, #44]	@ (8003968 <xPortStartScheduler+0x58>)
 800393a:	2200      	movs	r2, #0
 800393c:	601a      	str	r2, [r3, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800393e:	f7ff febf 	bl	80036c0 <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 8003942:	4b0a      	ldr	r3, [pc, #40]	@ (800396c <xPortStartScheduler+0x5c>)
 8003944:	2200      	movs	r2, #0
 8003946:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif

    /* Start the first task. */
    vStartFirstTask();
 8003948:	f000 f82a 	bl	80039a0 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 800394c:	f000 ffa0 	bl	8004890 <vTaskSwitchContext>
    prvTaskExitError();
 8003950:	f7ff fed8 	bl	8003704 <prvTaskExitError>

    /* Should not get here. */
    return 0;
 8003954:	2300      	movs	r3, #0
}
 8003956:	0018      	movs	r0, r3
 8003958:	46bd      	mov	sp, r7
 800395a:	b002      	add	sp, #8
 800395c:	bd80      	pop	{r7, pc}
 800395e:	46c0      	nop			@ (mov r8, r8)
 8003960:	e000ed08 	.word	0xe000ed08
 8003964:	e000ed20 	.word	0xe000ed20
 8003968:	e000ed1c 	.word	0xe000ed1c
 800396c:	2000004c 	.word	0x2000004c

08003970 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8003970:	4a08      	ldr	r2, [pc, #32]	@ (8003994 <vRestoreContextOfFirstTask+0x24>)
 8003972:	6811      	ldr	r1, [r2, #0]
 8003974:	6808      	ldr	r0, [r1, #0]
 8003976:	c804      	ldmia	r0!, {r2}
 8003978:	2102      	movs	r1, #2
 800397a:	f381 8814 	msr	CONTROL, r1
 800397e:	3020      	adds	r0, #32
 8003980:	f380 8809 	msr	PSP, r0
 8003984:	f3bf 8f6f 	isb	sy
 8003988:	4710      	bx	r2
 800398a:	46c0      	nop			@ (mov r8, r8)
 800398c:	46c0      	nop			@ (mov r8, r8)
 800398e:	46c0      	nop			@ (mov r8, r8)
            " isb                                             \n"
            " bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
            "                                                 \n"
            " .align 4                                        \n"
        );
    }
 8003990:	46c0      	nop			@ (mov r8, r8)
 8003992:	0000      	.short	0x0000
 8003994:	200008cc 	.word	0x200008cc
	...

080039a0 <vStartFirstTask>:
void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    /* Don't reset the MSP stack as is done on CM3/4 devices. The reason is that
     * the Vector Table Offset Register (VTOR) is optional in CM0+ architecture
     * and therefore, may not be available on all the devices. */
    __asm volatile
 80039a0:	b662      	cpsie	i
 80039a2:	f3bf 8f4f 	dsb	sy
 80039a6:	f3bf 8f6f 	isb	sy
 80039aa:	df64      	svc	100	@ 0x64
 80039ac:	46c0      	nop			@ (mov r8, r8)
 80039ae:	46c0      	nop			@ (mov r8, r8)
        " nop                                             \n"
        "                                                 \n"
        " .align 4                                        \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 80039b0:	46c0      	nop			@ (mov r8, r8)
 80039b2:	46c0      	nop			@ (mov r8, r8)

080039b4 <ulSetInterruptMask>:

/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80039b4:	f3ef 8010 	mrs	r0, PRIMASK
 80039b8:	b672      	cpsid	i
 80039ba:	4770      	bx	lr
        " mrs r0, PRIMASK                                 \n"
        " cpsid i                                         \n"
        " bx lr                                           \n"
        ::: "memory"
    );
}
 80039bc:	46c0      	nop			@ (mov r8, r8)
 80039be:	0018      	movs	r0, r3

080039c0 <vClearInterruptMask>:

/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80039c0:	f380 8810 	msr	PRIMASK, r0
 80039c4:	4770      	bx	lr
        "                                                 \n"
        " msr PRIMASK, r0                                 \n"
        " bx lr                                           \n"
        ::: "memory"
    );
}
 80039c6:	46c0      	nop			@ (mov r8, r8)
	...

080039d0 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 80039d0:	f3ef 8009 	mrs	r0, PSP
 80039d4:	4a0f      	ldr	r2, [pc, #60]	@ (8003a14 <PendSV_Handler+0x44>)
 80039d6:	6811      	ldr	r1, [r2, #0]
 80039d8:	3824      	subs	r0, #36	@ 0x24
 80039da:	6008      	str	r0, [r1, #0]
 80039dc:	4673      	mov	r3, lr
 80039de:	c0f8      	stmia	r0!, {r3, r4, r5, r6, r7}
 80039e0:	4644      	mov	r4, r8
 80039e2:	464d      	mov	r5, r9
 80039e4:	4656      	mov	r6, sl
 80039e6:	465f      	mov	r7, fp
 80039e8:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80039ea:	b672      	cpsid	i
 80039ec:	f000 ff50 	bl	8004890 <vTaskSwitchContext>
 80039f0:	b662      	cpsie	i
 80039f2:	4a08      	ldr	r2, [pc, #32]	@ (8003a14 <PendSV_Handler+0x44>)
 80039f4:	6811      	ldr	r1, [r2, #0]
 80039f6:	6808      	ldr	r0, [r1, #0]
 80039f8:	3014      	adds	r0, #20
 80039fa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80039fc:	46a0      	mov	r8, r4
 80039fe:	46a9      	mov	r9, r5
 8003a00:	46b2      	mov	sl, r6
 8003a02:	46bb      	mov	fp, r7
 8003a04:	f380 8809 	msr	PSP, r0
 8003a08:	3824      	subs	r0, #36	@ 0x24
 8003a0a:	c8f8      	ldmia	r0!, {r3, r4, r5, r6, r7}
 8003a0c:	4718      	bx	r3
 8003a0e:	46c0      	nop			@ (mov r8, r8)
            " ldmia r0!, {r3-r7}                              \n" /* Read from stack - r3 = LR and r4-r7 restored. */
            " bx r3                                           \n"
            "                                                 \n"
            " .align 4                                        \n"
        );
    }
 8003a10:	46c0      	nop			@ (mov r8, r8)
 8003a12:	0000      	.short	0x0000
 8003a14:	200008cc 	.word	0x200008cc
	...

08003a20 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8003a20:	2004      	movs	r0, #4
 8003a22:	4671      	mov	r1, lr
 8003a24:	4208      	tst	r0, r1
 8003a26:	d002      	beq.n	8003a2e <stacking_used_msp>

08003a28 <stacking_used_psp>:
 8003a28:	f3ef 8009 	mrs	r0, PSP
 8003a2c:	e6c8      	b.n	80037c0 <vPortSVCHandler_C>

08003a2e <stacking_used_msp>:
 8003a2e:	f3ef 8008 	mrs	r0, MSP
 8003a32:	e6c5      	b.n	80037c0 <vPortSVCHandler_C>
 8003a34:	46c0      	nop			@ (mov r8, r8)
 8003a36:	46c0      	nop			@ (mov r8, r8)
 8003a38:	46c0      	nop			@ (mov r8, r8)
 8003a3a:	46c0      	nop			@ (mov r8, r8)
 8003a3c:	46c0      	nop			@ (mov r8, r8)
 8003a3e:	46c0      	nop			@ (mov r8, r8)
            "    mrs r0, msp                 \n"
            "    b vPortSVCHandler_C         \n"
            "                                \n"
            " .align 4                       \n"
        );
    }
 8003a40:	46c0      	nop			@ (mov r8, r8)
 8003a42:	46c0      	nop			@ (mov r8, r8)

08003a44 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003a44:	b5b0      	push	{r4, r5, r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	60bb      	str	r3, [r7, #8]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );

    if( ( pxQueue != NULL ) &&
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d100      	bne.n	8003a5e <xQueueGenericReset+0x1a>
 8003a5c:	e06a      	b.n	8003b34 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d066      	beq.n	8003b34 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a6e:	2400      	movs	r4, #0
 8003a70:	0c15      	lsrs	r5, r2, #16
 8003a72:	0c19      	lsrs	r1, r3, #16
 8003a74:	b2a8      	uxth	r0, r5
 8003a76:	2800      	cmp	r0, #0
 8003a78:	d104      	bne.n	8003a84 <xQueueGenericReset+0x40>
 8003a7a:	b288      	uxth	r0, r1
 8003a7c:	2800      	cmp	r0, #0
 8003a7e:	d013      	beq.n	8003aa8 <xQueueGenericReset+0x64>
 8003a80:	1c10      	adds	r0, r2, #0
 8003a82:	e004      	b.n	8003a8e <xQueueGenericReset+0x4a>
 8003a84:	b289      	uxth	r1, r1
 8003a86:	2900      	cmp	r1, #0
 8003a88:	d10d      	bne.n	8003aa6 <xQueueGenericReset+0x62>
 8003a8a:	1c29      	adds	r1, r5, #0
 8003a8c:	1c18      	adds	r0, r3, #0
 8003a8e:	b292      	uxth	r2, r2
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	435a      	muls	r2, r3
 8003a94:	b283      	uxth	r3, r0
 8003a96:	b289      	uxth	r1, r1
 8003a98:	434b      	muls	r3, r1
 8003a9a:	0c12      	lsrs	r2, r2, #16
 8003a9c:	189b      	adds	r3, r3, r2
 8003a9e:	141b      	asrs	r3, r3, #16
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d000      	beq.n	8003aa8 <xQueueGenericReset+0x64>
 8003aa6:	2401      	movs	r4, #1
 8003aa8:	1e23      	subs	r3, r4, #0
        ( pxQueue->uxLength >= 1U ) &&
 8003aaa:	d143      	bne.n	8003b34 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 8003aac:	f7ff fe4a 	bl	8003744 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003abc:	434b      	muls	r3, r1
 8003abe:	18d2      	adds	r2, r2, r3
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ada:	1e59      	subs	r1, r3, #1
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae0:	434b      	muls	r3, r1
 8003ae2:	18d2      	adds	r2, r2, r3
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	2244      	movs	r2, #68	@ 0x44
 8003aec:	21ff      	movs	r1, #255	@ 0xff
 8003aee:	5499      	strb	r1, [r3, r2]
            pxQueue->cTxLock = queueUNLOCKED;
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	2245      	movs	r2, #69	@ 0x45
 8003af4:	21ff      	movs	r1, #255	@ 0xff
 8003af6:	5499      	strb	r1, [r3, r2]

            if( xNewQueue == pdFALSE )
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10d      	bne.n	8003b1a <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	691b      	ldr	r3, [r3, #16]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d013      	beq.n	8003b2e <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	3310      	adds	r3, #16
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	f000 ff8c 	bl	8004a28 <xTaskRemoveFromEventList>
 8003b10:	1e03      	subs	r3, r0, #0
 8003b12:	d00c      	beq.n	8003b2e <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003b14:	f7ff fe06 	bl	8003724 <vPortYield>
 8003b18:	e009      	b.n	8003b2e <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	3310      	adds	r3, #16
 8003b1e:	0018      	movs	r0, r3
 8003b20:	f7fe fb62 	bl	80021e8 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	3324      	adds	r3, #36	@ 0x24
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f7fe fb5d 	bl	80021e8 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8003b2e:	f7ff fe1b 	bl	8003768 <vPortExitCritical>
 8003b32:	e001      	b.n	8003b38 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8003b34:	2300      	movs	r3, #0
 8003b36:	60fb      	str	r3, [r7, #12]

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8003b38:	68fb      	ldr	r3, [r7, #12]
}
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	b004      	add	sp, #16
 8003b40:	bdb0      	pop	{r4, r5, r7, pc}

08003b42 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003b42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b44:	b08b      	sub	sp, #44	@ 0x2c
 8003b46:	af02      	add	r7, sp, #8
 8003b48:	60f8      	str	r0, [r7, #12]
 8003b4a:	60b9      	str	r1, [r7, #8]
 8003b4c:	1dfb      	adds	r3, r7, #7
 8003b4e:	701a      	strb	r2, [r3, #0]
        Queue_t * pxNewQueue = NULL;
 8003b50:	2300      	movs	r3, #0
 8003b52:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d046      	beq.n	8003be8 <xQueueGenericCreate+0xa6>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003b5a:	2000      	movs	r0, #0
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	0c19      	lsrs	r1, r3, #16
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	1c1e      	adds	r6, r3, #0
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	0c1b      	lsrs	r3, r3, #16
 8003b68:	68fa      	ldr	r2, [r7, #12]
 8003b6a:	1c15      	adds	r5, r2, #0
 8003b6c:	b28a      	uxth	r2, r1
 8003b6e:	2a00      	cmp	r2, #0
 8003b70:	d105      	bne.n	8003b7e <xQueueGenericCreate+0x3c>
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	2a00      	cmp	r2, #0
 8003b76:	d013      	beq.n	8003ba0 <xQueueGenericCreate+0x5e>
 8003b78:	1c19      	adds	r1, r3, #0
 8003b7a:	1c34      	adds	r4, r6, #0
 8003b7c:	e003      	b.n	8003b86 <xQueueGenericCreate+0x44>
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10c      	bne.n	8003b9e <xQueueGenericCreate+0x5c>
 8003b84:	1c2c      	adds	r4, r5, #0
 8003b86:	b2b3      	uxth	r3, r6
 8003b88:	b2aa      	uxth	r2, r5
 8003b8a:	435a      	muls	r2, r3
 8003b8c:	b2a3      	uxth	r3, r4
 8003b8e:	b289      	uxth	r1, r1
 8003b90:	434b      	muls	r3, r1
 8003b92:	0c12      	lsrs	r2, r2, #16
 8003b94:	189b      	adds	r3, r3, r2
 8003b96:	141b      	asrs	r3, r3, #16
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d000      	beq.n	8003ba0 <xQueueGenericCreate+0x5e>
 8003b9e:	2001      	movs	r0, #1
 8003ba0:	1e03      	subs	r3, r0, #0
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003ba2:	d121      	bne.n	8003be8 <xQueueGenericCreate+0xa6>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	68ba      	ldr	r2, [r7, #8]
 8003ba8:	4353      	muls	r3, r2
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003baa:	3349      	adds	r3, #73	@ 0x49
 8003bac:	d81c      	bhi.n	8003be8 <xQueueGenericCreate+0xa6>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	68ba      	ldr	r2, [r7, #8]
 8003bb2:	4353      	muls	r3, r2
 8003bb4:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	3348      	adds	r3, #72	@ 0x48
 8003bba:	0018      	movs	r0, r3
 8003bbc:	f7fe f978 	bl	8001eb0 <pvPortMalloc>
 8003bc0:	0003      	movs	r3, r0
 8003bc2:	61fb      	str	r3, [r7, #28]

            if( pxNewQueue != NULL )
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00e      	beq.n	8003be8 <xQueueGenericCreate+0xa6>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	3348      	adds	r3, #72	@ 0x48
 8003bd2:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003bd4:	1dfb      	adds	r3, r7, #7
 8003bd6:	781c      	ldrb	r4, [r3, #0]
 8003bd8:	697a      	ldr	r2, [r7, #20]
 8003bda:	68b9      	ldr	r1, [r7, #8]
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	9300      	str	r3, [sp, #0]
 8003be2:	0023      	movs	r3, r4
 8003be4:	f000 f805 	bl	8003bf2 <prvInitialiseNewQueue>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8003be8:	69fb      	ldr	r3, [r7, #28]
    }
 8003bea:	0018      	movs	r0, r3
 8003bec:	46bd      	mov	sp, r7
 8003bee:	b009      	add	sp, #36	@ 0x24
 8003bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003bf2 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b084      	sub	sp, #16
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	60f8      	str	r0, [r7, #12]
 8003bfa:	60b9      	str	r1, [r7, #8]
 8003bfc:	607a      	str	r2, [r7, #4]
 8003bfe:	001a      	movs	r2, r3
 8003c00:	1cfb      	adds	r3, r7, #3
 8003c02:	701a      	strb	r2, [r3, #0]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d103      	bne.n	8003c12 <prvInitialiseNewQueue+0x20>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003c0a:	69bb      	ldr	r3, [r7, #24]
 8003c0c:	69ba      	ldr	r2, [r7, #24]
 8003c0e:	601a      	str	r2, [r3, #0]
 8003c10:	e002      	b.n	8003c18 <prvInitialiseNewQueue+0x26>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	68ba      	ldr	r2, [r7, #8]
 8003c22:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	2101      	movs	r1, #1
 8003c28:	0018      	movs	r0, r3
 8003c2a:	f7ff ff0b 	bl	8003a44 <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003c2e:	46c0      	nop			@ (mov r8, r8)
 8003c30:	46bd      	mov	sp, r7
 8003c32:	b004      	add	sp, #16
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003c36:	b580      	push	{r7, lr}
 8003c38:	b08a      	sub	sp, #40	@ 0x28
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	60f8      	str	r0, [r7, #12]
 8003c3e:	60b9      	str	r1, [r7, #8]
 8003c40:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003c42:	2300      	movs	r3, #0
 8003c44:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	623b      	str	r3, [r7, #32]
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003c4a:	f7ff fd7b 	bl	8003744 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c4e:	6a3b      	ldr	r3, [r7, #32]
 8003c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c52:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d01a      	beq.n	8003c90 <xQueueReceive+0x5a>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003c5a:	68ba      	ldr	r2, [r7, #8]
 8003c5c:	6a3b      	ldr	r3, [r7, #32]
 8003c5e:	0011      	movs	r1, r2
 8003c60:	0018      	movs	r0, r3
 8003c62:	f000 f87c 	bl	8003d5e <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	1e5a      	subs	r2, r3, #1
 8003c6a:	6a3b      	ldr	r3, [r7, #32]
 8003c6c:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c6e:	6a3b      	ldr	r3, [r7, #32]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d008      	beq.n	8003c88 <xQueueReceive+0x52>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c76:	6a3b      	ldr	r3, [r7, #32]
 8003c78:	3310      	adds	r3, #16
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	f000 fed4 	bl	8004a28 <xTaskRemoveFromEventList>
 8003c80:	1e03      	subs	r3, r0, #0
 8003c82:	d001      	beq.n	8003c88 <xQueueReceive+0x52>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003c84:	f7ff fd4e 	bl	8003724 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003c88:	f7ff fd6e 	bl	8003768 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e062      	b.n	8003d56 <xQueueReceive+0x120>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d103      	bne.n	8003c9e <xQueueReceive+0x68>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003c96:	f7ff fd67 	bl	8003768 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	e05b      	b.n	8003d56 <xQueueReceive+0x120>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d106      	bne.n	8003cb2 <xQueueReceive+0x7c>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003ca4:	2314      	movs	r3, #20
 8003ca6:	18fb      	adds	r3, r7, r3
 8003ca8:	0018      	movs	r0, r3
 8003caa:	f000 ff85 	bl	8004bb8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003cb2:	f7ff fd59 	bl	8003768 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003cb6:	f000 fbdd 	bl	8004474 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003cba:	f7ff fd43 	bl	8003744 <vPortEnterCritical>
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	2244      	movs	r2, #68	@ 0x44
 8003cc2:	5c9b      	ldrb	r3, [r3, r2]
 8003cc4:	b25b      	sxtb	r3, r3
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	d103      	bne.n	8003cd2 <xQueueReceive+0x9c>
 8003cca:	6a3b      	ldr	r3, [r7, #32]
 8003ccc:	2244      	movs	r2, #68	@ 0x44
 8003cce:	2100      	movs	r1, #0
 8003cd0:	5499      	strb	r1, [r3, r2]
 8003cd2:	6a3b      	ldr	r3, [r7, #32]
 8003cd4:	2245      	movs	r2, #69	@ 0x45
 8003cd6:	5c9b      	ldrb	r3, [r3, r2]
 8003cd8:	b25b      	sxtb	r3, r3
 8003cda:	3301      	adds	r3, #1
 8003cdc:	d103      	bne.n	8003ce6 <xQueueReceive+0xb0>
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	2245      	movs	r2, #69	@ 0x45
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	5499      	strb	r1, [r3, r2]
 8003ce6:	f7ff fd3f 	bl	8003768 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003cea:	1d3a      	adds	r2, r7, #4
 8003cec:	2314      	movs	r3, #20
 8003cee:	18fb      	adds	r3, r7, r3
 8003cf0:	0011      	movs	r1, r2
 8003cf2:	0018      	movs	r0, r3
 8003cf4:	f000 ff74 	bl	8004be0 <xTaskCheckForTimeOut>
 8003cf8:	1e03      	subs	r3, r0, #0
 8003cfa:	d11e      	bne.n	8003d3a <xQueueReceive+0x104>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003cfc:	6a3b      	ldr	r3, [r7, #32]
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f000 f8b1 	bl	8003e66 <prvIsQueueEmpty>
 8003d04:	1e03      	subs	r3, r0, #0
 8003d06:	d011      	beq.n	8003d2c <xQueueReceive+0xf6>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003d08:	6a3b      	ldr	r3, [r7, #32]
 8003d0a:	3324      	adds	r3, #36	@ 0x24
 8003d0c:	687a      	ldr	r2, [r7, #4]
 8003d0e:	0011      	movs	r1, r2
 8003d10:	0018      	movs	r0, r3
 8003d12:	f000 fe35 	bl	8004980 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003d16:	6a3b      	ldr	r3, [r7, #32]
 8003d18:	0018      	movs	r0, r3
 8003d1a:	f000 f846 	bl	8003daa <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003d1e:	f000 fbb5 	bl	800448c <xTaskResumeAll>
 8003d22:	1e03      	subs	r3, r0, #0
 8003d24:	d191      	bne.n	8003c4a <xQueueReceive+0x14>
                {
                    taskYIELD_WITHIN_API();
 8003d26:	f7ff fcfd 	bl	8003724 <vPortYield>
 8003d2a:	e78e      	b.n	8003c4a <xQueueReceive+0x14>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003d2c:	6a3b      	ldr	r3, [r7, #32]
 8003d2e:	0018      	movs	r0, r3
 8003d30:	f000 f83b 	bl	8003daa <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003d34:	f000 fbaa 	bl	800448c <xTaskResumeAll>
 8003d38:	e787      	b.n	8003c4a <xQueueReceive+0x14>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003d3a:	6a3b      	ldr	r3, [r7, #32]
 8003d3c:	0018      	movs	r0, r3
 8003d3e:	f000 f834 	bl	8003daa <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003d42:	f000 fba3 	bl	800448c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d46:	6a3b      	ldr	r3, [r7, #32]
 8003d48:	0018      	movs	r0, r3
 8003d4a:	f000 f88c 	bl	8003e66 <prvIsQueueEmpty>
 8003d4e:	1e03      	subs	r3, r0, #0
 8003d50:	d100      	bne.n	8003d54 <xQueueReceive+0x11e>
 8003d52:	e77a      	b.n	8003c4a <xQueueReceive+0x14>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8003d54:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8003d56:	0018      	movs	r0, r3
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	b00a      	add	sp, #40	@ 0x28
 8003d5c:	bd80      	pop	{r7, pc}

08003d5e <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003d5e:	b580      	push	{r7, lr}
 8003d60:	b082      	sub	sp, #8
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
 8003d66:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d018      	beq.n	8003da2 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	68da      	ldr	r2, [r3, #12]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	18d2      	adds	r2, r2, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68da      	ldr	r2, [r3, #12]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d303      	bcc.n	8003d92 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68d9      	ldr	r1, [r3, #12]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	0018      	movs	r0, r3
 8003d9e:	f002 fd0f 	bl	80067c0 <memcpy>
    }
}
 8003da2:	46c0      	nop			@ (mov r8, r8)
 8003da4:	46bd      	mov	sp, r7
 8003da6:	b002      	add	sp, #8
 8003da8:	bd80      	pop	{r7, pc}

08003daa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b084      	sub	sp, #16
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003db2:	f7ff fcc7 	bl	8003744 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003db6:	230f      	movs	r3, #15
 8003db8:	18fb      	adds	r3, r7, r3
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	2145      	movs	r1, #69	@ 0x45
 8003dbe:	5c52      	ldrb	r2, [r2, r1]
 8003dc0:	701a      	strb	r2, [r3, #0]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003dc2:	e013      	b.n	8003dec <prvUnlockQueue+0x42>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d016      	beq.n	8003dfa <prvUnlockQueue+0x50>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	3324      	adds	r3, #36	@ 0x24
 8003dd0:	0018      	movs	r0, r3
 8003dd2:	f000 fe29 	bl	8004a28 <xTaskRemoveFromEventList>
 8003dd6:	1e03      	subs	r3, r0, #0
 8003dd8:	d001      	beq.n	8003dde <prvUnlockQueue+0x34>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8003dda:	f000 ff5b 	bl	8004c94 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003dde:	210f      	movs	r1, #15
 8003de0:	187b      	adds	r3, r7, r1
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b2da      	uxtb	r2, r3
 8003de8:	187b      	adds	r3, r7, r1
 8003dea:	701a      	strb	r2, [r3, #0]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003dec:	230f      	movs	r3, #15
 8003dee:	18fb      	adds	r3, r7, r3
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	b25b      	sxtb	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	dce5      	bgt.n	8003dc4 <prvUnlockQueue+0x1a>
 8003df8:	e000      	b.n	8003dfc <prvUnlockQueue+0x52>
                    break;
 8003dfa:	46c0      	nop			@ (mov r8, r8)
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2245      	movs	r2, #69	@ 0x45
 8003e00:	21ff      	movs	r1, #255	@ 0xff
 8003e02:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 8003e04:	f7ff fcb0 	bl	8003768 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003e08:	f7ff fc9c 	bl	8003744 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003e0c:	230e      	movs	r3, #14
 8003e0e:	18fb      	adds	r3, r7, r3
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	2144      	movs	r1, #68	@ 0x44
 8003e14:	5c52      	ldrb	r2, [r2, r1]
 8003e16:	701a      	strb	r2, [r3, #0]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003e18:	e013      	b.n	8003e42 <prvUnlockQueue+0x98>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d016      	beq.n	8003e50 <prvUnlockQueue+0xa6>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	3310      	adds	r3, #16
 8003e26:	0018      	movs	r0, r3
 8003e28:	f000 fdfe 	bl	8004a28 <xTaskRemoveFromEventList>
 8003e2c:	1e03      	subs	r3, r0, #0
 8003e2e:	d001      	beq.n	8003e34 <prvUnlockQueue+0x8a>
                {
                    vTaskMissedYield();
 8003e30:	f000 ff30 	bl	8004c94 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003e34:	210e      	movs	r1, #14
 8003e36:	187b      	adds	r3, r7, r1
 8003e38:	781b      	ldrb	r3, [r3, #0]
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	b2da      	uxtb	r2, r3
 8003e3e:	187b      	adds	r3, r7, r1
 8003e40:	701a      	strb	r2, [r3, #0]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003e42:	230e      	movs	r3, #14
 8003e44:	18fb      	adds	r3, r7, r3
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	b25b      	sxtb	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	dce5      	bgt.n	8003e1a <prvUnlockQueue+0x70>
 8003e4e:	e000      	b.n	8003e52 <prvUnlockQueue+0xa8>
            }
            else
            {
                break;
 8003e50:	46c0      	nop			@ (mov r8, r8)
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2244      	movs	r2, #68	@ 0x44
 8003e56:	21ff      	movs	r1, #255	@ 0xff
 8003e58:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 8003e5a:	f7ff fc85 	bl	8003768 <vPortExitCritical>
}
 8003e5e:	46c0      	nop			@ (mov r8, r8)
 8003e60:	46bd      	mov	sp, r7
 8003e62:	b004      	add	sp, #16
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b084      	sub	sp, #16
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003e6e:	f7ff fc69 	bl	8003744 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d102      	bne.n	8003e80 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	60fb      	str	r3, [r7, #12]
 8003e7e:	e001      	b.n	8003e84 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003e80:	2300      	movs	r3, #0
 8003e82:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003e84:	f7ff fc70 	bl	8003768 <vPortExitCritical>

    return xReturn;
 8003e88:	68fb      	ldr	r3, [r7, #12]
}
 8003e8a:	0018      	movs	r0, r3
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	b004      	add	sp, #16
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b086      	sub	sp, #24
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	60f8      	str	r0, [r7, #12]
 8003e9a:	60b9      	str	r1, [r7, #8]
 8003e9c:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003ea2:	f7ff fc4f 	bl	8003744 <vPortEnterCritical>
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	2244      	movs	r2, #68	@ 0x44
 8003eaa:	5c9b      	ldrb	r3, [r3, r2]
 8003eac:	b25b      	sxtb	r3, r3
 8003eae:	3301      	adds	r3, #1
 8003eb0:	d103      	bne.n	8003eba <vQueueWaitForMessageRestricted+0x28>
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	2244      	movs	r2, #68	@ 0x44
 8003eb6:	2100      	movs	r1, #0
 8003eb8:	5499      	strb	r1, [r3, r2]
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	2245      	movs	r2, #69	@ 0x45
 8003ebe:	5c9b      	ldrb	r3, [r3, r2]
 8003ec0:	b25b      	sxtb	r3, r3
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	d103      	bne.n	8003ece <vQueueWaitForMessageRestricted+0x3c>
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	2245      	movs	r2, #69	@ 0x45
 8003eca:	2100      	movs	r1, #0
 8003ecc:	5499      	strb	r1, [r3, r2]
 8003ece:	f7ff fc4b 	bl	8003768 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d106      	bne.n	8003ee8 <vQueueWaitForMessageRestricted+0x56>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	3324      	adds	r3, #36	@ 0x24
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	68b9      	ldr	r1, [r7, #8]
 8003ee2:	0018      	movs	r0, r3
 8003ee4:	f000 fd66 	bl	80049b4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	0018      	movs	r0, r3
 8003eec:	f7ff ff5d 	bl	8003daa <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 8003ef0:	46c0      	nop			@ (mov r8, r8)
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	b006      	add	sp, #24
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efe:	4b0f      	ldr	r3, [pc, #60]	@ (8003f3c <HAL_MspInit+0x44>)
 8003f00:	699a      	ldr	r2, [r3, #24]
 8003f02:	4b0e      	ldr	r3, [pc, #56]	@ (8003f3c <HAL_MspInit+0x44>)
 8003f04:	2101      	movs	r1, #1
 8003f06:	430a      	orrs	r2, r1
 8003f08:	619a      	str	r2, [r3, #24]
 8003f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8003f3c <HAL_MspInit+0x44>)
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	4013      	ands	r3, r2
 8003f12:	607b      	str	r3, [r7, #4]
 8003f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f16:	4b09      	ldr	r3, [pc, #36]	@ (8003f3c <HAL_MspInit+0x44>)
 8003f18:	69da      	ldr	r2, [r3, #28]
 8003f1a:	4b08      	ldr	r3, [pc, #32]	@ (8003f3c <HAL_MspInit+0x44>)
 8003f1c:	2180      	movs	r1, #128	@ 0x80
 8003f1e:	0549      	lsls	r1, r1, #21
 8003f20:	430a      	orrs	r2, r1
 8003f22:	61da      	str	r2, [r3, #28]
 8003f24:	4b05      	ldr	r3, [pc, #20]	@ (8003f3c <HAL_MspInit+0x44>)
 8003f26:	69da      	ldr	r2, [r3, #28]
 8003f28:	2380      	movs	r3, #128	@ 0x80
 8003f2a:	055b      	lsls	r3, r3, #21
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	603b      	str	r3, [r7, #0]
 8003f30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f32:	46c0      	nop			@ (mov r8, r8)
 8003f34:	46bd      	mov	sp, r7
 8003f36:	b002      	add	sp, #8
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	46c0      	nop			@ (mov r8, r8)
 8003f3c:	40021000 	.word	0x40021000

08003f40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f40:	b5b0      	push	{r4, r5, r7, lr}
 8003f42:	b08c      	sub	sp, #48	@ 0x30
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t              uwPrescalerValue = 0U;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8003f50:	4b37      	ldr	r3, [pc, #220]	@ (8004030 <HAL_InitTick+0xf0>)
 8003f52:	69da      	ldr	r2, [r3, #28]
 8003f54:	4b36      	ldr	r3, [pc, #216]	@ (8004030 <HAL_InitTick+0xf0>)
 8003f56:	2102      	movs	r1, #2
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	61da      	str	r2, [r3, #28]
 8003f5c:	4b34      	ldr	r3, [pc, #208]	@ (8004030 <HAL_InitTick+0xf0>)
 8003f5e:	69db      	ldr	r3, [r3, #28]
 8003f60:	2202      	movs	r2, #2
 8003f62:	4013      	ands	r3, r2
 8003f64:	60bb      	str	r3, [r7, #8]
 8003f66:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003f68:	230c      	movs	r3, #12
 8003f6a:	18fa      	adds	r2, r7, r3
 8003f6c:	2410      	movs	r4, #16
 8003f6e:	193b      	adds	r3, r7, r4
 8003f70:	0011      	movs	r1, r2
 8003f72:	0018      	movs	r0, r3
 8003f74:	f002 f960 	bl	8006238 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003f78:	193b      	adds	r3, r7, r4
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d104      	bne.n	8003f8e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003f84:	f002 f942 	bl	800620c <HAL_RCC_GetPCLK1Freq>
 8003f88:	0003      	movs	r3, r0
 8003f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f8c:	e004      	b.n	8003f98 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003f8e:	f002 f93d 	bl	800620c <HAL_RCC_GetPCLK1Freq>
 8003f92:	0003      	movs	r3, r0
 8003f94:	005b      	lsls	r3, r3, #1
 8003f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f9a:	4926      	ldr	r1, [pc, #152]	@ (8004034 <HAL_InitTick+0xf4>)
 8003f9c:	0018      	movs	r0, r3
 8003f9e:	f7fc f8bb 	bl	8000118 <__udivsi3>
 8003fa2:	0003      	movs	r3, r0
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	623b      	str	r3, [r7, #32]

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8003fa8:	4b23      	ldr	r3, [pc, #140]	@ (8004038 <HAL_InitTick+0xf8>)
 8003faa:	4a24      	ldr	r2, [pc, #144]	@ (800403c <HAL_InitTick+0xfc>)
 8003fac:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8003fae:	4b22      	ldr	r3, [pc, #136]	@ (8004038 <HAL_InitTick+0xf8>)
 8003fb0:	4a23      	ldr	r2, [pc, #140]	@ (8004040 <HAL_InitTick+0x100>)
 8003fb2:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8003fb4:	4b20      	ldr	r3, [pc, #128]	@ (8004038 <HAL_InitTick+0xf8>)
 8003fb6:	6a3a      	ldr	r2, [r7, #32]
 8003fb8:	605a      	str	r2, [r3, #4]
  htim3.Init.ClockDivision = 0;
 8003fba:	4b1f      	ldr	r3, [pc, #124]	@ (8004038 <HAL_InitTick+0xf8>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fc0:	4b1d      	ldr	r3, [pc, #116]	@ (8004038 <HAL_InitTick+0xf8>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8004038 <HAL_InitTick+0xf8>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8003fcc:	252b      	movs	r5, #43	@ 0x2b
 8003fce:	197c      	adds	r4, r7, r5
 8003fd0:	4b19      	ldr	r3, [pc, #100]	@ (8004038 <HAL_InitTick+0xf8>)
 8003fd2:	0018      	movs	r0, r3
 8003fd4:	f002 f95a 	bl	800628c <HAL_TIM_Base_Init>
 8003fd8:	0003      	movs	r3, r0
 8003fda:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8003fdc:	197b      	adds	r3, r7, r5
 8003fde:	781b      	ldrb	r3, [r3, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d11e      	bne.n	8004022 <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8003fe4:	197c      	adds	r4, r7, r5
 8003fe6:	4b14      	ldr	r3, [pc, #80]	@ (8004038 <HAL_InitTick+0xf8>)
 8003fe8:	0018      	movs	r0, r3
 8003fea:	f002 f9a7 	bl	800633c <HAL_TIM_Base_Start_IT>
 8003fee:	0003      	movs	r3, r0
 8003ff0:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8003ff2:	197b      	adds	r3, r7, r5
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d113      	bne.n	8004022 <HAL_InitTick+0xe2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003ffa:	2010      	movs	r0, #16
 8003ffc:	f001 fb03 	bl	8005606 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2b03      	cmp	r3, #3
 8004004:	d809      	bhi.n	800401a <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	0019      	movs	r1, r3
 800400c:	2010      	movs	r0, #16
 800400e:	f001 fae5 	bl	80055dc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004012:	4b0c      	ldr	r3, [pc, #48]	@ (8004044 <HAL_InitTick+0x104>)
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	601a      	str	r2, [r3, #0]
 8004018:	e003      	b.n	8004022 <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 800401a:	232b      	movs	r3, #43	@ 0x2b
 800401c:	18fb      	adds	r3, r7, r3
 800401e:	2201      	movs	r2, #1
 8004020:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8004022:	232b      	movs	r3, #43	@ 0x2b
 8004024:	18fb      	adds	r3, r7, r3
 8004026:	781b      	ldrb	r3, [r3, #0]
}
 8004028:	0018      	movs	r0, r3
 800402a:	46bd      	mov	sp, r7
 800402c:	b00c      	add	sp, #48	@ 0x30
 800402e:	bdb0      	pop	{r4, r5, r7, pc}
 8004030:	40021000 	.word	0x40021000
 8004034:	000f4240 	.word	0x000f4240
 8004038:	20000884 	.word	0x20000884
 800403c:	40000400 	.word	0x40000400
 8004040:	000003e7 	.word	0x000003e7
 8004044:	20000054 	.word	0x20000054

08004048 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800404c:	46c0      	nop			@ (mov r8, r8)
 800404e:	e7fd      	b.n	800404c <NMI_Handler+0x4>

08004050 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004054:	46c0      	nop			@ (mov r8, r8)
 8004056:	e7fd      	b.n	8004054 <HardFault_Handler+0x4>

08004058 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800405c:	4b03      	ldr	r3, [pc, #12]	@ (800406c <TIM3_IRQHandler+0x14>)
 800405e:	0018      	movs	r0, r3
 8004060:	f002 f9b2 	bl	80063c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004064:	46c0      	nop			@ (mov r8, r8)
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	46c0      	nop			@ (mov r8, r8)
 800406c:	20000884 	.word	0x20000884

08004070 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004074:	46c0      	nop			@ (mov r8, r8)
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 800407a:	b590      	push	{r4, r7, lr}
 800407c:	b08b      	sub	sp, #44	@ 0x2c
 800407e:	af04      	add	r7, sp, #16
 8004080:	60f8      	str	r0, [r7, #12]
 8004082:	60b9      	str	r1, [r7, #8]
 8004084:	607a      	str	r2, [r7, #4]
 8004086:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	0018      	movs	r0, r3
 800408e:	f7fd ff0f 	bl	8001eb0 <pvPortMalloc>
 8004092:	0003      	movs	r3, r0
 8004094:	613b      	str	r3, [r7, #16]

            if( pxStack != NULL )
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d016      	beq.n	80040ca <prvCreateTask+0x50>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 800409c:	2054      	movs	r0, #84	@ 0x54
 800409e:	f7fd ff07 	bl	8001eb0 <pvPortMalloc>
 80040a2:	0003      	movs	r3, r0
 80040a4:	617b      	str	r3, [r7, #20]

                if( pxNewTCB != NULL )
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d009      	beq.n	80040c0 <prvCreateTask+0x46>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	2254      	movs	r2, #84	@ 0x54
 80040b0:	2100      	movs	r1, #0
 80040b2:	0018      	movs	r0, r3
 80040b4:	f002 fb20 	bl	80066f8 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80040be:	e006      	b.n	80040ce <prvCreateTask+0x54>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	0018      	movs	r0, r3
 80040c4:	f7fd ffa6 	bl	8002014 <vPortFree>
 80040c8:	e001      	b.n	80040ce <prvCreateTask+0x54>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80040ca:	2300      	movs	r3, #0
 80040cc:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d00e      	beq.n	80040f2 <prvCreateTask+0x78>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80040d4:	683c      	ldr	r4, [r7, #0]
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	68b9      	ldr	r1, [r7, #8]
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	2300      	movs	r3, #0
 80040de:	9303      	str	r3, [sp, #12]
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	9302      	str	r3, [sp, #8]
 80040e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040e6:	9301      	str	r3, [sp, #4]
 80040e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ea:	9300      	str	r3, [sp, #0]
 80040ec:	0023      	movs	r3, r4
 80040ee:	f000 f82b 	bl	8004148 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 80040f2:	697b      	ldr	r3, [r7, #20]
    }
 80040f4:	0018      	movs	r0, r3
 80040f6:	46bd      	mov	sp, r7
 80040f8:	b007      	add	sp, #28
 80040fa:	bd90      	pop	{r4, r7, pc}

080040fc <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80040fc:	b590      	push	{r4, r7, lr}
 80040fe:	b089      	sub	sp, #36	@ 0x24
 8004100:	af02      	add	r7, sp, #8
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
 8004108:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800410a:	683c      	ldr	r4, [r7, #0]
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	68b9      	ldr	r1, [r7, #8]
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004114:	9301      	str	r3, [sp, #4]
 8004116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004118:	9300      	str	r3, [sp, #0]
 800411a:	0023      	movs	r3, r4
 800411c:	f7ff ffad 	bl	800407a <prvCreateTask>
 8004120:	0003      	movs	r3, r0
 8004122:	613b      	str	r3, [r7, #16]

        if( pxNewTCB != NULL )
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d006      	beq.n	8004138 <xTaskCreate+0x3c>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	0018      	movs	r0, r3
 800412e:	f000 f87f 	bl	8004230 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004132:	2301      	movs	r3, #1
 8004134:	617b      	str	r3, [r7, #20]
 8004136:	e002      	b.n	800413e <xTaskCreate+0x42>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004138:	2301      	movs	r3, #1
 800413a:	425b      	negs	r3, r3
 800413c:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 800413e:	697b      	ldr	r3, [r7, #20]
    }
 8004140:	0018      	movs	r0, r3
 8004142:	46bd      	mov	sp, r7
 8004144:	b007      	add	sp, #28
 8004146:	bd90      	pop	{r4, r7, pc}

08004148 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b086      	sub	sp, #24
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	607a      	str	r2, [r7, #4]
 8004154:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8004156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004158:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	001a      	movs	r2, r3
 8004160:	21a5      	movs	r1, #165	@ 0xa5
 8004162:	f002 fac9 	bl	80066f8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8004166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004168:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	492f      	ldr	r1, [pc, #188]	@ (800422c <prvInitialiseNewTask+0xe4>)
 800416e:	468c      	mov	ip, r1
 8004170:	4463      	add	r3, ip
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	18d3      	adds	r3, r2, r3
 8004176:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	2207      	movs	r2, #7
 800417c:	4393      	bics	r3, r2
 800417e:	613b      	str	r3, [r7, #16]
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d01f      	beq.n	80041c6 <prvInitialiseNewTask+0x7e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004186:	2300      	movs	r3, #0
 8004188:	617b      	str	r3, [r7, #20]
 800418a:	e013      	b.n	80041b4 <prvInitialiseNewTask+0x6c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800418c:	68ba      	ldr	r2, [r7, #8]
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	18d3      	adds	r3, r2, r3
 8004192:	7818      	ldrb	r0, [r3, #0]
 8004194:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004196:	2134      	movs	r1, #52	@ 0x34
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	18d3      	adds	r3, r2, r3
 800419c:	185b      	adds	r3, r3, r1
 800419e:	1c02      	adds	r2, r0, #0
 80041a0:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80041a2:	68ba      	ldr	r2, [r7, #8]
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	18d3      	adds	r3, r2, r3
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d006      	beq.n	80041bc <prvInitialiseNewTask+0x74>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	3301      	adds	r3, #1
 80041b2:	617b      	str	r3, [r7, #20]
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	2b0f      	cmp	r3, #15
 80041b8:	d9e8      	bls.n	800418c <prvInitialiseNewTask+0x44>
 80041ba:	e000      	b.n	80041be <prvInitialiseNewTask+0x76>
            {
                break;
 80041bc:	46c0      	nop			@ (mov r8, r8)
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 80041be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041c0:	2243      	movs	r2, #67	@ 0x43
 80041c2:	2100      	movs	r1, #0
 80041c4:	5499      	strb	r1, [r3, r2]
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80041c6:	6a3b      	ldr	r3, [r7, #32]
 80041c8:	2b03      	cmp	r3, #3
 80041ca:	d901      	bls.n	80041d0 <prvInitialiseNewTask+0x88>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80041cc:	2303      	movs	r3, #3
 80041ce:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80041d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041d2:	6a3a      	ldr	r2, [r7, #32]
 80041d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80041d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041d8:	6a3a      	ldr	r2, [r7, #32]
 80041da:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80041dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041de:	3304      	adds	r3, #4
 80041e0:	0018      	movs	r0, r3
 80041e2:	f7fe f81f 	bl	8002224 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80041e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041e8:	3318      	adds	r3, #24
 80041ea:	0018      	movs	r0, r3
 80041ec:	f7fe f81a 	bl	8002224 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80041f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80041f4:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 80041f6:	6a3b      	ldr	r3, [r7, #32]
 80041f8:	2204      	movs	r2, #4
 80041fa:	1ad2      	subs	r2, r2, r3
 80041fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fe:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004202:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004204:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004206:	683a      	ldr	r2, [r7, #0]
 8004208:	68f9      	ldr	r1, [r7, #12]
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	0018      	movs	r0, r3
 800420e:	f7ff faf1 	bl	80037f4 <pxPortInitialiseStack>
 8004212:	0002      	movs	r2, r0
 8004214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004216:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8004218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421a:	2b00      	cmp	r3, #0
 800421c:	d002      	beq.n	8004224 <prvInitialiseNewTask+0xdc>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800421e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004220:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004222:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004224:	46c0      	nop			@ (mov r8, r8)
 8004226:	46bd      	mov	sp, r7
 8004228:	b006      	add	sp, #24
 800422a:	bd80      	pop	{r7, pc}
 800422c:	3fffffff 	.word	0x3fffffff

08004230 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8004238:	f7ff fa84 	bl	8003744 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800423c:	4b3c      	ldr	r3, [pc, #240]	@ (8004330 <prvAddNewTaskToReadyList+0x100>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	1c5a      	adds	r2, r3, #1
 8004242:	4b3b      	ldr	r3, [pc, #236]	@ (8004330 <prvAddNewTaskToReadyList+0x100>)
 8004244:	601a      	str	r2, [r3, #0]

            if( pxCurrentTCB == NULL )
 8004246:	4b3b      	ldr	r3, [pc, #236]	@ (8004334 <prvAddNewTaskToReadyList+0x104>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d109      	bne.n	8004262 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 800424e:	4b39      	ldr	r3, [pc, #228]	@ (8004334 <prvAddNewTaskToReadyList+0x104>)
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	601a      	str	r2, [r3, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004254:	4b36      	ldr	r3, [pc, #216]	@ (8004330 <prvAddNewTaskToReadyList+0x100>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d110      	bne.n	800427e <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 800425c:	f000 fd34 	bl	8004cc8 <prvInitialiseTaskLists>
 8004260:	e00d      	b.n	800427e <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8004262:	4b35      	ldr	r3, [pc, #212]	@ (8004338 <prvAddNewTaskToReadyList+0x108>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d109      	bne.n	800427e <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800426a:	4b32      	ldr	r3, [pc, #200]	@ (8004334 <prvAddNewTaskToReadyList+0x104>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004274:	429a      	cmp	r2, r3
 8004276:	d802      	bhi.n	800427e <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8004278:	4b2e      	ldr	r3, [pc, #184]	@ (8004334 <prvAddNewTaskToReadyList+0x104>)
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	601a      	str	r2, [r3, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800427e:	4b2f      	ldr	r3, [pc, #188]	@ (800433c <prvAddNewTaskToReadyList+0x10c>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	1c5a      	adds	r2, r3, #1
 8004284:	4b2d      	ldr	r3, [pc, #180]	@ (800433c <prvAddNewTaskToReadyList+0x10c>)
 8004286:	601a      	str	r2, [r3, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800428c:	4b2c      	ldr	r3, [pc, #176]	@ (8004340 <prvAddNewTaskToReadyList+0x110>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	429a      	cmp	r2, r3
 8004292:	d903      	bls.n	800429c <prvAddNewTaskToReadyList+0x6c>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004298:	4b29      	ldr	r3, [pc, #164]	@ (8004340 <prvAddNewTaskToReadyList+0x110>)
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042a0:	4928      	ldr	r1, [pc, #160]	@ (8004344 <prvAddNewTaskToReadyList+0x114>)
 80042a2:	0013      	movs	r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	189b      	adds	r3, r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	18cb      	adds	r3, r1, r3
 80042ac:	3304      	adds	r3, #4
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	60fb      	str	r3, [r7, #12]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	68fa      	ldr	r2, [r7, #12]
 80042b6:	609a      	str	r2, [r3, #8]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	689a      	ldr	r2, [r3, #8]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	60da      	str	r2, [r3, #12]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	3204      	adds	r2, #4
 80042c8:	605a      	str	r2, [r3, #4]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	1d1a      	adds	r2, r3, #4
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	609a      	str	r2, [r3, #8]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042d6:	0013      	movs	r3, r2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	189b      	adds	r3, r3, r2
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	4a19      	ldr	r2, [pc, #100]	@ (8004344 <prvAddNewTaskToReadyList+0x114>)
 80042e0:	189a      	adds	r2, r3, r2
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	615a      	str	r2, [r3, #20]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042ea:	4916      	ldr	r1, [pc, #88]	@ (8004344 <prvAddNewTaskToReadyList+0x114>)
 80042ec:	0013      	movs	r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	189b      	adds	r3, r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	5859      	ldr	r1, [r3, r1]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042fa:	1c48      	adds	r0, r1, #1
 80042fc:	4911      	ldr	r1, [pc, #68]	@ (8004344 <prvAddNewTaskToReadyList+0x114>)
 80042fe:	0013      	movs	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	189b      	adds	r3, r3, r2
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	5058      	str	r0, [r3, r1]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8004308:	f7ff fa2e 	bl	8003768 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800430c:	4b0a      	ldr	r3, [pc, #40]	@ (8004338 <prvAddNewTaskToReadyList+0x108>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d008      	beq.n	8004326 <prvAddNewTaskToReadyList+0xf6>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8004314:	4b07      	ldr	r3, [pc, #28]	@ (8004334 <prvAddNewTaskToReadyList+0x104>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800431e:	429a      	cmp	r2, r3
 8004320:	d201      	bcs.n	8004326 <prvAddNewTaskToReadyList+0xf6>
 8004322:	f7ff f9ff 	bl	8003724 <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8004326:	46c0      	nop			@ (mov r8, r8)
 8004328:	46bd      	mov	sp, r7
 800432a:	b004      	add	sp, #16
 800432c:	bd80      	pop	{r7, pc}
 800432e:	46c0      	nop			@ (mov r8, r8)
 8004330:	20000990 	.word	0x20000990
 8004334:	200008cc 	.word	0x200008cc
 8004338:	2000099c 	.word	0x2000099c
 800433c:	200009ac 	.word	0x200009ac
 8004340:	20000998 	.word	0x20000998
 8004344:	200008d0 	.word	0x200008d0

08004348 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8004350:	2300      	movs	r3, #0
 8004352:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00a      	beq.n	8004370 <vTaskDelay+0x28>
        {
            vTaskSuspendAll();
 800435a:	f000 f88b 	bl	8004474 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2100      	movs	r1, #0
 8004362:	0018      	movs	r0, r3
 8004364:	f000 fd4e 	bl	8004e04 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8004368:	f000 f890 	bl	800448c <xTaskResumeAll>
 800436c:	0003      	movs	r3, r0
 800436e:	60fb      	str	r3, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <vTaskDelay+0x32>
        {
            taskYIELD_WITHIN_API();
 8004376:	f7ff f9d5 	bl	8003724 <vPortYield>
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 800437a:	46c0      	nop			@ (mov r8, r8)
 800437c:	46bd      	mov	sp, r7
 800437e:	b004      	add	sp, #16
 8004380:	bd80      	pop	{r7, pc}
	...

08004384 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b08a      	sub	sp, #40	@ 0x28
 8004388:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 800438a:	2301      	movs	r3, #1
 800438c:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 800438e:	2300      	movs	r3, #0
 8004390:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8004392:	2300      	movs	r3, #0
 8004394:	617b      	str	r3, [r7, #20]
 8004396:	e011      	b.n	80043bc <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8004398:	4a1d      	ldr	r2, [pc, #116]	@ (8004410 <prvCreateIdleTasks+0x8c>)
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	18d3      	adds	r3, r2, r3
 800439e:	7819      	ldrb	r1, [r3, #0]
 80043a0:	003a      	movs	r2, r7
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	18d3      	adds	r3, r2, r3
 80043a6:	1c0a      	adds	r2, r1, #0
 80043a8:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 80043aa:	003a      	movs	r2, r7
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	18d3      	adds	r3, r2, r3
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d006      	beq.n	80043c4 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	3301      	adds	r3, #1
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	2b0f      	cmp	r3, #15
 80043c0:	ddea      	ble.n	8004398 <prvCreateIdleTasks+0x14>
 80043c2:	e000      	b.n	80043c6 <prvCreateIdleTasks+0x42>
        {
            break;
 80043c4:	46c0      	nop			@ (mov r8, r8)
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80043c6:	2300      	movs	r3, #0
 80043c8:	61bb      	str	r3, [r7, #24]
 80043ca:	e016      	b.n	80043fa <prvCreateIdleTasks+0x76>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 80043cc:	4b11      	ldr	r3, [pc, #68]	@ (8004414 <prvCreateIdleTasks+0x90>)
 80043ce:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	009a      	lsls	r2, r3, #2
 80043d4:	4b10      	ldr	r3, [pc, #64]	@ (8004418 <prvCreateIdleTasks+0x94>)
 80043d6:	18d3      	adds	r3, r2, r3
 80043d8:	0039      	movs	r1, r7
 80043da:	6938      	ldr	r0, [r7, #16]
 80043dc:	9301      	str	r3, [sp, #4]
 80043de:	2300      	movs	r3, #0
 80043e0:	9300      	str	r3, [sp, #0]
 80043e2:	2300      	movs	r3, #0
 80043e4:	2220      	movs	r2, #32
 80043e6:	f7ff fe89 	bl	80040fc <xTaskCreate>
 80043ea:	0003      	movs	r3, r0
 80043ec:	61fb      	str	r3, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d006      	beq.n	8004402 <prvCreateIdleTasks+0x7e>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	3301      	adds	r3, #1
 80043f8:	61bb      	str	r3, [r7, #24]
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	dde5      	ble.n	80043cc <prvCreateIdleTasks+0x48>
 8004400:	e000      	b.n	8004404 <prvCreateIdleTasks+0x80>
        {
            break;
 8004402:	46c0      	nop			@ (mov r8, r8)
            }
            #endif
        }
    }

    return xReturn;
 8004404:	69fb      	ldr	r3, [r7, #28]
}
 8004406:	0018      	movs	r0, r3
 8004408:	46bd      	mov	sp, r7
 800440a:	b008      	add	sp, #32
 800440c:	bd80      	pop	{r7, pc}
 800440e:	46c0      	nop			@ (mov r8, r8)
 8004410:	08006828 	.word	0x08006828
 8004414:	08004ca9 	.word	0x08004ca9
 8004418:	200009b4 	.word	0x200009b4

0800441c <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b082      	sub	sp, #8
 8004420:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8004422:	f7ff ffaf 	bl	8004384 <prvCreateIdleTasks>
 8004426:	0003      	movs	r3, r0
 8004428:	607b      	str	r3, [r7, #4]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b01      	cmp	r3, #1
 800442e:	d103      	bne.n	8004438 <vTaskStartScheduler+0x1c>
        {
            xReturn = xTimerCreateTimerTask();
 8004430:	f000 fd5e 	bl	8004ef0 <xTimerCreateTimerTask>
 8004434:	0003      	movs	r3, r0
 8004436:	607b      	str	r3, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d10c      	bne.n	8004458 <vTaskStartScheduler+0x3c>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 800443e:	b672      	cpsid	i
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8004440:	4b08      	ldr	r3, [pc, #32]	@ (8004464 <vTaskStartScheduler+0x48>)
 8004442:	2201      	movs	r2, #1
 8004444:	4252      	negs	r2, r2
 8004446:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8004448:	4b07      	ldr	r3, [pc, #28]	@ (8004468 <vTaskStartScheduler+0x4c>)
 800444a:	2201      	movs	r2, #1
 800444c:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800444e:	4b07      	ldr	r3, [pc, #28]	@ (800446c <vTaskStartScheduler+0x50>)
 8004450:	2200      	movs	r2, #0
 8004452:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8004454:	f7ff fa5c 	bl	8003910 <xPortStartScheduler>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004458:	4b05      	ldr	r3, [pc, #20]	@ (8004470 <vTaskStartScheduler+0x54>)
 800445a:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 800445c:	46c0      	nop			@ (mov r8, r8)
 800445e:	46bd      	mov	sp, r7
 8004460:	b002      	add	sp, #8
 8004462:	bd80      	pop	{r7, pc}
 8004464:	200009b0 	.word	0x200009b0
 8004468:	2000099c 	.word	0x2000099c
 800446c:	20000994 	.word	0x20000994
 8004470:	080068cc 	.word	0x080068cc

08004474 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8004478:	4b03      	ldr	r3, [pc, #12]	@ (8004488 <vTaskSuspendAll+0x14>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	1c5a      	adds	r2, r3, #1
 800447e:	4b02      	ldr	r3, [pc, #8]	@ (8004488 <vTaskSuspendAll+0x14>)
 8004480:	601a      	str	r2, [r3, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8004482:	46c0      	nop			@ (mov r8, r8)
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	200009b8 	.word	0x200009b8

0800448c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b088      	sub	sp, #32
 8004490:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004492:	2300      	movs	r3, #0
 8004494:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8004496:	2300      	movs	r3, #0
 8004498:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800449a:	f7ff f953 	bl	8003744 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800449e:	2300      	movs	r3, #0
 80044a0:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 80044a2:	4b69      	ldr	r3, [pc, #420]	@ (8004648 <xTaskResumeAll+0x1bc>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	1e5a      	subs	r2, r3, #1
 80044a8:	4b67      	ldr	r3, [pc, #412]	@ (8004648 <xTaskResumeAll+0x1bc>)
 80044aa:	601a      	str	r2, [r3, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80044ac:	4b66      	ldr	r3, [pc, #408]	@ (8004648 <xTaskResumeAll+0x1bc>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d000      	beq.n	80044b6 <xTaskResumeAll+0x2a>
 80044b4:	e0c1      	b.n	800463a <xTaskResumeAll+0x1ae>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80044b6:	4b65      	ldr	r3, [pc, #404]	@ (800464c <xTaskResumeAll+0x1c0>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d100      	bne.n	80044c0 <xTaskResumeAll+0x34>
 80044be:	e0bc      	b.n	800463a <xTaskResumeAll+0x1ae>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80044c0:	e08d      	b.n	80045de <xTaskResumeAll+0x152>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80044c2:	4b63      	ldr	r3, [pc, #396]	@ (8004650 <xTaskResumeAll+0x1c4>)
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	69fa      	ldr	r2, [r7, #28]
 80044d6:	6a12      	ldr	r2, [r2, #32]
 80044d8:	609a      	str	r2, [r3, #8]
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	69fa      	ldr	r2, [r7, #28]
 80044e0:	69d2      	ldr	r2, [r2, #28]
 80044e2:	605a      	str	r2, [r3, #4]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	685a      	ldr	r2, [r3, #4]
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	3318      	adds	r3, #24
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d103      	bne.n	80044f8 <xTaskResumeAll+0x6c>
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	6a1a      	ldr	r2, [r3, #32]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	605a      	str	r2, [r3, #4]
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	2200      	movs	r2, #0
 80044fc:	629a      	str	r2, [r3, #40]	@ 0x28
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	1e5a      	subs	r2, r3, #1
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	695b      	ldr	r3, [r3, #20]
 800450c:	60bb      	str	r3, [r7, #8]
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	69fa      	ldr	r2, [r7, #28]
 8004514:	68d2      	ldr	r2, [r2, #12]
 8004516:	609a      	str	r2, [r3, #8]
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	69fa      	ldr	r2, [r7, #28]
 800451e:	6892      	ldr	r2, [r2, #8]
 8004520:	605a      	str	r2, [r3, #4]
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	685a      	ldr	r2, [r3, #4]
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	3304      	adds	r3, #4
 800452a:	429a      	cmp	r2, r3
 800452c:	d103      	bne.n	8004536 <xTaskResumeAll+0xaa>
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	68da      	ldr	r2, [r3, #12]
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	605a      	str	r2, [r3, #4]
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	2200      	movs	r2, #0
 800453a:	615a      	str	r2, [r3, #20]
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	1e5a      	subs	r2, r3, #1
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800454a:	4b42      	ldr	r3, [pc, #264]	@ (8004654 <xTaskResumeAll+0x1c8>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	429a      	cmp	r2, r3
 8004550:	d903      	bls.n	800455a <xTaskResumeAll+0xce>
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004556:	4b3f      	ldr	r3, [pc, #252]	@ (8004654 <xTaskResumeAll+0x1c8>)
 8004558:	601a      	str	r2, [r3, #0]
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800455e:	493e      	ldr	r1, [pc, #248]	@ (8004658 <xTaskResumeAll+0x1cc>)
 8004560:	0013      	movs	r3, r2
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	189b      	adds	r3, r3, r2
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	18cb      	adds	r3, r1, r3
 800456a:	3304      	adds	r3, #4
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	607b      	str	r3, [r7, #4]
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	609a      	str	r2, [r3, #8]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	689a      	ldr	r2, [r3, #8]
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	60da      	str	r2, [r3, #12]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	69fa      	ldr	r2, [r7, #28]
 8004584:	3204      	adds	r2, #4
 8004586:	605a      	str	r2, [r3, #4]
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	1d1a      	adds	r2, r3, #4
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	609a      	str	r2, [r3, #8]
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004594:	0013      	movs	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	189b      	adds	r3, r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	4a2e      	ldr	r2, [pc, #184]	@ (8004658 <xTaskResumeAll+0x1cc>)
 800459e:	189a      	adds	r2, r3, r2
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	615a      	str	r2, [r3, #20]
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045a8:	492b      	ldr	r1, [pc, #172]	@ (8004658 <xTaskResumeAll+0x1cc>)
 80045aa:	0013      	movs	r3, r2
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	189b      	adds	r3, r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	5859      	ldr	r1, [r3, r1]
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045b8:	1c48      	adds	r0, r1, #1
 80045ba:	4927      	ldr	r1, [pc, #156]	@ (8004658 <xTaskResumeAll+0x1cc>)
 80045bc:	0013      	movs	r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	189b      	adds	r3, r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	5058      	str	r0, [r3, r1]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045ca:	4b24      	ldr	r3, [pc, #144]	@ (800465c <xTaskResumeAll+0x1d0>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d904      	bls.n	80045de <xTaskResumeAll+0x152>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 80045d4:	4b22      	ldr	r3, [pc, #136]	@ (8004660 <xTaskResumeAll+0x1d4>)
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	0092      	lsls	r2, r2, #2
 80045da:	2101      	movs	r1, #1
 80045dc:	50d1      	str	r1, [r2, r3]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80045de:	4b1c      	ldr	r3, [pc, #112]	@ (8004650 <xTaskResumeAll+0x1c4>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d000      	beq.n	80045e8 <xTaskResumeAll+0x15c>
 80045e6:	e76c      	b.n	80044c2 <xTaskResumeAll+0x36>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <xTaskResumeAll+0x166>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 80045ee:	f000 fbef 	bl	8004dd0 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80045f2:	4b1c      	ldr	r3, [pc, #112]	@ (8004664 <xTaskResumeAll+0x1d8>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d011      	beq.n	8004622 <xTaskResumeAll+0x196>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 80045fe:	f000 f841 	bl	8004684 <xTaskIncrementTick>
 8004602:	1e03      	subs	r3, r0, #0
 8004604:	d004      	beq.n	8004610 <xTaskResumeAll+0x184>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8004606:	4b16      	ldr	r3, [pc, #88]	@ (8004660 <xTaskResumeAll+0x1d4>)
 8004608:	693a      	ldr	r2, [r7, #16]
 800460a:	0092      	lsls	r2, r2, #2
 800460c:	2101      	movs	r1, #1
 800460e:	50d1      	str	r1, [r2, r3]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	3b01      	subs	r3, #1
 8004614:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d1f0      	bne.n	80045fe <xTaskResumeAll+0x172>

                            xPendedTicks = 0;
 800461c:	4b11      	ldr	r3, [pc, #68]	@ (8004664 <xTaskResumeAll+0x1d8>)
 800461e:	2200      	movs	r2, #0
 8004620:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8004622:	4b0f      	ldr	r3, [pc, #60]	@ (8004660 <xTaskResumeAll+0x1d4>)
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	0092      	lsls	r2, r2, #2
 8004628:	58d3      	ldr	r3, [r2, r3]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d005      	beq.n	800463a <xTaskResumeAll+0x1ae>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800462e:	2301      	movs	r3, #1
 8004630:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8004632:	4b0a      	ldr	r3, [pc, #40]	@ (800465c <xTaskResumeAll+0x1d0>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f7ff f875 	bl	8003724 <vPortYield>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800463a:	f7ff f895 	bl	8003768 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 800463e:	69bb      	ldr	r3, [r7, #24]
}
 8004640:	0018      	movs	r0, r3
 8004642:	46bd      	mov	sp, r7
 8004644:	b008      	add	sp, #32
 8004646:	bd80      	pop	{r7, pc}
 8004648:	200009b8 	.word	0x200009b8
 800464c:	20000990 	.word	0x20000990
 8004650:	20000950 	.word	0x20000950
 8004654:	20000998 	.word	0x20000998
 8004658:	200008d0 	.word	0x200008d0
 800465c:	200008cc 	.word	0x200008cc
 8004660:	200009a4 	.word	0x200009a4
 8004664:	200009a0 	.word	0x200009a0

08004668 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800466e:	4b04      	ldr	r3, [pc, #16]	@ (8004680 <xTaskGetTickCount+0x18>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8004674:	687b      	ldr	r3, [r7, #4]
}
 8004676:	0018      	movs	r0, r3
 8004678:	46bd      	mov	sp, r7
 800467a:	b002      	add	sp, #8
 800467c:	bd80      	pop	{r7, pc}
 800467e:	46c0      	nop			@ (mov r8, r8)
 8004680:	20000994 	.word	0x20000994

08004684 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b088      	sub	sp, #32
 8004688:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800468a:	2300      	movs	r3, #0
 800468c:	61fb      	str	r3, [r7, #28]

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800468e:	4b75      	ldr	r3, [pc, #468]	@ (8004864 <xTaskIncrementTick+0x1e0>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d000      	beq.n	8004698 <xTaskIncrementTick+0x14>
 8004696:	e0db      	b.n	8004850 <xTaskIncrementTick+0x1cc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004698:	4b73      	ldr	r3, [pc, #460]	@ (8004868 <xTaskIncrementTick+0x1e4>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	3301      	adds	r3, #1
 800469e:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80046a0:	4b71      	ldr	r3, [pc, #452]	@ (8004868 <xTaskIncrementTick+0x1e4>)
 80046a2:	69ba      	ldr	r2, [r7, #24]
 80046a4:	601a      	str	r2, [r3, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d110      	bne.n	80046ce <xTaskIncrementTick+0x4a>
        {
            taskSWITCH_DELAYED_LISTS();
 80046ac:	4b6f      	ldr	r3, [pc, #444]	@ (800486c <xTaskIncrementTick+0x1e8>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	617b      	str	r3, [r7, #20]
 80046b2:	4b6f      	ldr	r3, [pc, #444]	@ (8004870 <xTaskIncrementTick+0x1ec>)
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	4b6d      	ldr	r3, [pc, #436]	@ (800486c <xTaskIncrementTick+0x1e8>)
 80046b8:	601a      	str	r2, [r3, #0]
 80046ba:	4b6d      	ldr	r3, [pc, #436]	@ (8004870 <xTaskIncrementTick+0x1ec>)
 80046bc:	697a      	ldr	r2, [r7, #20]
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	4b6c      	ldr	r3, [pc, #432]	@ (8004874 <xTaskIncrementTick+0x1f0>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	1c5a      	adds	r2, r3, #1
 80046c6:	4b6b      	ldr	r3, [pc, #428]	@ (8004874 <xTaskIncrementTick+0x1f0>)
 80046c8:	601a      	str	r2, [r3, #0]
 80046ca:	f000 fb81 	bl	8004dd0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80046ce:	4b6a      	ldr	r3, [pc, #424]	@ (8004878 <xTaskIncrementTick+0x1f4>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	69ba      	ldr	r2, [r7, #24]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d200      	bcs.n	80046da <xTaskIncrementTick+0x56>
 80046d8:	e0a6      	b.n	8004828 <xTaskIncrementTick+0x1a4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046da:	4b64      	ldr	r3, [pc, #400]	@ (800486c <xTaskIncrementTick+0x1e8>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d104      	bne.n	80046ee <xTaskIncrementTick+0x6a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 80046e4:	4b64      	ldr	r3, [pc, #400]	@ (8004878 <xTaskIncrementTick+0x1f4>)
 80046e6:	2201      	movs	r2, #1
 80046e8:	4252      	negs	r2, r2
 80046ea:	601a      	str	r2, [r3, #0]
                    break;
 80046ec:	e09c      	b.n	8004828 <xTaskIncrementTick+0x1a4>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80046ee:	4b5f      	ldr	r3, [pc, #380]	@ (800486c <xTaskIncrementTick+0x1e8>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	429a      	cmp	r2, r3
 8004704:	d203      	bcs.n	800470e <xTaskIncrementTick+0x8a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004706:	4b5c      	ldr	r3, [pc, #368]	@ (8004878 <xTaskIncrementTick+0x1f4>)
 8004708:	68fa      	ldr	r2, [r7, #12]
 800470a:	601a      	str	r2, [r3, #0]
                        break;
 800470c:	e08c      	b.n	8004828 <xTaskIncrementTick+0x1a4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	695b      	ldr	r3, [r3, #20]
 8004712:	60bb      	str	r3, [r7, #8]
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	693a      	ldr	r2, [r7, #16]
 800471a:	68d2      	ldr	r2, [r2, #12]
 800471c:	609a      	str	r2, [r3, #8]
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	693a      	ldr	r2, [r7, #16]
 8004724:	6892      	ldr	r2, [r2, #8]
 8004726:	605a      	str	r2, [r3, #4]
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	3304      	adds	r3, #4
 8004730:	429a      	cmp	r2, r3
 8004732:	d103      	bne.n	800473c <xTaskIncrementTick+0xb8>
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	68da      	ldr	r2, [r3, #12]
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	605a      	str	r2, [r3, #4]
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	2200      	movs	r2, #0
 8004740:	615a      	str	r2, [r3, #20]
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	1e5a      	subs	r2, r3, #1
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004750:	2b00      	cmp	r3, #0
 8004752:	d01e      	beq.n	8004792 <xTaskIncrementTick+0x10e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004758:	607b      	str	r3, [r7, #4]
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	69db      	ldr	r3, [r3, #28]
 800475e:	693a      	ldr	r2, [r7, #16]
 8004760:	6a12      	ldr	r2, [r2, #32]
 8004762:	609a      	str	r2, [r3, #8]
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	693a      	ldr	r2, [r7, #16]
 800476a:	69d2      	ldr	r2, [r2, #28]
 800476c:	605a      	str	r2, [r3, #4]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685a      	ldr	r2, [r3, #4]
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	3318      	adds	r3, #24
 8004776:	429a      	cmp	r2, r3
 8004778:	d103      	bne.n	8004782 <xTaskIncrementTick+0xfe>
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	6a1a      	ldr	r2, [r3, #32]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	605a      	str	r2, [r3, #4]
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	2200      	movs	r2, #0
 8004786:	629a      	str	r2, [r3, #40]	@ 0x28
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	1e5a      	subs	r2, r3, #1
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004796:	4b39      	ldr	r3, [pc, #228]	@ (800487c <xTaskIncrementTick+0x1f8>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	429a      	cmp	r2, r3
 800479c:	d903      	bls.n	80047a6 <xTaskIncrementTick+0x122>
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047a2:	4b36      	ldr	r3, [pc, #216]	@ (800487c <xTaskIncrementTick+0x1f8>)
 80047a4:	601a      	str	r2, [r3, #0]
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047aa:	4935      	ldr	r1, [pc, #212]	@ (8004880 <xTaskIncrementTick+0x1fc>)
 80047ac:	0013      	movs	r3, r2
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	189b      	adds	r3, r3, r2
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	18cb      	adds	r3, r1, r3
 80047b6:	3304      	adds	r3, #4
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	603b      	str	r3, [r7, #0]
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	609a      	str	r2, [r3, #8]
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	689a      	ldr	r2, [r3, #8]
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	60da      	str	r2, [r3, #12]
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	3204      	adds	r2, #4
 80047d2:	605a      	str	r2, [r3, #4]
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	1d1a      	adds	r2, r3, #4
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	609a      	str	r2, [r3, #8]
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047e0:	0013      	movs	r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	189b      	adds	r3, r3, r2
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	4a25      	ldr	r2, [pc, #148]	@ (8004880 <xTaskIncrementTick+0x1fc>)
 80047ea:	189a      	adds	r2, r3, r2
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	615a      	str	r2, [r3, #20]
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047f4:	4922      	ldr	r1, [pc, #136]	@ (8004880 <xTaskIncrementTick+0x1fc>)
 80047f6:	0013      	movs	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	189b      	adds	r3, r3, r2
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	5859      	ldr	r1, [r3, r1]
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004804:	1c48      	adds	r0, r1, #1
 8004806:	491e      	ldr	r1, [pc, #120]	@ (8004880 <xTaskIncrementTick+0x1fc>)
 8004808:	0013      	movs	r3, r2
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	189b      	adds	r3, r3, r2
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	5058      	str	r0, [r3, r1]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004816:	4b1b      	ldr	r3, [pc, #108]	@ (8004884 <xTaskIncrementTick+0x200>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800481c:	429a      	cmp	r2, r3
 800481e:	d800      	bhi.n	8004822 <xTaskIncrementTick+0x19e>
 8004820:	e75b      	b.n	80046da <xTaskIncrementTick+0x56>
                            {
                                xSwitchRequired = pdTRUE;
 8004822:	2301      	movs	r3, #1
 8004824:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004826:	e758      	b.n	80046da <xTaskIncrementTick+0x56>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8004828:	4b16      	ldr	r3, [pc, #88]	@ (8004884 <xTaskIncrementTick+0x200>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800482e:	4914      	ldr	r1, [pc, #80]	@ (8004880 <xTaskIncrementTick+0x1fc>)
 8004830:	0013      	movs	r3, r2
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	189b      	adds	r3, r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	585b      	ldr	r3, [r3, r1]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d901      	bls.n	8004842 <xTaskIncrementTick+0x1be>
                {
                    xSwitchRequired = pdTRUE;
 800483e:	2301      	movs	r3, #1
 8004840:	61fb      	str	r3, [r7, #28]
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8004842:	4b11      	ldr	r3, [pc, #68]	@ (8004888 <xTaskIncrementTick+0x204>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d007      	beq.n	800485a <xTaskIncrementTick+0x1d6>
                {
                    xSwitchRequired = pdTRUE;
 800484a:	2301      	movs	r3, #1
 800484c:	61fb      	str	r3, [r7, #28]
 800484e:	e004      	b.n	800485a <xTaskIncrementTick+0x1d6>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8004850:	4b0e      	ldr	r3, [pc, #56]	@ (800488c <xTaskIncrementTick+0x208>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	1c5a      	adds	r2, r3, #1
 8004856:	4b0d      	ldr	r3, [pc, #52]	@ (800488c <xTaskIncrementTick+0x208>)
 8004858:	601a      	str	r2, [r3, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 800485a:	69fb      	ldr	r3, [r7, #28]
}
 800485c:	0018      	movs	r0, r3
 800485e:	46bd      	mov	sp, r7
 8004860:	b008      	add	sp, #32
 8004862:	bd80      	pop	{r7, pc}
 8004864:	200009b8 	.word	0x200009b8
 8004868:	20000994 	.word	0x20000994
 800486c:	20000948 	.word	0x20000948
 8004870:	2000094c 	.word	0x2000094c
 8004874:	200009a8 	.word	0x200009a8
 8004878:	200009b0 	.word	0x200009b0
 800487c:	20000998 	.word	0x20000998
 8004880:	200008d0 	.word	0x200008d0
 8004884:	200008cc 	.word	0x200008cc
 8004888:	200009a4 	.word	0x200009a4
 800488c:	200009a0 	.word	0x200009a0

08004890 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8004890:	b580      	push	{r7, lr}
 8004892:	b086      	sub	sp, #24
 8004894:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8004896:	4b34      	ldr	r3, [pc, #208]	@ (8004968 <vTaskSwitchContext+0xd8>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800489e:	4b33      	ldr	r3, [pc, #204]	@ (800496c <vTaskSwitchContext+0xdc>)
 80048a0:	2201      	movs	r2, #1
 80048a2:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 80048a4:	e05b      	b.n	800495e <vTaskSwitchContext+0xce>
            xYieldPendings[ 0 ] = pdFALSE;
 80048a6:	4b31      	ldr	r3, [pc, #196]	@ (800496c <vTaskSwitchContext+0xdc>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	601a      	str	r2, [r3, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 80048ac:	4b30      	ldr	r3, [pc, #192]	@ (8004970 <vTaskSwitchContext+0xe0>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b2:	613b      	str	r3, [r7, #16]
 80048b4:	4b2f      	ldr	r3, [pc, #188]	@ (8004974 <vTaskSwitchContext+0xe4>)
 80048b6:	60fb      	str	r3, [r7, #12]
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68fa      	ldr	r2, [r7, #12]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d111      	bne.n	80048e6 <vTaskSwitchContext+0x56>
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	3304      	adds	r3, #4
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d10b      	bne.n	80048e6 <vTaskSwitchContext+0x56>
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	3308      	adds	r3, #8
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d105      	bne.n	80048e6 <vTaskSwitchContext+0x56>
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	330c      	adds	r3, #12
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	68fa      	ldr	r2, [r7, #12]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d00a      	beq.n	80048fc <vTaskSwitchContext+0x6c>
 80048e6:	4b22      	ldr	r3, [pc, #136]	@ (8004970 <vTaskSwitchContext+0xe0>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	3334      	adds	r3, #52	@ 0x34
 80048ec:	60bb      	str	r3, [r7, #8]
 80048ee:	4b20      	ldr	r3, [pc, #128]	@ (8004970 <vTaskSwitchContext+0xe0>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	0011      	movs	r1, r2
 80048f6:	0018      	movs	r0, r3
 80048f8:	f7fd fd02 	bl	8002300 <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 80048fc:	4b1e      	ldr	r3, [pc, #120]	@ (8004978 <vTaskSwitchContext+0xe8>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	617b      	str	r3, [r7, #20]
 8004902:	e002      	b.n	800490a <vTaskSwitchContext+0x7a>
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	3b01      	subs	r3, #1
 8004908:	617b      	str	r3, [r7, #20]
 800490a:	491c      	ldr	r1, [pc, #112]	@ (800497c <vTaskSwitchContext+0xec>)
 800490c:	697a      	ldr	r2, [r7, #20]
 800490e:	0013      	movs	r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	189b      	adds	r3, r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	585b      	ldr	r3, [r3, r1]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d0f3      	beq.n	8004904 <vTaskSwitchContext+0x74>
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	0013      	movs	r3, r2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	189b      	adds	r3, r3, r2
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	4a15      	ldr	r2, [pc, #84]	@ (800497c <vTaskSwitchContext+0xec>)
 8004928:	189b      	adds	r3, r3, r2
 800492a:	607b      	str	r3, [r7, #4]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	685a      	ldr	r2, [r3, #4]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	605a      	str	r2, [r3, #4]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	3308      	adds	r3, #8
 800493e:	429a      	cmp	r2, r3
 8004940:	d103      	bne.n	800494a <vTaskSwitchContext+0xba>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	68da      	ldr	r2, [r3, #12]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	605a      	str	r2, [r3, #4]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	68da      	ldr	r2, [r3, #12]
 8004950:	4b07      	ldr	r3, [pc, #28]	@ (8004970 <vTaskSwitchContext+0xe0>)
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	4b08      	ldr	r3, [pc, #32]	@ (8004978 <vTaskSwitchContext+0xe8>)
 8004956:	697a      	ldr	r2, [r7, #20]
 8004958:	601a      	str	r2, [r3, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 800495a:	4b05      	ldr	r3, [pc, #20]	@ (8004970 <vTaskSwitchContext+0xe0>)
 800495c:	681b      	ldr	r3, [r3, #0]
    }
 800495e:	46c0      	nop			@ (mov r8, r8)
 8004960:	46bd      	mov	sp, r7
 8004962:	b006      	add	sp, #24
 8004964:	bd80      	pop	{r7, pc}
 8004966:	46c0      	nop			@ (mov r8, r8)
 8004968:	200009b8 	.word	0x200009b8
 800496c:	200009a4 	.word	0x200009a4
 8004970:	200008cc 	.word	0x200008cc
 8004974:	a5a5a5a5 	.word	0xa5a5a5a5
 8004978:	20000998 	.word	0x20000998
 800497c:	200008d0 	.word	0x200008d0

08004980 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800498a:	4b09      	ldr	r3, [pc, #36]	@ (80049b0 <vTaskPlaceOnEventList+0x30>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	3318      	adds	r3, #24
 8004990:	001a      	movs	r2, r3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	0011      	movs	r1, r2
 8004996:	0018      	movs	r0, r3
 8004998:	f7fd fc4f 	bl	800223a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	2101      	movs	r1, #1
 80049a0:	0018      	movs	r0, r3
 80049a2:	f000 fa2f 	bl	8004e04 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 80049a6:	46c0      	nop			@ (mov r8, r8)
 80049a8:	46bd      	mov	sp, r7
 80049aa:	b002      	add	sp, #8
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	46c0      	nop			@ (mov r8, r8)
 80049b0:	200008cc 	.word	0x200008cc

080049b4 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b086      	sub	sp, #24
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	617b      	str	r3, [r7, #20]
 80049c6:	4b17      	ldr	r3, [pc, #92]	@ (8004a24 <vTaskPlaceOnEventListRestricted+0x70>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	61da      	str	r2, [r3, #28]
 80049ce:	4b15      	ldr	r3, [pc, #84]	@ (8004a24 <vTaskPlaceOnEventListRestricted+0x70>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	6892      	ldr	r2, [r2, #8]
 80049d6:	621a      	str	r2, [r3, #32]
 80049d8:	4b12      	ldr	r3, [pc, #72]	@ (8004a24 <vTaskPlaceOnEventListRestricted+0x70>)
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	3218      	adds	r2, #24
 80049e2:	605a      	str	r2, [r3, #4]
 80049e4:	4b0f      	ldr	r3, [pc, #60]	@ (8004a24 <vTaskPlaceOnEventListRestricted+0x70>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	3318      	adds	r3, #24
 80049ea:	001a      	movs	r2, r3
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	609a      	str	r2, [r3, #8]
 80049f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004a24 <vTaskPlaceOnEventListRestricted+0x70>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	1c5a      	adds	r2, r3, #1
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d002      	beq.n	8004a0e <vTaskPlaceOnEventListRestricted+0x5a>
        {
            xTicksToWait = portMAX_DELAY;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	425b      	negs	r3, r3
 8004a0c:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	0011      	movs	r1, r2
 8004a14:	0018      	movs	r0, r3
 8004a16:	f000 f9f5 	bl	8004e04 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8004a1a:	46c0      	nop			@ (mov r8, r8)
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	b006      	add	sp, #24
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	46c0      	nop			@ (mov r8, r8)
 8004a24:	200008cc 	.word	0x200008cc

08004a28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b088      	sub	sp, #32
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8004a38:	69bb      	ldr	r3, [r7, #24]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a3c:	617b      	str	r3, [r7, #20]
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	69db      	ldr	r3, [r3, #28]
 8004a42:	69ba      	ldr	r2, [r7, #24]
 8004a44:	6a12      	ldr	r2, [r2, #32]
 8004a46:	609a      	str	r2, [r3, #8]
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
 8004a4c:	69ba      	ldr	r2, [r7, #24]
 8004a4e:	69d2      	ldr	r2, [r2, #28]
 8004a50:	605a      	str	r2, [r3, #4]
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	685a      	ldr	r2, [r3, #4]
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	3318      	adds	r3, #24
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d103      	bne.n	8004a66 <xTaskRemoveFromEventList+0x3e>
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	6a1a      	ldr	r2, [r3, #32]
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	605a      	str	r2, [r3, #4]
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	1e5a      	subs	r2, r3, #1
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004a76:	4b4a      	ldr	r3, [pc, #296]	@ (8004ba0 <xTaskRemoveFromEventList+0x178>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d15f      	bne.n	8004b3e <xTaskRemoveFromEventList+0x116>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	60fb      	str	r3, [r7, #12]
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	69ba      	ldr	r2, [r7, #24]
 8004a8a:	68d2      	ldr	r2, [r2, #12]
 8004a8c:	609a      	str	r2, [r3, #8]
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	69ba      	ldr	r2, [r7, #24]
 8004a94:	6892      	ldr	r2, [r2, #8]
 8004a96:	605a      	str	r2, [r3, #4]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	3304      	adds	r3, #4
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d103      	bne.n	8004aac <xTaskRemoveFromEventList+0x84>
 8004aa4:	69bb      	ldr	r3, [r7, #24]
 8004aa6:	68da      	ldr	r2, [r3, #12]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	605a      	str	r2, [r3, #4]
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	615a      	str	r2, [r3, #20]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	1e5a      	subs	r2, r3, #1
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ac0:	4b38      	ldr	r3, [pc, #224]	@ (8004ba4 <xTaskRemoveFromEventList+0x17c>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d903      	bls.n	8004ad0 <xTaskRemoveFromEventList+0xa8>
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004acc:	4b35      	ldr	r3, [pc, #212]	@ (8004ba4 <xTaskRemoveFromEventList+0x17c>)
 8004ace:	601a      	str	r2, [r3, #0]
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ad4:	4934      	ldr	r1, [pc, #208]	@ (8004ba8 <xTaskRemoveFromEventList+0x180>)
 8004ad6:	0013      	movs	r3, r2
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	189b      	adds	r3, r3, r2
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	18cb      	adds	r3, r1, r3
 8004ae0:	3304      	adds	r3, #4
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	60bb      	str	r3, [r7, #8]
 8004ae6:	69bb      	ldr	r3, [r7, #24]
 8004ae8:	68ba      	ldr	r2, [r7, #8]
 8004aea:	609a      	str	r2, [r3, #8]
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	689a      	ldr	r2, [r3, #8]
 8004af0:	69bb      	ldr	r3, [r7, #24]
 8004af2:	60da      	str	r2, [r3, #12]
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	69ba      	ldr	r2, [r7, #24]
 8004afa:	3204      	adds	r2, #4
 8004afc:	605a      	str	r2, [r3, #4]
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	1d1a      	adds	r2, r3, #4
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	609a      	str	r2, [r3, #8]
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b0a:	0013      	movs	r3, r2
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	189b      	adds	r3, r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	4a25      	ldr	r2, [pc, #148]	@ (8004ba8 <xTaskRemoveFromEventList+0x180>)
 8004b14:	189a      	adds	r2, r3, r2
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	615a      	str	r2, [r3, #20]
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b1e:	4922      	ldr	r1, [pc, #136]	@ (8004ba8 <xTaskRemoveFromEventList+0x180>)
 8004b20:	0013      	movs	r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	189b      	adds	r3, r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	5859      	ldr	r1, [r3, r1]
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b2e:	1c48      	adds	r0, r1, #1
 8004b30:	491d      	ldr	r1, [pc, #116]	@ (8004ba8 <xTaskRemoveFromEventList+0x180>)
 8004b32:	0013      	movs	r3, r2
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	189b      	adds	r3, r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	5058      	str	r0, [r3, r1]
 8004b3c:	e01b      	b.n	8004b76 <xTaskRemoveFromEventList+0x14e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8004bac <xTaskRemoveFromEventList+0x184>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	613b      	str	r3, [r7, #16]
 8004b44:	69bb      	ldr	r3, [r7, #24]
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	61da      	str	r2, [r3, #28]
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	689a      	ldr	r2, [r3, #8]
 8004b4e:	69bb      	ldr	r3, [r7, #24]
 8004b50:	621a      	str	r2, [r3, #32]
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	69ba      	ldr	r2, [r7, #24]
 8004b58:	3218      	adds	r2, #24
 8004b5a:	605a      	str	r2, [r3, #4]
 8004b5c:	69bb      	ldr	r3, [r7, #24]
 8004b5e:	3318      	adds	r3, #24
 8004b60:	001a      	movs	r2, r3
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	609a      	str	r2, [r3, #8]
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	4a10      	ldr	r2, [pc, #64]	@ (8004bac <xTaskRemoveFromEventList+0x184>)
 8004b6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8004bac <xTaskRemoveFromEventList+0x184>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	1c5a      	adds	r2, r3, #1
 8004b72:	4b0e      	ldr	r3, [pc, #56]	@ (8004bac <xTaskRemoveFromEventList+0x184>)
 8004b74:	601a      	str	r2, [r3, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004bb0 <xTaskRemoveFromEventList+0x188>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d905      	bls.n	8004b90 <xTaskRemoveFromEventList+0x168>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8004b84:	2301      	movs	r3, #1
 8004b86:	61fb      	str	r3, [r7, #28]

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004b88:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb4 <xTaskRemoveFromEventList+0x18c>)
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	601a      	str	r2, [r3, #0]
 8004b8e:	e001      	b.n	8004b94 <xTaskRemoveFromEventList+0x16c>
        }
        else
        {
            xReturn = pdFALSE;
 8004b90:	2300      	movs	r3, #0
 8004b92:	61fb      	str	r3, [r7, #28]
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8004b94:	69fb      	ldr	r3, [r7, #28]
}
 8004b96:	0018      	movs	r0, r3
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	b008      	add	sp, #32
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	46c0      	nop			@ (mov r8, r8)
 8004ba0:	200009b8 	.word	0x200009b8
 8004ba4:	20000998 	.word	0x20000998
 8004ba8:	200008d0 	.word	0x200008d0
 8004bac:	20000950 	.word	0x20000950
 8004bb0:	200008cc 	.word	0x200008cc
 8004bb4:	200009a4 	.word	0x200009a4

08004bb8 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b082      	sub	sp, #8
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004bc0:	4b05      	ldr	r3, [pc, #20]	@ (8004bd8 <vTaskInternalSetTimeOutState+0x20>)
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004bc8:	4b04      	ldr	r3, [pc, #16]	@ (8004bdc <vTaskInternalSetTimeOutState+0x24>)
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8004bd0:	46c0      	nop			@ (mov r8, r8)
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	b002      	add	sp, #8
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	200009a8 	.word	0x200009a8
 8004bdc:	20000994 	.word	0x20000994

08004be0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
    configASSERT( pxTicksToWait );

    taskENTER_CRITICAL();
 8004bea:	f7fe fdab 	bl	8003744 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004bee:	4b26      	ldr	r3, [pc, #152]	@ (8004c88 <xTaskCheckForTimeOut+0xa8>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	60fb      	str	r3, [r7, #12]

        #if ( INCLUDE_xTaskAbortDelay == 1 )
            if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8004bfe:	4b23      	ldr	r3, [pc, #140]	@ (8004c8c <xTaskCheckForTimeOut+0xac>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2251      	movs	r2, #81	@ 0x51
 8004c04:	5c9b      	ldrb	r3, [r3, r2]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d007      	beq.n	8004c1a <xTaskCheckForTimeOut+0x3a>
            {
                /* The delay was aborted, which is not the same as a time out,
                 * but has the same result. */
                pxCurrentTCB->ucDelayAborted = ( uint8_t ) pdFALSE;
 8004c0a:	4b20      	ldr	r3, [pc, #128]	@ (8004c8c <xTaskCheckForTimeOut+0xac>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2251      	movs	r2, #81	@ 0x51
 8004c10:	2100      	movs	r1, #0
 8004c12:	5499      	strb	r1, [r3, r2]
                xReturn = pdTRUE;
 8004c14:	2301      	movs	r3, #1
 8004c16:	617b      	str	r3, [r7, #20]
 8004c18:	e02e      	b.n	8004c78 <xTaskCheckForTimeOut+0x98>
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	3301      	adds	r3, #1
 8004c20:	d102      	bne.n	8004c28 <xTaskCheckForTimeOut+0x48>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004c22:	2300      	movs	r3, #0
 8004c24:	617b      	str	r3, [r7, #20]
 8004c26:	e027      	b.n	8004c78 <xTaskCheckForTimeOut+0x98>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	4b18      	ldr	r3, [pc, #96]	@ (8004c90 <xTaskCheckForTimeOut+0xb0>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d00a      	beq.n	8004c4a <xTaskCheckForTimeOut+0x6a>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d305      	bcc.n	8004c4a <xTaskCheckForTimeOut+0x6a>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2200      	movs	r2, #0
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	e016      	b.n	8004c78 <xTaskCheckForTimeOut+0x98>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d20c      	bcs.n	8004c6e <xTaskCheckForTimeOut+0x8e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	1ad2      	subs	r2, r2, r3
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	0018      	movs	r0, r3
 8004c64:	f7ff ffa8 	bl	8004bb8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	617b      	str	r3, [r7, #20]
 8004c6c:	e004      	b.n	8004c78 <xTaskCheckForTimeOut+0x98>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	2200      	movs	r2, #0
 8004c72:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004c74:	2301      	movs	r3, #1
 8004c76:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8004c78:	f7fe fd76 	bl	8003768 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8004c7c:	697b      	ldr	r3, [r7, #20]
}
 8004c7e:	0018      	movs	r0, r3
 8004c80:	46bd      	mov	sp, r7
 8004c82:	b006      	add	sp, #24
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	46c0      	nop			@ (mov r8, r8)
 8004c88:	20000994 	.word	0x20000994
 8004c8c:	200008cc 	.word	0x200008cc
 8004c90:	200009a8 	.word	0x200009a8

08004c94 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8004c98:	4b02      	ldr	r3, [pc, #8]	@ (8004ca4 <vTaskMissedYield+0x10>)
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 8004c9e:	46c0      	nop			@ (mov r8, r8)
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	200009a4 	.word	0x200009a4

08004ca8 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004cb0:	f000 f84e 	bl	8004d50 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8004cb4:	4b03      	ldr	r3, [pc, #12]	@ (8004cc4 <prvIdleTask+0x1c>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d9f9      	bls.n	8004cb0 <prvIdleTask+0x8>
            {
                taskYIELD();
 8004cbc:	f7fe fd32 	bl	8003724 <vPortYield>
        prvCheckTasksWaitingTermination();
 8004cc0:	e7f6      	b.n	8004cb0 <prvIdleTask+0x8>
 8004cc2:	46c0      	nop			@ (mov r8, r8)
 8004cc4:	200008d0 	.word	0x200008d0

08004cc8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004cce:	2300      	movs	r3, #0
 8004cd0:	607b      	str	r3, [r7, #4]
 8004cd2:	e00c      	b.n	8004cee <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	0013      	movs	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	189b      	adds	r3, r3, r2
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	4a14      	ldr	r2, [pc, #80]	@ (8004d30 <prvInitialiseTaskLists+0x68>)
 8004ce0:	189b      	adds	r3, r3, r2
 8004ce2:	0018      	movs	r0, r3
 8004ce4:	f7fd fa80 	bl	80021e8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	3301      	adds	r3, #1
 8004cec:	607b      	str	r3, [r7, #4]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2b03      	cmp	r3, #3
 8004cf2:	d9ef      	bls.n	8004cd4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8004d34 <prvInitialiseTaskLists+0x6c>)
 8004cf6:	0018      	movs	r0, r3
 8004cf8:	f7fd fa76 	bl	80021e8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004cfc:	4b0e      	ldr	r3, [pc, #56]	@ (8004d38 <prvInitialiseTaskLists+0x70>)
 8004cfe:	0018      	movs	r0, r3
 8004d00:	f7fd fa72 	bl	80021e8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004d04:	4b0d      	ldr	r3, [pc, #52]	@ (8004d3c <prvInitialiseTaskLists+0x74>)
 8004d06:	0018      	movs	r0, r3
 8004d08:	f7fd fa6e 	bl	80021e8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8004d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8004d40 <prvInitialiseTaskLists+0x78>)
 8004d0e:	0018      	movs	r0, r3
 8004d10:	f7fd fa6a 	bl	80021e8 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8004d14:	4b0b      	ldr	r3, [pc, #44]	@ (8004d44 <prvInitialiseTaskLists+0x7c>)
 8004d16:	0018      	movs	r0, r3
 8004d18:	f7fd fa66 	bl	80021e8 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d48 <prvInitialiseTaskLists+0x80>)
 8004d1e:	4a05      	ldr	r2, [pc, #20]	@ (8004d34 <prvInitialiseTaskLists+0x6c>)
 8004d20:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004d22:	4b0a      	ldr	r3, [pc, #40]	@ (8004d4c <prvInitialiseTaskLists+0x84>)
 8004d24:	4a04      	ldr	r2, [pc, #16]	@ (8004d38 <prvInitialiseTaskLists+0x70>)
 8004d26:	601a      	str	r2, [r3, #0]
}
 8004d28:	46c0      	nop			@ (mov r8, r8)
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	b002      	add	sp, #8
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	200008d0 	.word	0x200008d0
 8004d34:	20000920 	.word	0x20000920
 8004d38:	20000934 	.word	0x20000934
 8004d3c:	20000950 	.word	0x20000950
 8004d40:	20000964 	.word	0x20000964
 8004d44:	2000097c 	.word	0x2000097c
 8004d48:	20000948 	.word	0x20000948
 8004d4c:	2000094c 	.word	0x2000094c

08004d50 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004d56:	e01a      	b.n	8004d8e <prvCheckTasksWaitingTermination+0x3e>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8004d58:	f7fe fcf4 	bl	8003744 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004d5c:	4b10      	ldr	r3, [pc, #64]	@ (8004da0 <prvCheckTasksWaitingTermination+0x50>)
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	3304      	adds	r3, #4
 8004d68:	0018      	movs	r0, r3
 8004d6a:	f7fd fa9c 	bl	80022a6 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8004d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004da4 <prvCheckTasksWaitingTermination+0x54>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	1e5a      	subs	r2, r3, #1
 8004d74:	4b0b      	ldr	r3, [pc, #44]	@ (8004da4 <prvCheckTasksWaitingTermination+0x54>)
 8004d76:	601a      	str	r2, [r3, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8004d78:	4b0b      	ldr	r3, [pc, #44]	@ (8004da8 <prvCheckTasksWaitingTermination+0x58>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	1e5a      	subs	r2, r3, #1
 8004d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004da8 <prvCheckTasksWaitingTermination+0x58>)
 8004d80:	601a      	str	r2, [r3, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8004d82:	f7fe fcf1 	bl	8003768 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	0018      	movs	r0, r3
 8004d8a:	f000 f80f 	bl	8004dac <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004d8e:	4b06      	ldr	r3, [pc, #24]	@ (8004da8 <prvCheckTasksWaitingTermination+0x58>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1e0      	bne.n	8004d58 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8004d96:	46c0      	nop			@ (mov r8, r8)
 8004d98:	46c0      	nop			@ (mov r8, r8)
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	b002      	add	sp, #8
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	20000964 	.word	0x20000964
 8004da4:	20000990 	.word	0x20000990
 8004da8:	20000978 	.word	0x20000978

08004dac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db8:	0018      	movs	r0, r3
 8004dba:	f7fd f92b 	bl	8002014 <vPortFree>
            vPortFree( pxTCB );
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	0018      	movs	r0, r3
 8004dc2:	f7fd f927 	bl	8002014 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004dc6:	46c0      	nop			@ (mov r8, r8)
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	b002      	add	sp, #8
 8004dcc:	bd80      	pop	{r7, pc}
	...

08004dd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004dd4:	4b09      	ldr	r3, [pc, #36]	@ (8004dfc <prvResetNextTaskUnblockTime+0x2c>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d104      	bne.n	8004de8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004dde:	4b08      	ldr	r3, [pc, #32]	@ (8004e00 <prvResetNextTaskUnblockTime+0x30>)
 8004de0:	2201      	movs	r2, #1
 8004de2:	4252      	negs	r2, r2
 8004de4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004de6:	e005      	b.n	8004df4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004de8:	4b04      	ldr	r3, [pc, #16]	@ (8004dfc <prvResetNextTaskUnblockTime+0x2c>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	4b03      	ldr	r3, [pc, #12]	@ (8004e00 <prvResetNextTaskUnblockTime+0x30>)
 8004df2:	601a      	str	r2, [r3, #0]
}
 8004df4:	46c0      	nop			@ (mov r8, r8)
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	46c0      	nop			@ (mov r8, r8)
 8004dfc:	20000948 	.word	0x20000948
 8004e00:	200009b0 	.word	0x200009b0

08004e04 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b088      	sub	sp, #32
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8004e0e:	4b32      	ldr	r3, [pc, #200]	@ (8004ed8 <prvAddCurrentTaskToDelayedList+0xd4>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8004e14:	4b31      	ldr	r3, [pc, #196]	@ (8004edc <prvAddCurrentTaskToDelayedList+0xd8>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8004e1a:	4b31      	ldr	r3, [pc, #196]	@ (8004ee0 <prvAddCurrentTaskToDelayedList+0xdc>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	617b      	str	r3, [r7, #20]
    #if ( INCLUDE_xTaskAbortDelay == 1 )
    {
        /* About to enter a delayed list, so ensure the ucDelayAborted flag is
         * reset to pdFALSE so it can be detected as having been set to pdTRUE
         * when the task leaves the Blocked state. */
        pxCurrentTCB->ucDelayAborted = ( uint8_t ) pdFALSE;
 8004e20:	4b30      	ldr	r3, [pc, #192]	@ (8004ee4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2251      	movs	r2, #81	@ 0x51
 8004e26:	2100      	movs	r1, #0
 8004e28:	5499      	strb	r1, [r3, r2]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e2a:	4b2e      	ldr	r3, [pc, #184]	@ (8004ee4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	3304      	adds	r3, #4
 8004e30:	0018      	movs	r0, r3
 8004e32:	f7fd fa38 	bl	80022a6 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	3301      	adds	r3, #1
 8004e3a:	d124      	bne.n	8004e86 <prvAddCurrentTaskToDelayedList+0x82>
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d021      	beq.n	8004e86 <prvAddCurrentTaskToDelayedList+0x82>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e42:	4b29      	ldr	r3, [pc, #164]	@ (8004ee8 <prvAddCurrentTaskToDelayedList+0xe4>)
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	613b      	str	r3, [r7, #16]
 8004e48:	4b26      	ldr	r3, [pc, #152]	@ (8004ee4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	609a      	str	r2, [r3, #8]
 8004e50:	4b24      	ldr	r3, [pc, #144]	@ (8004ee4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	6892      	ldr	r2, [r2, #8]
 8004e58:	60da      	str	r2, [r3, #12]
 8004e5a:	4b22      	ldr	r3, [pc, #136]	@ (8004ee4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	3204      	adds	r2, #4
 8004e64:	605a      	str	r2, [r3, #4]
 8004e66:	4b1f      	ldr	r3, [pc, #124]	@ (8004ee4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	1d1a      	adds	r2, r3, #4
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	609a      	str	r2, [r3, #8]
 8004e70:	4b1c      	ldr	r3, [pc, #112]	@ (8004ee4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a1c      	ldr	r2, [pc, #112]	@ (8004ee8 <prvAddCurrentTaskToDelayedList+0xe4>)
 8004e76:	615a      	str	r2, [r3, #20]
 8004e78:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee8 <prvAddCurrentTaskToDelayedList+0xe4>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	1c5a      	adds	r2, r3, #1
 8004e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ee8 <prvAddCurrentTaskToDelayedList+0xe4>)
 8004e80:	601a      	str	r2, [r3, #0]
 8004e82:	46c0      	nop			@ (mov r8, r8)

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8004e84:	e024      	b.n	8004ed0 <prvAddCurrentTaskToDelayedList+0xcc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8004e86:	69fa      	ldr	r2, [r7, #28]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	18d3      	adds	r3, r2, r3
 8004e8c:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004e8e:	4b15      	ldr	r3, [pc, #84]	@ (8004ee4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8004e96:	68fa      	ldr	r2, [r7, #12]
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d208      	bcs.n	8004eb0 <prvAddCurrentTaskToDelayedList+0xac>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8004e9e:	4b11      	ldr	r3, [pc, #68]	@ (8004ee4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	1d1a      	adds	r2, r3, #4
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	0011      	movs	r1, r2
 8004ea8:	0018      	movs	r0, r3
 8004eaa:	f7fd f9c6 	bl	800223a <vListInsert>
}
 8004eae:	e00f      	b.n	8004ed0 <prvAddCurrentTaskToDelayedList+0xcc>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8004eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ee4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	1d1a      	adds	r2, r3, #4
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	0011      	movs	r1, r2
 8004eba:	0018      	movs	r0, r3
 8004ebc:	f7fd f9bd 	bl	800223a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8004ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8004eec <prvAddCurrentTaskToDelayedList+0xe8>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d202      	bcs.n	8004ed0 <prvAddCurrentTaskToDelayedList+0xcc>
                    xNextTaskUnblockTime = xTimeToWake;
 8004eca:	4b08      	ldr	r3, [pc, #32]	@ (8004eec <prvAddCurrentTaskToDelayedList+0xe8>)
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	601a      	str	r2, [r3, #0]
}
 8004ed0:	46c0      	nop			@ (mov r8, r8)
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	b008      	add	sp, #32
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	20000994 	.word	0x20000994
 8004edc:	20000948 	.word	0x20000948
 8004ee0:	2000094c 	.word	0x2000094c
 8004ee4:	200008cc 	.word	0x200008cc
 8004ee8:	2000097c 	.word	0x2000097c
 8004eec:	200009b0 	.word	0x200009b0

08004ef0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8004efa:	f000 fa3b 	bl	8005374 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8004efe:	4b0a      	ldr	r3, [pc, #40]	@ (8004f28 <xTimerCreateTimerTask+0x38>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00b      	beq.n	8004f1e <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8004f06:	4909      	ldr	r1, [pc, #36]	@ (8004f2c <xTimerCreateTimerTask+0x3c>)
 8004f08:	4809      	ldr	r0, [pc, #36]	@ (8004f30 <xTimerCreateTimerTask+0x40>)
 8004f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8004f34 <xTimerCreateTimerTask+0x44>)
 8004f0c:	9301      	str	r3, [sp, #4]
 8004f0e:	2302      	movs	r3, #2
 8004f10:	9300      	str	r3, [sp, #0]
 8004f12:	2300      	movs	r3, #0
 8004f14:	2240      	movs	r2, #64	@ 0x40
 8004f16:	f7ff f8f1 	bl	80040fc <xTaskCreate>
 8004f1a:	0003      	movs	r3, r0
 8004f1c:	607b      	str	r3, [r7, #4]

        configASSERT( xReturn );

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 8004f1e:	687b      	ldr	r3, [r7, #4]
    }
 8004f20:	0018      	movs	r0, r3
 8004f22:	46bd      	mov	sp, r7
 8004f24:	b002      	add	sp, #8
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	200009ec 	.word	0x200009ec
 8004f2c:	08006830 	.word	0x08006830
 8004f30:	08004fe1 	.word	0x08004fe1
 8004f34:	200009f0 	.word	0x200009f0

08004f38 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004f44:	e009      	b.n	8004f5a <prvReloadTimer+0x22>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	699b      	ldr	r3, [r3, #24]
 8004f4a:	68ba      	ldr	r2, [r7, #8]
 8004f4c:	18d3      	adds	r3, r2, r3
 8004f4e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6a1b      	ldr	r3, [r3, #32]
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	0010      	movs	r0, r2
 8004f58:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	699a      	ldr	r2, [r3, #24]
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	18d1      	adds	r1, r2, r3
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	f000 f8da 	bl	8005120 <prvInsertTimerInActiveList>
 8004f6c:	1e03      	subs	r3, r0, #0
 8004f6e:	d1ea      	bne.n	8004f46 <prvReloadTimer+0xe>
        }
    }
 8004f70:	46c0      	nop			@ (mov r8, r8)
 8004f72:	46c0      	nop			@ (mov r8, r8)
 8004f74:	46bd      	mov	sp, r7
 8004f76:	b004      	add	sp, #16
 8004f78:	bd80      	pop	{r7, pc}
	...

08004f7c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004f86:	4b15      	ldr	r3, [pc, #84]	@ (8004fdc <prvProcessExpiredTimer+0x60>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	3304      	adds	r3, #4
 8004f94:	0018      	movs	r0, r3
 8004f96:	f7fd f986 	bl	80022a6 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2224      	movs	r2, #36	@ 0x24
 8004f9e:	5c9b      	ldrb	r3, [r3, r2]
 8004fa0:	001a      	movs	r2, r3
 8004fa2:	2304      	movs	r3, #4
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	d006      	beq.n	8004fb6 <prvProcessExpiredTimer+0x3a>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8004fa8:	683a      	ldr	r2, [r7, #0]
 8004faa:	6879      	ldr	r1, [r7, #4]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	0018      	movs	r0, r3
 8004fb0:	f7ff ffc2 	bl	8004f38 <prvReloadTimer>
 8004fb4:	e008      	b.n	8004fc8 <prvProcessExpiredTimer+0x4c>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2224      	movs	r2, #36	@ 0x24
 8004fba:	5c9b      	ldrb	r3, [r3, r2]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	4393      	bics	r3, r2
 8004fc0:	b2d9      	uxtb	r1, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2224      	movs	r2, #36	@ 0x24
 8004fc6:	5499      	strb	r1, [r3, r2]
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6a1b      	ldr	r3, [r3, #32]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	0010      	movs	r0, r2
 8004fd0:	4798      	blx	r3
    }
 8004fd2:	46c0      	nop			@ (mov r8, r8)
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	b004      	add	sp, #16
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	46c0      	nop			@ (mov r8, r8)
 8004fdc:	200009e4 	.word	0x200009e4

08004fe0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004fe8:	2308      	movs	r3, #8
 8004fea:	18fb      	adds	r3, r7, r3
 8004fec:	0018      	movs	r0, r3
 8004fee:	f000 f855 	bl	800509c <prvGetNextExpireTime>
 8004ff2:	0003      	movs	r3, r0
 8004ff4:	60fb      	str	r3, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	0011      	movs	r1, r2
 8004ffc:	0018      	movs	r0, r3
 8004ffe:	f000 f805 	bl	800500c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8005002:	f000 f8cf 	bl	80051a4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005006:	46c0      	nop			@ (mov r8, r8)
 8005008:	e7ee      	b.n	8004fe8 <prvTimerTask+0x8>
	...

0800500c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005016:	f7ff fa2d 	bl	8004474 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800501a:	2308      	movs	r3, #8
 800501c:	18fb      	adds	r3, r7, r3
 800501e:	0018      	movs	r0, r3
 8005020:	f000 f85e 	bl	80050e0 <prvSampleTimeNow>
 8005024:	0003      	movs	r3, r0
 8005026:	60fb      	str	r3, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d12b      	bne.n	8005086 <prvProcessTimerOrBlockTask+0x7a>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d10c      	bne.n	800504e <prvProcessTimerOrBlockTask+0x42>
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	429a      	cmp	r2, r3
 800503a:	d808      	bhi.n	800504e <prvProcessTimerOrBlockTask+0x42>
                {
                    ( void ) xTaskResumeAll();
 800503c:	f7ff fa26 	bl	800448c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	0011      	movs	r1, r2
 8005046:	0018      	movs	r0, r3
 8005048:	f7ff ff98 	bl	8004f7c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800504c:	e01d      	b.n	800508a <prvProcessTimerOrBlockTask+0x7e>
                    if( xListWasEmpty != pdFALSE )
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d008      	beq.n	8005066 <prvProcessTimerOrBlockTask+0x5a>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005054:	4b0f      	ldr	r3, [pc, #60]	@ (8005094 <prvProcessTimerOrBlockTask+0x88>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d101      	bne.n	8005062 <prvProcessTimerOrBlockTask+0x56>
 800505e:	2301      	movs	r3, #1
 8005060:	e000      	b.n	8005064 <prvProcessTimerOrBlockTask+0x58>
 8005062:	2300      	movs	r3, #0
 8005064:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005066:	4b0c      	ldr	r3, [pc, #48]	@ (8005098 <prvProcessTimerOrBlockTask+0x8c>)
 8005068:	6818      	ldr	r0, [r3, #0]
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	683a      	ldr	r2, [r7, #0]
 8005072:	0019      	movs	r1, r3
 8005074:	f7fe ff0d 	bl	8003e92 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005078:	f7ff fa08 	bl	800448c <xTaskResumeAll>
 800507c:	1e03      	subs	r3, r0, #0
 800507e:	d104      	bne.n	800508a <prvProcessTimerOrBlockTask+0x7e>
                        taskYIELD_WITHIN_API();
 8005080:	f7fe fb50 	bl	8003724 <vPortYield>
    }
 8005084:	e001      	b.n	800508a <prvProcessTimerOrBlockTask+0x7e>
                ( void ) xTaskResumeAll();
 8005086:	f7ff fa01 	bl	800448c <xTaskResumeAll>
    }
 800508a:	46c0      	nop			@ (mov r8, r8)
 800508c:	46bd      	mov	sp, r7
 800508e:	b004      	add	sp, #16
 8005090:	bd80      	pop	{r7, pc}
 8005092:	46c0      	nop			@ (mov r8, r8)
 8005094:	200009e8 	.word	0x200009e8
 8005098:	200009ec 	.word	0x200009ec

0800509c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80050a4:	4b0d      	ldr	r3, [pc, #52]	@ (80050dc <prvGetNextExpireTime+0x40>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d101      	bne.n	80050b2 <prvGetNextExpireTime+0x16>
 80050ae:	2201      	movs	r2, #1
 80050b0:	e000      	b.n	80050b4 <prvGetNextExpireTime+0x18>
 80050b2:	2200      	movs	r2, #0
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d105      	bne.n	80050cc <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80050c0:	4b06      	ldr	r3, [pc, #24]	@ (80050dc <prvGetNextExpireTime+0x40>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	60fb      	str	r3, [r7, #12]
 80050ca:	e001      	b.n	80050d0 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80050cc:	2300      	movs	r3, #0
 80050ce:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80050d0:	68fb      	ldr	r3, [r7, #12]
    }
 80050d2:	0018      	movs	r0, r3
 80050d4:	46bd      	mov	sp, r7
 80050d6:	b004      	add	sp, #16
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	46c0      	nop			@ (mov r8, r8)
 80050dc:	200009e4 	.word	0x200009e4

080050e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 80050e8:	f7ff fabe 	bl	8004668 <xTaskGetTickCount>
 80050ec:	0003      	movs	r3, r0
 80050ee:	60fb      	str	r3, [r7, #12]

        if( xTimeNow < xLastTime )
 80050f0:	4b0a      	ldr	r3, [pc, #40]	@ (800511c <prvSampleTimeNow+0x3c>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68fa      	ldr	r2, [r7, #12]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d205      	bcs.n	8005106 <prvSampleTimeNow+0x26>
        {
            prvSwitchTimerLists();
 80050fa:	f000 f913 	bl	8005324 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2201      	movs	r2, #1
 8005102:	601a      	str	r2, [r3, #0]
 8005104:	e002      	b.n	800510c <prvSampleTimeNow+0x2c>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800510c:	4b03      	ldr	r3, [pc, #12]	@ (800511c <prvSampleTimeNow+0x3c>)
 800510e:	68fa      	ldr	r2, [r7, #12]
 8005110:	601a      	str	r2, [r3, #0]

        return xTimeNow;
 8005112:	68fb      	ldr	r3, [r7, #12]
    }
 8005114:	0018      	movs	r0, r3
 8005116:	46bd      	mov	sp, r7
 8005118:	b004      	add	sp, #16
 800511a:	bd80      	pop	{r7, pc}
 800511c:	200009f4 	.word	0x200009f4

08005120 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8005120:	b580      	push	{r7, lr}
 8005122:	b086      	sub	sp, #24
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	607a      	str	r2, [r7, #4]
 800512c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800512e:	2300      	movs	r3, #0
 8005130:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	68ba      	ldr	r2, [r7, #8]
 8005136:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800513e:	68ba      	ldr	r2, [r7, #8]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	429a      	cmp	r2, r3
 8005144:	d812      	bhi.n	800516c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	1ad2      	subs	r2, r2, r3
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	699b      	ldr	r3, [r3, #24]
 8005150:	429a      	cmp	r2, r3
 8005152:	d302      	bcc.n	800515a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8005154:	2301      	movs	r3, #1
 8005156:	617b      	str	r3, [r7, #20]
 8005158:	e01b      	b.n	8005192 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800515a:	4b10      	ldr	r3, [pc, #64]	@ (800519c <prvInsertTimerInActiveList+0x7c>)
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	3304      	adds	r3, #4
 8005162:	0019      	movs	r1, r3
 8005164:	0010      	movs	r0, r2
 8005166:	f7fd f868 	bl	800223a <vListInsert>
 800516a:	e012      	b.n	8005192 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	429a      	cmp	r2, r3
 8005172:	d206      	bcs.n	8005182 <prvInsertTimerInActiveList+0x62>
 8005174:	68ba      	ldr	r2, [r7, #8]
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	429a      	cmp	r2, r3
 800517a:	d302      	bcc.n	8005182 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800517c:	2301      	movs	r3, #1
 800517e:	617b      	str	r3, [r7, #20]
 8005180:	e007      	b.n	8005192 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005182:	4b07      	ldr	r3, [pc, #28]	@ (80051a0 <prvInsertTimerInActiveList+0x80>)
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	3304      	adds	r3, #4
 800518a:	0019      	movs	r1, r3
 800518c:	0010      	movs	r0, r2
 800518e:	f7fd f854 	bl	800223a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8005192:	697b      	ldr	r3, [r7, #20]
    }
 8005194:	0018      	movs	r0, r3
 8005196:	46bd      	mov	sp, r7
 8005198:	b006      	add	sp, #24
 800519a:	bd80      	pop	{r7, pc}
 800519c:	200009e8 	.word	0x200009e8
 80051a0:	200009e4 	.word	0x200009e4

080051a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b088      	sub	sp, #32
 80051a8:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 80051aa:	1d3b      	adds	r3, r7, #4
 80051ac:	0018      	movs	r0, r3
 80051ae:	2310      	movs	r3, #16
 80051b0:	001a      	movs	r2, r3
 80051b2:	2100      	movs	r1, #0
 80051b4:	f001 faa0 	bl	80066f8 <memset>
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80051b8:	e0a0      	b.n	80052fc <prvProcessReceivedCommands+0x158>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80051ba:	1d3b      	adds	r3, r7, #4
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	da0a      	bge.n	80051d8 <prvProcessReceivedCommands+0x34>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80051c2:	1d3b      	adds	r3, r7, #4
 80051c4:	3304      	adds	r3, #4
 80051c6:	61fb      	str	r3, [r7, #28]
                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80051c8:	69fb      	ldr	r3, [r7, #28]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	6858      	ldr	r0, [r3, #4]
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	0019      	movs	r1, r3
 80051d6:	4790      	blx	r2
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80051d8:	1d3b      	adds	r3, r7, #4
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	da00      	bge.n	80051e2 <prvProcessReceivedCommands+0x3e>
 80051e0:	e08c      	b.n	80052fc <prvProcessReceivedCommands+0x158>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80051e2:	1d3b      	adds	r3, r7, #4
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 80051e8:	69bb      	ldr	r3, [r7, #24]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d004      	beq.n	80051fa <prvProcessReceivedCommands+0x56>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80051f0:	69bb      	ldr	r3, [r7, #24]
 80051f2:	3304      	adds	r3, #4
 80051f4:	0018      	movs	r0, r3
 80051f6:	f7fd f856 	bl	80022a6 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80051fa:	003b      	movs	r3, r7
 80051fc:	0018      	movs	r0, r3
 80051fe:	f7ff ff6f 	bl	80050e0 <prvSampleTimeNow>
 8005202:	0003      	movs	r3, r0
 8005204:	617b      	str	r3, [r7, #20]

                switch( xMessage.xMessageID )
 8005206:	1d3b      	adds	r3, r7, #4
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	2b09      	cmp	r3, #9
 800520c:	d900      	bls.n	8005210 <prvProcessReceivedCommands+0x6c>
 800520e:	e072      	b.n	80052f6 <prvProcessReceivedCommands+0x152>
 8005210:	009a      	lsls	r2, r3, #2
 8005212:	4b42      	ldr	r3, [pc, #264]	@ (800531c <prvProcessReceivedCommands+0x178>)
 8005214:	18d3      	adds	r3, r2, r3
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	469f      	mov	pc, r3
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800521a:	69bb      	ldr	r3, [r7, #24]
 800521c:	2224      	movs	r2, #36	@ 0x24
 800521e:	5c9b      	ldrb	r3, [r3, r2]
 8005220:	2201      	movs	r2, #1
 8005222:	4313      	orrs	r3, r2
 8005224:	b2d9      	uxtb	r1, r3
 8005226:	69bb      	ldr	r3, [r7, #24]
 8005228:	2224      	movs	r2, #36	@ 0x24
 800522a:	5499      	strb	r1, [r3, r2]

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800522c:	1d3b      	adds	r3, r7, #4
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	18d1      	adds	r1, r2, r3
 8005236:	1d3b      	adds	r3, r7, #4
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	69b8      	ldr	r0, [r7, #24]
 800523e:	f7ff ff6f 	bl	8005120 <prvInsertTimerInActiveList>
 8005242:	1e03      	subs	r3, r0, #0
 8005244:	d059      	beq.n	80052fa <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	2224      	movs	r2, #36	@ 0x24
 800524a:	5c9b      	ldrb	r3, [r3, r2]
 800524c:	001a      	movs	r2, r3
 800524e:	2304      	movs	r3, #4
 8005250:	4013      	ands	r3, r2
 8005252:	d00a      	beq.n	800526a <prvProcessReceivedCommands+0xc6>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8005254:	1d3b      	adds	r3, r7, #4
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	699b      	ldr	r3, [r3, #24]
 800525c:	18d1      	adds	r1, r2, r3
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	0018      	movs	r0, r3
 8005264:	f7ff fe68 	bl	8004f38 <prvReloadTimer>
 8005268:	e008      	b.n	800527c <prvProcessReceivedCommands+0xd8>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	2224      	movs	r2, #36	@ 0x24
 800526e:	5c9b      	ldrb	r3, [r3, r2]
 8005270:	2201      	movs	r2, #1
 8005272:	4393      	bics	r3, r2
 8005274:	b2d9      	uxtb	r1, r3
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	2224      	movs	r2, #36	@ 0x24
 800527a:	5499      	strb	r1, [r3, r2]
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800527c:	69bb      	ldr	r3, [r7, #24]
 800527e:	6a1b      	ldr	r3, [r3, #32]
 8005280:	69ba      	ldr	r2, [r7, #24]
 8005282:	0010      	movs	r0, r2
 8005284:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8005286:	e038      	b.n	80052fa <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	2224      	movs	r2, #36	@ 0x24
 800528c:	5c9b      	ldrb	r3, [r3, r2]
 800528e:	2201      	movs	r2, #1
 8005290:	4393      	bics	r3, r2
 8005292:	b2d9      	uxtb	r1, r3
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	2224      	movs	r2, #36	@ 0x24
 8005298:	5499      	strb	r1, [r3, r2]
                        break;
 800529a:	e02f      	b.n	80052fc <prvProcessReceivedCommands+0x158>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	2224      	movs	r2, #36	@ 0x24
 80052a0:	5c9b      	ldrb	r3, [r3, r2]
 80052a2:	2201      	movs	r2, #1
 80052a4:	4313      	orrs	r3, r2
 80052a6:	b2d9      	uxtb	r1, r3
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	2224      	movs	r2, #36	@ 0x24
 80052ac:	5499      	strb	r1, [r3, r2]
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80052ae:	1d3b      	adds	r3, r7, #4
 80052b0:	685a      	ldr	r2, [r3, #4]
 80052b2:	69bb      	ldr	r3, [r7, #24]
 80052b4:	619a      	str	r2, [r3, #24]
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80052b6:	69bb      	ldr	r3, [r7, #24]
 80052b8:	699a      	ldr	r2, [r3, #24]
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	18d1      	adds	r1, r2, r3
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	69b8      	ldr	r0, [r7, #24]
 80052c4:	f7ff ff2c 	bl	8005120 <prvInsertTimerInActiveList>
                        break;
 80052c8:	e018      	b.n	80052fc <prvProcessReceivedCommands+0x158>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80052ca:	69bb      	ldr	r3, [r7, #24]
 80052cc:	2224      	movs	r2, #36	@ 0x24
 80052ce:	5c9b      	ldrb	r3, [r3, r2]
 80052d0:	001a      	movs	r2, r3
 80052d2:	2302      	movs	r3, #2
 80052d4:	4013      	ands	r3, r2
 80052d6:	d104      	bne.n	80052e2 <prvProcessReceivedCommands+0x13e>
                            {
                                vPortFree( pxTimer );
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	0018      	movs	r0, r3
 80052dc:	f7fc fe9a 	bl	8002014 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80052e0:	e00c      	b.n	80052fc <prvProcessReceivedCommands+0x158>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	2224      	movs	r2, #36	@ 0x24
 80052e6:	5c9b      	ldrb	r3, [r3, r2]
 80052e8:	2201      	movs	r2, #1
 80052ea:	4393      	bics	r3, r2
 80052ec:	b2d9      	uxtb	r1, r3
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	2224      	movs	r2, #36	@ 0x24
 80052f2:	5499      	strb	r1, [r3, r2]
                        break;
 80052f4:	e002      	b.n	80052fc <prvProcessReceivedCommands+0x158>

                    default:
                        /* Don't expect to get here. */
                        break;
 80052f6:	46c0      	nop			@ (mov r8, r8)
 80052f8:	e000      	b.n	80052fc <prvProcessReceivedCommands+0x158>
                        break;
 80052fa:	46c0      	nop			@ (mov r8, r8)
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80052fc:	4b08      	ldr	r3, [pc, #32]	@ (8005320 <prvProcessReceivedCommands+0x17c>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	1d39      	adds	r1, r7, #4
 8005302:	2200      	movs	r2, #0
 8005304:	0018      	movs	r0, r3
 8005306:	f7fe fc96 	bl	8003c36 <xQueueReceive>
 800530a:	1e03      	subs	r3, r0, #0
 800530c:	d000      	beq.n	8005310 <prvProcessReceivedCommands+0x16c>
 800530e:	e754      	b.n	80051ba <prvProcessReceivedCommands+0x16>
                }
            }
        }
    }
 8005310:	46c0      	nop			@ (mov r8, r8)
 8005312:	46c0      	nop			@ (mov r8, r8)
 8005314:	46bd      	mov	sp, r7
 8005316:	b008      	add	sp, #32
 8005318:	bd80      	pop	{r7, pc}
 800531a:	46c0      	nop			@ (mov r8, r8)
 800531c:	080068d0 	.word	0x080068d0
 8005320:	200009ec 	.word	0x200009ec

08005324 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800532a:	e00b      	b.n	8005344 <prvSwitchTimerLists+0x20>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800532c:	4b0f      	ldr	r3, [pc, #60]	@ (800536c <prvSwitchTimerLists+0x48>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8005336:	2301      	movs	r3, #1
 8005338:	425a      	negs	r2, r3
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	0011      	movs	r1, r2
 800533e:	0018      	movs	r0, r3
 8005340:	f7ff fe1c 	bl	8004f7c <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005344:	4b09      	ldr	r3, [pc, #36]	@ (800536c <prvSwitchTimerLists+0x48>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d1ee      	bne.n	800532c <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800534e:	4b07      	ldr	r3, [pc, #28]	@ (800536c <prvSwitchTimerLists+0x48>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8005354:	4b06      	ldr	r3, [pc, #24]	@ (8005370 <prvSwitchTimerLists+0x4c>)
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	4b04      	ldr	r3, [pc, #16]	@ (800536c <prvSwitchTimerLists+0x48>)
 800535a:	601a      	str	r2, [r3, #0]
        pxOverflowTimerList = pxTemp;
 800535c:	4b04      	ldr	r3, [pc, #16]	@ (8005370 <prvSwitchTimerLists+0x4c>)
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	601a      	str	r2, [r3, #0]
    }
 8005362:	46c0      	nop			@ (mov r8, r8)
 8005364:	46bd      	mov	sp, r7
 8005366:	b002      	add	sp, #8
 8005368:	bd80      	pop	{r7, pc}
 800536a:	46c0      	nop			@ (mov r8, r8)
 800536c:	200009e4 	.word	0x200009e4
 8005370:	200009e8 	.word	0x200009e8

08005374 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8005374:	b580      	push	{r7, lr}
 8005376:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8005378:	f7fe f9e4 	bl	8003744 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800537c:	4b0f      	ldr	r3, [pc, #60]	@ (80053bc <prvCheckForValidListAndQueue+0x48>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d115      	bne.n	80053b0 <prvCheckForValidListAndQueue+0x3c>
            {
                vListInitialise( &xActiveTimerList1 );
 8005384:	4b0e      	ldr	r3, [pc, #56]	@ (80053c0 <prvCheckForValidListAndQueue+0x4c>)
 8005386:	0018      	movs	r0, r3
 8005388:	f7fc ff2e 	bl	80021e8 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800538c:	4b0d      	ldr	r3, [pc, #52]	@ (80053c4 <prvCheckForValidListAndQueue+0x50>)
 800538e:	0018      	movs	r0, r3
 8005390:	f7fc ff2a 	bl	80021e8 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8005394:	4b0c      	ldr	r3, [pc, #48]	@ (80053c8 <prvCheckForValidListAndQueue+0x54>)
 8005396:	4a0a      	ldr	r2, [pc, #40]	@ (80053c0 <prvCheckForValidListAndQueue+0x4c>)
 8005398:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800539a:	4b0c      	ldr	r3, [pc, #48]	@ (80053cc <prvCheckForValidListAndQueue+0x58>)
 800539c:	4a09      	ldr	r2, [pc, #36]	@ (80053c4 <prvCheckForValidListAndQueue+0x50>)
 800539e:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 80053a0:	2200      	movs	r2, #0
 80053a2:	2110      	movs	r1, #16
 80053a4:	2005      	movs	r0, #5
 80053a6:	f7fe fbcc 	bl	8003b42 <xQueueGenericCreate>
 80053aa:	0002      	movs	r2, r0
 80053ac:	4b03      	ldr	r3, [pc, #12]	@ (80053bc <prvCheckForValidListAndQueue+0x48>)
 80053ae:	601a      	str	r2, [r3, #0]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80053b0:	f7fe f9da 	bl	8003768 <vPortExitCritical>
    }
 80053b4:	46c0      	nop			@ (mov r8, r8)
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	46c0      	nop			@ (mov r8, r8)
 80053bc:	200009ec 	.word	0x200009ec
 80053c0:	200009bc 	.word	0x200009bc
 80053c4:	200009d0 	.word	0x200009d0
 80053c8:	200009e4 	.word	0x200009e4
 80053cc:	200009e8 	.word	0x200009e8

080053d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80053d0:	480d      	ldr	r0, [pc, #52]	@ (8005408 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80053d2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80053d4:	f7fe fe4c 	bl	8004070 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80053d8:	480c      	ldr	r0, [pc, #48]	@ (800540c <LoopForever+0x6>)
  ldr r1, =_edata
 80053da:	490d      	ldr	r1, [pc, #52]	@ (8005410 <LoopForever+0xa>)
  ldr r2, =_sidata
 80053dc:	4a0d      	ldr	r2, [pc, #52]	@ (8005414 <LoopForever+0xe>)
  movs r3, #0
 80053de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80053e0:	e002      	b.n	80053e8 <LoopCopyDataInit>

080053e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80053e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80053e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80053e6:	3304      	adds	r3, #4

080053e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80053e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80053ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80053ec:	d3f9      	bcc.n	80053e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80053ee:	4a0a      	ldr	r2, [pc, #40]	@ (8005418 <LoopForever+0x12>)
  ldr r4, =_ebss
 80053f0:	4c0a      	ldr	r4, [pc, #40]	@ (800541c <LoopForever+0x16>)
  movs r3, #0
 80053f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80053f4:	e001      	b.n	80053fa <LoopFillZerobss>

080053f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80053f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80053f8:	3204      	adds	r2, #4

080053fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80053fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80053fc:	d3fb      	bcc.n	80053f6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80053fe:	f001 f9b3 	bl	8006768 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005402:	f7fe f873 	bl	80034ec <main>

08005406 <LoopForever>:

LoopForever:
    b LoopForever
 8005406:	e7fe      	b.n	8005406 <LoopForever>
  ldr   r0, =_estack
 8005408:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 800540c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005410:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8005414:	08006a24 	.word	0x08006a24
  ldr r2, =_sbss
 8005418:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800541c:	200009fc 	.word	0x200009fc

08005420 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005420:	e7fe      	b.n	8005420 <ADC1_IRQHandler>
	...

08005424 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005428:	4b07      	ldr	r3, [pc, #28]	@ (8005448 <HAL_Init+0x24>)
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	4b06      	ldr	r3, [pc, #24]	@ (8005448 <HAL_Init+0x24>)
 800542e:	2110      	movs	r1, #16
 8005430:	430a      	orrs	r2, r1
 8005432:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8005434:	2003      	movs	r0, #3
 8005436:	f7fe fd83 	bl	8003f40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800543a:	f7fe fd5d 	bl	8003ef8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800543e:	2300      	movs	r3, #0
}
 8005440:	0018      	movs	r0, r3
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	46c0      	nop			@ (mov r8, r8)
 8005448:	40022000 	.word	0x40022000

0800544c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005450:	4b05      	ldr	r3, [pc, #20]	@ (8005468 <HAL_IncTick+0x1c>)
 8005452:	781b      	ldrb	r3, [r3, #0]
 8005454:	001a      	movs	r2, r3
 8005456:	4b05      	ldr	r3, [pc, #20]	@ (800546c <HAL_IncTick+0x20>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	18d2      	adds	r2, r2, r3
 800545c:	4b03      	ldr	r3, [pc, #12]	@ (800546c <HAL_IncTick+0x20>)
 800545e:	601a      	str	r2, [r3, #0]
}
 8005460:	46c0      	nop			@ (mov r8, r8)
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	46c0      	nop			@ (mov r8, r8)
 8005468:	20000058 	.word	0x20000058
 800546c:	200009f8 	.word	0x200009f8

08005470 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	af00      	add	r7, sp, #0
  return uwTick;
 8005474:	4b02      	ldr	r3, [pc, #8]	@ (8005480 <HAL_GetTick+0x10>)
 8005476:	681b      	ldr	r3, [r3, #0]
}
 8005478:	0018      	movs	r0, r3
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	46c0      	nop			@ (mov r8, r8)
 8005480:	200009f8 	.word	0x200009f8

08005484 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800548c:	f7ff fff0 	bl	8005470 <HAL_GetTick>
 8005490:	0003      	movs	r3, r0
 8005492:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	3301      	adds	r3, #1
 800549c:	d005      	beq.n	80054aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800549e:	4b0a      	ldr	r3, [pc, #40]	@ (80054c8 <HAL_Delay+0x44>)
 80054a0:	781b      	ldrb	r3, [r3, #0]
 80054a2:	001a      	movs	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	189b      	adds	r3, r3, r2
 80054a8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80054aa:	46c0      	nop			@ (mov r8, r8)
 80054ac:	f7ff ffe0 	bl	8005470 <HAL_GetTick>
 80054b0:	0002      	movs	r2, r0
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d8f7      	bhi.n	80054ac <HAL_Delay+0x28>
  {
  }
}
 80054bc:	46c0      	nop			@ (mov r8, r8)
 80054be:	46c0      	nop			@ (mov r8, r8)
 80054c0:	46bd      	mov	sp, r7
 80054c2:	b004      	add	sp, #16
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	46c0      	nop			@ (mov r8, r8)
 80054c8:	20000058 	.word	0x20000058

080054cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b082      	sub	sp, #8
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	0002      	movs	r2, r0
 80054d4:	1dfb      	adds	r3, r7, #7
 80054d6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80054d8:	1dfb      	adds	r3, r7, #7
 80054da:	781b      	ldrb	r3, [r3, #0]
 80054dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80054de:	d809      	bhi.n	80054f4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054e0:	1dfb      	adds	r3, r7, #7
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	001a      	movs	r2, r3
 80054e6:	231f      	movs	r3, #31
 80054e8:	401a      	ands	r2, r3
 80054ea:	4b04      	ldr	r3, [pc, #16]	@ (80054fc <__NVIC_EnableIRQ+0x30>)
 80054ec:	2101      	movs	r1, #1
 80054ee:	4091      	lsls	r1, r2
 80054f0:	000a      	movs	r2, r1
 80054f2:	601a      	str	r2, [r3, #0]
  }
}
 80054f4:	46c0      	nop			@ (mov r8, r8)
 80054f6:	46bd      	mov	sp, r7
 80054f8:	b002      	add	sp, #8
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	e000e100 	.word	0xe000e100

08005500 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005500:	b590      	push	{r4, r7, lr}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
 8005506:	0002      	movs	r2, r0
 8005508:	6039      	str	r1, [r7, #0]
 800550a:	1dfb      	adds	r3, r7, #7
 800550c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800550e:	1dfb      	adds	r3, r7, #7
 8005510:	781b      	ldrb	r3, [r3, #0]
 8005512:	2b7f      	cmp	r3, #127	@ 0x7f
 8005514:	d828      	bhi.n	8005568 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005516:	4a2f      	ldr	r2, [pc, #188]	@ (80055d4 <__NVIC_SetPriority+0xd4>)
 8005518:	1dfb      	adds	r3, r7, #7
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	b25b      	sxtb	r3, r3
 800551e:	089b      	lsrs	r3, r3, #2
 8005520:	33c0      	adds	r3, #192	@ 0xc0
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	589b      	ldr	r3, [r3, r2]
 8005526:	1dfa      	adds	r2, r7, #7
 8005528:	7812      	ldrb	r2, [r2, #0]
 800552a:	0011      	movs	r1, r2
 800552c:	2203      	movs	r2, #3
 800552e:	400a      	ands	r2, r1
 8005530:	00d2      	lsls	r2, r2, #3
 8005532:	21ff      	movs	r1, #255	@ 0xff
 8005534:	4091      	lsls	r1, r2
 8005536:	000a      	movs	r2, r1
 8005538:	43d2      	mvns	r2, r2
 800553a:	401a      	ands	r2, r3
 800553c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	019b      	lsls	r3, r3, #6
 8005542:	22ff      	movs	r2, #255	@ 0xff
 8005544:	401a      	ands	r2, r3
 8005546:	1dfb      	adds	r3, r7, #7
 8005548:	781b      	ldrb	r3, [r3, #0]
 800554a:	0018      	movs	r0, r3
 800554c:	2303      	movs	r3, #3
 800554e:	4003      	ands	r3, r0
 8005550:	00db      	lsls	r3, r3, #3
 8005552:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005554:	481f      	ldr	r0, [pc, #124]	@ (80055d4 <__NVIC_SetPriority+0xd4>)
 8005556:	1dfb      	adds	r3, r7, #7
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	b25b      	sxtb	r3, r3
 800555c:	089b      	lsrs	r3, r3, #2
 800555e:	430a      	orrs	r2, r1
 8005560:	33c0      	adds	r3, #192	@ 0xc0
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005566:	e031      	b.n	80055cc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005568:	4a1b      	ldr	r2, [pc, #108]	@ (80055d8 <__NVIC_SetPriority+0xd8>)
 800556a:	1dfb      	adds	r3, r7, #7
 800556c:	781b      	ldrb	r3, [r3, #0]
 800556e:	0019      	movs	r1, r3
 8005570:	230f      	movs	r3, #15
 8005572:	400b      	ands	r3, r1
 8005574:	3b08      	subs	r3, #8
 8005576:	089b      	lsrs	r3, r3, #2
 8005578:	3306      	adds	r3, #6
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	18d3      	adds	r3, r2, r3
 800557e:	3304      	adds	r3, #4
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	1dfa      	adds	r2, r7, #7
 8005584:	7812      	ldrb	r2, [r2, #0]
 8005586:	0011      	movs	r1, r2
 8005588:	2203      	movs	r2, #3
 800558a:	400a      	ands	r2, r1
 800558c:	00d2      	lsls	r2, r2, #3
 800558e:	21ff      	movs	r1, #255	@ 0xff
 8005590:	4091      	lsls	r1, r2
 8005592:	000a      	movs	r2, r1
 8005594:	43d2      	mvns	r2, r2
 8005596:	401a      	ands	r2, r3
 8005598:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	019b      	lsls	r3, r3, #6
 800559e:	22ff      	movs	r2, #255	@ 0xff
 80055a0:	401a      	ands	r2, r3
 80055a2:	1dfb      	adds	r3, r7, #7
 80055a4:	781b      	ldrb	r3, [r3, #0]
 80055a6:	0018      	movs	r0, r3
 80055a8:	2303      	movs	r3, #3
 80055aa:	4003      	ands	r3, r0
 80055ac:	00db      	lsls	r3, r3, #3
 80055ae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80055b0:	4809      	ldr	r0, [pc, #36]	@ (80055d8 <__NVIC_SetPriority+0xd8>)
 80055b2:	1dfb      	adds	r3, r7, #7
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	001c      	movs	r4, r3
 80055b8:	230f      	movs	r3, #15
 80055ba:	4023      	ands	r3, r4
 80055bc:	3b08      	subs	r3, #8
 80055be:	089b      	lsrs	r3, r3, #2
 80055c0:	430a      	orrs	r2, r1
 80055c2:	3306      	adds	r3, #6
 80055c4:	009b      	lsls	r3, r3, #2
 80055c6:	18c3      	adds	r3, r0, r3
 80055c8:	3304      	adds	r3, #4
 80055ca:	601a      	str	r2, [r3, #0]
}
 80055cc:	46c0      	nop			@ (mov r8, r8)
 80055ce:	46bd      	mov	sp, r7
 80055d0:	b003      	add	sp, #12
 80055d2:	bd90      	pop	{r4, r7, pc}
 80055d4:	e000e100 	.word	0xe000e100
 80055d8:	e000ed00 	.word	0xe000ed00

080055dc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	60b9      	str	r1, [r7, #8]
 80055e4:	607a      	str	r2, [r7, #4]
 80055e6:	210f      	movs	r1, #15
 80055e8:	187b      	adds	r3, r7, r1
 80055ea:	1c02      	adds	r2, r0, #0
 80055ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80055ee:	68ba      	ldr	r2, [r7, #8]
 80055f0:	187b      	adds	r3, r7, r1
 80055f2:	781b      	ldrb	r3, [r3, #0]
 80055f4:	b25b      	sxtb	r3, r3
 80055f6:	0011      	movs	r1, r2
 80055f8:	0018      	movs	r0, r3
 80055fa:	f7ff ff81 	bl	8005500 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80055fe:	46c0      	nop			@ (mov r8, r8)
 8005600:	46bd      	mov	sp, r7
 8005602:	b004      	add	sp, #16
 8005604:	bd80      	pop	{r7, pc}

08005606 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005606:	b580      	push	{r7, lr}
 8005608:	b082      	sub	sp, #8
 800560a:	af00      	add	r7, sp, #0
 800560c:	0002      	movs	r2, r0
 800560e:	1dfb      	adds	r3, r7, #7
 8005610:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005612:	1dfb      	adds	r3, r7, #7
 8005614:	781b      	ldrb	r3, [r3, #0]
 8005616:	b25b      	sxtb	r3, r3
 8005618:	0018      	movs	r0, r3
 800561a:	f7ff ff57 	bl	80054cc <__NVIC_EnableIRQ>
}
 800561e:	46c0      	nop			@ (mov r8, r8)
 8005620:	46bd      	mov	sp, r7
 8005622:	b002      	add	sp, #8
 8005624:	bd80      	pop	{r7, pc}
	...

08005628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b086      	sub	sp, #24
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005632:	2300      	movs	r3, #0
 8005634:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005636:	e14f      	b.n	80058d8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2101      	movs	r1, #1
 800563e:	697a      	ldr	r2, [r7, #20]
 8005640:	4091      	lsls	r1, r2
 8005642:	000a      	movs	r2, r1
 8005644:	4013      	ands	r3, r2
 8005646:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d100      	bne.n	8005650 <HAL_GPIO_Init+0x28>
 800564e:	e140      	b.n	80058d2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	2203      	movs	r2, #3
 8005656:	4013      	ands	r3, r2
 8005658:	2b01      	cmp	r3, #1
 800565a:	d005      	beq.n	8005668 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	2203      	movs	r2, #3
 8005662:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005664:	2b02      	cmp	r3, #2
 8005666:	d130      	bne.n	80056ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	005b      	lsls	r3, r3, #1
 8005672:	2203      	movs	r2, #3
 8005674:	409a      	lsls	r2, r3
 8005676:	0013      	movs	r3, r2
 8005678:	43da      	mvns	r2, r3
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	4013      	ands	r3, r2
 800567e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	68da      	ldr	r2, [r3, #12]
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	005b      	lsls	r3, r3, #1
 8005688:	409a      	lsls	r2, r3
 800568a:	0013      	movs	r3, r2
 800568c:	693a      	ldr	r2, [r7, #16]
 800568e:	4313      	orrs	r3, r2
 8005690:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	693a      	ldr	r2, [r7, #16]
 8005696:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800569e:	2201      	movs	r2, #1
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	409a      	lsls	r2, r3
 80056a4:	0013      	movs	r3, r2
 80056a6:	43da      	mvns	r2, r3
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	4013      	ands	r3, r2
 80056ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	091b      	lsrs	r3, r3, #4
 80056b4:	2201      	movs	r2, #1
 80056b6:	401a      	ands	r2, r3
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	409a      	lsls	r2, r3
 80056bc:	0013      	movs	r3, r2
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	693a      	ldr	r2, [r7, #16]
 80056c8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	2203      	movs	r2, #3
 80056d0:	4013      	ands	r3, r2
 80056d2:	2b03      	cmp	r3, #3
 80056d4:	d017      	beq.n	8005706 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	005b      	lsls	r3, r3, #1
 80056e0:	2203      	movs	r2, #3
 80056e2:	409a      	lsls	r2, r3
 80056e4:	0013      	movs	r3, r2
 80056e6:	43da      	mvns	r2, r3
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	4013      	ands	r3, r2
 80056ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	689a      	ldr	r2, [r3, #8]
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	005b      	lsls	r3, r3, #1
 80056f6:	409a      	lsls	r2, r3
 80056f8:	0013      	movs	r3, r2
 80056fa:	693a      	ldr	r2, [r7, #16]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	693a      	ldr	r2, [r7, #16]
 8005704:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	2203      	movs	r2, #3
 800570c:	4013      	ands	r3, r2
 800570e:	2b02      	cmp	r3, #2
 8005710:	d123      	bne.n	800575a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	08da      	lsrs	r2, r3, #3
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	3208      	adds	r2, #8
 800571a:	0092      	lsls	r2, r2, #2
 800571c:	58d3      	ldr	r3, [r2, r3]
 800571e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	2207      	movs	r2, #7
 8005724:	4013      	ands	r3, r2
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	220f      	movs	r2, #15
 800572a:	409a      	lsls	r2, r3
 800572c:	0013      	movs	r3, r2
 800572e:	43da      	mvns	r2, r3
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	4013      	ands	r3, r2
 8005734:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	691a      	ldr	r2, [r3, #16]
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	2107      	movs	r1, #7
 800573e:	400b      	ands	r3, r1
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	409a      	lsls	r2, r3
 8005744:	0013      	movs	r3, r2
 8005746:	693a      	ldr	r2, [r7, #16]
 8005748:	4313      	orrs	r3, r2
 800574a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	08da      	lsrs	r2, r3, #3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	3208      	adds	r2, #8
 8005754:	0092      	lsls	r2, r2, #2
 8005756:	6939      	ldr	r1, [r7, #16]
 8005758:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	005b      	lsls	r3, r3, #1
 8005764:	2203      	movs	r2, #3
 8005766:	409a      	lsls	r2, r3
 8005768:	0013      	movs	r3, r2
 800576a:	43da      	mvns	r2, r3
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	4013      	ands	r3, r2
 8005770:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	2203      	movs	r2, #3
 8005778:	401a      	ands	r2, r3
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	005b      	lsls	r3, r3, #1
 800577e:	409a      	lsls	r2, r3
 8005780:	0013      	movs	r3, r2
 8005782:	693a      	ldr	r2, [r7, #16]
 8005784:	4313      	orrs	r3, r2
 8005786:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	685a      	ldr	r2, [r3, #4]
 8005792:	23c0      	movs	r3, #192	@ 0xc0
 8005794:	029b      	lsls	r3, r3, #10
 8005796:	4013      	ands	r3, r2
 8005798:	d100      	bne.n	800579c <HAL_GPIO_Init+0x174>
 800579a:	e09a      	b.n	80058d2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800579c:	4b54      	ldr	r3, [pc, #336]	@ (80058f0 <HAL_GPIO_Init+0x2c8>)
 800579e:	699a      	ldr	r2, [r3, #24]
 80057a0:	4b53      	ldr	r3, [pc, #332]	@ (80058f0 <HAL_GPIO_Init+0x2c8>)
 80057a2:	2101      	movs	r1, #1
 80057a4:	430a      	orrs	r2, r1
 80057a6:	619a      	str	r2, [r3, #24]
 80057a8:	4b51      	ldr	r3, [pc, #324]	@ (80058f0 <HAL_GPIO_Init+0x2c8>)
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	2201      	movs	r2, #1
 80057ae:	4013      	ands	r3, r2
 80057b0:	60bb      	str	r3, [r7, #8]
 80057b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80057b4:	4a4f      	ldr	r2, [pc, #316]	@ (80058f4 <HAL_GPIO_Init+0x2cc>)
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	089b      	lsrs	r3, r3, #2
 80057ba:	3302      	adds	r3, #2
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	589b      	ldr	r3, [r3, r2]
 80057c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2203      	movs	r2, #3
 80057c6:	4013      	ands	r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	220f      	movs	r2, #15
 80057cc:	409a      	lsls	r2, r3
 80057ce:	0013      	movs	r3, r2
 80057d0:	43da      	mvns	r2, r3
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	4013      	ands	r3, r2
 80057d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	2390      	movs	r3, #144	@ 0x90
 80057dc:	05db      	lsls	r3, r3, #23
 80057de:	429a      	cmp	r2, r3
 80057e0:	d013      	beq.n	800580a <HAL_GPIO_Init+0x1e2>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a44      	ldr	r2, [pc, #272]	@ (80058f8 <HAL_GPIO_Init+0x2d0>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d00d      	beq.n	8005806 <HAL_GPIO_Init+0x1de>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a43      	ldr	r2, [pc, #268]	@ (80058fc <HAL_GPIO_Init+0x2d4>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d007      	beq.n	8005802 <HAL_GPIO_Init+0x1da>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a42      	ldr	r2, [pc, #264]	@ (8005900 <HAL_GPIO_Init+0x2d8>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d101      	bne.n	80057fe <HAL_GPIO_Init+0x1d6>
 80057fa:	2303      	movs	r3, #3
 80057fc:	e006      	b.n	800580c <HAL_GPIO_Init+0x1e4>
 80057fe:	2305      	movs	r3, #5
 8005800:	e004      	b.n	800580c <HAL_GPIO_Init+0x1e4>
 8005802:	2302      	movs	r3, #2
 8005804:	e002      	b.n	800580c <HAL_GPIO_Init+0x1e4>
 8005806:	2301      	movs	r3, #1
 8005808:	e000      	b.n	800580c <HAL_GPIO_Init+0x1e4>
 800580a:	2300      	movs	r3, #0
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	2103      	movs	r1, #3
 8005810:	400a      	ands	r2, r1
 8005812:	0092      	lsls	r2, r2, #2
 8005814:	4093      	lsls	r3, r2
 8005816:	693a      	ldr	r2, [r7, #16]
 8005818:	4313      	orrs	r3, r2
 800581a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800581c:	4935      	ldr	r1, [pc, #212]	@ (80058f4 <HAL_GPIO_Init+0x2cc>)
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	089b      	lsrs	r3, r3, #2
 8005822:	3302      	adds	r3, #2
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800582a:	4b36      	ldr	r3, [pc, #216]	@ (8005904 <HAL_GPIO_Init+0x2dc>)
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	43da      	mvns	r2, r3
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	4013      	ands	r3, r2
 8005838:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	685a      	ldr	r2, [r3, #4]
 800583e:	2380      	movs	r3, #128	@ 0x80
 8005840:	035b      	lsls	r3, r3, #13
 8005842:	4013      	ands	r3, r2
 8005844:	d003      	beq.n	800584e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	4313      	orrs	r3, r2
 800584c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800584e:	4b2d      	ldr	r3, [pc, #180]	@ (8005904 <HAL_GPIO_Init+0x2dc>)
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005854:	4b2b      	ldr	r3, [pc, #172]	@ (8005904 <HAL_GPIO_Init+0x2dc>)
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	43da      	mvns	r2, r3
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	4013      	ands	r3, r2
 8005862:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	685a      	ldr	r2, [r3, #4]
 8005868:	2380      	movs	r3, #128	@ 0x80
 800586a:	039b      	lsls	r3, r3, #14
 800586c:	4013      	ands	r3, r2
 800586e:	d003      	beq.n	8005878 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8005870:	693a      	ldr	r2, [r7, #16]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	4313      	orrs	r3, r2
 8005876:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005878:	4b22      	ldr	r3, [pc, #136]	@ (8005904 <HAL_GPIO_Init+0x2dc>)
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800587e:	4b21      	ldr	r3, [pc, #132]	@ (8005904 <HAL_GPIO_Init+0x2dc>)
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	43da      	mvns	r2, r3
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	4013      	ands	r3, r2
 800588c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	685a      	ldr	r2, [r3, #4]
 8005892:	2380      	movs	r3, #128	@ 0x80
 8005894:	029b      	lsls	r3, r3, #10
 8005896:	4013      	ands	r3, r2
 8005898:	d003      	beq.n	80058a2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	4313      	orrs	r3, r2
 80058a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80058a2:	4b18      	ldr	r3, [pc, #96]	@ (8005904 <HAL_GPIO_Init+0x2dc>)
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80058a8:	4b16      	ldr	r3, [pc, #88]	@ (8005904 <HAL_GPIO_Init+0x2dc>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	43da      	mvns	r2, r3
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	4013      	ands	r3, r2
 80058b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	685a      	ldr	r2, [r3, #4]
 80058bc:	2380      	movs	r3, #128	@ 0x80
 80058be:	025b      	lsls	r3, r3, #9
 80058c0:	4013      	ands	r3, r2
 80058c2:	d003      	beq.n	80058cc <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80058c4:	693a      	ldr	r2, [r7, #16]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80058cc:	4b0d      	ldr	r3, [pc, #52]	@ (8005904 <HAL_GPIO_Init+0x2dc>)
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	3301      	adds	r3, #1
 80058d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	40da      	lsrs	r2, r3
 80058e0:	1e13      	subs	r3, r2, #0
 80058e2:	d000      	beq.n	80058e6 <HAL_GPIO_Init+0x2be>
 80058e4:	e6a8      	b.n	8005638 <HAL_GPIO_Init+0x10>
  } 
}
 80058e6:	46c0      	nop			@ (mov r8, r8)
 80058e8:	46c0      	nop			@ (mov r8, r8)
 80058ea:	46bd      	mov	sp, r7
 80058ec:	b006      	add	sp, #24
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	40021000 	.word	0x40021000
 80058f4:	40010000 	.word	0x40010000
 80058f8:	48000400 	.word	0x48000400
 80058fc:	48000800 	.word	0x48000800
 8005900:	48000c00 	.word	0x48000c00
 8005904:	40010400 	.word	0x40010400

08005908 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	000a      	movs	r2, r1
 8005912:	1cbb      	adds	r3, r7, #2
 8005914:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	1cba      	adds	r2, r7, #2
 800591c:	8812      	ldrh	r2, [r2, #0]
 800591e:	4013      	ands	r3, r2
 8005920:	d004      	beq.n	800592c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005922:	230f      	movs	r3, #15
 8005924:	18fb      	adds	r3, r7, r3
 8005926:	2201      	movs	r2, #1
 8005928:	701a      	strb	r2, [r3, #0]
 800592a:	e003      	b.n	8005934 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800592c:	230f      	movs	r3, #15
 800592e:	18fb      	adds	r3, r7, r3
 8005930:	2200      	movs	r2, #0
 8005932:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005934:	230f      	movs	r3, #15
 8005936:	18fb      	adds	r3, r7, r3
 8005938:	781b      	ldrb	r3, [r3, #0]
  }
 800593a:	0018      	movs	r0, r3
 800593c:	46bd      	mov	sp, r7
 800593e:	b004      	add	sp, #16
 8005940:	bd80      	pop	{r7, pc}

08005942 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005942:	b580      	push	{r7, lr}
 8005944:	b082      	sub	sp, #8
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
 800594a:	0008      	movs	r0, r1
 800594c:	0011      	movs	r1, r2
 800594e:	1cbb      	adds	r3, r7, #2
 8005950:	1c02      	adds	r2, r0, #0
 8005952:	801a      	strh	r2, [r3, #0]
 8005954:	1c7b      	adds	r3, r7, #1
 8005956:	1c0a      	adds	r2, r1, #0
 8005958:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800595a:	1c7b      	adds	r3, r7, #1
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d004      	beq.n	800596c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005962:	1cbb      	adds	r3, r7, #2
 8005964:	881a      	ldrh	r2, [r3, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800596a:	e003      	b.n	8005974 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800596c:	1cbb      	adds	r3, r7, #2
 800596e:	881a      	ldrh	r2, [r3, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005974:	46c0      	nop			@ (mov r8, r8)
 8005976:	46bd      	mov	sp, r7
 8005978:	b002      	add	sp, #8
 800597a:	bd80      	pop	{r7, pc}

0800597c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b088      	sub	sp, #32
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d101      	bne.n	800598e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e301      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2201      	movs	r2, #1
 8005994:	4013      	ands	r3, r2
 8005996:	d100      	bne.n	800599a <HAL_RCC_OscConfig+0x1e>
 8005998:	e08d      	b.n	8005ab6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800599a:	4bc3      	ldr	r3, [pc, #780]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	220c      	movs	r2, #12
 80059a0:	4013      	ands	r3, r2
 80059a2:	2b04      	cmp	r3, #4
 80059a4:	d00e      	beq.n	80059c4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80059a6:	4bc0      	ldr	r3, [pc, #768]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	220c      	movs	r2, #12
 80059ac:	4013      	ands	r3, r2
 80059ae:	2b08      	cmp	r3, #8
 80059b0:	d116      	bne.n	80059e0 <HAL_RCC_OscConfig+0x64>
 80059b2:	4bbd      	ldr	r3, [pc, #756]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	2380      	movs	r3, #128	@ 0x80
 80059b8:	025b      	lsls	r3, r3, #9
 80059ba:	401a      	ands	r2, r3
 80059bc:	2380      	movs	r3, #128	@ 0x80
 80059be:	025b      	lsls	r3, r3, #9
 80059c0:	429a      	cmp	r2, r3
 80059c2:	d10d      	bne.n	80059e0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059c4:	4bb8      	ldr	r3, [pc, #736]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	2380      	movs	r3, #128	@ 0x80
 80059ca:	029b      	lsls	r3, r3, #10
 80059cc:	4013      	ands	r3, r2
 80059ce:	d100      	bne.n	80059d2 <HAL_RCC_OscConfig+0x56>
 80059d0:	e070      	b.n	8005ab4 <HAL_RCC_OscConfig+0x138>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d000      	beq.n	80059dc <HAL_RCC_OscConfig+0x60>
 80059da:	e06b      	b.n	8005ab4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e2d8      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d107      	bne.n	80059f8 <HAL_RCC_OscConfig+0x7c>
 80059e8:	4baf      	ldr	r3, [pc, #700]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	4bae      	ldr	r3, [pc, #696]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 80059ee:	2180      	movs	r1, #128	@ 0x80
 80059f0:	0249      	lsls	r1, r1, #9
 80059f2:	430a      	orrs	r2, r1
 80059f4:	601a      	str	r2, [r3, #0]
 80059f6:	e02f      	b.n	8005a58 <HAL_RCC_OscConfig+0xdc>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d10c      	bne.n	8005a1a <HAL_RCC_OscConfig+0x9e>
 8005a00:	4ba9      	ldr	r3, [pc, #676]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	4ba8      	ldr	r3, [pc, #672]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a06:	49a9      	ldr	r1, [pc, #676]	@ (8005cac <HAL_RCC_OscConfig+0x330>)
 8005a08:	400a      	ands	r2, r1
 8005a0a:	601a      	str	r2, [r3, #0]
 8005a0c:	4ba6      	ldr	r3, [pc, #664]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	4ba5      	ldr	r3, [pc, #660]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a12:	49a7      	ldr	r1, [pc, #668]	@ (8005cb0 <HAL_RCC_OscConfig+0x334>)
 8005a14:	400a      	ands	r2, r1
 8005a16:	601a      	str	r2, [r3, #0]
 8005a18:	e01e      	b.n	8005a58 <HAL_RCC_OscConfig+0xdc>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	2b05      	cmp	r3, #5
 8005a20:	d10e      	bne.n	8005a40 <HAL_RCC_OscConfig+0xc4>
 8005a22:	4ba1      	ldr	r3, [pc, #644]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	4ba0      	ldr	r3, [pc, #640]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a28:	2180      	movs	r1, #128	@ 0x80
 8005a2a:	02c9      	lsls	r1, r1, #11
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	601a      	str	r2, [r3, #0]
 8005a30:	4b9d      	ldr	r3, [pc, #628]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	4b9c      	ldr	r3, [pc, #624]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a36:	2180      	movs	r1, #128	@ 0x80
 8005a38:	0249      	lsls	r1, r1, #9
 8005a3a:	430a      	orrs	r2, r1
 8005a3c:	601a      	str	r2, [r3, #0]
 8005a3e:	e00b      	b.n	8005a58 <HAL_RCC_OscConfig+0xdc>
 8005a40:	4b99      	ldr	r3, [pc, #612]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	4b98      	ldr	r3, [pc, #608]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a46:	4999      	ldr	r1, [pc, #612]	@ (8005cac <HAL_RCC_OscConfig+0x330>)
 8005a48:	400a      	ands	r2, r1
 8005a4a:	601a      	str	r2, [r3, #0]
 8005a4c:	4b96      	ldr	r3, [pc, #600]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	4b95      	ldr	r3, [pc, #596]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a52:	4997      	ldr	r1, [pc, #604]	@ (8005cb0 <HAL_RCC_OscConfig+0x334>)
 8005a54:	400a      	ands	r2, r1
 8005a56:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d014      	beq.n	8005a8a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a60:	f7ff fd06 	bl	8005470 <HAL_GetTick>
 8005a64:	0003      	movs	r3, r0
 8005a66:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a68:	e008      	b.n	8005a7c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a6a:	f7ff fd01 	bl	8005470 <HAL_GetTick>
 8005a6e:	0002      	movs	r2, r0
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	2b64      	cmp	r3, #100	@ 0x64
 8005a76:	d901      	bls.n	8005a7c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005a78:	2303      	movs	r3, #3
 8005a7a:	e28a      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a7c:	4b8a      	ldr	r3, [pc, #552]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	2380      	movs	r3, #128	@ 0x80
 8005a82:	029b      	lsls	r3, r3, #10
 8005a84:	4013      	ands	r3, r2
 8005a86:	d0f0      	beq.n	8005a6a <HAL_RCC_OscConfig+0xee>
 8005a88:	e015      	b.n	8005ab6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a8a:	f7ff fcf1 	bl	8005470 <HAL_GetTick>
 8005a8e:	0003      	movs	r3, r0
 8005a90:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a92:	e008      	b.n	8005aa6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a94:	f7ff fcec 	bl	8005470 <HAL_GetTick>
 8005a98:	0002      	movs	r2, r0
 8005a9a:	69bb      	ldr	r3, [r7, #24]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	2b64      	cmp	r3, #100	@ 0x64
 8005aa0:	d901      	bls.n	8005aa6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e275      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005aa6:	4b80      	ldr	r3, [pc, #512]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	2380      	movs	r3, #128	@ 0x80
 8005aac:	029b      	lsls	r3, r3, #10
 8005aae:	4013      	ands	r3, r2
 8005ab0:	d1f0      	bne.n	8005a94 <HAL_RCC_OscConfig+0x118>
 8005ab2:	e000      	b.n	8005ab6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ab4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	2202      	movs	r2, #2
 8005abc:	4013      	ands	r3, r2
 8005abe:	d100      	bne.n	8005ac2 <HAL_RCC_OscConfig+0x146>
 8005ac0:	e069      	b.n	8005b96 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005ac2:	4b79      	ldr	r3, [pc, #484]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	220c      	movs	r2, #12
 8005ac8:	4013      	ands	r3, r2
 8005aca:	d00b      	beq.n	8005ae4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005acc:	4b76      	ldr	r3, [pc, #472]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	220c      	movs	r2, #12
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	2b08      	cmp	r3, #8
 8005ad6:	d11c      	bne.n	8005b12 <HAL_RCC_OscConfig+0x196>
 8005ad8:	4b73      	ldr	r3, [pc, #460]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	2380      	movs	r3, #128	@ 0x80
 8005ade:	025b      	lsls	r3, r3, #9
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	d116      	bne.n	8005b12 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ae4:	4b70      	ldr	r3, [pc, #448]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2202      	movs	r2, #2
 8005aea:	4013      	ands	r3, r2
 8005aec:	d005      	beq.n	8005afa <HAL_RCC_OscConfig+0x17e>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d001      	beq.n	8005afa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e24b      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005afa:	4b6b      	ldr	r3, [pc, #428]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	22f8      	movs	r2, #248	@ 0xf8
 8005b00:	4393      	bics	r3, r2
 8005b02:	0019      	movs	r1, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	691b      	ldr	r3, [r3, #16]
 8005b08:	00da      	lsls	r2, r3, #3
 8005b0a:	4b67      	ldr	r3, [pc, #412]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005b0c:	430a      	orrs	r2, r1
 8005b0e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b10:	e041      	b.n	8005b96 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d024      	beq.n	8005b64 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b1a:	4b63      	ldr	r3, [pc, #396]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	4b62      	ldr	r3, [pc, #392]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005b20:	2101      	movs	r1, #1
 8005b22:	430a      	orrs	r2, r1
 8005b24:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b26:	f7ff fca3 	bl	8005470 <HAL_GetTick>
 8005b2a:	0003      	movs	r3, r0
 8005b2c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b2e:	e008      	b.n	8005b42 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b30:	f7ff fc9e 	bl	8005470 <HAL_GetTick>
 8005b34:	0002      	movs	r2, r0
 8005b36:	69bb      	ldr	r3, [r7, #24]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d901      	bls.n	8005b42 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e227      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b42:	4b59      	ldr	r3, [pc, #356]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2202      	movs	r2, #2
 8005b48:	4013      	ands	r3, r2
 8005b4a:	d0f1      	beq.n	8005b30 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b4c:	4b56      	ldr	r3, [pc, #344]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	22f8      	movs	r2, #248	@ 0xf8
 8005b52:	4393      	bics	r3, r2
 8005b54:	0019      	movs	r1, r3
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	691b      	ldr	r3, [r3, #16]
 8005b5a:	00da      	lsls	r2, r3, #3
 8005b5c:	4b52      	ldr	r3, [pc, #328]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	601a      	str	r2, [r3, #0]
 8005b62:	e018      	b.n	8005b96 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b64:	4b50      	ldr	r3, [pc, #320]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	4b4f      	ldr	r3, [pc, #316]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005b6a:	2101      	movs	r1, #1
 8005b6c:	438a      	bics	r2, r1
 8005b6e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b70:	f7ff fc7e 	bl	8005470 <HAL_GetTick>
 8005b74:	0003      	movs	r3, r0
 8005b76:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b78:	e008      	b.n	8005b8c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b7a:	f7ff fc79 	bl	8005470 <HAL_GetTick>
 8005b7e:	0002      	movs	r2, r0
 8005b80:	69bb      	ldr	r3, [r7, #24]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d901      	bls.n	8005b8c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e202      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b8c:	4b46      	ldr	r3, [pc, #280]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2202      	movs	r2, #2
 8005b92:	4013      	ands	r3, r2
 8005b94:	d1f1      	bne.n	8005b7a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	2208      	movs	r2, #8
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	d036      	beq.n	8005c0e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	69db      	ldr	r3, [r3, #28]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d019      	beq.n	8005bdc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ba8:	4b3f      	ldr	r3, [pc, #252]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005baa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005bac:	4b3e      	ldr	r3, [pc, #248]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005bae:	2101      	movs	r1, #1
 8005bb0:	430a      	orrs	r2, r1
 8005bb2:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bb4:	f7ff fc5c 	bl	8005470 <HAL_GetTick>
 8005bb8:	0003      	movs	r3, r0
 8005bba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bbc:	e008      	b.n	8005bd0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bbe:	f7ff fc57 	bl	8005470 <HAL_GetTick>
 8005bc2:	0002      	movs	r2, r0
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	d901      	bls.n	8005bd0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e1e0      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bd0:	4b35      	ldr	r3, [pc, #212]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd4:	2202      	movs	r2, #2
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	d0f1      	beq.n	8005bbe <HAL_RCC_OscConfig+0x242>
 8005bda:	e018      	b.n	8005c0e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bdc:	4b32      	ldr	r3, [pc, #200]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005bde:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005be0:	4b31      	ldr	r3, [pc, #196]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005be2:	2101      	movs	r1, #1
 8005be4:	438a      	bics	r2, r1
 8005be6:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005be8:	f7ff fc42 	bl	8005470 <HAL_GetTick>
 8005bec:	0003      	movs	r3, r0
 8005bee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bf0:	e008      	b.n	8005c04 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bf2:	f7ff fc3d 	bl	8005470 <HAL_GetTick>
 8005bf6:	0002      	movs	r2, r0
 8005bf8:	69bb      	ldr	r3, [r7, #24]
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d901      	bls.n	8005c04 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e1c6      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c04:	4b28      	ldr	r3, [pc, #160]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c08:	2202      	movs	r2, #2
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	d1f1      	bne.n	8005bf2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2204      	movs	r2, #4
 8005c14:	4013      	ands	r3, r2
 8005c16:	d100      	bne.n	8005c1a <HAL_RCC_OscConfig+0x29e>
 8005c18:	e0b4      	b.n	8005d84 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c1a:	201f      	movs	r0, #31
 8005c1c:	183b      	adds	r3, r7, r0
 8005c1e:	2200      	movs	r2, #0
 8005c20:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c22:	4b21      	ldr	r3, [pc, #132]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005c24:	69da      	ldr	r2, [r3, #28]
 8005c26:	2380      	movs	r3, #128	@ 0x80
 8005c28:	055b      	lsls	r3, r3, #21
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	d110      	bne.n	8005c50 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c2e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005c30:	69da      	ldr	r2, [r3, #28]
 8005c32:	4b1d      	ldr	r3, [pc, #116]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005c34:	2180      	movs	r1, #128	@ 0x80
 8005c36:	0549      	lsls	r1, r1, #21
 8005c38:	430a      	orrs	r2, r1
 8005c3a:	61da      	str	r2, [r3, #28]
 8005c3c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005c3e:	69da      	ldr	r2, [r3, #28]
 8005c40:	2380      	movs	r3, #128	@ 0x80
 8005c42:	055b      	lsls	r3, r3, #21
 8005c44:	4013      	ands	r3, r2
 8005c46:	60fb      	str	r3, [r7, #12]
 8005c48:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005c4a:	183b      	adds	r3, r7, r0
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c50:	4b18      	ldr	r3, [pc, #96]	@ (8005cb4 <HAL_RCC_OscConfig+0x338>)
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	2380      	movs	r3, #128	@ 0x80
 8005c56:	005b      	lsls	r3, r3, #1
 8005c58:	4013      	ands	r3, r2
 8005c5a:	d11a      	bne.n	8005c92 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c5c:	4b15      	ldr	r3, [pc, #84]	@ (8005cb4 <HAL_RCC_OscConfig+0x338>)
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	4b14      	ldr	r3, [pc, #80]	@ (8005cb4 <HAL_RCC_OscConfig+0x338>)
 8005c62:	2180      	movs	r1, #128	@ 0x80
 8005c64:	0049      	lsls	r1, r1, #1
 8005c66:	430a      	orrs	r2, r1
 8005c68:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c6a:	f7ff fc01 	bl	8005470 <HAL_GetTick>
 8005c6e:	0003      	movs	r3, r0
 8005c70:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c72:	e008      	b.n	8005c86 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c74:	f7ff fbfc 	bl	8005470 <HAL_GetTick>
 8005c78:	0002      	movs	r2, r0
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	2b64      	cmp	r3, #100	@ 0x64
 8005c80:	d901      	bls.n	8005c86 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	e185      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c86:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb4 <HAL_RCC_OscConfig+0x338>)
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	2380      	movs	r3, #128	@ 0x80
 8005c8c:	005b      	lsls	r3, r3, #1
 8005c8e:	4013      	ands	r3, r2
 8005c90:	d0f0      	beq.n	8005c74 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d10e      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x33c>
 8005c9a:	4b03      	ldr	r3, [pc, #12]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005c9c:	6a1a      	ldr	r2, [r3, #32]
 8005c9e:	4b02      	ldr	r3, [pc, #8]	@ (8005ca8 <HAL_RCC_OscConfig+0x32c>)
 8005ca0:	2101      	movs	r1, #1
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	621a      	str	r2, [r3, #32]
 8005ca6:	e035      	b.n	8005d14 <HAL_RCC_OscConfig+0x398>
 8005ca8:	40021000 	.word	0x40021000
 8005cac:	fffeffff 	.word	0xfffeffff
 8005cb0:	fffbffff 	.word	0xfffbffff
 8005cb4:	40007000 	.word	0x40007000
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d10c      	bne.n	8005cda <HAL_RCC_OscConfig+0x35e>
 8005cc0:	4bb6      	ldr	r3, [pc, #728]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005cc2:	6a1a      	ldr	r2, [r3, #32]
 8005cc4:	4bb5      	ldr	r3, [pc, #724]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005cc6:	2101      	movs	r1, #1
 8005cc8:	438a      	bics	r2, r1
 8005cca:	621a      	str	r2, [r3, #32]
 8005ccc:	4bb3      	ldr	r3, [pc, #716]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005cce:	6a1a      	ldr	r2, [r3, #32]
 8005cd0:	4bb2      	ldr	r3, [pc, #712]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005cd2:	2104      	movs	r1, #4
 8005cd4:	438a      	bics	r2, r1
 8005cd6:	621a      	str	r2, [r3, #32]
 8005cd8:	e01c      	b.n	8005d14 <HAL_RCC_OscConfig+0x398>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	2b05      	cmp	r3, #5
 8005ce0:	d10c      	bne.n	8005cfc <HAL_RCC_OscConfig+0x380>
 8005ce2:	4bae      	ldr	r3, [pc, #696]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005ce4:	6a1a      	ldr	r2, [r3, #32]
 8005ce6:	4bad      	ldr	r3, [pc, #692]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005ce8:	2104      	movs	r1, #4
 8005cea:	430a      	orrs	r2, r1
 8005cec:	621a      	str	r2, [r3, #32]
 8005cee:	4bab      	ldr	r3, [pc, #684]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005cf0:	6a1a      	ldr	r2, [r3, #32]
 8005cf2:	4baa      	ldr	r3, [pc, #680]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005cf4:	2101      	movs	r1, #1
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	621a      	str	r2, [r3, #32]
 8005cfa:	e00b      	b.n	8005d14 <HAL_RCC_OscConfig+0x398>
 8005cfc:	4ba7      	ldr	r3, [pc, #668]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005cfe:	6a1a      	ldr	r2, [r3, #32]
 8005d00:	4ba6      	ldr	r3, [pc, #664]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005d02:	2101      	movs	r1, #1
 8005d04:	438a      	bics	r2, r1
 8005d06:	621a      	str	r2, [r3, #32]
 8005d08:	4ba4      	ldr	r3, [pc, #656]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005d0a:	6a1a      	ldr	r2, [r3, #32]
 8005d0c:	4ba3      	ldr	r3, [pc, #652]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005d0e:	2104      	movs	r1, #4
 8005d10:	438a      	bics	r2, r1
 8005d12:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d014      	beq.n	8005d46 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d1c:	f7ff fba8 	bl	8005470 <HAL_GetTick>
 8005d20:	0003      	movs	r3, r0
 8005d22:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d24:	e009      	b.n	8005d3a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d26:	f7ff fba3 	bl	8005470 <HAL_GetTick>
 8005d2a:	0002      	movs	r2, r0
 8005d2c:	69bb      	ldr	r3, [r7, #24]
 8005d2e:	1ad3      	subs	r3, r2, r3
 8005d30:	4a9b      	ldr	r2, [pc, #620]	@ (8005fa0 <HAL_RCC_OscConfig+0x624>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d901      	bls.n	8005d3a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	e12b      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d3a:	4b98      	ldr	r3, [pc, #608]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005d3c:	6a1b      	ldr	r3, [r3, #32]
 8005d3e:	2202      	movs	r2, #2
 8005d40:	4013      	ands	r3, r2
 8005d42:	d0f0      	beq.n	8005d26 <HAL_RCC_OscConfig+0x3aa>
 8005d44:	e013      	b.n	8005d6e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d46:	f7ff fb93 	bl	8005470 <HAL_GetTick>
 8005d4a:	0003      	movs	r3, r0
 8005d4c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d4e:	e009      	b.n	8005d64 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d50:	f7ff fb8e 	bl	8005470 <HAL_GetTick>
 8005d54:	0002      	movs	r2, r0
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	1ad3      	subs	r3, r2, r3
 8005d5a:	4a91      	ldr	r2, [pc, #580]	@ (8005fa0 <HAL_RCC_OscConfig+0x624>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d901      	bls.n	8005d64 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8005d60:	2303      	movs	r3, #3
 8005d62:	e116      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d64:	4b8d      	ldr	r3, [pc, #564]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005d66:	6a1b      	ldr	r3, [r3, #32]
 8005d68:	2202      	movs	r2, #2
 8005d6a:	4013      	ands	r3, r2
 8005d6c:	d1f0      	bne.n	8005d50 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005d6e:	231f      	movs	r3, #31
 8005d70:	18fb      	adds	r3, r7, r3
 8005d72:	781b      	ldrb	r3, [r3, #0]
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d105      	bne.n	8005d84 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d78:	4b88      	ldr	r3, [pc, #544]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005d7a:	69da      	ldr	r2, [r3, #28]
 8005d7c:	4b87      	ldr	r3, [pc, #540]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005d7e:	4989      	ldr	r1, [pc, #548]	@ (8005fa4 <HAL_RCC_OscConfig+0x628>)
 8005d80:	400a      	ands	r2, r1
 8005d82:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2210      	movs	r2, #16
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	d063      	beq.n	8005e56 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	695b      	ldr	r3, [r3, #20]
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d12a      	bne.n	8005dec <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005d96:	4b81      	ldr	r3, [pc, #516]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005d98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d9a:	4b80      	ldr	r3, [pc, #512]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005d9c:	2104      	movs	r1, #4
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8005da2:	4b7e      	ldr	r3, [pc, #504]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005da4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005da6:	4b7d      	ldr	r3, [pc, #500]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005da8:	2101      	movs	r1, #1
 8005daa:	430a      	orrs	r2, r1
 8005dac:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dae:	f7ff fb5f 	bl	8005470 <HAL_GetTick>
 8005db2:	0003      	movs	r3, r0
 8005db4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005db6:	e008      	b.n	8005dca <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005db8:	f7ff fb5a 	bl	8005470 <HAL_GetTick>
 8005dbc:	0002      	movs	r2, r0
 8005dbe:	69bb      	ldr	r3, [r7, #24]
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d901      	bls.n	8005dca <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	e0e3      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005dca:	4b74      	ldr	r3, [pc, #464]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dce:	2202      	movs	r2, #2
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	d0f1      	beq.n	8005db8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005dd4:	4b71      	ldr	r3, [pc, #452]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005dd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dd8:	22f8      	movs	r2, #248	@ 0xf8
 8005dda:	4393      	bics	r3, r2
 8005ddc:	0019      	movs	r1, r3
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	00da      	lsls	r2, r3, #3
 8005de4:	4b6d      	ldr	r3, [pc, #436]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005de6:	430a      	orrs	r2, r1
 8005de8:	635a      	str	r2, [r3, #52]	@ 0x34
 8005dea:	e034      	b.n	8005e56 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	695b      	ldr	r3, [r3, #20]
 8005df0:	3305      	adds	r3, #5
 8005df2:	d111      	bne.n	8005e18 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005df4:	4b69      	ldr	r3, [pc, #420]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005df6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005df8:	4b68      	ldr	r3, [pc, #416]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005dfa:	2104      	movs	r1, #4
 8005dfc:	438a      	bics	r2, r1
 8005dfe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005e00:	4b66      	ldr	r3, [pc, #408]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e04:	22f8      	movs	r2, #248	@ 0xf8
 8005e06:	4393      	bics	r3, r2
 8005e08:	0019      	movs	r1, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	699b      	ldr	r3, [r3, #24]
 8005e0e:	00da      	lsls	r2, r3, #3
 8005e10:	4b62      	ldr	r3, [pc, #392]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005e12:	430a      	orrs	r2, r1
 8005e14:	635a      	str	r2, [r3, #52]	@ 0x34
 8005e16:	e01e      	b.n	8005e56 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005e18:	4b60      	ldr	r3, [pc, #384]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005e1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e1c:	4b5f      	ldr	r3, [pc, #380]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005e1e:	2104      	movs	r1, #4
 8005e20:	430a      	orrs	r2, r1
 8005e22:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005e24:	4b5d      	ldr	r3, [pc, #372]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005e26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e28:	4b5c      	ldr	r3, [pc, #368]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005e2a:	2101      	movs	r1, #1
 8005e2c:	438a      	bics	r2, r1
 8005e2e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e30:	f7ff fb1e 	bl	8005470 <HAL_GetTick>
 8005e34:	0003      	movs	r3, r0
 8005e36:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005e38:	e008      	b.n	8005e4c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005e3a:	f7ff fb19 	bl	8005470 <HAL_GetTick>
 8005e3e:	0002      	movs	r2, r0
 8005e40:	69bb      	ldr	r3, [r7, #24]
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d901      	bls.n	8005e4c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e0a2      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005e4c:	4b53      	ldr	r3, [pc, #332]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e50:	2202      	movs	r2, #2
 8005e52:	4013      	ands	r3, r2
 8005e54:	d1f1      	bne.n	8005e3a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a1b      	ldr	r3, [r3, #32]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d100      	bne.n	8005e60 <HAL_RCC_OscConfig+0x4e4>
 8005e5e:	e097      	b.n	8005f90 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e60:	4b4e      	ldr	r3, [pc, #312]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	220c      	movs	r2, #12
 8005e66:	4013      	ands	r3, r2
 8005e68:	2b08      	cmp	r3, #8
 8005e6a:	d100      	bne.n	8005e6e <HAL_RCC_OscConfig+0x4f2>
 8005e6c:	e06b      	b.n	8005f46 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a1b      	ldr	r3, [r3, #32]
 8005e72:	2b02      	cmp	r3, #2
 8005e74:	d14c      	bne.n	8005f10 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e76:	4b49      	ldr	r3, [pc, #292]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	4b48      	ldr	r3, [pc, #288]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005e7c:	494a      	ldr	r1, [pc, #296]	@ (8005fa8 <HAL_RCC_OscConfig+0x62c>)
 8005e7e:	400a      	ands	r2, r1
 8005e80:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e82:	f7ff faf5 	bl	8005470 <HAL_GetTick>
 8005e86:	0003      	movs	r3, r0
 8005e88:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e8a:	e008      	b.n	8005e9e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e8c:	f7ff faf0 	bl	8005470 <HAL_GetTick>
 8005e90:	0002      	movs	r2, r0
 8005e92:	69bb      	ldr	r3, [r7, #24]
 8005e94:	1ad3      	subs	r3, r2, r3
 8005e96:	2b02      	cmp	r3, #2
 8005e98:	d901      	bls.n	8005e9e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e079      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e9e:	4b3f      	ldr	r3, [pc, #252]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	2380      	movs	r3, #128	@ 0x80
 8005ea4:	049b      	lsls	r3, r3, #18
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	d1f0      	bne.n	8005e8c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005eaa:	4b3c      	ldr	r3, [pc, #240]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eae:	220f      	movs	r2, #15
 8005eb0:	4393      	bics	r3, r2
 8005eb2:	0019      	movs	r1, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eb8:	4b38      	ldr	r3, [pc, #224]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005eba:	430a      	orrs	r2, r1
 8005ebc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005ebe:	4b37      	ldr	r3, [pc, #220]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	4a3a      	ldr	r2, [pc, #232]	@ (8005fac <HAL_RCC_OscConfig+0x630>)
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	0019      	movs	r1, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed0:	431a      	orrs	r2, r3
 8005ed2:	4b32      	ldr	r3, [pc, #200]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005ed4:	430a      	orrs	r2, r1
 8005ed6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ed8:	4b30      	ldr	r3, [pc, #192]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	4b2f      	ldr	r3, [pc, #188]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005ede:	2180      	movs	r1, #128	@ 0x80
 8005ee0:	0449      	lsls	r1, r1, #17
 8005ee2:	430a      	orrs	r2, r1
 8005ee4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ee6:	f7ff fac3 	bl	8005470 <HAL_GetTick>
 8005eea:	0003      	movs	r3, r0
 8005eec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005eee:	e008      	b.n	8005f02 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ef0:	f7ff fabe 	bl	8005470 <HAL_GetTick>
 8005ef4:	0002      	movs	r2, r0
 8005ef6:	69bb      	ldr	r3, [r7, #24]
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d901      	bls.n	8005f02 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8005efe:	2303      	movs	r3, #3
 8005f00:	e047      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005f02:	4b26      	ldr	r3, [pc, #152]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	2380      	movs	r3, #128	@ 0x80
 8005f08:	049b      	lsls	r3, r3, #18
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	d0f0      	beq.n	8005ef0 <HAL_RCC_OscConfig+0x574>
 8005f0e:	e03f      	b.n	8005f90 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f10:	4b22      	ldr	r3, [pc, #136]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	4b21      	ldr	r3, [pc, #132]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005f16:	4924      	ldr	r1, [pc, #144]	@ (8005fa8 <HAL_RCC_OscConfig+0x62c>)
 8005f18:	400a      	ands	r2, r1
 8005f1a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f1c:	f7ff faa8 	bl	8005470 <HAL_GetTick>
 8005f20:	0003      	movs	r3, r0
 8005f22:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f24:	e008      	b.n	8005f38 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f26:	f7ff faa3 	bl	8005470 <HAL_GetTick>
 8005f2a:	0002      	movs	r2, r0
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	1ad3      	subs	r3, r2, r3
 8005f30:	2b02      	cmp	r3, #2
 8005f32:	d901      	bls.n	8005f38 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8005f34:	2303      	movs	r3, #3
 8005f36:	e02c      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f38:	4b18      	ldr	r3, [pc, #96]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	2380      	movs	r3, #128	@ 0x80
 8005f3e:	049b      	lsls	r3, r3, #18
 8005f40:	4013      	ands	r3, r2
 8005f42:	d1f0      	bne.n	8005f26 <HAL_RCC_OscConfig+0x5aa>
 8005f44:	e024      	b.n	8005f90 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6a1b      	ldr	r3, [r3, #32]
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d101      	bne.n	8005f52 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e01f      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005f52:	4b12      	ldr	r3, [pc, #72]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005f58:	4b10      	ldr	r3, [pc, #64]	@ (8005f9c <HAL_RCC_OscConfig+0x620>)
 8005f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f5c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f5e:	697a      	ldr	r2, [r7, #20]
 8005f60:	2380      	movs	r3, #128	@ 0x80
 8005f62:	025b      	lsls	r3, r3, #9
 8005f64:	401a      	ands	r2, r3
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d10e      	bne.n	8005f8c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	220f      	movs	r2, #15
 8005f72:	401a      	ands	r2, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d107      	bne.n	8005f8c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	23f0      	movs	r3, #240	@ 0xf0
 8005f80:	039b      	lsls	r3, r3, #14
 8005f82:	401a      	ands	r2, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d001      	beq.n	8005f90 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e000      	b.n	8005f92 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	0018      	movs	r0, r3
 8005f94:	46bd      	mov	sp, r7
 8005f96:	b008      	add	sp, #32
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	46c0      	nop			@ (mov r8, r8)
 8005f9c:	40021000 	.word	0x40021000
 8005fa0:	00001388 	.word	0x00001388
 8005fa4:	efffffff 	.word	0xefffffff
 8005fa8:	feffffff 	.word	0xfeffffff
 8005fac:	ffc2ffff 	.word	0xffc2ffff

08005fb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b084      	sub	sp, #16
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e0b3      	b.n	800612c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005fc4:	4b5b      	ldr	r3, [pc, #364]	@ (8006134 <HAL_RCC_ClockConfig+0x184>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2201      	movs	r2, #1
 8005fca:	4013      	ands	r3, r2
 8005fcc:	683a      	ldr	r2, [r7, #0]
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d911      	bls.n	8005ff6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fd2:	4b58      	ldr	r3, [pc, #352]	@ (8006134 <HAL_RCC_ClockConfig+0x184>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	4393      	bics	r3, r2
 8005fda:	0019      	movs	r1, r3
 8005fdc:	4b55      	ldr	r3, [pc, #340]	@ (8006134 <HAL_RCC_ClockConfig+0x184>)
 8005fde:	683a      	ldr	r2, [r7, #0]
 8005fe0:	430a      	orrs	r2, r1
 8005fe2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fe4:	4b53      	ldr	r3, [pc, #332]	@ (8006134 <HAL_RCC_ClockConfig+0x184>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2201      	movs	r2, #1
 8005fea:	4013      	ands	r3, r2
 8005fec:	683a      	ldr	r2, [r7, #0]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d001      	beq.n	8005ff6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e09a      	b.n	800612c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	d015      	beq.n	800602c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2204      	movs	r2, #4
 8006006:	4013      	ands	r3, r2
 8006008:	d006      	beq.n	8006018 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800600a:	4b4b      	ldr	r3, [pc, #300]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 800600c:	685a      	ldr	r2, [r3, #4]
 800600e:	4b4a      	ldr	r3, [pc, #296]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 8006010:	21e0      	movs	r1, #224	@ 0xe0
 8006012:	00c9      	lsls	r1, r1, #3
 8006014:	430a      	orrs	r2, r1
 8006016:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006018:	4b47      	ldr	r3, [pc, #284]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	22f0      	movs	r2, #240	@ 0xf0
 800601e:	4393      	bics	r3, r2
 8006020:	0019      	movs	r1, r3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	689a      	ldr	r2, [r3, #8]
 8006026:	4b44      	ldr	r3, [pc, #272]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 8006028:	430a      	orrs	r2, r1
 800602a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2201      	movs	r2, #1
 8006032:	4013      	ands	r3, r2
 8006034:	d040      	beq.n	80060b8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	2b01      	cmp	r3, #1
 800603c:	d107      	bne.n	800604e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800603e:	4b3e      	ldr	r3, [pc, #248]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	2380      	movs	r3, #128	@ 0x80
 8006044:	029b      	lsls	r3, r3, #10
 8006046:	4013      	ands	r3, r2
 8006048:	d114      	bne.n	8006074 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e06e      	b.n	800612c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	2b02      	cmp	r3, #2
 8006054:	d107      	bne.n	8006066 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006056:	4b38      	ldr	r3, [pc, #224]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	2380      	movs	r3, #128	@ 0x80
 800605c:	049b      	lsls	r3, r3, #18
 800605e:	4013      	ands	r3, r2
 8006060:	d108      	bne.n	8006074 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e062      	b.n	800612c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006066:	4b34      	ldr	r3, [pc, #208]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2202      	movs	r2, #2
 800606c:	4013      	ands	r3, r2
 800606e:	d101      	bne.n	8006074 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	e05b      	b.n	800612c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006074:	4b30      	ldr	r3, [pc, #192]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	2203      	movs	r2, #3
 800607a:	4393      	bics	r3, r2
 800607c:	0019      	movs	r1, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	685a      	ldr	r2, [r3, #4]
 8006082:	4b2d      	ldr	r3, [pc, #180]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 8006084:	430a      	orrs	r2, r1
 8006086:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006088:	f7ff f9f2 	bl	8005470 <HAL_GetTick>
 800608c:	0003      	movs	r3, r0
 800608e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006090:	e009      	b.n	80060a6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006092:	f7ff f9ed 	bl	8005470 <HAL_GetTick>
 8006096:	0002      	movs	r2, r0
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	1ad3      	subs	r3, r2, r3
 800609c:	4a27      	ldr	r2, [pc, #156]	@ (800613c <HAL_RCC_ClockConfig+0x18c>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e042      	b.n	800612c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060a6:	4b24      	ldr	r3, [pc, #144]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	220c      	movs	r2, #12
 80060ac:	401a      	ands	r2, r3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d1ec      	bne.n	8006092 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80060b8:	4b1e      	ldr	r3, [pc, #120]	@ (8006134 <HAL_RCC_ClockConfig+0x184>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2201      	movs	r2, #1
 80060be:	4013      	ands	r3, r2
 80060c0:	683a      	ldr	r2, [r7, #0]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d211      	bcs.n	80060ea <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060c6:	4b1b      	ldr	r3, [pc, #108]	@ (8006134 <HAL_RCC_ClockConfig+0x184>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2201      	movs	r2, #1
 80060cc:	4393      	bics	r3, r2
 80060ce:	0019      	movs	r1, r3
 80060d0:	4b18      	ldr	r3, [pc, #96]	@ (8006134 <HAL_RCC_ClockConfig+0x184>)
 80060d2:	683a      	ldr	r2, [r7, #0]
 80060d4:	430a      	orrs	r2, r1
 80060d6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060d8:	4b16      	ldr	r3, [pc, #88]	@ (8006134 <HAL_RCC_ClockConfig+0x184>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2201      	movs	r2, #1
 80060de:	4013      	ands	r3, r2
 80060e0:	683a      	ldr	r2, [r7, #0]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d001      	beq.n	80060ea <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e020      	b.n	800612c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	2204      	movs	r2, #4
 80060f0:	4013      	ands	r3, r2
 80060f2:	d009      	beq.n	8006108 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80060f4:	4b10      	ldr	r3, [pc, #64]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	4a11      	ldr	r2, [pc, #68]	@ (8006140 <HAL_RCC_ClockConfig+0x190>)
 80060fa:	4013      	ands	r3, r2
 80060fc:	0019      	movs	r1, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	68da      	ldr	r2, [r3, #12]
 8006102:	4b0d      	ldr	r3, [pc, #52]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 8006104:	430a      	orrs	r2, r1
 8006106:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006108:	f000 f820 	bl	800614c <HAL_RCC_GetSysClockFreq>
 800610c:	0001      	movs	r1, r0
 800610e:	4b0a      	ldr	r3, [pc, #40]	@ (8006138 <HAL_RCC_ClockConfig+0x188>)
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	091b      	lsrs	r3, r3, #4
 8006114:	220f      	movs	r2, #15
 8006116:	4013      	ands	r3, r2
 8006118:	4a0a      	ldr	r2, [pc, #40]	@ (8006144 <HAL_RCC_ClockConfig+0x194>)
 800611a:	5cd3      	ldrb	r3, [r2, r3]
 800611c:	000a      	movs	r2, r1
 800611e:	40da      	lsrs	r2, r3
 8006120:	4b09      	ldr	r3, [pc, #36]	@ (8006148 <HAL_RCC_ClockConfig+0x198>)
 8006122:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006124:	2003      	movs	r0, #3
 8006126:	f7fd ff0b 	bl	8003f40 <HAL_InitTick>
  
  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	0018      	movs	r0, r3
 800612e:	46bd      	mov	sp, r7
 8006130:	b004      	add	sp, #16
 8006132:	bd80      	pop	{r7, pc}
 8006134:	40022000 	.word	0x40022000
 8006138:	40021000 	.word	0x40021000
 800613c:	00001388 	.word	0x00001388
 8006140:	fffff8ff 	.word	0xfffff8ff
 8006144:	080068b4 	.word	0x080068b4
 8006148:	20000050 	.word	0x20000050

0800614c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b086      	sub	sp, #24
 8006150:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006152:	2300      	movs	r3, #0
 8006154:	60fb      	str	r3, [r7, #12]
 8006156:	2300      	movs	r3, #0
 8006158:	60bb      	str	r3, [r7, #8]
 800615a:	2300      	movs	r3, #0
 800615c:	617b      	str	r3, [r7, #20]
 800615e:	2300      	movs	r3, #0
 8006160:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006162:	2300      	movs	r3, #0
 8006164:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8006166:	4b20      	ldr	r3, [pc, #128]	@ (80061e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	220c      	movs	r2, #12
 8006170:	4013      	ands	r3, r2
 8006172:	2b04      	cmp	r3, #4
 8006174:	d002      	beq.n	800617c <HAL_RCC_GetSysClockFreq+0x30>
 8006176:	2b08      	cmp	r3, #8
 8006178:	d003      	beq.n	8006182 <HAL_RCC_GetSysClockFreq+0x36>
 800617a:	e02c      	b.n	80061d6 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800617c:	4b1b      	ldr	r3, [pc, #108]	@ (80061ec <HAL_RCC_GetSysClockFreq+0xa0>)
 800617e:	613b      	str	r3, [r7, #16]
      break;
 8006180:	e02c      	b.n	80061dc <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	0c9b      	lsrs	r3, r3, #18
 8006186:	220f      	movs	r2, #15
 8006188:	4013      	ands	r3, r2
 800618a:	4a19      	ldr	r2, [pc, #100]	@ (80061f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800618c:	5cd3      	ldrb	r3, [r2, r3]
 800618e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8006190:	4b15      	ldr	r3, [pc, #84]	@ (80061e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006194:	220f      	movs	r2, #15
 8006196:	4013      	ands	r3, r2
 8006198:	4a16      	ldr	r2, [pc, #88]	@ (80061f4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800619a:	5cd3      	ldrb	r3, [r2, r3]
 800619c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	2380      	movs	r3, #128	@ 0x80
 80061a2:	025b      	lsls	r3, r3, #9
 80061a4:	4013      	ands	r3, r2
 80061a6:	d009      	beq.n	80061bc <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80061a8:	68b9      	ldr	r1, [r7, #8]
 80061aa:	4810      	ldr	r0, [pc, #64]	@ (80061ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80061ac:	f7f9 ffb4 	bl	8000118 <__udivsi3>
 80061b0:	0003      	movs	r3, r0
 80061b2:	001a      	movs	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4353      	muls	r3, r2
 80061b8:	617b      	str	r3, [r7, #20]
 80061ba:	e009      	b.n	80061d0 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80061bc:	6879      	ldr	r1, [r7, #4]
 80061be:	000a      	movs	r2, r1
 80061c0:	0152      	lsls	r2, r2, #5
 80061c2:	1a52      	subs	r2, r2, r1
 80061c4:	0193      	lsls	r3, r2, #6
 80061c6:	1a9b      	subs	r3, r3, r2
 80061c8:	00db      	lsls	r3, r3, #3
 80061ca:	185b      	adds	r3, r3, r1
 80061cc:	021b      	lsls	r3, r3, #8
 80061ce:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	613b      	str	r3, [r7, #16]
      break;
 80061d4:	e002      	b.n	80061dc <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80061d6:	4b05      	ldr	r3, [pc, #20]	@ (80061ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80061d8:	613b      	str	r3, [r7, #16]
      break;
 80061da:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80061dc:	693b      	ldr	r3, [r7, #16]
}
 80061de:	0018      	movs	r0, r3
 80061e0:	46bd      	mov	sp, r7
 80061e2:	b006      	add	sp, #24
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	46c0      	nop			@ (mov r8, r8)
 80061e8:	40021000 	.word	0x40021000
 80061ec:	007a1200 	.word	0x007a1200
 80061f0:	080068f8 	.word	0x080068f8
 80061f4:	08006908 	.word	0x08006908

080061f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061fc:	4b02      	ldr	r3, [pc, #8]	@ (8006208 <HAL_RCC_GetHCLKFreq+0x10>)
 80061fe:	681b      	ldr	r3, [r3, #0]
}
 8006200:	0018      	movs	r0, r3
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}
 8006206:	46c0      	nop			@ (mov r8, r8)
 8006208:	20000050 	.word	0x20000050

0800620c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8006210:	f7ff fff2 	bl	80061f8 <HAL_RCC_GetHCLKFreq>
 8006214:	0001      	movs	r1, r0
 8006216:	4b06      	ldr	r3, [pc, #24]	@ (8006230 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	0a1b      	lsrs	r3, r3, #8
 800621c:	2207      	movs	r2, #7
 800621e:	4013      	ands	r3, r2
 8006220:	4a04      	ldr	r2, [pc, #16]	@ (8006234 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006222:	5cd3      	ldrb	r3, [r2, r3]
 8006224:	40d9      	lsrs	r1, r3
 8006226:	000b      	movs	r3, r1
}    
 8006228:	0018      	movs	r0, r3
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	46c0      	nop			@ (mov r8, r8)
 8006230:	40021000 	.word	0x40021000
 8006234:	080068c4 	.word	0x080068c4

08006238 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b082      	sub	sp, #8
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2207      	movs	r2, #7
 8006246:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006248:	4b0e      	ldr	r3, [pc, #56]	@ (8006284 <HAL_RCC_GetClockConfig+0x4c>)
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	2203      	movs	r2, #3
 800624e:	401a      	ands	r2, r3
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8006254:	4b0b      	ldr	r3, [pc, #44]	@ (8006284 <HAL_RCC_GetClockConfig+0x4c>)
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	22f0      	movs	r2, #240	@ 0xf0
 800625a:	401a      	ands	r2, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8006260:	4b08      	ldr	r3, [pc, #32]	@ (8006284 <HAL_RCC_GetClockConfig+0x4c>)
 8006262:	685a      	ldr	r2, [r3, #4]
 8006264:	23e0      	movs	r3, #224	@ 0xe0
 8006266:	00db      	lsls	r3, r3, #3
 8006268:	401a      	ands	r2, r3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 800626e:	4b06      	ldr	r3, [pc, #24]	@ (8006288 <HAL_RCC_GetClockConfig+0x50>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	2201      	movs	r2, #1
 8006274:	401a      	ands	r2, r3
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	601a      	str	r2, [r3, #0]
}
 800627a:	46c0      	nop			@ (mov r8, r8)
 800627c:	46bd      	mov	sp, r7
 800627e:	b002      	add	sp, #8
 8006280:	bd80      	pop	{r7, pc}
 8006282:	46c0      	nop			@ (mov r8, r8)
 8006284:	40021000 	.word	0x40021000
 8006288:	40022000 	.word	0x40022000

0800628c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b082      	sub	sp, #8
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d101      	bne.n	800629e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e042      	b.n	8006324 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	223d      	movs	r2, #61	@ 0x3d
 80062a2:	5c9b      	ldrb	r3, [r3, r2]
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d107      	bne.n	80062ba <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	223c      	movs	r2, #60	@ 0x3c
 80062ae:	2100      	movs	r1, #0
 80062b0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	0018      	movs	r0, r3
 80062b6:	f000 f839 	bl	800632c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	223d      	movs	r2, #61	@ 0x3d
 80062be:	2102      	movs	r1, #2
 80062c0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	3304      	adds	r3, #4
 80062ca:	0019      	movs	r1, r3
 80062cc:	0010      	movs	r0, r2
 80062ce:	f000 f989 	bl	80065e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2246      	movs	r2, #70	@ 0x46
 80062d6:	2101      	movs	r1, #1
 80062d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	223e      	movs	r2, #62	@ 0x3e
 80062de:	2101      	movs	r1, #1
 80062e0:	5499      	strb	r1, [r3, r2]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	223f      	movs	r2, #63	@ 0x3f
 80062e6:	2101      	movs	r1, #1
 80062e8:	5499      	strb	r1, [r3, r2]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2240      	movs	r2, #64	@ 0x40
 80062ee:	2101      	movs	r1, #1
 80062f0:	5499      	strb	r1, [r3, r2]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2241      	movs	r2, #65	@ 0x41
 80062f6:	2101      	movs	r1, #1
 80062f8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2242      	movs	r2, #66	@ 0x42
 80062fe:	2101      	movs	r1, #1
 8006300:	5499      	strb	r1, [r3, r2]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2243      	movs	r2, #67	@ 0x43
 8006306:	2101      	movs	r1, #1
 8006308:	5499      	strb	r1, [r3, r2]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2244      	movs	r2, #68	@ 0x44
 800630e:	2101      	movs	r1, #1
 8006310:	5499      	strb	r1, [r3, r2]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2245      	movs	r2, #69	@ 0x45
 8006316:	2101      	movs	r1, #1
 8006318:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	223d      	movs	r2, #61	@ 0x3d
 800631e:	2101      	movs	r1, #1
 8006320:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006322:	2300      	movs	r3, #0
}
 8006324:	0018      	movs	r0, r3
 8006326:	46bd      	mov	sp, r7
 8006328:	b002      	add	sp, #8
 800632a:	bd80      	pop	{r7, pc}

0800632c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b082      	sub	sp, #8
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006334:	46c0      	nop			@ (mov r8, r8)
 8006336:	46bd      	mov	sp, r7
 8006338:	b002      	add	sp, #8
 800633a:	bd80      	pop	{r7, pc}

0800633c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	223d      	movs	r2, #61	@ 0x3d
 8006348:	5c9b      	ldrb	r3, [r3, r2]
 800634a:	b2db      	uxtb	r3, r3
 800634c:	2b01      	cmp	r3, #1
 800634e:	d001      	beq.n	8006354 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	e030      	b.n	80063b6 <HAL_TIM_Base_Start_IT+0x7a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	223d      	movs	r2, #61	@ 0x3d
 8006358:	2102      	movs	r1, #2
 800635a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68da      	ldr	r2, [r3, #12]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2101      	movs	r1, #1
 8006368:	430a      	orrs	r2, r1
 800636a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a13      	ldr	r2, [pc, #76]	@ (80063c0 <HAL_TIM_Base_Start_IT+0x84>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d004      	beq.n	8006380 <HAL_TIM_Base_Start_IT+0x44>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a12      	ldr	r2, [pc, #72]	@ (80063c4 <HAL_TIM_Base_Start_IT+0x88>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d111      	bne.n	80063a4 <HAL_TIM_Base_Start_IT+0x68>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	2207      	movs	r2, #7
 8006388:	4013      	ands	r3, r2
 800638a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2b06      	cmp	r3, #6
 8006390:	d010      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x78>
    {
      __HAL_TIM_ENABLE(htim);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2101      	movs	r1, #1
 800639e:	430a      	orrs	r2, r1
 80063a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063a2:	e007      	b.n	80063b4 <HAL_TIM_Base_Start_IT+0x78>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	2101      	movs	r1, #1
 80063b0:	430a      	orrs	r2, r1
 80063b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063b4:	2300      	movs	r3, #0
}
 80063b6:	0018      	movs	r0, r3
 80063b8:	46bd      	mov	sp, r7
 80063ba:	b004      	add	sp, #16
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	46c0      	nop			@ (mov r8, r8)
 80063c0:	40012c00 	.word	0x40012c00
 80063c4:	40000400 	.word	0x40000400

080063c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b084      	sub	sp, #16
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	691b      	ldr	r3, [r3, #16]
 80063de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	2202      	movs	r2, #2
 80063e4:	4013      	ands	r3, r2
 80063e6:	d021      	beq.n	800642c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2202      	movs	r2, #2
 80063ec:	4013      	ands	r3, r2
 80063ee:	d01d      	beq.n	800642c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2203      	movs	r2, #3
 80063f6:	4252      	negs	r2, r2
 80063f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2201      	movs	r2, #1
 80063fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	699b      	ldr	r3, [r3, #24]
 8006406:	2203      	movs	r2, #3
 8006408:	4013      	ands	r3, r2
 800640a:	d004      	beq.n	8006416 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	0018      	movs	r0, r3
 8006410:	f000 f8d0 	bl	80065b4 <HAL_TIM_IC_CaptureCallback>
 8006414:	e007      	b.n	8006426 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	0018      	movs	r0, r3
 800641a:	f000 f8c3 	bl	80065a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	0018      	movs	r0, r3
 8006422:	f000 f8cf 	bl	80065c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	2204      	movs	r2, #4
 8006430:	4013      	ands	r3, r2
 8006432:	d022      	beq.n	800647a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2204      	movs	r2, #4
 8006438:	4013      	ands	r3, r2
 800643a:	d01e      	beq.n	800647a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2205      	movs	r2, #5
 8006442:	4252      	negs	r2, r2
 8006444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2202      	movs	r2, #2
 800644a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	699a      	ldr	r2, [r3, #24]
 8006452:	23c0      	movs	r3, #192	@ 0xc0
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	4013      	ands	r3, r2
 8006458:	d004      	beq.n	8006464 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	0018      	movs	r0, r3
 800645e:	f000 f8a9 	bl	80065b4 <HAL_TIM_IC_CaptureCallback>
 8006462:	e007      	b.n	8006474 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	0018      	movs	r0, r3
 8006468:	f000 f89c 	bl	80065a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	0018      	movs	r0, r3
 8006470:	f000 f8a8 	bl	80065c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2200      	movs	r2, #0
 8006478:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	2208      	movs	r2, #8
 800647e:	4013      	ands	r3, r2
 8006480:	d021      	beq.n	80064c6 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2208      	movs	r2, #8
 8006486:	4013      	ands	r3, r2
 8006488:	d01d      	beq.n	80064c6 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2209      	movs	r2, #9
 8006490:	4252      	negs	r2, r2
 8006492:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2204      	movs	r2, #4
 8006498:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	69db      	ldr	r3, [r3, #28]
 80064a0:	2203      	movs	r2, #3
 80064a2:	4013      	ands	r3, r2
 80064a4:	d004      	beq.n	80064b0 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	0018      	movs	r0, r3
 80064aa:	f000 f883 	bl	80065b4 <HAL_TIM_IC_CaptureCallback>
 80064ae:	e007      	b.n	80064c0 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	0018      	movs	r0, r3
 80064b4:	f000 f876 	bl	80065a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	0018      	movs	r0, r3
 80064bc:	f000 f882 	bl	80065c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	2210      	movs	r2, #16
 80064ca:	4013      	ands	r3, r2
 80064cc:	d022      	beq.n	8006514 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2210      	movs	r2, #16
 80064d2:	4013      	ands	r3, r2
 80064d4:	d01e      	beq.n	8006514 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	2211      	movs	r2, #17
 80064dc:	4252      	negs	r2, r2
 80064de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2208      	movs	r2, #8
 80064e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	69da      	ldr	r2, [r3, #28]
 80064ec:	23c0      	movs	r3, #192	@ 0xc0
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	4013      	ands	r3, r2
 80064f2:	d004      	beq.n	80064fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	0018      	movs	r0, r3
 80064f8:	f000 f85c 	bl	80065b4 <HAL_TIM_IC_CaptureCallback>
 80064fc:	e007      	b.n	800650e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	0018      	movs	r0, r3
 8006502:	f000 f84f 	bl	80065a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	0018      	movs	r0, r3
 800650a:	f000 f85b 	bl	80065c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	2201      	movs	r2, #1
 8006518:	4013      	ands	r3, r2
 800651a:	d00c      	beq.n	8006536 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2201      	movs	r2, #1
 8006520:	4013      	ands	r3, r2
 8006522:	d008      	beq.n	8006536 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2202      	movs	r2, #2
 800652a:	4252      	negs	r2, r2
 800652c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	0018      	movs	r0, r3
 8006532:	f7fd f8ad 	bl	8003690 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	2280      	movs	r2, #128	@ 0x80
 800653a:	4013      	ands	r3, r2
 800653c:	d00c      	beq.n	8006558 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2280      	movs	r2, #128	@ 0x80
 8006542:	4013      	ands	r3, r2
 8006544:	d008      	beq.n	8006558 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2281      	movs	r2, #129	@ 0x81
 800654c:	4252      	negs	r2, r2
 800654e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	0018      	movs	r0, r3
 8006554:	f000 f8c8 	bl	80066e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	2240      	movs	r2, #64	@ 0x40
 800655c:	4013      	ands	r3, r2
 800655e:	d00c      	beq.n	800657a <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2240      	movs	r2, #64	@ 0x40
 8006564:	4013      	ands	r3, r2
 8006566:	d008      	beq.n	800657a <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2241      	movs	r2, #65	@ 0x41
 800656e:	4252      	negs	r2, r2
 8006570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	0018      	movs	r0, r3
 8006576:	f000 f82d 	bl	80065d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	2220      	movs	r2, #32
 800657e:	4013      	ands	r3, r2
 8006580:	d00c      	beq.n	800659c <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2220      	movs	r2, #32
 8006586:	4013      	ands	r3, r2
 8006588:	d008      	beq.n	800659c <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2221      	movs	r2, #33	@ 0x21
 8006590:	4252      	negs	r2, r2
 8006592:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	0018      	movs	r0, r3
 8006598:	f000 f89e 	bl	80066d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800659c:	46c0      	nop			@ (mov r8, r8)
 800659e:	46bd      	mov	sp, r7
 80065a0:	b004      	add	sp, #16
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b082      	sub	sp, #8
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80065ac:	46c0      	nop			@ (mov r8, r8)
 80065ae:	46bd      	mov	sp, r7
 80065b0:	b002      	add	sp, #8
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b082      	sub	sp, #8
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80065bc:	46c0      	nop			@ (mov r8, r8)
 80065be:	46bd      	mov	sp, r7
 80065c0:	b002      	add	sp, #8
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b082      	sub	sp, #8
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80065cc:	46c0      	nop			@ (mov r8, r8)
 80065ce:	46bd      	mov	sp, r7
 80065d0:	b002      	add	sp, #8
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b082      	sub	sp, #8
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80065dc:	46c0      	nop			@ (mov r8, r8)
 80065de:	46bd      	mov	sp, r7
 80065e0:	b002      	add	sp, #8
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a32      	ldr	r2, [pc, #200]	@ (80066c0 <TIM_Base_SetConfig+0xdc>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d003      	beq.n	8006604 <TIM_Base_SetConfig+0x20>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a31      	ldr	r2, [pc, #196]	@ (80066c4 <TIM_Base_SetConfig+0xe0>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d108      	bne.n	8006616 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2270      	movs	r2, #112	@ 0x70
 8006608:	4393      	bics	r3, r2
 800660a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	4313      	orrs	r3, r2
 8006614:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	4a29      	ldr	r2, [pc, #164]	@ (80066c0 <TIM_Base_SetConfig+0xdc>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d00f      	beq.n	800663e <TIM_Base_SetConfig+0x5a>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	4a28      	ldr	r2, [pc, #160]	@ (80066c4 <TIM_Base_SetConfig+0xe0>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d00b      	beq.n	800663e <TIM_Base_SetConfig+0x5a>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	4a27      	ldr	r2, [pc, #156]	@ (80066c8 <TIM_Base_SetConfig+0xe4>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d007      	beq.n	800663e <TIM_Base_SetConfig+0x5a>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a26      	ldr	r2, [pc, #152]	@ (80066cc <TIM_Base_SetConfig+0xe8>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d003      	beq.n	800663e <TIM_Base_SetConfig+0x5a>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a25      	ldr	r2, [pc, #148]	@ (80066d0 <TIM_Base_SetConfig+0xec>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d108      	bne.n	8006650 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	4a24      	ldr	r2, [pc, #144]	@ (80066d4 <TIM_Base_SetConfig+0xf0>)
 8006642:	4013      	ands	r3, r2
 8006644:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	4313      	orrs	r3, r2
 800664e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2280      	movs	r2, #128	@ 0x80
 8006654:	4393      	bics	r3, r2
 8006656:	001a      	movs	r2, r3
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	4313      	orrs	r3, r2
 800665e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	689a      	ldr	r2, [r3, #8]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a11      	ldr	r2, [pc, #68]	@ (80066c0 <TIM_Base_SetConfig+0xdc>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d007      	beq.n	800668e <TIM_Base_SetConfig+0xaa>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	4a12      	ldr	r2, [pc, #72]	@ (80066cc <TIM_Base_SetConfig+0xe8>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d003      	beq.n	800668e <TIM_Base_SetConfig+0xaa>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a11      	ldr	r2, [pc, #68]	@ (80066d0 <TIM_Base_SetConfig+0xec>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d103      	bne.n	8006696 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	691a      	ldr	r2, [r3, #16]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2201      	movs	r2, #1
 800669a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	691b      	ldr	r3, [r3, #16]
 80066a0:	2201      	movs	r2, #1
 80066a2:	4013      	ands	r3, r2
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d106      	bne.n	80066b6 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	691b      	ldr	r3, [r3, #16]
 80066ac:	2201      	movs	r2, #1
 80066ae:	4393      	bics	r3, r2
 80066b0:	001a      	movs	r2, r3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	611a      	str	r2, [r3, #16]
  }
}
 80066b6:	46c0      	nop			@ (mov r8, r8)
 80066b8:	46bd      	mov	sp, r7
 80066ba:	b004      	add	sp, #16
 80066bc:	bd80      	pop	{r7, pc}
 80066be:	46c0      	nop			@ (mov r8, r8)
 80066c0:	40012c00 	.word	0x40012c00
 80066c4:	40000400 	.word	0x40000400
 80066c8:	40002000 	.word	0x40002000
 80066cc:	40014400 	.word	0x40014400
 80066d0:	40014800 	.word	0x40014800
 80066d4:	fffffcff 	.word	0xfffffcff

080066d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b082      	sub	sp, #8
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80066e0:	46c0      	nop			@ (mov r8, r8)
 80066e2:	46bd      	mov	sp, r7
 80066e4:	b002      	add	sp, #8
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80066f0:	46c0      	nop			@ (mov r8, r8)
 80066f2:	46bd      	mov	sp, r7
 80066f4:	b002      	add	sp, #8
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <memset>:
 80066f8:	0003      	movs	r3, r0
 80066fa:	1882      	adds	r2, r0, r2
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d100      	bne.n	8006702 <memset+0xa>
 8006700:	4770      	bx	lr
 8006702:	7019      	strb	r1, [r3, #0]
 8006704:	3301      	adds	r3, #1
 8006706:	e7f9      	b.n	80066fc <memset+0x4>

08006708 <strcat>:
 8006708:	0002      	movs	r2, r0
 800670a:	b510      	push	{r4, lr}
 800670c:	7813      	ldrb	r3, [r2, #0]
 800670e:	0014      	movs	r4, r2
 8006710:	3201      	adds	r2, #1
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1fa      	bne.n	800670c <strcat+0x4>
 8006716:	5cca      	ldrb	r2, [r1, r3]
 8006718:	54e2      	strb	r2, [r4, r3]
 800671a:	3301      	adds	r3, #1
 800671c:	2a00      	cmp	r2, #0
 800671e:	d1fa      	bne.n	8006716 <strcat+0xe>
 8006720:	bd10      	pop	{r4, pc}

08006722 <strchr>:
 8006722:	b2c9      	uxtb	r1, r1
 8006724:	7803      	ldrb	r3, [r0, #0]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d004      	beq.n	8006734 <strchr+0x12>
 800672a:	428b      	cmp	r3, r1
 800672c:	d100      	bne.n	8006730 <strchr+0xe>
 800672e:	4770      	bx	lr
 8006730:	3001      	adds	r0, #1
 8006732:	e7f7      	b.n	8006724 <strchr+0x2>
 8006734:	424b      	negs	r3, r1
 8006736:	4159      	adcs	r1, r3
 8006738:	4249      	negs	r1, r1
 800673a:	4008      	ands	r0, r1
 800673c:	e7f7      	b.n	800672e <strchr+0xc>

0800673e <strncpy>:
 800673e:	0003      	movs	r3, r0
 8006740:	b530      	push	{r4, r5, lr}
 8006742:	001d      	movs	r5, r3
 8006744:	2a00      	cmp	r2, #0
 8006746:	d006      	beq.n	8006756 <strncpy+0x18>
 8006748:	780c      	ldrb	r4, [r1, #0]
 800674a:	3a01      	subs	r2, #1
 800674c:	3301      	adds	r3, #1
 800674e:	702c      	strb	r4, [r5, #0]
 8006750:	3101      	adds	r1, #1
 8006752:	2c00      	cmp	r4, #0
 8006754:	d1f5      	bne.n	8006742 <strncpy+0x4>
 8006756:	2100      	movs	r1, #0
 8006758:	189a      	adds	r2, r3, r2
 800675a:	4293      	cmp	r3, r2
 800675c:	d100      	bne.n	8006760 <strncpy+0x22>
 800675e:	bd30      	pop	{r4, r5, pc}
 8006760:	7019      	strb	r1, [r3, #0]
 8006762:	3301      	adds	r3, #1
 8006764:	e7f9      	b.n	800675a <strncpy+0x1c>
	...

08006768 <__libc_init_array>:
 8006768:	b570      	push	{r4, r5, r6, lr}
 800676a:	2600      	movs	r6, #0
 800676c:	4c0c      	ldr	r4, [pc, #48]	@ (80067a0 <__libc_init_array+0x38>)
 800676e:	4d0d      	ldr	r5, [pc, #52]	@ (80067a4 <__libc_init_array+0x3c>)
 8006770:	1b64      	subs	r4, r4, r5
 8006772:	10a4      	asrs	r4, r4, #2
 8006774:	42a6      	cmp	r6, r4
 8006776:	d109      	bne.n	800678c <__libc_init_array+0x24>
 8006778:	2600      	movs	r6, #0
 800677a:	f000 f82b 	bl	80067d4 <_init>
 800677e:	4c0a      	ldr	r4, [pc, #40]	@ (80067a8 <__libc_init_array+0x40>)
 8006780:	4d0a      	ldr	r5, [pc, #40]	@ (80067ac <__libc_init_array+0x44>)
 8006782:	1b64      	subs	r4, r4, r5
 8006784:	10a4      	asrs	r4, r4, #2
 8006786:	42a6      	cmp	r6, r4
 8006788:	d105      	bne.n	8006796 <__libc_init_array+0x2e>
 800678a:	bd70      	pop	{r4, r5, r6, pc}
 800678c:	00b3      	lsls	r3, r6, #2
 800678e:	58eb      	ldr	r3, [r5, r3]
 8006790:	4798      	blx	r3
 8006792:	3601      	adds	r6, #1
 8006794:	e7ee      	b.n	8006774 <__libc_init_array+0xc>
 8006796:	00b3      	lsls	r3, r6, #2
 8006798:	58eb      	ldr	r3, [r5, r3]
 800679a:	4798      	blx	r3
 800679c:	3601      	adds	r6, #1
 800679e:	e7f2      	b.n	8006786 <__libc_init_array+0x1e>
 80067a0:	08006a1c 	.word	0x08006a1c
 80067a4:	08006a1c 	.word	0x08006a1c
 80067a8:	08006a20 	.word	0x08006a20
 80067ac:	08006a1c 	.word	0x08006a1c

080067b0 <strcpy>:
 80067b0:	0003      	movs	r3, r0
 80067b2:	780a      	ldrb	r2, [r1, #0]
 80067b4:	3101      	adds	r1, #1
 80067b6:	701a      	strb	r2, [r3, #0]
 80067b8:	3301      	adds	r3, #1
 80067ba:	2a00      	cmp	r2, #0
 80067bc:	d1f9      	bne.n	80067b2 <strcpy+0x2>
 80067be:	4770      	bx	lr

080067c0 <memcpy>:
 80067c0:	2300      	movs	r3, #0
 80067c2:	b510      	push	{r4, lr}
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d100      	bne.n	80067ca <memcpy+0xa>
 80067c8:	bd10      	pop	{r4, pc}
 80067ca:	5ccc      	ldrb	r4, [r1, r3]
 80067cc:	54c4      	strb	r4, [r0, r3]
 80067ce:	3301      	adds	r3, #1
 80067d0:	e7f8      	b.n	80067c4 <memcpy+0x4>
	...

080067d4 <_init>:
 80067d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067d6:	46c0      	nop			@ (mov r8, r8)
 80067d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067da:	bc08      	pop	{r3}
 80067dc:	469e      	mov	lr, r3
 80067de:	4770      	bx	lr

080067e0 <_fini>:
 80067e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e2:	46c0      	nop			@ (mov r8, r8)
 80067e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067e6:	bc08      	pop	{r3}
 80067e8:	469e      	mov	lr, r3
 80067ea:	4770      	bx	lr
