/*
 * Copyright (C) 2014 Freie Universit√§t Berlin
 *               2048 OTA keys S.A.
 *
 * This file is subject to the terms and conditions of the GNU Lesser General
 * Public License v2.1. See the file LICENSE in the top level directory for more
 * details.
 */

/**
 * @defgroup        cpu_stm32f4 STM32F4
 * @ingroup         cpu
 * @brief           CPU specific implementations for the STM32F4
 * @{
 *
 * @file
 * @brief           Implementation specific CPU configuration options
 *
 * @author          Hauke Petersen <hauke.petersen@fu-berlin.de>
 * @author          Vincent Dupont <vincent@otakeys.com>
 */

#ifndef CPU_CONF_H
#define CPU_CONF_H

#include "cpu_conf_common.h"

#include "vendor/stm32f4xx.h"

#ifdef __cplusplus
extern "C" {
#endif

/**
 * @brief   ARM Cortex-M specific CPU configuration
 * @{
 */
#define CPU_DEFAULT_IRQ_PRIO            (1U)
#if defined(CPU_LINE_STM32F401xE)
#define CPU_IRQ_NUMOF                   (85U)
#elif defined(CPU_LINE_STM32F405xx) || defined(CPU_LINE_STM32F407xx) \
    || defined(CPU_LINE_STM32F415xx)
#define CPU_IRQ_NUMOF                   (82U)
#elif defined(CPU_LINE_STM32F410Rx)
#define CPU_IRQ_NUMOF                   (98U)
#elif defined(CPU_LINE_STM32F411xE)
#define CPU_IRQ_NUMOF                   (86U)
#elif defined(CPU_LINE_STM32F412Zx) || defined(CPU_LINE_STM32F446xx)
#define CPU_IRQ_NUMOF                   (97U)
#elif defined(CPU_LINE_STM32F413xx) || defined(CPU_LINE_STM32F423xx)
#define CPU_IRQ_NUMOF                   (102U)
#elif defined(CPU_LINE_STM32F429xx) || defined(CPU_LINE_STM32F437xx)
#define CPU_IRQ_NUMOF                   (91U)
#endif
#define CPU_FLASH_BASE                  FLASH_BASE
/** @} */

#define STM32F4_DEV_ID_CAT1     0x413 /* STM32F40xxx/41xxx */
#define STM32F4_DEV_ID_CAT2     0x419 /* STM32F42xxx/43xxx */
#define STM32F4_DEV_ID_CAT3     0x423 /* STM32F401xB(C) */
#define STM32F4_DEV_ID_CAT4     0x433 /* STM32F401xD(E) */
#define STM32F4_DEV_ID_CAT5     0x458 /* STM32F410xx */
#define STM32F4_DEV_ID_CAT6     0x431 /* STM32F411xx */
#define STM32F4_DEV_ID_CAT7     0x441 /* STM32F412xx */
#define STM32F4_DEV_ID_CAT8     0x421 /* STM32F446xx */
#define STM32F4_DEV_ID_CAT9     0x434 /* STM32F469xx/479xx */
#define STM32F4_DEV_ID_CAT10    0x463 /* STM32F413xx/423xx */
#define ST_DEV_ID           ((DBGMCU->IDCODE) & DBGMCU_IDCODE_DEV_ID)

#ifdef __cplusplus
}
#endif

#endif /* CPU_CONF_H */
/** @} */
