DOCS_TOOLS?MTAz = "<h2 id=\"tools-explained\">TOOLS Explained</h2><hr>"
+"<p>In the <a href=\"https://github.com/RetroAppleJS/AppleII-IDE/tree/main/tools\">tools folder</a>, we keep a collection of helpers to simulate, better understand or automate processes supporting the development of the IDE.  Every tool is designed to run in the browser, just like the IDE, using HTML/CSS/JavaScript.</p>"
+"<h3 id=\"docs_updaterhtml\">DOCS_updater.html</h3>"
+"<p>We aim to have all the documentation available in markdown format, for easy online access and editing in GitHub.  Docs_updater.html was designed to read all the markdown documentation available online in this project, and compile a JavaScript include file that would provide a perfect copy of all the available documentation inside the IDE.  The following diagram shows how clearly the steps:  <br>"
+"Fetch Readme.me file from GitHub ➡️ extract all *.md file links located in /docs ➡️ fetch all listed .md files ➡️ convert each to HTML and append to JavaScript file ➡️ preview ➡️ download the JavaScript file ➡️ overwite file in /docs folder.</p>"
+"<pre><code>┌──────────┐          ┌────┐ ┌───────────┐       ┌──────────────────┐<br>"
+"│Readme.md │          │*.md│ │Showdown.js│       │ COM_markdown.css │<br>"
+"└────┬─────┘          └─┬──┘ └─────┬─────┘       └────────┬─────────┘<br>"
+"     │XmlHttp()         |XmlHttp() │include               |include<br>"
+"┌────┴─────────┐     ┌──┴──────────┴─────┐       ┌────────┴─────────┐     ┌────────────────────┐<br>"
+"│Extract *.md  │     │Read next .md file,│       | Preview/test HTML|     | Download JS file   |<br>"
+"│links located ├─────┤convert to HTML &  ├───┐───┤ generated by     ├─────┤ _GENERATED_DOCS.js | <br>"
+"│in /docs      │  ▲  │append to JS file  |   │   | JavaScript file  |     |(overwrite in /docs)|<br>"
+"└──────────────┘  │  └───────────────────┘   │   └──────────────────┘     └────────────────────┘<br>"
+"                  │    loop until done       │<br>"
+"                  └──────────────────────────┘</code></pre>"
+"<p>⚠️ mind that DOCS_updater.html only captures the latest version of the markdown files 2-10 min after the last edits.  This must be the time GitHub requires to update the raw files on the server.</p>"

DOCS_6502?MTIw = "<h2 id=\"6502-instructions\">6502 INSTRUCTIONS</h2><hr>"
+"<h3 id=\"table-of-instruction-codes\">Table of instruction codes</h3>"
+"<blockquote>"
+"  <table>"
+"  <thead>"
+"  <tr>"
+"  <th id=\"\" style=\"text-align:center;\"></th>"
+"  <th id=\"00\" style=\"text-align:center;\">00</th>"
+"  <th id=\"01\" style=\"text-align:center;\">01</th>"
+"  <th id=\"02\" style=\"text-align:center;\">02</th>"
+"  <th id=\"03\" style=\"text-align:center;\">03</th>"
+"  <th id=\"04\" style=\"text-align:center;\">04</th>"
+"  <th id=\"05\" style=\"text-align:center;\">05</th>"
+"  <th id=\"06\" style=\"text-align:center;\">06</th>"
+"  <th id=\"07\" style=\"text-align:center;\">07</th>"
+"  <th id=\"08\" style=\"text-align:center;\">08</th>"
+"  <th id=\"09\" style=\"text-align:center;\">09</th>"
+"  <th id=\"0a\" style=\"text-align:center;\">0A</th>"
+"  <th id=\"0b\" style=\"text-align:center;\">0B</th>"
+"  <th id=\"0c\" style=\"text-align:center;\">0C</th>"
+"  <th id=\"0d\" style=\"text-align:center;\">0D</th>"
+"  <th id=\"0e\" style=\"text-align:center;\">0E</th>"
+"  <th id=\"0f\" style=\"text-align:center;\">0F</th>"
+"  </tr>"
+"  </thead>"
+"  <tbody>"
+"  <tr>"
+"  <td style=\"text-align:center;\">00</td>"
+"  <td style=\"text-align:center;\">BRK impl</td>"
+"  <td style=\"text-align:center;\">ORA X,ind</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">ORA zpg</td>"
+"  <td style=\"text-align:center;\">ASL zpg</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">PHP impl</td>"
+"  <td style=\"text-align:center;\">ORA #</td>"
+"  <td style=\"text-align:center;\">ASL A</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">ORA abs</td>"
+"  <td style=\"text-align:center;\">ASL abs</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">10</td>"
+"  <td style=\"text-align:center;\">BPL rel</td>"
+"  <td style=\"text-align:center;\">ORA ind,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">ORA zpg,X</td>"
+"  <td style=\"text-align:center;\">ASL zpg,X</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">CLC impl</td>"
+"  <td style=\"text-align:center;\">ORA abs,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">ORA abs,X</td>"
+"  <td style=\"text-align:center;\">ASL abs,X</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">20</td>"
+"  <td style=\"text-align:center;\">JSR abs</td>"
+"  <td style=\"text-align:center;\">AND X,ind</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">BIT zpg</td>"
+"  <td style=\"text-align:center;\">AND zpg</td>"
+"  <td style=\"text-align:center;\">ROL zpg</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">PLP impl</td>"
+"  <td style=\"text-align:center;\">AND #</td>"
+"  <td style=\"text-align:center;\">ROL A</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">BIT abs</td>"
+"  <td style=\"text-align:center;\">AND abs</td>"
+"  <td style=\"text-align:center;\">ROL abs</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">30</td>"
+"  <td style=\"text-align:center;\">BMI rel</td>"
+"  <td style=\"text-align:center;\">AND ind,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">AND zpg,X</td>"
+"  <td style=\"text-align:center;\">ROL zpg,X</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">SEC impl</td>"
+"  <td style=\"text-align:center;\">AND abs,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">AND abs,X</td>"
+"  <td style=\"text-align:center;\">ROL abs,X</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">40</td>"
+"  <td style=\"text-align:center;\">RTI impl</td>"
+"  <td style=\"text-align:center;\">EOR X,ind</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">EOR zpg</td>"
+"  <td style=\"text-align:center;\">LSR zpg</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">PHA impl</td>"
+"  <td style=\"text-align:center;\">EOR #</td>"
+"  <td style=\"text-align:center;\">LSR A</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">JMP abs</td>"
+"  <td style=\"text-align:center;\">EOR abs</td>"
+"  <td style=\"text-align:center;\">LSR abs</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">50</td>"
+"  <td style=\"text-align:center;\">BVC rel</td>"
+"  <td style=\"text-align:center;\">EOR ind,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">EOR zpg,X</td>"
+"  <td style=\"text-align:center;\">LSR zpg,X</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">CLI impl</td>"
+"  <td style=\"text-align:center;\">EOR abs,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">EOR abs,X</td>"
+"  <td style=\"text-align:center;\">LSR abs,X</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">60</td>"
+"  <td style=\"text-align:center;\">RTS impl</td>"
+"  <td style=\"text-align:center;\">ADC X,ind</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">ADC zpg</td>"
+"  <td style=\"text-align:center;\">ROR zpg</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">PLA impl</td>"
+"  <td style=\"text-align:center;\">ADC #</td>"
+"  <td style=\"text-align:center;\">ROR A</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">JMP ind</td>"
+"  <td style=\"text-align:center;\">ADC abs</td>"
+"  <td style=\"text-align:center;\">ROR abs</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">70</td>"
+"  <td style=\"text-align:center;\">BVS rel</td>"
+"  <td style=\"text-align:center;\">ADC ind,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">ADC zpg,X</td>"
+"  <td style=\"text-align:center;\">ROR zpg,X</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">SEI impl</td>"
+"  <td style=\"text-align:center;\">ADC abs,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">ADC abs,X</td>"
+"  <td style=\"text-align:center;\">ROR abs,X</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">80</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">STA X,ind</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">STY zpg</td>"
+"  <td style=\"text-align:center;\">STA zpg</td>"
+"  <td style=\"text-align:center;\">STX zpg</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">DEY impl</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">TXA impl</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">STY abs</td>"
+"  <td style=\"text-align:center;\">STA abs</td>"
+"  <td style=\"text-align:center;\">STX abs</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">90</td>"
+"  <td style=\"text-align:center;\">BCC rel</td>"
+"  <td style=\"text-align:center;\">STA ind,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">STY zpg,X</td>"
+"  <td style=\"text-align:center;\">STA zpg,X</td>"
+"  <td style=\"text-align:center;\">STX zpg,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">TYA impl</td>"
+"  <td style=\"text-align:center;\">STA abs,Y</td>"
+"  <td style=\"text-align:center;\">TXS impl</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">STA abs,X</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">A0</td>"
+"  <td style=\"text-align:center;\">LDY #</td>"
+"  <td style=\"text-align:center;\">LDA X,ind</td>"
+"  <td style=\"text-align:center;\">LDX #</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">LDY zpg</td>"
+"  <td style=\"text-align:center;\">LDA zpg</td>"
+"  <td style=\"text-align:center;\">LDX zpg</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">TAY impl</td>"
+"  <td style=\"text-align:center;\">LDA #</td>"
+"  <td style=\"text-align:center;\">TAX impl</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">LDY abs</td>"
+"  <td style=\"text-align:center;\">LDA abs</td>"
+"  <td style=\"text-align:center;\">LDX abs</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">B0</td>"
+"  <td style=\"text-align:center;\">BCS rel</td>"
+"  <td style=\"text-align:center;\">LDA ind,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">LDY zpg,X</td>"
+"  <td style=\"text-align:center;\">LDA zpg,X</td>"
+"  <td style=\"text-align:center;\">LDX zpg,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">CLV impl</td>"
+"  <td style=\"text-align:center;\">LDA abs,Y</td>"
+"  <td style=\"text-align:center;\">TSX impl</td>"
+"  <td style=\"text-align:center;\">-></td>"
+"  <td style=\"text-align:center;\">LDY abs,X</td>"
+"  <td style=\"text-align:center;\">LDA abs,X</td>"
+"  <td style=\"text-align:center;\">LDX abs,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">C0</td>"
+"  <td style=\"text-align:center;\">CPY #</td>"
+"  <td style=\"text-align:center;\">CMP X,ind</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">CPY zpg</td>"
+"  <td style=\"text-align:center;\">CMP zpg</td>"
+"  <td style=\"text-align:center;\">DEC zpg</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">INY impl</td>"
+"  <td style=\"text-align:center;\">CMP #</td>"
+"  <td style=\"text-align:center;\">DEX impl</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">CPY abs</td>"
+"  <td style=\"text-align:center;\">CMP abs</td>"
+"  <td style=\"text-align:center;\">DEC abs</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">D0</td>"
+"  <td style=\"text-align:center;\">BNE rel</td>"
+"  <td style=\"text-align:center;\">CMP ind,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">CMP zpg,X</td>"
+"  <td style=\"text-align:center;\">DEC zpg,X</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">CLD impl</td>"
+"  <td style=\"text-align:center;\">CMP abs,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">CMP abs,X</td>"
+"  <td style=\"text-align:center;\">DEC abs,X</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">E0</td>"
+"  <td style=\"text-align:center;\">CPX #</td>"
+"  <td style=\"text-align:center;\">SBC X,ind</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">CPX zpg</td>"
+"  <td style=\"text-align:center;\">SBC zpg</td>"
+"  <td style=\"text-align:center;\">INC zpg</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">INX impl</td>"
+"  <td style=\"text-align:center;\">SBC #</td>"
+"  <td style=\"text-align:center;\">NOP impl</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">CPX abs</td>"
+"  <td style=\"text-align:center;\">SBC abs</td>"
+"  <td style=\"text-align:center;\">INC abs</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  </tr>"
+"  <tr>"
+"  <td style=\"text-align:center;\">F0</td>"
+"  <td style=\"text-align:center;\">BEQ rel</td>"
+"  <td style=\"text-align:center;\">SBC ind,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">SBC zpg,X</td>"
+"  <td style=\"text-align:center;\">INC zpg,X</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">SED impl</td>"
+"  <td style=\"text-align:center;\">SBC abs,Y</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">-</td>"
+"  <td style=\"text-align:center;\">SBC abs,X</td>"
+"  <td style=\"text-align:center;\">INC abs,X</td>"
+"  <td style=\"text-align:center;\"></td>"
+"  </tr>"
+"  </tbody>"
+"  </table>"
+"</blockquote>"
+"<h3 id=\"address-modes\">Address Modes</h3>"
+"<pre><code>  A     ....  Accumulator             OPC A       operand is AC (implied single byte instruction)  <br>"
+"  abs   ....  absolute                OPC $LLHH   operand is address $HHLL *  <br>"
+"  abs,X ....  absolute, X-indexed     OPC $LLHH,X operand is address; effective address is address incremented by X with carry **  <br>"
+"  abs,Y ....  absolute, Y-indexed     OPC $LLHH,Y operand is address; effective address is address incremented by Y with carry **  <br>"
+"  #     ....  immediate               OPC #$BB    operand is byte BB  <br>"
+"  impl  ....  implied                 OPC         operand implied  <br>"
+"  ind   ....  indirect                OPC ($LLHH) operand is address; effective address is contents of word at address: C.w($HHLL)  <br>"
+"  X,ind ....  X-indexed, indirect     OPC ($LL,X) operand is zeropage address; effective address is word in (LL + X, LL + X + 1), inc. without carry: C.w($00LL + X)  <br>"
+"  ind,Y ....  indirect, Y-indexed     OPC ($LL),Y operand is zeropage address; effective address is word in (LL, LL + 1) incremented by Y with carry: C.w($00LL) + Y  <br>"
+"  rel   ....  relative                OPC $BB     branch target is PC + signed offset BB ***  <br>"
+"  zpg   ....  zeropage                OPC $LL     operand is zeropage address (hi-byte is zero, address = $00LL)  <br>"
+"  zpg,X ....  zeropage, X-indexed     OPC $LL,X   operand is zeropage address; effective address is address incremented by X without carry **  <br>"
+"  zpg,Y ....  zeropage, Y-indexed     OPC $LL,Y   operand is zeropage address; effective address is address incremented by Y without carry **  <br>"
+"<br>"
+"  *&nbsp;&nbsp; 16-bit address words are little-endian, lo(w)-byte first, followed by the hi(gh)-byte.  <br>"
+"  (An assembler will use a human readable, big-endian notation as in $HHLL.)  <br>"
+"<br>"
+"  **&nbsp; The available 16-bit address space is conceived as consisting of pages of 256 bytes each, with  <br>"
+"  address hi-bytes representing the page index. An increment with carry may affect the hi-byte  <br>"
+"  and may thus result in a crossing of page boundaries, adding an extra cycle to the execution.  <br>"
+"  Increments without carry do not affect the hi-byte of an address and no page transitions do occur.  <br>"
+"  Generally, increments of 16-bit addresses include a carry, increments of zeropage addresses don't.  <br>"
+"  Notably this is not related in any way to the state of the carry bit of the accumulator.  <br>"
+"<br>"
+"  *** Branch offsets are signed 8-bit values, -128 ... +127, negative offsets in two's complement.  <br>"
+"  Page transitions may occur and add an extra cycle to the execution.  </code></pre>"
+"<h3 id=\"a-nameinstr_by_nameainstructions-by-name\"><a name=\"INSTR_BY_NAME\"></a>Instructions by Name</h3>"
+"<p><b><div contentEditable=false></b>"
+"<a href=\"#ADC\" title=\"instruction details for ADC...\">ADC</a>    ….  add with carry  <br>"
+"<a href=\"#AND\" title=\"instruction details for AND...\">AND</a>    ….  and (with accumulator)  <br>"
+"<a href=\"#ASL\" title=\"instruction details for ASL...\">ASL</a>    ….  arithmetic shift left  <br>"
+"<a href=\"#BCC\" title=\"instruction details for BCC...\">BCC</a>    ….  branch on carry clear  <br>"
+"<a href=\"#BCS\" title=\"instruction details for BCS...\">BCS</a>    ….  branch on carry set  <br>"
+"<a href=\"#BEQ\" title=\"instruction details for BEQ...\">BEQ</a>    ….  branch on equal (zero set)  <br>"
+"<a href=\"#BIT\" title=\"instruction details for BIT...\">BIT</a>    ….  bit test  <br>"
+"<a href=\"#BMI\" title=\"instruction details for BMI...\">BMI</a>    ….    branch on minus (negative set)  <br>"
+"<a href=\"#BNE\" title=\"instruction details for BNE...\">BNE</a>    ….    branch on not equal (zero clear)  <br>"
+"<a href=\"#BPL\" title=\"instruction details for BPL...\">BPL</a>    ….    branch on plus (negative clear)  <br>"
+"<a href=\"#BRK\" title=\"instruction details for BRK...\">BRK</a>    ….    break interrupt  <br>"
+"<a href=\"#BVC\" title=\"instruction details for BVC...\">BVC</a>    ….    branch on overflow clear  <br>"
+"<a href=\"#BVS\" title=\"instruction details for BVS...\">BVS</a>    ….    branch on overflow set  <br>"
+"<a href=\"#CLC\" title=\"instruction details for CLC...\">CLC</a>    ….    clear carry  <br>"
+"<a href=\"#CLD\" title=\"instruction details for CLD...\">CLD</a>    ….    clear decimal  <br>"
+"<a href=\"#CLI\" title=\"instruction details for CLI...\">CLI</a>    ….    clear interrupt disable  <br>"
+"<a href=\"#CLV\" title=\"instruction details for CLV...\">CLV</a>    ….    clear overflow  <br>"
+"<a href=\"#CMP\" title=\"instruction details for CMP...\">CMP</a>    ….    compare (with accumulator)  <br>"
+"<a href=\"#CPX\" title=\"instruction details for CPX...\">CPX</a>    ….    compare with X  <br>"
+"<a href=\"#CPY\" title=\"instruction details for CPY...\">CPY</a>    ….    compare with Y  <br>"
+"<a href=\"#DEC\" title=\"instruction details for DEC...\">DEC</a>    ….    decrement  <br>"
+"<a href=\"#DEX\" title=\"instruction details for DEX...\">DEX</a>    ….    decrement X  <br>"
+"<a href=\"#DEY\" title=\"instruction details for DEY...\">DEY</a>    ….    decrement Y  <br>"
+"<a href=\"#EOR\" title=\"instruction details for EOR...\">EOR</a>    ….    exclusive or (with accumulator)  <br>"
+"<a href=\"#INC\" title=\"instruction details for INC...\">INC</a>    ….    increment  <br>"
+"<a href=\"#INX\" title=\"instruction details for INX...\">INX</a>    ….    increment X  <br>"
+"<a href=\"#INY\" title=\"instruction details for INY...\">INY</a>    ….    increment Y  <br>"
+"<a href=\"#JMP\" title=\"instruction details for JMP...\">JMP</a>    ….    jump  <br>"
+"<a href=\"#JSR\" title=\"instruction details for JSR...\">JSR</a>    ….    jump subroutine  <br>"
+"<a href=\"#LDA\" title=\"instruction details for LDA...\">LDA</a>    ….    load accumulator  <br>"
+"<a href=\"#LDX\" title=\"instruction details for LDX...\">LDX</a>    ….    load X  <br>"
+"<a href=\"#LDY\" title=\"instruction details for LDY...\">LDY</a>    ….    load Y  <br>"
+"<a href=\"#LSR\" title=\"instruction details for LSR...\">LSR</a>    ….    logical shift right  <br>"
+"<a href=\"#NOP\" title=\"instruction details for NOP...\">NOP</a>    ….    no operation  <br>"
+"<a href=\"#ORA\" title=\"instruction details for ORA...\">ORA</a>    ….    or with accumulator  <br>"
+"<a href=\"#PHA\" title=\"instruction details for PHA...\">PHA</a>    ….    push accumulator  <br>"
+"<a href=\"#PHP\" title=\"instruction details for PHP...\">PHP</a>    ….    push processor status (SR)  <br>"
+"<a href=\"#PLA\" title=\"instruction details for PLA...\">PLA</a>    ….    pull accumulator  <br>"
+"<a href=\"#PLP\" title=\"instruction details for PLP...\">PLP</a>    ….    pull processor status (SR)  <br>"
+"<a href=\"#ROL\" title=\"instruction details for ROL...\">ROL</a>    ….    rotate left  <br>"
+"<a href=\"#ROR\" title=\"instruction details for ROR...\">ROR</a>    ….    rotate right  <br>"
+"<a href=\"#RTI\" title=\"instruction details for RTI...\">RTI</a>    ….    return from interrupt  <br>"
+"<a href=\"#RTS\" title=\"instruction details for RTS...\">RTS</a>    ….    return from subroutine  <br>"
+"<a href=\"#SBC\" title=\"instruction details for SBC...\">SBC</a>    ….    subtract with carry  <br>"
+"<a href=\"#SEC\" title=\"instruction details for SEC...\">SEC</a>    ….    set carry  <br>"
+"<a href=\"#SED\" title=\"instruction details for SED...\">SED</a>    ….    set decimal  <br>"
+"<a href=\"#SEI\" title=\"instruction details for SEI...\">SEI</a>    ….    set interrupt disable  <br>"
+"<a href=\"#STA\" title=\"instruction details for STA...\">STA</a>    ….    store accumulator  <br>"
+"<a href=\"#STX\" title=\"instruction details for STX...\">STX</a>    ….    store X  <br>"
+"<a href=\"#STY\" title=\"instruction details for STY...\">STY</a>    ….    store Y  <br>"
+"<a href=\"#TAX\" title=\"instruction details for TAX...\">TAX</a>    ….    transfer accumulator to X  <br>"
+"<a href=\"#TAY\" title=\"instruction details for TAY...\">TAY</a>    ….    transfer accumulator to Y  <br>"
+"<a href=\"#TSX\" title=\"instruction details for TSX...\">TSX</a>    ….    transfer stack pointer to X  <br>"
+"<a href=\"#TXA\" title=\"instruction details for TXA...\">TXA</a>    ….    transfer X to accumulator  <br>"
+"<a href=\"#TXS\" title=\"instruction details for TXS...\">TXS</a>    ….    transfer X to stack pointer  <br>"
+"<a href=\"#TYA\" title=\"instruction details for TYA...\">TYA</a>    ….    transfer Y to accumulator  <br>"
+"</div></p>"
+"<h3 id=\"registers\">Registers</h3>"
+"<pre><code>  PC    ....  program counter (16 bit)<br>"
+"  AC    ....  accumulator (8 bit)<br>"
+"  X     ....  X register (8 bit)<br>"
+"  Y     ....  Y register (8 bit)<br>"
+"  SR    ....  status register [NV-BDIZC] (8 bit)<br>"
+"  SP    ....  stack pointer (8 bit)</code></pre>"
+"<h3 id=\"status-register-flags-bit-7-to-bit-0\">Status Register Flags (bit 7 to bit 0)</h3>"
+"<pre><code>  N    ....    Negative<br>"
+"  V    ....    Overflow<br>"
+"  -    ....    ignored<br>"
+"  B    ....    Break<br>"
+"  D    ....    Decimal (use BCD for arithmetics)<br>"
+"  I    ....    Interrupt (IRQ disable)<br>"
+"  Z    ....    Zero<br>"
+"  C    ....    Carry</code></pre>"
+"<h3 id=\"processor-stack\">Processor Stack</h3>"
+"<p>LIFO, top down, 8 bit range, 0x0100 - 0x01FF  </p>"
+"<h3 id=\"bytes-words-addressing\">Bytes, Words, Addressing</h3>"
+"<ul>"
+"<li>8 bit bytes, 16 bit words in lobyte-hibyte representation (Little-Endian).  </li>"
+"<li>16 bit address range, operands follow instruction codes.</li>"
+"<li>Signed values are two's complement, sign in bit 7 (most significant bit).  <br>"
+"(%11111111 = $FF = -1, %10000000 = $80 = -128, %01111111 = $7F = +127)  </li>"
+"</ul>"
+"<h3 id=\"vendor\">Vendor</h3>"
+"<p>MOS Technology, 1975  <br>"
+"<img style=\"-webkit-filter: invert(1) sepia(0.75) brightness(0.75) hue-rotate(110deg) brightness(1.3);filter: invert(1) sepia(0.75) brightness(0.75) hue-rotate(110deg) brightness(1.3);\" src=\"res/MOS_6502AD_300.gif\" alt=\"MOS Techology 6502 MPU\" title=\"MOS Techology 6502 MPU\" /></p>"
+"<h2 id=\"appendix-a-6502-instructions-in-detail\">APPENDIX A: 6502 Instructions in Detail</h2><hr>"
+"<p><b><div contentEditable=false></b></p>"
+"<h3 id=\"a-nameadcaadc---add-memory-to-accumulator-with-carry---topinstr_by_name-instructions-by-name\"><a name=\"ADC\"></a>ADC - Add Memory to Accumulator with Carry - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code>  A + M + C -> A, C                N Z C I D V<br>"
+"                                  + + + - - +<br>"
+"<br>"
+"  addressing    assembler    opc  bytes  cyles<br>"
+"  --------------------------------------------<br>"
+"  immidiate     ADC #oper     69    2     2<br>"
+"  zeropage      ADC oper      65    2     3<br>"
+"  zeropage,X    ADC oper,X    75    2     4<br>"
+"  absolute      ADC oper      6D    3     4<br>"
+"  absolute,X    ADC oper,X    7D    3     4\*<br>"
+"  absolute,Y    ADC oper,Y    79    3     4\*<br>"
+"  (indirect,X)  ADC (oper,X)  61    2     6<br>"
+"  (indirect),Y  ADC (oper),Y  71    2     5\*</code></pre>"
+"<h3 id=\"a-nameandaand---and-memory-with-accumulator---topinstr_by_name-instructions-by-name\"><a name=\"AND\"></a>AND - AND Memory with Accumulator - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> A AND M -> A                     N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" immidiate     AND #oper     29    2     2<br>"
+" zeropage      AND oper      25    2     3<br>"
+" zeropage,X    AND oper,X    35    2     4<br>"
+" absolute      AND oper      2D    3     4<br>"
+" absolute,X    AND oper,X    3D    3     4\*<br>"
+" absolute,Y    AND oper,Y    39    3     4\*<br>"
+" (indirect,X)  AND (oper,X)  21    2     6<br>"
+" (indirect),Y  AND (oper),Y  31    2     5\*</code></pre>"
+"<h3 id=\"a-nameaslaasl---shift-left-one-bit-memory-or-accumulator---topinstr_by_name-instructions-by-name\"><a name=\"ASL\"></a>ASL - Shift Left One Bit (Memory or Accumulator) - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> C <- \[76543210\] <- 0             N Z C I D V<br>"
+"                                  + + + - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" accumulator   ASL A         0A    1     2<br>"
+" zeropage      ASL oper      06    2     5<br>"
+" zeropage,X    ASL oper,X    16    2     6<br>"
+" absolute      ASL oper      0E    3     6<br>"
+" absolute,X    ASL oper,X    1E    3     7</code></pre>"
+"<h3 id=\"a-namebccabcc---branch-on-carry-clear---topinstr_by_name-instructions-by-name\"><a name=\"BCC\"></a>BCC - Branch on Carry Clear - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> branch on C = 0                  N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" relative      BCC oper      90    2     2\*\*</code></pre>"
+"<h3 id=\"a-namebcsabcs---branch-on-carry-set---topinstr_by_name-instructions-by-name\"><a name=\"BCS\"></a>BCS - Branch on Carry Set - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> branch on C = 1                  N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" relative      BCS oper      B0    2     2\*\*</code></pre>"
+"<h3 id=\"a-namebeqabeq---branch-on-result-zero---topinstr_by_name-instructions-by-name\"><a name=\"BEQ\"></a>BEQ - Branch on Result Zero - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> branch on Z = 1                  N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" relative      BEQ oper      F0    2     2\*\*</code></pre>"
+"<h3 id=\"a-namebitabit---test-bits-in-memory-with-accumulator---topinstr_by_name-instructions-by-name\"><a name=\"BIT\"></a>BIT - Test Bits in Memory with Accumulator - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> bits 7 and 6 of operand are transfered to bit 7 and 6 of SR (N,V);<br>"
+" the zeroflag is set to the result of operand AND accumulator.<br>"
+"<br>"
+" A AND M, M7 -> N, M6 -> V        N Z C I D V<br>"
+"                                 M7 + - - - M6<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" zeropage      BIT oper      24    2     3<br>"
+" absolute      BIT oper      2C    3     4</code></pre>"
+"<h3 id=\"a-namebmiabmi---branch-on-result-minus---topinstr_by_name-instructions-by-name\"><a name=\"BMI\"></a>BMI - Branch on Result Minus - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> branch on N = 1                  N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" relative      BMI oper      30    2     2\*\*</code></pre>"
+"<h3 id=\"a-namebneabne---branch-on-result-not-zero---topinstr_by_name-instructions-by-name\"><a name=\"BNE\"></a>BNE - Branch on Result not Zero - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> branch on Z = 0                  N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" relative      BNE oper      D0    2     2\*\*</code></pre>"
+"<h3 id=\"a-namebplabpl---branch-on-result-plus---topinstr_by_name-instructions-by-name\"><a name=\"BPL\"></a>BPL - Branch on Result Plus - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> branch on N = 0                  N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" relative      BPL oper      10    2     2\*\*</code></pre>"
+"<h3 id=\"a-namebrkabrk---force-break---topinstr_by_name-instructions-by-name\"><a name=\"BRK\"></a>BRK - Force Break - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> interrupt,                       N Z C I D V<br>"
+" push PC+2, push SR               - - - 1 - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       BRK           00    1     7</code></pre>"
+"<h3 id=\"a-namebvcabvc---branch-on-overflow-clear---topinstr_by_name-instructions-by-name\"><a name=\"BVC\"></a>BVC - Branch on Overflow Clear - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> branch on V = 0                  N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" relative      BVC oper      50    2     2\*\*</code></pre>"
+"<h3 id=\"a-namebvsabvs---branch-on-overflow-set---topinstr_by_name-instructions-by-name\"><a name=\"BVS\"></a>BVS - Branch on Overflow Set - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> branch on V = 1                  N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" relative      BVC oper      70    2     2\*\*</code></pre>"
+"<h3 id=\"a-nameclcaclc---clear-carry-flag---topinstr_by_name-instructions-by-name\"><a name=\"CLC\"></a>CLC - Clear Carry Flag - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> 0 -> C                           N Z C I D V<br>"
+"                                  - - 0 - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       CLC           18    1     2</code></pre>"
+"<h3 id=\"a-namecldacld---clear-decimal-mode---topinstr_by_name-instructions-by-name\"><a name=\"CLD\"></a>CLD - Clear Decimal Mode - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> 0 -> D                           N Z C I D V<br>"
+"                                  - - - - 0 -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       CLD           D8    1     2</code></pre>"
+"<h3 id=\"a-namecliacli---clear-interrupt-disable-bit---topinstr_by_name-instructions-by-name\"><a name=\"CLI\"></a>CLI - Clear Interrupt Disable Bit - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> 0 -> I                           N Z C I D V<br>"
+"                                  - - - 0 - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       CLI           58    1     2</code></pre>"
+"<h3 id=\"a-nameclvaclv---clear-overflow-flag---topinstr_by_name-instructions-by-name\"><a name=\"CLV\"></a>CLV - Clear Overflow Flag - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> 0 -> V                           N Z C I D V<br>"
+"                                  - - - - - 0<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       CLV           B8    1     2</code></pre>"
+"<h3 id=\"a-namecmpacmp---compare-memory-with-accumulator---topinstr_by_name-instructions-by-name\"><a name=\"CMP\"></a>CMP - Compare Memory with Accumulator - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> A - M                            N Z C I D V<br>"
+"                                  + + + - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" immidiate     CMP #oper     C9    2     2<br>"
+" zeropage      CMP oper      C5    2     3<br>"
+" zeropage,X    CMP oper,X    D5    2     4<br>"
+" absolute      CMP oper      CD    3     4<br>"
+" absolute,X    CMP oper,X    DD    3     4\*<br>"
+" absolute,Y    CMP oper,Y    D9    3     4\*<br>"
+" (indirect,X)  CMP (oper,X)  C1    2     6<br>"
+" (indirect),Y  CMP (oper),Y  D1    2     5\*</code></pre>"
+"<h3 id=\"a-namecpxacpx---compare-memory-and-index-x---topinstr_by_name-instructions-by-name\"><a name=\"CPX\"></a>CPX - Compare Memory and Index X - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> X - M                            N Z C I D V<br>"
+"                                  + + + - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" immidiate     CPX #oper     E0    2     2<br>"
+" zeropage      CPX oper      E4    2     3<br>"
+" absolute      CPX oper      EC    3     4</code></pre>"
+"<h3 id=\"a-namecpyacpy---compare-memory-and-index-y---topinstr_by_name-instructions-by-name\"><a name=\"CPY\"></a>CPY - Compare Memory and Index Y - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> Y - M                            N Z C I D V<br>"
+"                                  + + + - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" immidiate     CPY #oper     C0    2     2<br>"
+" zeropage      CPY oper      C4    2     3<br>"
+" absolute      CPY oper      CC    3     4</code></pre>"
+"<h3 id=\"a-namedecadec---decrement-memory-by-one---topinstr_by_name-instructions-by-name\"><a name=\"DEC\"></a>DEC - Decrement Memory by One - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> M - 1 -> M                       N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" zeropage      DEC oper      C6    2     5<br>"
+" zeropage,X    DEC oper,X    D6    2     6<br>"
+" absolute      DEC oper      CE    3     6<br>"
+" absolute,X    DEC oper,X    DE    3     7</code></pre>"
+"<h3 id=\"a-namedexadex---decrement-index-x-by-one---topinstr_by_name-instructions-by-name\"><a name=\"DEX\"></a>DEX - Decrement Index X by One - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> X - 1 -> X                       N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       DEC           CA    1     2</code></pre>"
+"<h3 id=\"a-namedeyadey---decrement-index-y-by-one---topinstr_by_name-instructions-by-name\"><a name=\"DEY\"></a>DEY - Decrement Index Y by One - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> Y - 1 -> Y                       N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       DEC           88    1     2</code></pre>"
+"<h3 id=\"a-nameeoraeor---exclusive-or-memory-with-accumulator---topinstr_by_name-instructions-by-name\"><a name=\"EOR\"></a>EOR - Exclusive-OR Memory with Accumulator - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> A EOR M -> A                     N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" immidiate     EOR #oper     49    2     2<br>"
+" zeropage      EOR oper      45    2     3<br>"
+" zeropage,X    EOR oper,X    55    2     4<br>"
+" absolute      EOR oper      4D    3     4<br>"
+" absolute,X    EOR oper,X    5D    3     4\*<br>"
+" absolute,Y    EOR oper,Y    59    3     4\*<br>"
+" (indirect,X)  EOR (oper,X)  41    2     6<br>"
+" (indirect),Y  EOR (oper),Y  51    2     5\*</code></pre>"
+"<h3 id=\"a-nameincainc---increment-memory-by-one---topinstr_by_name-instructions-by-name\"><a name=\"INC\"></a>INC - Increment Memory by One - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> M + 1 -> M                       N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" zeropage      INC oper      E6    2     5<br>"
+" zeropage,X    INC oper,X    F6    2     6<br>"
+" absolute      INC oper      EE    3     6<br>"
+" absolute,X    INC oper,X    FE    3     7</code></pre>"
+"<h3 id=\"a-nameinxainx---increment-index-x-by-one---topinstr_by_name-instructions-by-name\"><a name=\"INX\"></a>INX - Increment Index X by One - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> X + 1 -> X                       N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       INX           E8    1     2</code></pre>"
+"<h3 id=\"a-nameinyainy---increment-index-y-by-one---topinstr_by_name-instructions-by-name\"><a name=\"INY\"></a>INY - Increment Index Y by One - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> Y + 1 -> Y                       N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       INY           C8    1     2</code></pre>"
+"<h3 id=\"a-namejmpajmp---jump-to-new-location---topinstr_by_name-instructions-by-name\"><a name=\"JMP\"></a>JMP - Jump to New Location - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> (PC+1) -> PCL                    N Z C I D V<br>"
+" (PC+2) -> PCH                    - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" absolute      JMP oper      4C    3     3<br>"
+" indirect      JMP (oper)    6C    3     5</code></pre>"
+"<h3 id=\"a-namejsrajsr---jump-to-new-location-saving-return-address---topinstr_by_name-instructions-by-name\"><a name=\"JSR\"></a>JSR - Jump to New Location Saving Return Address - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> push (PC+2),                     N Z C I D V<br>"
+" (PC+1) -> PCL                    - - - - - -<br>"
+" (PC+2) -> PCH<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" absolute      JSR oper      20    3     6</code></pre>"
+"<h3 id=\"a-nameldaalda---load-accumulator-with-memory---topinstr_by_name-instructions-by-name\"><a name=\"LDA\"></a>LDA - Load Accumulator with Memory - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> M -> A                           N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" immidiate     LDA #oper     A9    2     2<br>"
+" zeropage      LDA oper      A5    2     3<br>"
+" zeropage,X    LDA oper,X    B5    2     4<br>"
+" absolute      LDA oper      AD    3     4<br>"
+" absolute,X    LDA oper,X    BD    3     4\*<br>"
+" absolute,Y    LDA oper,Y    B9    3     4\*<br>"
+" (indirect,X)  LDA (oper,X)  A1    2     6<br>"
+" (indirect),Y  LDA (oper),Y  B1    2     5\*</code></pre>"
+"<h3 id=\"a-nameldxaldx---load-index-x-with-memory---topinstr_by_name-instructions-by-name\"><a name=\"LDX\"></a>LDX - Load Index X with Memory - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> M -> X                           N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" immidiate     LDX #oper     A2    2     2<br>"
+" zeropage      LDX oper      A6    2     3<br>"
+" zeropage,Y    LDX oper,Y    B6    2     4<br>"
+" absolute      LDX oper      AE    3     4<br>"
+" absolute,Y    LDX oper,Y    BE    3     4\*</code></pre>"
+"<h3 id=\"a-nameldyaldy---load-index-y-with-memory---topinstr_by_name-instructions-by-name\"><a name=\"LDY\"></a>LDY - Load Index Y with Memory - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> M -> Y                           N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" immidiate     LDY #oper     A0    2     2<br>"
+" zeropage      LDY oper      A4    2     3<br>"
+" zeropage,X    LDY oper,X    B4    2     4<br>"
+" absolute      LDY oper      AC    3     4<br>"
+" absolute,X    LDY oper,X    BC    3     4\*</code></pre>"
+"<h3 id=\"a-namelsralsr---shift-one-bit-right-memory-or-accumulator---topinstr_by_name-instructions-by-name\"><a name=\"LSR\"></a>LSR - Shift One Bit Right (Memory or Accumulator) - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> 0 -> \[76543210\] -> C             N Z C I D V<br>"
+"                                  0 + + - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" accumulator   LSR A         4A    1     2<br>"
+" zeropage      LSR oper      46    2     5<br>"
+" zeropage,X    LSR oper,X    56    2     6<br>"
+" absolute      LSR oper      4E    3     6<br>"
+" absolute,X    LSR oper,X    5E    3     7</code></pre>"
+"<h3 id=\"a-namenopanop---no-operation---topinstr_by_name-instructions-by-name\"><a name=\"NOP\"></a>NOP - No Operation - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> ---                              N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       NOP           EA    1     2</code></pre>"
+"<h3 id=\"a-nameoraaora---or-memory-with-accumulator---topinstr_by_name-instructions-by-name\"><a name=\"ORA\"></a>ORA - OR Memory with Accumulator - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> A OR M -> A                      N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" immidiate     ORA #oper     09    2     2<br>"
+" zeropage      ORA oper      05    2     3<br>"
+" zeropage,X    ORA oper,X    15    2     4<br>"
+" absolute      ORA oper      0D    3     4<br>"
+" absolute,X    ORA oper,X    1D    3     4\*<br>"
+" absolute,Y    ORA oper,Y    19    3     4\*<br>"
+" (indirect,X)  ORA (oper,X)  01    2     6<br>"
+" (indirect),Y  ORA (oper),Y  11    2     5\*</code></pre>"
+"<h3 id=\"a-namephaapha---push-accumulator-on-stack---topinstr_by_name-instructions-by-name\"><a name=\"PHA\"></a>PHA - Push Accumulator on Stack - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> push A                           N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       PHA           48    1     3</code></pre>"
+"<h3 id=\"a-namephpaphp---push-processor-status-on-stack---topinstr_by_name-instructions-by-name\"><a name=\"PHP\"></a>PHP - Push Processor Status on Stack - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> push SR                          N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       PHP           08    1     3</code></pre>"
+"<h3 id=\"a-nameplaapla---pull-accumulator-from-stack---topinstr_by_name-instructions-by-name\"><a name=\"PLA\"></a>PLA - Pull Accumulator from Stack - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> pull A                           N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       PLA           68    1     4</code></pre>"
+"<h3 id=\"a-nameplpaplp---pull-processor-status-from-stack---topinstr_by_name-instructions-by-name\"><a name=\"PLP\"></a>PLP - Pull Processor Status from Stack - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> pull SR                          N Z C I D V<br>"
+"                                  from stack<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       PLP           28    1     4</code></pre>"
+"<h3 id=\"a-namerolarol---rotate-one-bit-left-memory-or-accumulator---topinstr_by_name-instructions-by-name\"><a name=\"ROL\"></a>ROL - Rotate One Bit Left (Memory or Accumulator) - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> C <- \[76543210\] <- C             N Z C I D V<br>"
+"                                  + + + - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" accumulator   ROL A         2A    1     2<br>"
+" zeropage      ROL oper      26    2     5<br>"
+" zeropage,X    ROL oper,X    36    2     6<br>"
+" absolute      ROL oper      2E    3     6<br>"
+" absolute,X    ROL oper,X    3E    3     7</code></pre>"
+"<h3 id=\"a-nameroraror---rotate-one-bit-right-memory-or-accumulator---topinstr_by_name-instructions-by-name\"><a name=\"ROR\"></a>ROR - Rotate One Bit Right (Memory or Accumulator) - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> C -> \[76543210\] -> C             N Z C I D V<br>"
+"                                  + + + - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" accumulator   ROR A         6A    1     2<br>"
+" zeropage      ROR oper      66    2     5<br>"
+" zeropage,X    ROR oper,X    76    2     6<br>"
+" absolute      ROR oper      6E    3     6<br>"
+" absolute,X    ROR oper,X    7E    3     7</code></pre>"
+"<h3 id=\"a-namertiarti---return-from-interrupt---topinstr_by_name-instructions-by-name\"><a name=\"RTI\"></a>RTI - Return from Interrupt - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> pull SR, pull PC                 N Z C I D V<br>"
+"                                  from stack<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       RTI           40    1     6</code></pre>"
+"<h3 id=\"a-namertsarts---return-from-subroutine---topinstr_by_name-instructions-by-name\"><a name=\"RTS\"></a>RTS - Return from Subroutine - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> pull PC, PC+1 -> PC              N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       RTS           60    1     6</code></pre>"
+"<h3 id=\"a-namesbcasbc---subtract-memory-from-accumulator-with-borrow---topinstr_by_name-instructions-by-name\"><a name=\"SBC\"></a>SBC - Subtract Memory from Accumulator with Borrow - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> A - M - C -> A                   N Z C I D V<br>"
+"                                  + + + - - +<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" immidiate     SBC #oper     E9    2     2<br>"
+" zeropage      SBC oper      E5    2     3<br>"
+" zeropage,X    SBC oper,X    F5    2     4<br>"
+" absolute      SBC oper      ED    3     4<br>"
+" absolute,X    SBC oper,X    FD    3     4\*<br>"
+" absolute,Y    SBC oper,Y    F9    3     4\*<br>"
+" (indirect,X)  SBC (oper,X)  E1    2     6<br>"
+" (indirect),Y  SBC (oper),Y  F1    2     5\*</code></pre>"
+"<h3 id=\"a-namesecasec---set-carry-flag---topinstr_by_name-instructions-by-name\"><a name=\"SEC\"></a>SEC - Set Carry Flag - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> 1 -> C                           N Z C I D V<br>"
+"                                  - - 1 - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       SEC           38    1     2</code></pre>"
+"<h3 id=\"a-namesedased---set-decimal-flag---topinstr_by_name-instructions-by-name\"><a name=\"SED\"></a>SED - Set Decimal Flag - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> 1 -> D                           N Z C I D V<br>"
+"                                  - - - - 1 -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       SED           F8    1     2</code></pre>"
+"<h3 id=\"a-nameseiasei---set-interrupt-disable-status---topinstr_by_name-instructions-by-name\"><a name=\"SEI\"></a>SEI - Set Interrupt Disable Status - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> 1 -> I                           N Z C I D V<br>"
+"                                  - - - 1 - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       SEI           78    1     2</code></pre>"
+"<h3 id=\"a-namestaasta---store-accumulator-in-memory---topinstr_by_name-instructions-by-name\"><a name=\"STA\"></a>STA - Store Accumulator in Memory - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> A -> M                           N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" zeropage      STA oper      85    2     3<br>"
+" zeropage,X    STA oper,X    95    2     4<br>"
+" absolute      STA oper      8D    3     4<br>"
+" absolute,X    STA oper,X    9D    3     5<br>"
+" absolute,Y    STA oper,Y    99    3     5<br>"
+" (indirect,X)  STA (oper,X)  81    2     6<br>"
+" (indirect),Y  STA (oper),Y  91    2     6</code></pre>"
+"<h3 id=\"a-namestxastx---store-index-x-in-memory---topinstr_by_name-instructions-by-name\"><a name=\"STX\"></a>STX - Store Index X in Memory - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> X -> M                           N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" zeropage      STX oper      86    2     3<br>"
+" zeropage,Y    STX oper,Y    96    2     4<br>"
+" absolute      STX oper      8E    3     4</code></pre>"
+"<h3 id=\"a-namestyasty---sore-index-y-in-memory---topinstr_by_name-instructions-by-name\"><a name=\"STY\"></a>STY - Sore Index Y in Memory - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> Y -> M                           N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" zeropage      STY oper      84    2     3<br>"
+" zeropage,X    STY oper,X    94    2     4<br>"
+" absolute      STY oper      8C    3     4</code></pre>"
+"<h3 id=\"a-nametaxatax---transfer-accumulator-to-index-x---topinstr_by_name-instructions-by-name\"><a name=\"TAX\"></a>TAX - Transfer Accumulator to Index X - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> A -> X                           N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       TAX           AA    1     2</code></pre>"
+"<h3 id=\"a-nametayatay---transfer-accumulator-to-index-y---topinstr_by_name-instructions-by-name\"><a name=\"TAY\"></a>TAY - Transfer Accumulator to Index Y - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> A -> Y                           N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       TAY           A8    1     2</code></pre>"
+"<h3 id=\"a-nametsxatsx---transfer-stack-pointer-to-index-x---topinstr_by_name-instructions-by-name\"><a name=\"TSX\"></a>TSX - Transfer Stack Pointer to Index X - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> SP -> X                          N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       TSX           BA    1     2</code></pre>"
+"<h3 id=\"a-nametxaatxa---transfer-index-x-to-accumulator---topinstr_by_name-instructions-by-name\"><a name=\"TXA\"></a>TXA - Transfer Index X to Accumulator - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> X -> A                           N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       TXA           8A    1     2</code></pre>"
+"<h3 id=\"a-nametxsatxs---transfer-index-x-to-stack-register---topinstr_by_name-instructions-by-name\"><a name=\"TXS\"></a>TXS - Transfer Index X to Stack Register - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> X -> SP                          N Z C I D V<br>"
+"                                  - - - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       TXS           9A    1     2</code></pre>"
+"<h3 id=\"a-nametyaatya---transfer-index-y-to-accumulator---topinstr_by_name-instructions-by-name\"><a name=\"TYA\"></a>TYA - Transfer Index Y to Accumulator - <a href=\"#INSTR_BY_NAME\" title=\"instructions by name\">top</a></h3>"
+"<pre><code> Y -> A                           N Z C I D V<br>"
+"                                  + + - - - -<br>"
+"<br>"
+" addressing    assembler    opc  bytes  cyles<br>"
+" --------------------------------------------<br>"
+" implied       TYA           98    1     2</code></pre>"
+"<p></div></p>"
+"<p><em>*  add 1 to cycles if page boundery is crossed</em></p>"
+"<p><em>** add 1 to cycles if branch occurs on same page, add 2 to cycles if branch occurs to different page</em></p>"
+"<h4 id=\"legend-to-flags\">Legend to Flags</h4>"
+"<pre><code>  + ....      modified<br>"
+"  - ....      not modified<br>"
+"  1 ....      set<br>"
+"  0 ....      cleared<br>"
+"  M6 ....     memory bit 6<br>"
+"  M7 ....     memory bit 7</code></pre>"
+"<p>Note on assembler syntax:<br>"
+"Most assemblers employ \"OPC *oper\" for forced zeropage addressing.</p>"
+"<h2 id=\"appendix-b-6502-jump-vectors-and-stack-operations\">Appendix B: 6502 Jump Vectors and Stack Operations</h2><hr>"
+"<p>The 256 bytes processor stack of the 6502 is located at $0100 … $01FF in  <br>"
+"memory, growing down from top to bottom.  <br>"
+"There are three 2-byte address locations at the very top end of the 64K address  <br>"
+"space serving as jump vectors for reset/startup and interrupt operations:</p>"
+"<pre><code>  $FFFA, $FFFB ...  NMI (Non-Maskable Interrupt) vector  <br>"
+"  $FFFC, $FFFD ...  RES (Reset) vector  <br>"
+"  $FFFE, $FFFF ...  IRQ (Interrupt Request) vector</code></pre>"
+"<p>At the occurrence of an interrupt, the value of the program counter (PC) is put in  <br>"
+"high-low order onto the stack, followed by the value currently in the status  <br>"
+"register and control will be transferred to the address location found in the  <br>"
+"respective interrupt vector. These are recovered from the stack at the end of  <br>"
+"an interrupt routine by the RTI instruction.</p>"
+"<p><img style=\"-webkit-filter: invert(1) sepia(0.75) brightness(0.75) hue-rotate(110deg) brightness(1.3);filter: invert(1) sepia(0.75) brightness(0.75) hue-rotate(110deg) brightness(1.3);\" src=\"res/mcs6502-interrupt-ops_340.gif\" alt=\"6502 Interrupt Operations\" />  </p>"
+"<p>(Image: MCS6502 Instruction Set Summary, MOS Technology, Inc.)</p>"
+"<p>Similarly, as a JSR instruction is encountered, PC is dumped onto the stack  <br>"
+"and recovered by the JSR instruction:</p>"
+"<p><img style=\"-webkit-filter: invert(1) sepia(0.75) brightness(0.75) hue-rotate(110deg) brightness(1.3);filter: invert(1) sepia(0.75) brightness(0.75) hue-rotate(110deg) brightness(1.3);\" src=\"res/mcs6502-jsr-rts-ops_340.gif\" alt=\"6502 Subroutine Operations\" /></p>"
+"<p>(Image: MCS6502 Instruction Set Summary, MOS Technology, Inc.)</p>"

DOCS_EMULATOR?MjA0 = "<h2 id=\"emulator-instructions\">EMULATOR Instructions</h2><hr>"
+"<p><img style=\"-webkit-filter: invert(1) sepia(0.75) brightness(0.75) hue-rotate(110deg) brightness(1.3);filter: invert(1) sepia(0.75) brightness(0.75) hue-rotate(110deg) brightness(1.3);\" src=res/appleIIplus_bck_650.png?raw=true\" width=40% align=\"left\" />"
+"Unsurprisingly, the use of this emulator hardly differs from the real hardware.<br></p>"
+"<p><strong>All basic functions remain self-explanatory</strong>  <br>"
+"* cold boot: press the power button on the pop-up keyboard  <br>"
+"* warm boot: press the reset button on the pop-up keyboard  <br>"
+"<img style=\"-webkit-filter: invert(1) sepia(0.75) brightness(0.75) hue-rotate(110deg) brightness(1.3);filter: invert(1) sepia(0.75) brightness(0.75) hue-rotate(110deg) brightness(1.3);\" src=\"res/appleIIplus_kbd_650.png?raw=true\" width=40%/>  <br>"
+"* insert disk: press the right disk drive to load any disk file found on the internet (.do, .dsk), after, perform a cold boot  <br>"
+"<em>note: most apple][ disks do not boot, it was not uncommon to keep a bootable disk image at hand reach.</em>  </p>"
+"<p><strong>A handful new functions make the experience complete</strong>  <br>"
+"* pasteboard: use the pasteboard to paste any text through the text prompt, just mind that a 1 MHz computer takes this slowly.  <br>"
+"* monitor:  <br>"
+"* pause:  </p>"

DOCS_ZEROPAGE_APPLE2PLUS?MTM3 = "<p>$00-$05 - ???  <br>"
+"  $06-$09 - Free Space  <br>"
+"  $0A-$0C - JMP to USR() User Function Routine  <br>"
+"  $0D-$17 - ???  <br>"
+"  $18     - First Data Track  <br>"
+"  $19     - First Data Sector  <br>"
+"  $1A-$1B - Shape Pointer for DRAW  <br>"
+"  $1C     - Last COLOR Used  <br>"
+"  $1D-$1E - Free Space  <br>"
+"  $1F     - ???  <br>"
+"  $20     - Left Margin (0 - 39/79, 0 is default)  <br>"
+"  $21     - Width (1 - 40/80, 40 is default, 0 crashes Applesoft)  <br>"
+"  $22     - Top Margin (0 - 23, 0 is default, 20 in graphics mode)  <br>"
+"  $23     - Bottom Margin (0 - 23, 23 is default)  <br>"
+"  $24     - Horizontal Cursor Position (0 - 39/79)  <br>"
+"  $25     - Vertical Cursor Position (0 - 23)  <br>"
+"  $26-$27 - Address of Byte Containing X,Y  <br>"
+"  $28-$29 - Base Address of Text Cursor's Position  <br>"
+"  $2A     - ???  <br>"
+"  $2B     - Boot Slot * 16  <br>"
+"  $2C     - Lo-Res HLIN/VLIN Endpoint  <br>"
+"  $2D-$2F - ???  <br>"
+"  $30     - COLOR Value * 17  <br>"
+"  $31     - ???  <br>"
+"  $32     - Text Mask ($FF = Normal, $7F = Inverse, $3F = Flashing)  <br>"
+"  $33     - Prompt Character  <br>"
+"  $34-$35 - ???  <br>"
+"  $36-$37 - Address of Output Routine  <br>"
+"  $38-$39 - Address of Input Routine  <br>"
+"  $3A-$4F - ???  <br>"
+"  $50-$51 - Result of the Conversion of the FAC to a 16-Bit Integer  <br>"
+"  $52-$66 - ???  <br>"
+"  $67-$68 - Address of Beginning of BASIC Program ($0801 is default)  <br>"
+"  $69-$6A - Address of Beginning of BASIC Variables  <br>"
+"  $6B-$6C - Address of Beginning of BASIC Arrays  <br>"
+"  $6D-$6E - Address of End of BASIC Variables  <br>"
+"  $6F-$70 - Address of End of String Data  <br>"
+"  $71-$72 - Address to Move String To  <br>"
+"  $73-$74 - Address of Beginning of String Data  <br>"
+"  $75-$76 - Current Line Number Being Executed  <br>"
+"  $77-$78 - Line Number Where END or STOP or BREAK Occurred  <br>"
+"  $79-$7A - Address of Line Number Being Executed  <br>"
+"  $7B-$7C - Current Address of DATA  <br>"
+"  $7D-$7E - Next Address of DATA  <br>"
+"  $7F-$80 - Address of Input or Data  <br>"
+"  $81-$82 - Last Used Variable's Name  <br>"
+"  $83-$84 - Last Used Variable's Address  <br>"
+"  $85-$9A - ???  <br>"
+"  $9B-$9C - Pointer for $D61A and $F7D9  <br>"
+"  $9D-$A3 - Floating Point Accumulator (FAC)  <br>"
+"  $A4     - ???  <br>"
+"  $A5-$AB - Floating Point Argument Register (ARG)  <br>"
+"  $AC-$AE - ???  <br>"
+"  $AF-$B0 - Address of End of BASIC Program  <br>"
+"  $B1-$B6 - Subroutine to Increase the String Data Pointer  <br>"
+"  $B7-$BE - Subroutine to Return the Character Pointed to by the String Data Pointer  <br>"
+"  $BF-$CD - ???  <br>"
+"  $CE-$CF - Free Space  <br>"
+"  $D0-$D3 - ???  <br>"
+"  $D4     - Error Code Flag  <br>"
+"  $D5-$D6 - ???  <br>"
+"  $D7     - Free Space  <br>"
+"  $D8     - Error Flag (Bit 7 Set if an Error Handler is Used)  <br>"
+"  $D9     - ???  <br>"
+"  $DA-$DB - Line Number Where Error Occurred  <br>"
+"  $DC-$DD - ???  <br>"
+"  $DE     - Error Code  <br>"
+"  $DF     - ???  <br>"
+"  $E0-$E1 - Horizontal Coordinate of HPLOT  <br>"
+"  $E2     - Vertical Coordinate of HPLOT  <br>"
+"  $E3     - Free Space  <br>"
+"  $E4     - HCOLOR Value (0=0, 1=42, 2=85, 3=127, 4=128, 5=170, 6=213, 7=255)  <br>"
+"  $E5     - ???  <br>"
+"  $E6     - High Byte of Address of First Byte of Where HGR is Plotted  <br>"
+"  $E7     - SCALE Value (0 = 256)  <br>"
+"  $E8-$E9 - Address of Shape Table  <br>"
+"  $EA     - DRAW/XDRAW Collision Count  <br>"
+"  $EB-$EF - Free Space  <br>"
+"  $F0     - ???  <br>"
+"  $F1     - SPEED Value (Subtracted From 256)  <br>"
+"  $F2     - ???  <br>"
+"  $F3     - Text OR Mask for Flashing Text  <br>"
+"  $F4-$F5 - Address of Error Handler (Line Number after ONERR GOTO)  <br>"
+"  $F6-$F8 - ???  <br>"
+"  $F9     - ROT Value  <br>"
+"  $FA-$FE - Free Space  <br>"
+"  $FF     - Used by Applesoft's STR$ Function  </p>"

DOCS_DEBUGGER?MTU1 = "<h2 id=\"debugger-instructions\">DEBUGGER Instructions</h2><hr>"
+"<h3 id=\"the-display\">The Display</h3>"
+"<p>The display shows all registers of a 6502/6510 CPU:</p>"
+"<pre><code>  PC  ....    Program Counter<br>"
+"  A   ....    Accumulator<br>"
+"  X   ....    X Register<br>"
+"  Y   ....    Y Register<br>"
+"  SR  ....    Status Register<br>"
+"  SP  ....    Stack Pointer</code></pre>"
+"<p>The status register (SR) holds the following flags (from bit 7 to 0):</p>"
+"<pre><code>  N   ....    Negative<br>"
+"  V   ....    Overflow<br>"
+"  –   ....    ignored<br>"
+"  B   ....    Break<br>"
+"  D   ....    Decimal<br>"
+"  I   ....    Interrupt (IRQ disable)<br>"
+"  Z   ....    Zero<br>"
+"  C   ....    Carry</code></pre>"
+"<p>The line disassembler shows the current value of PC, the content of the according memory address (the next instruction followed by the operands, if any), and a disassembly of this instruction.</p>"
+"<p>The cycle time display shows the ticks of exceeded CPU time (including extra cycles for branches page transitions).</p>"
+"<h3 id=\"setting-the-registers\">Setting the Registers</h3>"
+"<p>Click a registers label to set its value.<br>"
+"Click on a SR flag to flip its value.</p>"
+"<h3 id=\"memory\">Memory</h3>"
+"<p>The emulator implements 64 k of memory for the full 16 bit address range.<br>"
+"The 6502's stack of 1 k range is located at 0100 to 01FF (hard wired).</p>"
+"<h3 id=\"accessing-the-memory\">Accessing the Memory</h3>"
+"<p>The button \"look up mem #\" offers a quick inspection of a 16 byte range around any address.<br>"
+"You may enter any amount of hex code into the memory inspector's pane and load it to the specified start address.<br>"
+"Further the memory inspector lets you inspect the memory in steps of 128 (0x80) bytes (half page). You may alter the display's content and load it back the emulator's memory. (Any figures prefixed by a colon \":\" are ignored as line numbers.)<br>"
+"The \"show ASCII\" option shows the according ASCII characters at the left of each line (if applicable). Uncheck this when transfering memory to the disassembler.<br>"
+"Last there's an option to load the ROMs of the Commodore 64 (® CBM) to the according addresses (A000-BFFF, D000-FFFF) – for all those who can't help nostalgia. (Note: The emulator does not implement the C64's bank switching feature.)</p>"
+"<h3 id=\"about-the-debugger\">About the Debugger</h3>"
+"<p>The emulator is written in JavaScript and emulates a 65xx-family micro processor unit that was the heart of so popular micro computers as the Apple II (6502) or the Commedore 64 (6510). The most common types, the 6502 and 6510 processors, are basicly the same and share the same instruction tables. (The 6510 varies from 6502 only in the implementation of 6 I/O ports at addresses 0000 and 0001.)<br>"
+"The emulator implements all legal instructions. Undefined opcodes are ignored (treated as NOP, No OPeration, with cycle time 0) – no pseudo-opcodes are implemented.</p>"

DOCS_ASSEMBLER?MTc0 = "<h2 id=\"assembler-instructions\">ASSEMBLER Instructions</h2><hr>"
+"<p>This is a simple 2 pass assembler for the 65xx microprocessor. It is thought to accompany the emulator To get your source code compiled:</p>"
+"<ol>"
+"<li>Enter your src in \"source code\" pane.</li>"
+"<li>Click the button \"generate\".</li>"
+"<li>Watch progress in \"listing\" pane.</li>"
+"<li>Copy code from \"object code\" pane.<br></li>"
+"</ol>"
+"<h3 id=\"syntax\">Syntax</h3>"
+"<p>The assembler supports the following syntax:</p>"
+"<h4 id=\"opcodes-and-addressing\">Opcodes and Addressing</h4>"
+"<p>Opcodes are always 3 letter mnemonics followed by an (optional) operand/address:</p>"
+"<pre><code>  OPC         ....    implied<br>"
+"  OPC A       ....    Accumulator<br>"
+"  OPC #BB     ....    immediate<br>"
+"  OPC HHLL    ....    absolute<br>"
+"  OPC HHLL,X  ....    absolute, X-indexed<br>"
+"  OPC HHLL,Y  ....    absolute, Y-indexed<br>"
+"  OPC *LL     ....    zeropage<br>"
+"  OPC *LL,X   ....    zeropage, X-indexed<br>"
+"  OPC *LL,Y   ....    zeropage, Y-indexed<br>"
+"  OPC (BB,X)  ....    X-indexed, indirect<br>"
+"  OPC (LL),Y  ....    indirect, Y-indexed<br>"
+"  OPC (HHLL)  ....    indirect<br>"
+"  OPC BB      ....    relative</code></pre>"
+"<p>Where HHLL is a 16bit word and LL or BB an 8 bit byte, and A is literal \"A\".<br>"
+"There must not be any white space in any part of an instruction's address.</p>"
+"<h4 id=\"number-formats\">Number Formats</h4>"
+"<pre><code>  $[0-9A-Fa-f] ....  hex<br>"
+" %[01]        ....   binary<br>"
+" 0[0-7]       ....   octal<br>"
+" [0-9]        ....   decimal<br>"
+" <            ....   LO-byte portion<br>"
+" >            ....   HI-byte portion</code></pre>"
+"<h4 id=\"labels-and-identifiers\">Labels and Identifiers</h4>"
+"<p>Identifiers must begin with a letter [A-Z] and contain letters, digits, and the underscore [A-Z0-9_]. Only the first 6 characters are significant.</p>"
+"<p>All identifiers, numbers, opcodes, and pragmas are case insensitive and translated to upper case. Identifiers must not be the same as valid opcodes.</p>"
+"<p>The special identifier \"*\" refers to the program counter (PC).</p>"
+"<h5 id=\"exampels\">Exampels:</h5>"
+"<pre><code> * = $C000       ....   Set start address (PC) to C000.<br>"
+"org $C000     ....    (idem)<br>"
+"LABEL1 LDA #4 ....    Define LABEL1 with address of instruction LDA.<br>"
+"BNE LABEL2    ....    Jump to address of label LABEL2.<br>"
+"STORE = $0800 ....    Define STORE with value 0800.<br>"
+"HERE = *      ....    Define HERE with current address (PC).<br>"
+"HERE2         ....    Define HERE2 with current address (PC).<br>"
+"LDA #         ....    Load LO-byte of VAL1.</code></pre>"
+"<h4 id=\"pragmas\">Pragmas</h4>"
+"<pre><code>  Pragmas start with a dot (.) and must be the only expression in a line:<br>"
+"  .BYTE BB    ....    Insert 8 bit byte at current address into code.<br>"
+"  .WORD HHLL  ....    Insert 16 bit word at current address into code.<br>"
+"  .END    ....    End of source, stop assembly. (optional)</code></pre>"
+"<h4 id=\"comments\">Comments</h4>"
+"<pre><code>  ; comment   ....    Any sequence of characters after a semicolon util end of the line is ignored.</code></pre>"
+"<h4 id=\"white-space\">White Space</h4>"
+"<pre><code>  The assembler does not rely on any special formatting with following exclusion:</code></pre>"
+"<p>There must be white space between a label and a opcode and the opcode and any operands. Only one instruction per line is permitted.</p>"
+"<h4 id=\"code-example\">Code Example</h4>"
+"<h5 id=\"src\">Src:</h5>"
+"<pre><code>*=$c000<br>"
+"         LDX #0<br>"
+"  Label1 TXA<br>"
+"         STA $0400,X<br>"
+"       LDA #1<br>"
+"       STA $D800,X<br>"
+"       INX<br>"
+"       BNE Label1<br>"
+"       RTS<br>"
+".END</code></pre>"
+"<h5 id=\"listing\">Listing:</h5>"
+"<pre><code> *=$C000<br>"
+" C000        LDX #$00        A2 00<br>"
+" C002 LABEL1 TXA             8A<br>"
+" C003        STA $0400,X     9D 00 04<br>"
+" C006        LDA #$01        A9 01<br>"
+" C008        STA $D800,X     9D 00 D8<br>"
+" C00B        INX             E8<br>"
+" C00C        BNE LABEL1      D0 F4<br>"
+" C00E        RTS             60<br>"
+"  C00F .END</code></pre>"
+"<h5 id=\"object-code\">Object Code:</h5>"
+"<pre><code>  A2 00 8A 9D 00 04 A9 01<br>"
+"  9D 00 D8 E8 D0 F4 60</code></pre>"
