# compile vhdl design source files
vhdl xil_defaultlib  "../../../Homework2_DanielBenusovich.srcs/sources_1/new/SR_FF_DB.vhd"
vhdl xil_defaultlib  "../../../Homework2_DanielBenusovich.srcs/sim_1/new/SR_FF_DB_TB.vhd"

# Do not sort compile order
nosort
