vhdl xpm  \
"C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl xil_defaultlib  \
"../../../Final_V2.srcs/sources_1/new/pwm_audio.vhd" \

vhdl microblaze_v11_0_14  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/a243/hdl/microblaze_v11_0_vh_rfs.vhd" \

vhdl microblaze_riscv_v1_0_3  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f9dd/hdl/microblaze_riscv_v1_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/sim/design_1_microblaze_riscv_0_0.vhd" \

vhdl lmb_v10_v3_0_14  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \

vhdl lmb_bram_if_cntlr_v4_0_25  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \

vhdl axi_lite_ipif_v3_0_4  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vhdl mdm_riscv_v1_0_3  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \

vhdl lib_cdc_v1_0_3  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl proc_sys_reset_v5_0_16  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" \

vhdl lib_pkg_v1_0_4  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/8c68/hdl/lib_pkg_v1_0_rfs.vhd" \

vhdl lib_srl_fifo_v1_0_4  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vhdl axi_uartlite_v2_0_37  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Pkg.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Ball_Ctrl.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Paddle_Ctrl.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Pong_Top2.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Sync_To_Count2.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Sync_To_Count.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/VGA_Sync_Porch.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/VGA_Sync_Pulses.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/src/Debounce_Switch.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/cc49/design_6_wrapper.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/9c11/hdl/myip_pong2.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/sim/design_1_myip_pong2_0_0.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_pwm_audio_0_0/sim/design_1_pwm_audio_0_0.vhd" \

vhdl interrupt_control_v3_1_5  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vhdl axi_gpio_v2_0_35  \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd" \
"../../../Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
