

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 22:33:30 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  189137904|  189137904|  1.891 sec|  1.891 sec|  189137904|  189137904|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                       |                            |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                Instance               |           Module           |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------------------------+----------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_conv1_Pipeline_OUT_ROW_COL_fu_566  |conv1_Pipeline_OUT_ROW_COL  |  1254651|  1254651|  12.547 ms|  12.547 ms|  1254651|  1254651|       no|
        |grp_conv1_Pipeline_CLEAR_BH_BW_fu_586  |conv1_Pipeline_CLEAR_BH_BW  |    30602|    30602|   0.306 ms|   0.306 ms|    30602|    30602|       no|
        |grp_conv1_Pipeline_RELU_fu_594         |conv1_Pipeline_RELU         |      517|      517|   5.170 us|   5.170 us|      517|      517|       no|
        |grp_conv1_Pipeline_3_fu_604            |conv1_Pipeline_3            |      258|      258|   2.580 us|   2.580 us|      258|      258|       no|
        +---------------------------------------+----------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +-------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                   |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- TILE_ROW         |  189137903|  189137903|  11125759|          -|          -|    17|        no|
        | + BH              |      77924|      77924|      3388|          -|          -|    23|        no|
        |  ++ PAD           |         52|         52|        13|          -|          -|     4|        no|
        |  ++ BH.2          |       3315|       3315|        13|          -|          -|   255|        no|
        | + TILE_OUT        |   11047824|   11047824|   1380978|          -|          -|     8|        no|
        |  ++ LOAD_WEIGHTS  |       2176|       2176|       272|          -|          -|     8|        no|
        |   +++ K           |        270|        270|        30|          -|          -|     9|        no|
        |    ++++ K.1       |         28|         28|         3|          -|          -|     9|        no|
        |  ++ EXPORT        |      93544|      93544|     11693|          -|          -|     8|        no|
        |   +++ BH          |      11685|      11685|       779|          -|          -|    15|        no|
        +-------------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    871|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|    6656|  12757|    -|
|Memory           |       72|    -|     192|    366|    0|
|Multiplexer      |        -|    -|       -|   1306|    -|
|Register         |        -|    -|     775|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       72|    9|    7623|  15300|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       16|    2|       5|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+
    |                Instance               |           Module           | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+
    |grp_conv1_Pipeline_3_fu_604            |conv1_Pipeline_3            |        0|   0|    47|     88|    0|
    |grp_conv1_Pipeline_CLEAR_BH_BW_fu_586  |conv1_Pipeline_CLEAR_BH_BW  |        0|   0|    46|    270|    0|
    |grp_conv1_Pipeline_OUT_ROW_COL_fu_566  |conv1_Pipeline_OUT_ROW_COL  |        0|   7|  6012|  11989|    0|
    |grp_conv1_Pipeline_RELU_fu_594         |conv1_Pipeline_RELU         |        0|   0|   313|    301|    0|
    |mul_6ns_19ns_24_1_1_U99                |mul_6ns_19ns_24_1_1         |        0|   1|     0|      6|    0|
    |mul_9ns_11ns_19_1_1_U98                |mul_9ns_11ns_19_1_1         |        0|   1|     0|      5|    0|
    |urem_9ns_8ns_9_13_seq_1_U96            |urem_9ns_8ns_9_13_seq_1     |        0|   0|   119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U97            |urem_9ns_8ns_9_13_seq_1     |        0|   0|   119|     49|    0|
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+
    |Total                                  |                            |        0|   9|  6656|  12757|    0|
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-------+-----+------+-------------+
    |                             Memory                             |                                      Module                                      | BRAM_18K| FF | LUT | URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-------+-----+------+-------------+
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W      |       30|   0|    0|    0|  15360|   32|     1|       491520|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U        |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W      |       30|   0|    0|    0|  15360|   32|     1|       491520|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_U    |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAeOg  |        0|  64|  122|    0|    243|   32|     1|         7776|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_U    |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAeOg  |        0|  64|  122|    0|    243|   32|     1|         7776|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_U    |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAeOg  |        0|  64|  122|    0|    243|   32|     1|         7776|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_1bkb  |        4|   0|    0|    0|   2024|   32|     1|        64768|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_1bkb  |        4|   0|    0|    0|   2024|   32|     1|        64768|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_1bkb  |        4|   0|    0|    0|   2024|   32|     1|        64768|
    +----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-------+-----+------+-------------+
    |Total                                                           |                                                                                  |       72| 192|  366|    0|  37521|  256|     8|      1200672|
    +----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln101_1_fu_883_p2          |         +|   0|  0|  18|          11|          11|
    |add_ln115_1_fu_1024_p2         |         +|   0|  0|  15|           8|           5|
    |add_ln115_2_fu_1103_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln115_fu_1036_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln117_fu_1097_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln134_fu_1160_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln135_1_fu_1272_p2         |         +|   0|  0|  14|           7|           7|
    |add_ln135_fu_1262_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln29_fu_1014_p2            |         +|   0|  0|  15|           8|           4|
    |add_ln33_1_fu_1004_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln33_fu_1214_p2            |         +|   0|  0|  14|           7|           4|
    |add_ln88_1_fu_658_p2           |         +|   0|  0|  18|          11|           7|
    |add_ln88_fu_674_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln92_2_fu_690_p2           |         +|   0|  0|  17|          10|          10|
    |add_ln92_fu_680_p2             |         +|   0|  0|  13|           6|           4|
    |add_ln94_fu_769_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln95_fu_794_p2             |         +|   0|  0|  71|          64|          10|
    |add_ln98_fu_861_p2             |         +|   0|  0|  10|           3|           1|
    |arrayidx36612_sum_i_fu_910_p2  |         +|   0|  0|  16|           9|           3|
    |empty_397_fu_904_p2            |         +|   0|  0|  15|           8|           1|
    |empty_400_fu_953_p2            |         +|   0|  0|  18|          11|          11|
    |empty_404_fu_1074_p2           |         +|   0|  0|  15|           8|           8|
    |empty_406_fu_1085_p2           |         +|   0|  0|  15|           8|           8|
    |empty_407_fu_1127_p2           |         +|   0|  0|  15|           8|           8|
    |empty_408_fu_1138_p2           |         +|   0|  0|  12|           4|           1|
    |empty_410_fu_1170_p2           |         +|   0|  0|  13|           6|           6|
    |empty_412_fu_1199_p2           |         +|   0|  0|  64|          64|          64|
    |grp_fu_873_p0                  |         +|   0|  0|  16|           9|           9|
    |tmp3_fu_1194_p2                |         +|   0|  0|  64|          64|          64|
    |empty_402_fu_988_p2            |         -|   0|  0|  26|          19|          19|
    |sub_ln135_fu_1236_p2           |         -|   0|  0|  14|           7|           7|
    |sub_ln94_fu_759_p2             |         -|   0|  0|  27|          20|          20|
    |ap_block_state60               |       and|   0|  0|   2|           1|           1|
    |exitcond876_fu_898_p2          |      icmp|   0|  0|  15|           8|           2|
    |exitcond938_fu_1132_p2         |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln115_1_fu_1109_p2        |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln115_fu_1030_p2          |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln117_fu_1091_p2          |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln134_fu_1154_p2          |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln135_fu_1256_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln29_fu_648_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln33_fu_998_p2            |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln56_fu_703_p2            |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln88_fu_668_p2            |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln98_fu_855_p2            |      icmp|   0|  0|  12|           3|           4|
    |or_ln55_fu_725_p2              |        or|   0|  0|   2|           1|           1|
    |hclamp_fu_731_p3               |    select|   0|  0|  10|           1|          10|
    |select_ln115_fu_1115_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln55_fu_717_p3          |    select|   0|  0|   8|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 871|         540|         428|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                  Name                                 | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                              |  401|         75|    1|         75|
    |bh_1_reg_555                                                           |    9|          2|    4|          8|
    |bh_reg_419                                                             |    9|          2|    5|         10|
    |bout_1_reg_543                                                         |    9|          2|    4|          8|
    |bout_reg_487                                                           |    9|          2|    4|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0      |   26|          5|   14|         70|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0           |   26|          5|    1|          5|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0            |   20|          4|   32|        128|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0           |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0        |   26|          5|   14|         70|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0             |   26|          5|    1|          5|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1             |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0              |   20|          4|   32|        128|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0             |   20|          4|    1|          4|
    |grp_fu_1524_ce                                                         |   14|          3|    1|          3|
    |grp_fu_1524_p0                                                         |   14|          3|   32|         96|
    |grp_fu_1524_p1                                                         |   14|          3|   32|         96|
    |grp_fu_1528_ce                                                         |    9|          2|    1|          2|
    |grp_fu_1532_ce                                                         |    9|          2|    1|          2|
    |grp_fu_1536_ce                                                         |    9|          2|    1|          2|
    |grp_fu_1540_ce                                                         |    9|          2|    1|          2|
    |grp_fu_1544_ce                                                         |    9|          2|    1|          2|
    |h_2_fu_234                                                             |    9|          2|    8|         16|
    |i1_blk_n_AR                                                            |    9|          2|    1|          2|
    |i1_blk_n_R                                                             |    9|          2|    1|          2|
    |i2_blk_n_AW                                                            |    9|          2|    1|          2|
    |i2_blk_n_B                                                             |    9|          2|    1|          2|
    |indvar_reg_464                                                         |    9|          2|    4|          8|
    |k_reg_521                                                              |    9|          2|    4|          8|
    |loop_index_i67_reg_532                                                 |    9|          2|    4|          8|
    |loop_index_i_reg_453                                                   |    9|          2|    8|         16|
    |m_axi_i1_ARADDR                                                        |   14|          3|   64|        192|
    |m_axi_i1_ARLEN                                                         |   14|          3|   32|         96|
    |m_axi_i2_AWADDR                                                        |   14|          3|   64|        192|
    |m_axi_i2_AWBURST                                                       |    9|          2|    2|          4|
    |m_axi_i2_AWCACHE                                                       |    9|          2|    4|          8|
    |m_axi_i2_AWID                                                          |    9|          2|    1|          2|
    |m_axi_i2_AWLEN                                                         |   14|          3|   32|         96|
    |m_axi_i2_AWLOCK                                                        |    9|          2|    2|          4|
    |m_axi_i2_AWPROT                                                        |    9|          2|    3|          6|
    |m_axi_i2_AWQOS                                                         |    9|          2|    4|          8|
    |m_axi_i2_AWREGION                                                      |    9|          2|    4|          8|
    |m_axi_i2_AWSIZE                                                        |    9|          2|    3|          6|
    |m_axi_i2_AWUSER                                                        |    9|          2|    1|          2|
    |m_axi_i2_AWVALID                                                       |   14|          3|    1|          3|
    |m_axi_i2_BREADY                                                        |   14|          3|    1|          3|
    |m_axi_i2_WVALID                                                        |    9|          2|    1|          2|
    |out_reg_475                                                            |    9|          2|    7|         14|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1    |   14|          3|    8|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0         |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1         |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1    |   14|          3|    8|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0         |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1         |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_address1    |   14|          3|    8|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_ce0         |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_ce1         |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_address0  |   20|          4|   11|         44|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_d0        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_address0  |   14|          3|   11|         33|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_address0  |   20|          4|   11|         44|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_d0        |   14|          3|   32|         96|
    |p_reg_442                                                              |    9|          2|    3|          6|
    |phi_mul4852_reg_498                                                    |    9|          2|    8|         16|
    |phi_mul_reg_430                                                        |    9|          2|   11|         22|
    |phi_urem_reg_509                                                       |    9|          2|    4|          8|
    |w1_blk_n_AR                                                            |    9|          2|    1|          2|
    |w1_blk_n_R                                                             |    9|          2|    1|          2|
    +-----------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                  | 1306|        268|  605|       1913|
    +-----------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln115_1_reg_1395                                                         |   8|   0|    8|          0|
    |add_ln115_reg_1403                                                           |   4|   0|    4|          0|
    |add_ln117_reg_1425                                                           |   4|   0|    4|          0|
    |add_ln134_reg_1474                                                           |   4|   0|    4|          0|
    |add_ln135_1_reg_1518                                                         |   7|   0|    7|          0|
    |add_ln135_reg_1513                                                           |   4|   0|    4|          0|
    |add_ln33_1_reg_1385                                                          |   4|   0|    4|          0|
    |add_ln33_reg_1490                                                            |   7|   0|    7|          0|
    |add_ln88_1_reg_1312                                                          |  11|   0|   11|          0|
    |add_ln88_reg_1320                                                            |   5|   0|    5|          0|
    |add_ln98_reg_1350                                                            |   3|   0|    3|          0|
    |ap_CS_fsm                                                                    |  74|   0|   74|          0|
    |bh_1_reg_555                                                                 |   4|   0|    4|          0|
    |bh_reg_419                                                                   |   5|   0|    5|          0|
    |bout_1_reg_543                                                               |   4|   0|    4|          0|
    |bout_reg_487                                                                 |   4|   0|    4|          0|
    |empty_397_reg_1363                                                           |   8|   0|    8|          0|
    |empty_403_reg_1408                                                           |   4|   0|    8|          4|
    |empty_406_reg_1417                                                           |   8|   0|    8|          0|
    |empty_407_reg_1435                                                           |   8|   0|    8|          0|
    |empty_408_reg_1444                                                           |   4|   0|    4|          0|
    |empty_409_reg_1464                                                           |  32|   0|   32|          0|
    |empty_413_reg_1500                                                           |  32|   0|   32|          0|
    |exitcond938_reg_1440                                                         |   1|   0|    1|          0|
    |grp_conv1_Pipeline_3_fu_604_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_conv1_Pipeline_CLEAR_BH_BW_fu_586_ap_start_reg                           |   1|   0|    1|          0|
    |grp_conv1_Pipeline_OUT_ROW_COL_fu_566_ap_start_reg                           |   1|   0|    1|          0|
    |grp_conv1_Pipeline_RELU_fu_594_ap_start_reg                                  |   1|   0|    1|          0|
    |h_2_fu_234                                                                   |   8|   0|    8|          0|
    |i1_addr_1_reg_1331                                                           |  64|   0|   64|          0|
    |i1_addr_reg_1325                                                             |  64|   0|   64|          0|
    |indvar_reg_464                                                               |   4|   0|    4|          0|
    |k_reg_521                                                                    |   4|   0|    4|          0|
    |left_reg_1337                                                                |  32|   0|   32|          0|
    |loop_index_i67_reg_532                                                       |   4|   0|    4|          0|
    |loop_index_i_reg_453                                                         |   8|   0|    8|          0|
    |out_reg_475                                                                  |   7|   0|    7|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81_reg_1449  |   8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81_reg_1454  |   8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81_reg_1459  |   8|   0|    8|          0|
    |p_cast_reg_1373                                                              |   2|   0|    2|          0|
    |p_reg_442                                                                    |   3|   0|    3|          0|
    |phi_mul4852_reg_498                                                          |   8|   0|    8|          0|
    |phi_mul_reg_430                                                              |  11|   0|   11|          0|
    |phi_urem_reg_509                                                             |   4|   0|    4|          0|
    |reg_616                                                                      |  32|   0|   32|          0|
    |right_reg_1342                                                               |  32|   0|   32|          0|
    |sext_ln33_1_reg_1377                                                         |  62|   0|   64|          2|
    |sub_ln135_reg_1495                                                           |   7|   0|    7|          0|
    |trunc_ln115_reg_1413                                                         |   2|   0|    2|          0|
    |trunc_ln130_reg_1390                                                         |   6|   0|    6|          0|
    |trunc_ln5_reg_1484                                                           |  62|   0|   62|          0|
    |w1_addr_reg_1295                                                             |  64|   0|   64|          0|
    |zext_ln131_reg_1307                                                          |   8|   0|   10|          2|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 775|   0|  783|          8|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_312_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_312_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_312_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_312_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_312_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_316_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_316_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_316_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_316_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_316_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_320_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_320_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_320_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_320_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_320_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_324_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_324_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_324_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_324_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_328_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_328_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_328_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_328_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_332_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_332_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_332_p_opcode    |  out|    5|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_332_p_dout0     |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_332_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_i1_AWVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_AWID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_AWSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WVALID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WREADY        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WDATA         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_WSTRB         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_WLAST         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WID           |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WUSER         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_ARID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_ARSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RDATA         |   in|   32|       m_axi|             i1|       pointer|
|m_axi_i1_RLAST         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RFIFONUM      |   in|   13|       m_axi|             i1|       pointer|
|m_axi_i1_RUSER         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BUSER         |   in|    1|       m_axi|             i1|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w1_AWVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_AWID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_AWSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WVALID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WREADY        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WDATA         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_WSTRB         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_WLAST         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WID           |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WUSER         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_ARID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_ARSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RDATA         |   in|   32|       m_axi|             w1|       pointer|
|m_axi_w1_RLAST         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RFIFONUM      |   in|   13|       m_axi|             w1|       pointer|
|m_axi_w1_RUSER         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BUSER         |   in|    1|       m_axi|             w1|       pointer|
|conv1_weights          |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases_address0  |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0        |   in|   32|   ap_memory|   conv1_biases|         array|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 48 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 27 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 14 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 3 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 35 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 2 
57 --> 62 58 
58 --> 59 57 
59 --> 60 
60 --> 61 58 
61 --> 59 
62 --> 63 
63 --> 64 74 
64 --> 65 
65 --> 66 69 
66 --> 67 
67 --> 68 
68 --> 65 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 63 
74 --> 56 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%h_2 = alloca i32 1"   --->   Operation 75 'alloca' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_23, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_14, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_13, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_25, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv1.cpp:9]   --->   Operation 80 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:9]   --->   Operation 81 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:9]   --->   Operation 82 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:24]   --->   Operation 83 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:24]   --->   Operation 84 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:24]   --->   Operation 85 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_weights_read, i32 2, i32 63" [src/conv1.cpp:33]   --->   Operation 86 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i62 %trunc_ln" [src/conv1.cpp:33]   --->   Operation 87 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln33" [src/conv1.cpp:33]   --->   Operation 88 'getelementptr' 'w1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln29 = store i8 0, i8 %h_2" [src/conv1.cpp:29]   --->   Operation 89 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln29 = br void %TILE_OUT" [src/conv1.cpp:29]   --->   Operation 90 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%h = load i8 %h_2" [src/conv1.cpp:29]   --->   Operation 91 'load' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.76ns)   --->   "%icmp_ln29 = icmp_eq  i8 %h, i8 255" [src/conv1.cpp:29]   --->   Operation 92 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %TILE_OUT.split, void %for.end77" [src/conv1.cpp:29]   --->   Operation 93 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i8 %h" [src/conv1.cpp:131->src/conv1.cpp:64]   --->   Operation 94 'zext' 'zext_ln131' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:29]   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:29]   --->   Operation 96 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln88 = br void %PAD.i" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 97 'br' 'br_ln88' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [src/conv1.cpp:67]   --->   Operation 98 'ret' 'ret_ln67' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln88, void %for.inc42.i, i5 0, void %TILE_OUT.split" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 99 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 %add_ln88_1, void %for.inc42.i, i11 0, void %TILE_OUT.split" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 100 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.79ns)   --->   "%add_ln88_1 = add i11 %phi_mul, i11 88" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 101 'add' 'add_ln88_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i5 %bh" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 102 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.78ns)   --->   "%icmp_ln88 = icmp_eq  i5 %bh, i5 23" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 103 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln88 = add i5 %bh, i5 1" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 104 'add' 'add_ln88' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %PAD.i.split, void %_Z20load_input_buffer_c1PA23_A263_fPA255_A255_fii.exit" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 105 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.78ns)   --->   "%add_ln92 = add i6 %zext_ln88, i6 60" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 106 'add' 'add_ln92' <Predicate = (!icmp_ln88)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i6 %add_ln92" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 107 'sext' 'sext_ln92' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.76ns)   --->   "%add_ln92_2 = add i10 %sext_ln92, i10 %zext_ln131" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 108 'add' 'add_ln92_2' <Predicate = (!icmp_ln88)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln92_2, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 109 'bitselect' 'tmp' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln92_2, i10 254" [src/srcnn.cpp:56->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 110 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln88)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln92_2, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 111 'bitselect' 'tmp_357' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_357, i10 0, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 112 'select' 'select_ln55' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 113 'or' 'or_ln55' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln92_2" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 114 'select' 'hclamp' <Predicate = (!icmp_ln88)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 115 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln94_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 116 'bitconcatenate' 'shl_ln94_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i12 %shl_ln94_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 117 'sext' 'sext_ln94' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.89ns)   --->   "%sub_ln94 = sub i20 %shl_ln, i20 %sext_ln94" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 118 'sub' 'sub_ln94' <Predicate = (!icmp_ln88)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln94_2 = sext i20 %sub_ln94" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 119 'sext' 'sext_ln94_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.08ns)   --->   "%add_ln94 = add i64 %sext_ln94_2, i64 %input_ftmap_read" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 120 'add' 'add_ln94' <Predicate = (!icmp_ln88)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln94, i32 2, i32 63" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 121 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln94_1 = sext i62 %trunc_ln3" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 122 'sext' 'sext_ln94_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln94_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 123 'getelementptr' 'i1_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.08ns)   --->   "%add_ln95 = add i64 %add_ln94, i64 1016" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 124 'add' 'add_ln95' <Predicate = (!icmp_ln88)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln95, i32 2, i32 63" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 125 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i62 %trunc_ln4" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 126 'sext' 'sext_ln95' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln95" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 127 'getelementptr' 'i1_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 128 [8/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 128 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 129 [7/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 129 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 130 [8/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 130 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 131 [6/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 131 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 132 [7/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 132 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 133 [5/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 133 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 134 [6/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 134 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 135 [4/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 135 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 136 [5/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 136 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 137 [3/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 137 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 138 [4/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 138 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 139 [2/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 139 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 140 [3/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 140 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 141 [1/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 141 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 142 [2/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 142 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 143 [1/1] (7.30ns)   --->   "%i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %i1_addr" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 143 'read' 'i1_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 144 [1/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 144 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 23, i64 23, i64 23" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 146 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i1_addr_read_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 147 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (7.30ns)   --->   "%i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %i1_addr_1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 148 'read' 'i1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i1_addr_1_read" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 149 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.42ns)   --->   "%br_ln98 = br void %for.inc.i" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 150 'br' 'br_ln98' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 2.16>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%p = phi i3 %add_ln98, void %for.inc.i.split, i3 0, void %PAD.i.split" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 151 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_358_cast = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %phi_mul, i32 3, i32 10" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 152 'partselect' 'tmp_358_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_358_cast, i3 %p" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 153 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i11 %tmp_s" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 154 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln100" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 155 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %p" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 156 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.67ns)   --->   "%icmp_ln98 = icmp_eq  i3 %p, i3 4" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 157 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.67ns)   --->   "%add_ln98 = add i3 %p, i3 1" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 158 'add' 'add_ln98' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.inc.i.split, void %for.end.i" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 159 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.77ns)   --->   "%add_ln101 = add i9 %zext_ln98, i9 259" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 160 'add' 'add_ln101' <Predicate = (!icmp_ln98)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [13/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 161 'urem' 'urem_ln101' <Predicate = (!icmp_ln98)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln100 = store i32 %left, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 162 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 15 <SV = 14> <Delay = 1.39>
ST_15 : Operation 163 [12/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 163 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.39>
ST_16 : Operation 164 [11/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 164 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.39>
ST_17 : Operation 165 [10/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 165 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.39>
ST_18 : Operation 166 [9/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 166 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.39>
ST_19 : Operation 167 [8/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 167 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.39>
ST_20 : Operation 168 [7/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 168 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.39>
ST_21 : Operation 169 [6/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 169 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.39>
ST_22 : Operation 170 [5/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 170 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.39>
ST_23 : Operation 171 [4/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 171 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.39>
ST_24 : Operation 172 [3/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 172 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.39>
ST_25 : Operation 173 [2/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 173 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.42>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln98 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln98' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 175 'specloopname' 'specloopname_ln98' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 176 [1/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 176 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i9 %urem_ln101" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 177 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 178 [1/1] (0.79ns)   --->   "%add_ln101_1 = add i11 %phi_mul, i11 %zext_ln101" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 178 'add' 'add_ln101_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i11 %add_ln101_1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 179 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln101_1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 180 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %right, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 181 'store' 'store_ln101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc.i" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 182 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 27 <SV = 14> <Delay = 7.30>
ST_27 : Operation 183 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 183 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 15> <Delay = 7.30>
ST_28 : Operation 184 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 184 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 16> <Delay = 7.30>
ST_29 : Operation 185 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 185 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 7.30>
ST_30 : Operation 186 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 186 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 18> <Delay = 7.30>
ST_31 : Operation 187 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 187 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 7.30>
ST_32 : Operation 188 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 188 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 7.30>
ST_33 : Operation 189 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 189 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 7.30>
ST_34 : Operation 190 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 190 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 191 [1/1] (0.42ns)   --->   "%br_ln105 = br void %load-store-loop.i" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 191 'br' 'br_ln105' <Predicate = true> <Delay = 0.42>

State 35 <SV = 22> <Delay = 2.90>
ST_35 : Operation 192 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_397, void %.exit"   --->   Operation 192 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 193 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 193 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 194 [1/1] (0.76ns)   --->   "%exitcond876 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 194 'icmp' 'exitcond876' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 195 [1/1] (0.76ns)   --->   "%empty_397 = add i8 %loop_index_i, i8 1"   --->   Operation 195 'add' 'empty_397' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond876, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 196 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 197 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 4"   --->   Operation 197 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond876)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 198 [13/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 198 'urem' 'empty_399' <Predicate = (!exitcond876)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast = zext i9 %arrayidx36612_sum_i"   --->   Operation 199 'zext' 'arrayidx36612_sum_i_cast' <Predicate = (!exitcond876)> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (2.14ns)   --->   "%mul330 = mul i19 %arrayidx36612_sum_i_cast, i19 745"   --->   Operation 200 'mul' 'mul330' <Predicate = (!exitcond876)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%p_cast = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul330, i32 16, i32 17"   --->   Operation 201 'partselect' 'p_cast' <Predicate = (!exitcond876)> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln88 = br void %PAD.i" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 202 'br' 'br_ln88' <Predicate = (exitcond876)> <Delay = 0.00>

State 36 <SV = 23> <Delay = 1.39>
ST_36 : Operation 203 [12/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 203 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 24> <Delay = 1.39>
ST_37 : Operation 204 [11/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 204 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 25> <Delay = 1.39>
ST_38 : Operation 205 [10/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 205 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 26> <Delay = 1.39>
ST_39 : Operation 206 [9/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 206 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 27> <Delay = 1.39>
ST_40 : Operation 207 [8/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 207 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 28> <Delay = 1.39>
ST_41 : Operation 208 [7/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 208 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 29> <Delay = 1.39>
ST_42 : Operation 209 [6/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 209 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 30> <Delay = 1.39>
ST_43 : Operation 210 [5/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 210 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 31> <Delay = 1.39>
ST_44 : Operation 211 [4/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 211 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 32> <Delay = 1.39>
ST_45 : Operation 212 [3/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 212 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 33> <Delay = 7.30>
ST_46 : Operation 213 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %i1_addr" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 213 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 214 [2/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 214 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 34> <Delay = 3.42>
ST_47 : Operation 215 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 215 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 216 [1/1] (0.00ns)   --->   "%empty_398 = bitcast i32 %i1_addr_read" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 216 'bitcast' 'empty_398' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 217 [1/13] (1.39ns)   --->   "%empty_399 = urem i9 %arrayidx36612_sum_i, i9 88"   --->   Operation 217 'urem' 'empty_399' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 218 [1/1] (0.00ns)   --->   "%p_cast4961 = zext i9 %empty_399"   --->   Operation 218 'zext' 'p_cast4961' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 219 [1/1] (0.79ns)   --->   "%empty_400 = add i11 %phi_mul, i11 %p_cast4961" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 219 'add' 'empty_400' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 220 [1/1] (0.00ns)   --->   "%p_cast4967 = zext i11 %empty_400" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 220 'zext' 'p_cast4967' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %p_cast4967" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 221 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %p_cast4967" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 222 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %p_cast4967" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 223 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 224 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %p_cast, void %.case.2, i2 0, void %.case.0, i2 1, void %.case.1"   --->   Operation 224 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.73>
ST_47 : Operation 225 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %empty_398, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 225 'store' 'store_ln94' <Predicate = (p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 226 'br' 'br_ln0' <Predicate = (p_cast == 1)> <Delay = 0.00>
ST_47 : Operation 227 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %empty_398, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 227 'store' 'store_ln94' <Predicate = (p_cast == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 228 'br' 'br_ln0' <Predicate = (p_cast == 0)> <Delay = 0.00>
ST_47 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %empty_398, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 229 'store' 'store_ln94' <Predicate = (p_cast != 0 & p_cast != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 230 'br' 'br_ln0' <Predicate = (p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_47 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 231 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 3> <Delay = 7.30>
ST_48 : Operation 232 [8/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 232 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 4> <Delay = 7.30>
ST_49 : Operation 233 [7/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 233 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 5> <Delay = 7.30>
ST_50 : Operation 234 [6/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 234 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 6> <Delay = 7.30>
ST_51 : Operation 235 [5/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 235 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 7> <Delay = 7.30>
ST_52 : Operation 236 [4/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 236 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 8> <Delay = 7.30>
ST_53 : Operation 237 [3/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 237 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 9> <Delay = 7.30>
ST_54 : Operation 238 [2/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 238 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 10> <Delay = 7.30>
ST_55 : Operation 239 [1/8] (7.30ns)   --->   "%empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w1_addr, i32 5184" [src/conv1.cpp:33]   --->   Operation 239 'readreq' 'empty_401' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 240 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h, i10 0" [src/conv1.cpp:29]   --->   Operation 240 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 241 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i18 %p_shl2" [src/conv1.cpp:29]   --->   Operation 241 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 242 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h, i2 0" [src/conv1.cpp:29]   --->   Operation 242 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 243 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i10 %p_shl3" [src/conv1.cpp:29]   --->   Operation 243 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 244 [1/1] (0.87ns)   --->   "%empty_402 = sub i19 %p_shl2_cast, i19 %p_shl3_cast" [src/conv1.cpp:29]   --->   Operation 244 'sub' 'empty_402' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i19 %empty_402" [src/conv1.cpp:33]   --->   Operation 245 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 246 [1/1] (0.42ns)   --->   "%br_ln33 = br void %OUT" [src/conv1.cpp:33]   --->   Operation 246 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 56 <SV = 11> <Delay = 1.22>
ST_56 : Operation 247 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln33_1, void %for.inc.i.i.preheader, i4 0, void %_Z20load_input_buffer_c1PA23_A263_fPA255_A255_fii.exit" [src/conv1.cpp:33]   --->   Operation 247 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 248 [1/1] (0.00ns)   --->   "%out = phi i7 %add_ln33, void %for.inc.i.i.preheader, i7 0, void %_Z20load_input_buffer_c1PA23_A263_fPA255_A255_fii.exit" [src/conv1.cpp:33]   --->   Operation 248 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 249 [1/1] (0.79ns)   --->   "%icmp_ln33 = icmp_eq  i4 %indvar, i4 8" [src/conv1.cpp:33]   --->   Operation 249 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 250 [1/1] (0.79ns)   --->   "%add_ln33_1 = add i4 %indvar, i4 1" [src/conv1.cpp:33]   --->   Operation 250 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %OUT.split, void %for.inc72" [src/conv1.cpp:33]   --->   Operation 251 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i7 %out" [src/conv1.cpp:130->src/conv1.cpp:64]   --->   Operation 252 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_56 : Operation 253 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:33]   --->   Operation 253 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_56 : Operation 254 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:33]   --->   Operation 254 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_56 : Operation 255 [1/1] (0.42ns)   --->   "%br_ln115 = br void %IN.i" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 255 'br' 'br_ln115' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_56 : Operation 256 [1/1] (0.76ns)   --->   "%add_ln29 = add i8 %h, i8 15" [src/conv1.cpp:29]   --->   Operation 256 'add' 'add_ln29' <Predicate = (icmp_ln33)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 257 [1/1] (0.42ns)   --->   "%store_ln29 = store i8 %add_ln29, i8 %h_2" [src/conv1.cpp:29]   --->   Operation 257 'store' 'store_ln29' <Predicate = (icmp_ln33)> <Delay = 0.42>
ST_56 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln29 = br void %TILE_OUT" [src/conv1.cpp:29]   --->   Operation 258 'br' 'br_ln29' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 57 <SV = 12> <Delay = 0.79>
ST_57 : Operation 259 [1/1] (0.00ns)   --->   "%bout = phi i4 %add_ln115, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 259 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 260 [1/1] (0.00ns)   --->   "%phi_mul4852 = phi i8 %add_ln115_1, void %for.inc23.i, i8 0, void %OUT.split" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 260 'phi' 'phi_mul4852' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 261 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 %select_ln115, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 261 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 262 [1/1] (0.76ns)   --->   "%add_ln115_1 = add i8 %phi_mul4852, i8 22" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 262 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 263 [1/1] (0.79ns)   --->   "%icmp_ln115 = icmp_eq  i4 %bout, i4 8" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 263 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 264 [1/1] (0.79ns)   --->   "%add_ln115 = add i4 %bout, i4 1" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 264 'add' 'add_ln115' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %IN.i.split, void %for.inc.8.preheader" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 265 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 266 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 266 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_57 : Operation 267 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 267 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_57 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul4852, i32 6, i32 7" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 268 'partselect' 'tmp_358' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_57 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_359 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %tmp_358, i1 0, i2 %tmp_358" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 269 'bitconcatenate' 'tmp_359' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_57 : Operation 270 [1/1] (0.00ns)   --->   "%empty_403 = zext i5 %tmp_359" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 270 'zext' 'empty_403' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_57 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i4 %phi_urem" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 271 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_57 : Operation 272 [1/1] (0.42ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 272 'br' 'br_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.42>
ST_57 : Operation 273 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou"   --->   Operation 273 'call' 'call_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 13> <Delay = 1.98>
ST_58 : Operation 274 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln117, void %for.inc.i70, i4 0, void %IN.i.split" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 274 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 275 [1/1] (0.00ns)   --->   "%k_cast = zext i4 %k" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 275 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 276 [1/1] (0.78ns)   --->   "%empty_404 = add i8 %empty_403, i8 %k_cast" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 276 'add' 'empty_404' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node empty_406)   --->   "%empty_405 = shl i8 %empty_404, i8 3" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 277 'shl' 'empty_405' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 278 [1/1] (0.76ns) (out node of the LUT)   --->   "%empty_406 = add i8 %empty_405, i8 %empty_404" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 278 'add' 'empty_406' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 279 [1/1] (0.79ns)   --->   "%icmp_ln117 = icmp_eq  i4 %k, i4 9" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 279 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 280 [1/1] (0.79ns)   --->   "%add_ln117 = add i4 %k, i4 1" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 280 'add' 'add_ln117' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.body8.i.split, void %for.inc23.i" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 281 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 282 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 282 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_58 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 283 'specloopname' 'specloopname_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_58 : Operation 284 [1/1] (0.42ns)   --->   "%br_ln121 = br void %load-store-loop.i68" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 284 'br' 'br_ln121' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_58 : Operation 285 [1/1] (0.79ns)   --->   "%add_ln115_2 = add i4 %phi_urem, i4 1" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 285 'add' 'add_ln115_2' <Predicate = (icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 286 [1/1] (0.79ns)   --->   "%icmp_ln115_1 = icmp_ult  i4 %add_ln115_2, i4 3" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 286 'icmp' 'icmp_ln115_1' <Predicate = (icmp_ln117)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 287 [1/1] (0.39ns)   --->   "%select_ln115 = select i1 %icmp_ln115_1, i4 %add_ln115_2, i4 0" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 287 'select' 'select_ln115' <Predicate = (icmp_ln117)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln115 = br void %IN.i" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 288 'br' 'br_ln115' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 59 <SV = 14> <Delay = 0.79>
ST_59 : Operation 289 [1/1] (0.00ns)   --->   "%loop_index_i67 = phi i4 0, void %for.body8.i.split, i4 %empty_408, void %.exit10"   --->   Operation 289 'phi' 'loop_index_i67' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 290 [1/1] (0.00ns)   --->   "%loop_index_i67_cast4962 = zext i4 %loop_index_i67"   --->   Operation 290 'zext' 'loop_index_i67_cast4962' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 291 [1/1] (0.76ns)   --->   "%empty_407 = add i8 %empty_406, i8 %loop_index_i67_cast4962" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 291 'add' 'empty_407' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 292 [1/1] (0.79ns)   --->   "%exitcond938 = icmp_eq  i4 %loop_index_i67, i4 9"   --->   Operation 292 'icmp' 'exitcond938' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 293 [1/1] (0.79ns)   --->   "%empty_408 = add i4 %loop_index_i67, i4 1"   --->   Operation 293 'add' 'empty_408' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 15> <Delay = 7.30>
ST_60 : Operation 294 [1/1] (0.00ns)   --->   "%p_cast4969 = zext i8 %empty_407" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 294 'zext' 'p_cast4969' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 295 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast4969" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 295 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 296 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast4969" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 296 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 297 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast4969" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 297 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond938, void %load-store-loop.i68.split, void %for.inc.i70"   --->   Operation 298 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 299 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 299 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond938)> <Delay = 0.00>
ST_60 : Operation 300 [1/1] (7.30ns)   --->   "%w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %w1_addr" [src/conv1.cpp:33]   --->   Operation 300 'read' 'w1_addr_read' <Predicate = (!exitcond938)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 301 [1/1] (0.00ns)   --->   "%empty_409 = bitcast i32 %w1_addr_read" [src/conv1.cpp:33]   --->   Operation 301 'bitcast' 'empty_409' <Predicate = (!exitcond938)> <Delay = 0.00>
ST_60 : Operation 302 [1/1] (0.73ns)   --->   "%switch_ln115 = switch i2 %trunc_ln115, void %.case.213, i2 0, void %.case.011, i2 1, void %.case.112" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 302 'switch' 'switch_ln115' <Predicate = (!exitcond938)> <Delay = 0.73>
ST_60 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 303 'br' 'br_ln117' <Predicate = (exitcond938)> <Delay = 0.00>

State 61 <SV = 16> <Delay = 0.67>
ST_61 : Operation 304 [1/1] (0.67ns)   --->   "%store_ln33 = store i32 %empty_409, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81" [src/conv1.cpp:33]   --->   Operation 304 'store' 'store_ln33' <Predicate = (trunc_ln115 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_61 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit10"   --->   Operation 305 'br' 'br_ln0' <Predicate = (trunc_ln115 == 1)> <Delay = 0.00>
ST_61 : Operation 306 [1/1] (0.67ns)   --->   "%store_ln33 = store i32 %empty_409, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81" [src/conv1.cpp:33]   --->   Operation 306 'store' 'store_ln33' <Predicate = (trunc_ln115 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_61 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit10"   --->   Operation 307 'br' 'br_ln0' <Predicate = (trunc_ln115 == 0)> <Delay = 0.00>
ST_61 : Operation 308 [1/1] (0.67ns)   --->   "%store_ln33 = store i32 %empty_409, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81" [src/conv1.cpp:33]   --->   Operation 308 'store' 'store_ln33' <Predicate = (trunc_ln115 != 0 & trunc_ln115 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_61 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit10"   --->   Operation 309 'br' 'br_ln0' <Predicate = (trunc_ln115 != 0 & trunc_ln115 != 1)> <Delay = 0.00>
ST_61 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i68"   --->   Operation 310 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 62 <SV = 13> <Delay = 0.42>
ST_62 : Operation 311 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou"   --->   Operation 311 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 312 [1/1] (0.42ns)   --->   "%br_ln134 = br void %BH.i" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 312 'br' 'br_ln134' <Predicate = true> <Delay = 0.42>

State 63 <SV = 14> <Delay = 4.09>
ST_63 : Operation 313 [1/1] (0.00ns)   --->   "%bout_1 = phi i4 %add_ln134, void %for.inc48.i, i4 0, void %for.inc.8.preheader" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 313 'phi' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 314 [1/1] (0.79ns)   --->   "%icmp_ln134 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 314 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 315 [1/1] (0.79ns)   --->   "%add_ln134 = add i4 %bout_1, i4 1" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 315 'add' 'add_ln134' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %BH.i.split, void %for.inc.i.i.preheader" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 316 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i4 %bout_1" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 317 'zext' 'zext_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_63 : Operation 318 [1/1] (0.78ns)   --->   "%empty_410 = add i6 %zext_ln134, i6 %trunc_ln130" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 318 'add' 'empty_410' <Predicate = (!icmp_ln134)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 319 [1/1] (0.00ns)   --->   "%p_cast16 = zext i6 %empty_410" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 319 'zext' 'p_cast16' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_63 : Operation 320 [1/1] (0.00ns)   --->   "%p_cast8 = zext i6 %empty_410" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 320 'zext' 'p_cast8' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_63 : Operation 321 [1/1] (2.49ns)   --->   "%empty_411 = mul i24 %p_cast8, i24 260100" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 321 'mul' 'empty_411' <Predicate = (!icmp_ln134)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 322 [1/1] (0.00ns)   --->   "%p_cast17 = zext i24 %empty_411" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 322 'zext' 'p_cast17' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_63 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i64 %p_cast17, i64 %output_ftmap_read" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 323 'add' 'tmp3' <Predicate = (!icmp_ln134)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 324 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_412 = add i64 %tmp3, i64 %sext_ln33_1" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 324 'add' 'empty_412' <Predicate = (!icmp_ln134)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 325 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast16" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 325 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_63 : Operation 326 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 326 'load' 'conv1_biases_load' <Predicate = (!icmp_ln134)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_412, i32 2, i32 63" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 327 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_63 : Operation 328 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_CLEAR_BH_BW, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou"   --->   Operation 328 'call' 'call_ln0' <Predicate = (icmp_ln134)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 329 [1/1] (0.77ns)   --->   "%add_ln33 = add i7 %out, i7 8" [src/conv1.cpp:33]   --->   Operation 329 'add' 'add_ln33' <Predicate = (icmp_ln134)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 15> <Delay = 7.30>
ST_64 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i4 %bout_1" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 330 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i4 %bout_1" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 331 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_366_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln141, i4 0" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 332 'bitconcatenate' 'tmp_366_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 333 [1/1] (0.77ns)   --->   "%sub_ln135 = sub i7 %tmp_366_cast, i7 %zext_ln135" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 333 'sub' 'sub_ln135' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 334 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 334 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 335 'specloopname' 'specloopname_ln134' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 336 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 336 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 337 [1/1] (0.00ns)   --->   "%empty_413 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 337 'bitcast' 'empty_413' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i62 %trunc_ln5" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 338 'sext' 'sext_ln135' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 339 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln135" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 339 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 340 [1/1] (7.30ns)   --->   "%empty_414 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i2_addr, i32 3825" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 340 'writereq' 'empty_414' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 341 [1/1] (0.42ns)   --->   "%br_ln135 = br void %RELU.i" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 341 'br' 'br_ln135' <Predicate = true> <Delay = 0.42>

State 65 <SV = 16> <Delay = 2.03>
ST_65 : Operation 342 [1/1] (0.00ns)   --->   "%bh_1 = phi i4 %add_ln135, void %RELU.i.split, i4 0, void %BH.i.split" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 342 'phi' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 343 [1/1] (0.79ns)   --->   "%icmp_ln135 = icmp_eq  i4 %bh_1, i4 15" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 343 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 344 [1/1] (0.79ns)   --->   "%add_ln135 = add i4 %bh_1, i4 1" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 344 'add' 'add_ln135' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %RELU.i.split, void %for.inc48.i" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 345 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i4 %bh_1" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 346 'zext' 'zext_ln135_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_65 : Operation 347 [1/1] (0.77ns)   --->   "%add_ln135_1 = add i7 %sub_ln135, i7 %zext_ln135_1" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 347 'add' 'add_ln135_1' <Predicate = (!icmp_ln135)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 348 [2/2] (1.23ns)   --->   "%call_ln135 = call void @conv1_Pipeline_RELU, i7 %add_ln135_1, i32 %empty_413, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 348 'call' 'call_ln135' <Predicate = (!icmp_ln135)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 17> <Delay = 0.00>
ST_66 : Operation 349 [1/2] (0.00ns)   --->   "%call_ln135 = call void @conv1_Pipeline_RELU, i7 %add_ln135_1, i32 %empty_413, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 349 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 18> <Delay = 1.23>
ST_67 : Operation 350 [2/2] (1.23ns)   --->   "%call_ln135 = call void @conv1_Pipeline_3, i32 %i2, i62 %trunc_ln5, i7 %add_ln135_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 350 'call' 'call_ln135' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 19> <Delay = 0.00>
ST_68 : Operation 351 [1/1] (0.00ns)   --->   "%speclooptripcount_ln135 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 351 'speclooptripcount' 'speclooptripcount_ln135' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 352 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 352 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 353 [1/2] (0.00ns)   --->   "%call_ln135 = call void @conv1_Pipeline_3, i32 %i2, i62 %trunc_ln5, i7 %add_ln135_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 353 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln135 = br void %RELU.i" [src/conv1.cpp:135->src/conv1.cpp:64]   --->   Operation 354 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 69 <SV = 17> <Delay = 7.30>
ST_69 : Operation 355 [5/5] (7.30ns)   --->   "%empty_415 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 355 'writeresp' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 18> <Delay = 7.30>
ST_70 : Operation 356 [4/5] (7.30ns)   --->   "%empty_415 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 356 'writeresp' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 19> <Delay = 7.30>
ST_71 : Operation 357 [3/5] (7.30ns)   --->   "%empty_415 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 357 'writeresp' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 20> <Delay = 7.30>
ST_72 : Operation 358 [2/5] (7.30ns)   --->   "%empty_415 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 358 'writeresp' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 21> <Delay = 7.30>
ST_73 : Operation 359 [1/5] (7.30ns)   --->   "%empty_415 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 359 'writeresp' 'empty_415' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln134 = br void %BH.i" [src/conv1.cpp:134->src/conv1.cpp:64]   --->   Operation 360 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 74 <SV = 15> <Delay = 0.00>
ST_74 : Operation 361 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_CLEAR_BH_BW, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou"   --->   Operation 361 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln33 = br void %OUT" [src/conv1.cpp:33]   --->   Operation 362 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h_2                                                                 (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111]
specinterface_ln0                                                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
output_ftmap_read                                                   (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
conv1_weights_read                                                  (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
input_ftmap_read                                                    (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
specmemcore_ln24                                                    (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln24                                                    (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln24                                                    (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                                                            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln33                                                           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_addr                                                             (getelementptr    ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln29                                                          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln29                                                             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
h                                                                   (load             ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln29                                                           (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln29                                                             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln131                                                          (zext             ) [ 000111111111111111111111111111111111111111111111000000000000000000000000000]
speclooptripcount_ln29                                              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln29                                                   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln88                                                             (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
ret_ln67                                                            (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bh                                                                  (phi              ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul                                                             (phi              ) [ 000111111111111111111111111000000000111111111111000000000000000000000000000]
add_ln88_1                                                          (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln88                                                           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln88                                                           (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln88                                                            (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln88                                                             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln92                                                            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln92                                                           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln92_2                                                          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                                                 (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln56                                                           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_357                                                             (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln55                                                         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln55                                                             (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
hclamp                                                              (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                                                              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln94_1                                                          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln94                                                           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln94                                                            (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln94_2                                                         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln94                                                            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3                                                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln94_1                                                         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
i1_addr                                                             (getelementptr    ) [ 000011111111111111111111111111111111111111111111000000000000000000000000000]
add_ln95                                                            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                                                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln95                                                           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
i1_addr_1                                                           (getelementptr    ) [ 000011111111110000000000000000000000000000000000000000000000000000000000000]
i1_load_req                                                         (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
i1_addr_read_1                                                      (read             ) [ 000000000000010000000000000000000000000000000000000000000000000000000000000]
i1_load_1_req                                                       (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln88                                              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln88                                                   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
left                                                                (bitcast          ) [ 000000000000001111111111111000000000000000000000000000000000000000000000000]
i1_addr_1_read                                                      (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
right                                                               (bitcast          ) [ 000000000000001111111111111000000000000000000000000000000000000000000000000]
br_ln98                                                             (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
p                                                                   (phi              ) [ 000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_358_cast                                                        (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                                                               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln100                                                          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln98                                                           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln98                                                           (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln98                                                            (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln98                                                             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln101                                                           (add              ) [ 000000000000000111111111111000000000000000000000000000000000000000000000000]
store_ln100                                                         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln98                                              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln98                                                   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln101                                                          (urem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln101                                                          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln101_1                                                         (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln101_1                                                        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln101                                                         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln98                                                             (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
empty                                                               (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln105                                                            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
loop_index_i                                                        (phi              ) [ 000000000000000000000000000000000001000000000000000000000000000000000000000]
loop_index_i_cast                                                   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond876                                                         (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
empty_397                                                           (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                                                              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx36612_sum_i                                                 (add              ) [ 000000000000000000000000000000000000111111111111000000000000000000000000000]
arrayidx36612_sum_i_cast                                            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
mul330                                                              (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast                                                              (partselect       ) [ 000000000000000000000000000000000000111111111111000000000000000000000000000]
br_ln88                                                             (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
i1_addr_read                                                        (read             ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000]
speclooptripcount_ln0                                               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_398                                                           (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_399                                                           (urem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast4961                                                          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_400                                                           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast4967                                                          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln0                                                          (switch           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln94                                                          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln94                                                          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln94                                                          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
empty_401                                                           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl2                                                              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl2_cast                                                         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl3                                                              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl3_cast                                                         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_402                                                           (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln33_1                                                         (sext             ) [ 000000000000000000000000000000000000000000000000000000001111111111111111111]
br_ln33                                                             (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
indvar                                                              (phi              ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000]
out                                                                 (phi              ) [ 000000000000000000000000000000000000000000000000000000001111111111111111110]
icmp_ln33                                                           (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln33_1                                                          (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln33                                                             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln130                                                         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000111111111111111110]
speclooptripcount_ln33                                              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln33                                                   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln115                                                            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln29                                                            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29                                                          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln29                                                             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bout                                                                (phi              ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000]
phi_mul4852                                                         (phi              ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000]
phi_urem                                                            (phi              ) [ 000000000000000000000000000000000000000000000000000000000111110000000000000]
add_ln115_1                                                         (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln115                                                          (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln115                                                           (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln115                                                            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln115                                             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln115                                                  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_358                                                             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_359                                                             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_403                                                           (zext             ) [ 000000000000000000000000000000000000000000000000000000000011110000000000000]
trunc_ln115                                                         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000011110000000000000]
br_ln117                                                            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
k                                                                   (phi              ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000]
k_cast                                                              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_404                                                           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_405                                                           (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_406                                                           (add              ) [ 000000000000000000000000000000000000000000000000000000000001110000000000000]
icmp_ln117                                                          (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln117                                                           (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln117                                                            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln117                                             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln117                                                  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln121                                                            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln115_2                                                         (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln115_1                                                        (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln115                                                        (select           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln115                                                            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
loop_index_i67                                                      (phi              ) [ 000000000000000000000000000000000000000000000000000000000001000000000000000]
loop_index_i67_cast4962                                             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_407                                                           (add              ) [ 000000000000000000000000000000000000000000000000000000000000100000000000000]
exitcond938                                                         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000100000000000000]
empty_408                                                           (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
p_cast4969                                                          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000]
br_ln0                                                              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0                                               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_addr_read                                                        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_409                                                           (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000]
switch_ln115                                                        (switch           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln117                                                            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln33                                                          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln33                                                          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln33                                                          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
call_ln0                                                            (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln134                                                            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
bout_1                                                              (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000110000000000]
icmp_ln134                                                          (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln134                                                           (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln134                                                            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln134                                                          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_410                                                           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast16                                                            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast8                                                             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_411                                                           (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast17                                                            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp3                                                                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_412                                                           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_biases_addr                                                   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000010000000000]
trunc_ln5                                                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000011111000000]
add_ln33                                                            (add              ) [ 001111111111111111111111111111111111111111111111111111111000000000000000001]
zext_ln135                                                          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln141                                                         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_366_cast                                                        (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln135                                                           (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000001111000000]
speclooptripcount_ln134                                             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln134                                                  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_biases_load                                                   (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_413                                                           (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000001111000000]
sext_ln135                                                          (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
i2_addr                                                             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000001111111110]
empty_414                                                           (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln135                                                            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
bh_1                                                                (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000001000000000]
icmp_ln135                                                          (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln135                                                           (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln135                                                            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln135_1                                                        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln135_1                                                         (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000111000000]
call_ln135                                                          (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln135                                             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln135                                                  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln135                                                          (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln135                                                            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
empty_415                                                           (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln134                                                            (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
call_ln0                                                            (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln33                                                             (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_OUT_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_CLEAR_BH_BW"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1004" name="h_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="output_ftmap_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="conv1_weights_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="input_ftmap_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_readreq_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="0" index="2" bw="9" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i1_load_req/4 empty/27 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_readreq_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="2"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i1_load_1_req/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="9"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_addr_read_1/12 i1_addr_read/46 "/>
</bind>
</comp>

<comp id="275" class="1004" name="i1_addr_1_read_read_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="10"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_addr_1_read/13 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_readreq_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="3"/>
<pin id="286" dir="0" index="2" bw="14" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_401/48 "/>
</bind>
</comp>

<comp id="290" class="1004" name="w1_addr_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="15"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_addr_read/60 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_writeresp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="13" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_414/64 empty_415/69 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="11" slack="0"/>
<pin id="307" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr/14 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/14 store_ln94/47 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="11" slack="0"/>
<pin id="320" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr/26 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/26 store_ln94/47 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="11" slack="0"/>
<pin id="333" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1/47 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="11" slack="0"/>
<pin id="340" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr/47 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="11" slack="0"/>
<pin id="347" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1/47 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln94_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/47 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81/60 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81/60 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="8" slack="0"/>
<pin id="376" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81/60 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln33_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="381" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="0" slack="1"/>
<pin id="384" dir="0" index="4" bw="8" slack="1"/>
<pin id="385" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="387" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/61 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln33_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="390" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="0" slack="1"/>
<pin id="393" dir="0" index="4" bw="8" slack="1"/>
<pin id="394" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="396" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/61 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln33_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="399" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="0" slack="1"/>
<pin id="402" dir="0" index="4" bw="8" slack="1"/>
<pin id="403" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="405" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/61 "/>
</bind>
</comp>

<comp id="406" class="1004" name="conv1_biases_addr_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/63 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/63 "/>
</bind>
</comp>

<comp id="419" class="1005" name="bh_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="1"/>
<pin id="421" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="bh_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="1" slack="1"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="phi_mul_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="1"/>
<pin id="432" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="phi_mul_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="11" slack="0"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="1" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="442" class="1005" name="p_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="1"/>
<pin id="444" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="1" slack="1"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/14 "/>
</bind>
</comp>

<comp id="453" class="1005" name="loop_index_i_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="1"/>
<pin id="455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="loop_index_i_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="8" slack="0"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i/35 "/>
</bind>
</comp>

<comp id="464" class="1005" name="indvar_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="1"/>
<pin id="466" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="indvar_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="1" slack="1"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/56 "/>
</bind>
</comp>

<comp id="475" class="1005" name="out_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="1"/>
<pin id="477" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="out_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="1"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="1" slack="1"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/56 "/>
</bind>
</comp>

<comp id="487" class="1005" name="bout_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="1"/>
<pin id="489" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bout (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="bout_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="1" slack="1"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout/57 "/>
</bind>
</comp>

<comp id="498" class="1005" name="phi_mul4852_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="1"/>
<pin id="500" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul4852 (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="phi_mul4852_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="1" slack="1"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul4852/57 "/>
</bind>
</comp>

<comp id="509" class="1005" name="phi_urem_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="1"/>
<pin id="511" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="513" class="1004" name="phi_urem_phi_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="1"/>
<pin id="515" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="1" slack="1"/>
<pin id="517" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/57 "/>
</bind>
</comp>

<comp id="521" class="1005" name="k_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="1"/>
<pin id="523" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="525" class="1004" name="k_phi_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="1" slack="1"/>
<pin id="529" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/58 "/>
</bind>
</comp>

<comp id="532" class="1005" name="loop_index_i67_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="1"/>
<pin id="534" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i67 (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="loop_index_i67_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i67/59 "/>
</bind>
</comp>

<comp id="543" class="1005" name="bout_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="1"/>
<pin id="545" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bout_1 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="bout_1_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="0"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="1" slack="1"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout_1/63 "/>
</bind>
</comp>

<comp id="555" class="1005" name="bh_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="1"/>
<pin id="557" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bh_1 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="bh_1_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="0"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="1" slack="1"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh_1/65 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_conv1_Pipeline_OUT_ROW_COL_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="0" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="0"/>
<pin id="570" dir="0" index="3" bw="32" slack="0"/>
<pin id="571" dir="0" index="4" bw="32" slack="0"/>
<pin id="572" dir="0" index="5" bw="32" slack="0"/>
<pin id="573" dir="0" index="6" bw="32" slack="0"/>
<pin id="574" dir="0" index="7" bw="32" slack="0"/>
<pin id="575" dir="0" index="8" bw="32" slack="0"/>
<pin id="576" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/57 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_conv1_Pipeline_CLEAR_BH_BW_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="0" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="0"/>
<pin id="590" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/63 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_conv1_Pipeline_RELU_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="0" slack="0"/>
<pin id="596" dir="0" index="1" bw="7" slack="0"/>
<pin id="597" dir="0" index="2" bw="32" slack="1"/>
<pin id="598" dir="0" index="3" bw="32" slack="0"/>
<pin id="599" dir="0" index="4" bw="32" slack="0"/>
<pin id="600" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln135/65 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_conv1_Pipeline_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="0" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="62" slack="4"/>
<pin id="608" dir="0" index="3" bw="7" slack="2"/>
<pin id="609" dir="0" index="4" bw="32" slack="0"/>
<pin id="610" dir="0" index="5" bw="32" slack="0"/>
<pin id="611" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln135/67 "/>
</bind>
</comp>

<comp id="616" class="1005" name="reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_addr_read_1 i1_addr_read "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="62" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="0"/>
<pin id="623" dir="0" index="2" bw="3" slack="0"/>
<pin id="624" dir="0" index="3" bw="7" slack="0"/>
<pin id="625" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln33_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="62" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="w1_addr_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="0"/>
<pin id="636" dir="0" index="1" bw="64" slack="0"/>
<pin id="637" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_addr/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="store_ln29_store_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="h_load_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="1"/>
<pin id="647" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln29_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="0" index="1" bw="8" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln131_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln88_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln88_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="icmp_ln88_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="0"/>
<pin id="670" dir="0" index="1" bw="5" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln88_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="5" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln92_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="0"/>
<pin id="682" dir="0" index="1" bw="3" slack="0"/>
<pin id="683" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sext_ln92_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="0"/>
<pin id="688" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln92_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="1"/>
<pin id="693" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_2/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="10" slack="0"/>
<pin id="698" dir="0" index="2" bw="5" slack="0"/>
<pin id="699" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln56_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="0"/>
<pin id="705" dir="0" index="1" bw="10" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_357_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="10" slack="0"/>
<pin id="712" dir="0" index="2" bw="5" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_357/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln55_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="10" slack="0"/>
<pin id="720" dir="0" index="2" bw="10" slack="0"/>
<pin id="721" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="or_ln55_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="hclamp_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="10" slack="0"/>
<pin id="734" dir="0" index="2" bw="10" slack="0"/>
<pin id="735" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hclamp/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="shl_ln_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="20" slack="0"/>
<pin id="741" dir="0" index="1" bw="10" slack="0"/>
<pin id="742" dir="0" index="2" bw="1" slack="0"/>
<pin id="743" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="shl_ln94_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="0"/>
<pin id="749" dir="0" index="1" bw="10" slack="0"/>
<pin id="750" dir="0" index="2" bw="1" slack="0"/>
<pin id="751" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln94_1/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln94_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="12" slack="0"/>
<pin id="757" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sub_ln94_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="20" slack="0"/>
<pin id="761" dir="0" index="1" bw="12" slack="0"/>
<pin id="762" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sext_ln94_2_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="20" slack="0"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94_2/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln94_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="20" slack="0"/>
<pin id="771" dir="0" index="1" bw="64" slack="2"/>
<pin id="772" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="62" slack="0"/>
<pin id="776" dir="0" index="1" bw="64" slack="0"/>
<pin id="777" dir="0" index="2" bw="3" slack="0"/>
<pin id="778" dir="0" index="3" bw="7" slack="0"/>
<pin id="779" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sext_ln94_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="62" slack="0"/>
<pin id="786" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94_1/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="i1_addr_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="64" slack="0"/>
<pin id="790" dir="0" index="1" bw="64" slack="0"/>
<pin id="791" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i1_addr/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln95_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="64" slack="0"/>
<pin id="796" dir="0" index="1" bw="11" slack="0"/>
<pin id="797" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="trunc_ln4_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="62" slack="0"/>
<pin id="802" dir="0" index="1" bw="64" slack="0"/>
<pin id="803" dir="0" index="2" bw="3" slack="0"/>
<pin id="804" dir="0" index="3" bw="7" slack="0"/>
<pin id="805" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln95_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="62" slack="0"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln95/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="i1_addr_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="64" slack="0"/>
<pin id="816" dir="0" index="1" bw="64" slack="0"/>
<pin id="817" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i1_addr_1/3 "/>
</bind>
</comp>

<comp id="820" class="1004" name="left_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="left/13 "/>
</bind>
</comp>

<comp id="824" class="1004" name="right_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="right/13 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_358_cast_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="0" index="1" bw="11" slack="11"/>
<pin id="831" dir="0" index="2" bw="3" slack="0"/>
<pin id="832" dir="0" index="3" bw="5" slack="0"/>
<pin id="833" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_358_cast/14 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_s_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="11" slack="0"/>
<pin id="840" dir="0" index="1" bw="8" slack="0"/>
<pin id="841" dir="0" index="2" bw="3" slack="0"/>
<pin id="842" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln100_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="11" slack="0"/>
<pin id="848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/14 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln98_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="0"/>
<pin id="853" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/14 "/>
</bind>
</comp>

<comp id="855" class="1004" name="icmp_ln98_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="3" slack="0"/>
<pin id="857" dir="0" index="1" bw="3" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/14 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln98_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="3" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/14 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln101_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="3" slack="0"/>
<pin id="869" dir="0" index="1" bw="9" slack="0"/>
<pin id="870" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="grp_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="9" slack="0"/>
<pin id="875" dir="0" index="1" bw="8" slack="0"/>
<pin id="876" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln101/14 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln101_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/26 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln101_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="11" slack="23"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_1/26 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln101_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="11" slack="0"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_1/26 "/>
</bind>
</comp>

<comp id="894" class="1004" name="loop_index_i_cast_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i_cast/35 "/>
</bind>
</comp>

<comp id="898" class="1004" name="exitcond876_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond876/35 "/>
</bind>
</comp>

<comp id="904" class="1004" name="empty_397_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_397/35 "/>
</bind>
</comp>

<comp id="910" class="1004" name="arrayidx36612_sum_i_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="4" slack="0"/>
<pin id="913" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx36612_sum_i/35 "/>
</bind>
</comp>

<comp id="916" class="1004" name="grp_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="9" slack="0"/>
<pin id="918" dir="0" index="1" bw="8" slack="0"/>
<pin id="919" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_399/35 "/>
</bind>
</comp>

<comp id="922" class="1004" name="arrayidx36612_sum_i_cast_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="9" slack="0"/>
<pin id="924" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx36612_sum_i_cast/35 "/>
</bind>
</comp>

<comp id="926" class="1004" name="mul330_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="9" slack="0"/>
<pin id="928" dir="0" index="1" bw="11" slack="0"/>
<pin id="929" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul330/35 "/>
</bind>
</comp>

<comp id="932" class="1004" name="p_cast_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="2" slack="0"/>
<pin id="934" dir="0" index="1" bw="19" slack="0"/>
<pin id="935" dir="0" index="2" bw="6" slack="0"/>
<pin id="936" dir="0" index="3" bw="6" slack="0"/>
<pin id="937" dir="1" index="4" bw="2" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/35 "/>
</bind>
</comp>

<comp id="942" class="1004" name="empty_398_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_398/47 "/>
</bind>
</comp>

<comp id="949" class="1004" name="p_cast4961_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="0"/>
<pin id="951" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4961/47 "/>
</bind>
</comp>

<comp id="953" class="1004" name="empty_400_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="11" slack="32"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_400/47 "/>
</bind>
</comp>

<comp id="959" class="1004" name="p_cast4967_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="11" slack="0"/>
<pin id="961" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4967/47 "/>
</bind>
</comp>

<comp id="966" class="1004" name="p_shl2_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="18" slack="0"/>
<pin id="968" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="969" dir="0" index="2" bw="1" slack="0"/>
<pin id="970" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/55 "/>
</bind>
</comp>

<comp id="973" class="1004" name="p_shl2_cast_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="18" slack="0"/>
<pin id="975" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/55 "/>
</bind>
</comp>

<comp id="977" class="1004" name="p_shl3_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="10" slack="0"/>
<pin id="979" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/55 "/>
</bind>
</comp>

<comp id="984" class="1004" name="p_shl3_cast_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="10" slack="0"/>
<pin id="986" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/55 "/>
</bind>
</comp>

<comp id="988" class="1004" name="empty_402_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="18" slack="0"/>
<pin id="990" dir="0" index="1" bw="10" slack="0"/>
<pin id="991" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_402/55 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sext_ln33_1_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="19" slack="0"/>
<pin id="996" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/55 "/>
</bind>
</comp>

<comp id="998" class="1004" name="icmp_ln33_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="4" slack="0"/>
<pin id="1000" dir="0" index="1" bw="4" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/56 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="add_ln33_1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="4" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/56 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="trunc_ln130_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="7" slack="0"/>
<pin id="1012" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/56 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="add_ln29_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1016" dir="0" index="1" bw="5" slack="0"/>
<pin id="1017" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/56 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="store_ln29_store_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="0"/>
<pin id="1021" dir="0" index="1" bw="8" slack="11"/>
<pin id="1022" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/56 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="add_ln115_1_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="0"/>
<pin id="1026" dir="0" index="1" bw="6" slack="0"/>
<pin id="1027" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/57 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="icmp_ln115_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="4" slack="0"/>
<pin id="1032" dir="0" index="1" bw="4" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/57 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="add_ln115_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="4" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/57 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_358_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="2" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="0"/>
<pin id="1045" dir="0" index="2" bw="4" slack="0"/>
<pin id="1046" dir="0" index="3" bw="4" slack="0"/>
<pin id="1047" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_358/57 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_359_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="5" slack="0"/>
<pin id="1054" dir="0" index="1" bw="2" slack="0"/>
<pin id="1055" dir="0" index="2" bw="1" slack="0"/>
<pin id="1056" dir="0" index="3" bw="2" slack="0"/>
<pin id="1057" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_359/57 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="empty_403_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="5" slack="0"/>
<pin id="1064" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_403/57 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="trunc_ln115_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="4" slack="0"/>
<pin id="1068" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/57 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="k_cast_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="4" slack="0"/>
<pin id="1072" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/58 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="empty_404_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="5" slack="1"/>
<pin id="1076" dir="0" index="1" bw="4" slack="0"/>
<pin id="1077" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_404/58 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="empty_405_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="6" slack="0"/>
<pin id="1081" dir="0" index="1" bw="3" slack="0"/>
<pin id="1082" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_405/58 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="empty_406_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="0"/>
<pin id="1087" dir="0" index="1" bw="6" slack="0"/>
<pin id="1088" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_406/58 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="icmp_ln117_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="4" slack="0"/>
<pin id="1093" dir="0" index="1" bw="4" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/58 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="add_ln117_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="4" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/58 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="add_ln115_2_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="4" slack="1"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_2/58 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="icmp_ln115_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="4" slack="0"/>
<pin id="1111" dir="0" index="1" bw="4" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115_1/58 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="select_ln115_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="4" slack="0"/>
<pin id="1118" dir="0" index="2" bw="4" slack="0"/>
<pin id="1119" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/58 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="loop_index_i67_cast4962_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="4" slack="0"/>
<pin id="1125" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i67_cast4962/59 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="empty_407_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="1"/>
<pin id="1129" dir="0" index="1" bw="4" slack="0"/>
<pin id="1130" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_407/59 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="exitcond938_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="4" slack="0"/>
<pin id="1134" dir="0" index="1" bw="4" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond938/59 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="empty_408_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="4" slack="0"/>
<pin id="1140" dir="0" index="1" bw="1" slack="0"/>
<pin id="1141" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_408/59 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="p_cast4969_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="1"/>
<pin id="1146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4969/60 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="empty_409_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="0"/>
<pin id="1152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_409/60 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="icmp_ln134_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="4" slack="0"/>
<pin id="1156" dir="0" index="1" bw="4" slack="0"/>
<pin id="1157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/63 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="add_ln134_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="4" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/63 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="zext_ln134_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="4" slack="0"/>
<pin id="1168" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/63 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="empty_410_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="4" slack="0"/>
<pin id="1172" dir="0" index="1" bw="6" slack="3"/>
<pin id="1173" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_410/63 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="p_cast16_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="6" slack="0"/>
<pin id="1177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast16/63 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="p_cast8_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="6" slack="0"/>
<pin id="1182" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/63 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="empty_411_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="6" slack="0"/>
<pin id="1186" dir="0" index="1" bw="19" slack="0"/>
<pin id="1187" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_411/63 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="p_cast17_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="24" slack="0"/>
<pin id="1192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast17/63 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp3_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="24" slack="0"/>
<pin id="1196" dir="0" index="1" bw="64" slack="14"/>
<pin id="1197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/63 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="empty_412_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="64" slack="0"/>
<pin id="1201" dir="0" index="1" bw="19" slack="4"/>
<pin id="1202" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_412/63 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="trunc_ln5_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="62" slack="0"/>
<pin id="1206" dir="0" index="1" bw="64" slack="0"/>
<pin id="1207" dir="0" index="2" bw="3" slack="0"/>
<pin id="1208" dir="0" index="3" bw="7" slack="0"/>
<pin id="1209" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/63 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="add_ln33_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="7" slack="3"/>
<pin id="1216" dir="0" index="1" bw="5" slack="0"/>
<pin id="1217" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/63 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="zext_ln135_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="4" slack="1"/>
<pin id="1222" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/64 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="trunc_ln141_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="4" slack="1"/>
<pin id="1226" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/64 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="tmp_366_cast_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="7" slack="0"/>
<pin id="1230" dir="0" index="1" bw="3" slack="0"/>
<pin id="1231" dir="0" index="2" bw="1" slack="0"/>
<pin id="1232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_366_cast/64 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="sub_ln135_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="7" slack="0"/>
<pin id="1238" dir="0" index="1" bw="4" slack="0"/>
<pin id="1239" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln135/64 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="empty_413_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="0"/>
<pin id="1244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_413/64 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="sext_ln135_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="62" slack="1"/>
<pin id="1248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135/64 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="i2_addr_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="64" slack="0"/>
<pin id="1251" dir="0" index="1" bw="64" slack="0"/>
<pin id="1252" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/64 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="icmp_ln135_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="4" slack="0"/>
<pin id="1258" dir="0" index="1" bw="4" slack="0"/>
<pin id="1259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/65 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="add_ln135_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="4" slack="0"/>
<pin id="1264" dir="0" index="1" bw="1" slack="0"/>
<pin id="1265" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/65 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="zext_ln135_1_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="4" slack="0"/>
<pin id="1270" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_1/65 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="add_ln135_1_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="7" slack="1"/>
<pin id="1274" dir="0" index="1" bw="4" slack="0"/>
<pin id="1275" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135_1/65 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="h_2_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="0"/>
<pin id="1280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="output_ftmap_read_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="64" slack="14"/>
<pin id="1287" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1290" class="1005" name="input_ftmap_read_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="64" slack="2"/>
<pin id="1292" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1295" class="1005" name="w1_addr_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="3"/>
<pin id="1297" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w1_addr "/>
</bind>
</comp>

<comp id="1307" class="1005" name="zext_ln131_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="10" slack="1"/>
<pin id="1309" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln131 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="add_ln88_1_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="11" slack="0"/>
<pin id="1314" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln88_1 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="add_ln88_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="5" slack="0"/>
<pin id="1322" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="i1_addr_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="1"/>
<pin id="1327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_addr "/>
</bind>
</comp>

<comp id="1331" class="1005" name="i1_addr_1_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="2"/>
<pin id="1333" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i1_addr_1 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="left_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="1"/>
<pin id="1339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="1342" class="1005" name="right_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="13"/>
<pin id="1344" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="1350" class="1005" name="add_ln98_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="3" slack="0"/>
<pin id="1352" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln98 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="add_ln101_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="9" slack="1"/>
<pin id="1357" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln101 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="empty_397_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="8" slack="0"/>
<pin id="1365" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_397 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="arrayidx36612_sum_i_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="9" slack="1"/>
<pin id="1370" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx36612_sum_i "/>
</bind>
</comp>

<comp id="1373" class="1005" name="p_cast_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="2" slack="12"/>
<pin id="1375" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="1377" class="1005" name="sext_ln33_1_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="64" slack="4"/>
<pin id="1379" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln33_1 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="add_ln33_1_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="4" slack="0"/>
<pin id="1387" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="trunc_ln130_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="6" slack="3"/>
<pin id="1392" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln130 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="add_ln115_1_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="8" slack="0"/>
<pin id="1397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115_1 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="add_ln115_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="4" slack="0"/>
<pin id="1405" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="empty_403_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="8" slack="1"/>
<pin id="1410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_403 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="trunc_ln115_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="2" slack="3"/>
<pin id="1415" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln115 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="empty_406_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="8" slack="1"/>
<pin id="1419" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_406 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="add_ln117_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="4" slack="0"/>
<pin id="1427" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln117 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="select_ln115_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="4" slack="1"/>
<pin id="1432" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln115 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="empty_407_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="8" slack="1"/>
<pin id="1437" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_407 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="exitcond938_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="1"/>
<pin id="1442" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond938 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="empty_408_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="4" slack="0"/>
<pin id="1446" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty_408 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="8" slack="1"/>
<pin id="1451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="8" slack="1"/>
<pin id="1456" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="8" slack="1"/>
<pin id="1461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="empty_409_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="1"/>
<pin id="1466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_409 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="add_ln134_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="4" slack="0"/>
<pin id="1476" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="conv1_biases_addr_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="6" slack="1"/>
<pin id="1481" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="1484" class="1005" name="trunc_ln5_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="62" slack="1"/>
<pin id="1486" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="add_ln33_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="7" slack="1"/>
<pin id="1492" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="sub_ln135_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="7" slack="1"/>
<pin id="1497" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln135 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="empty_413_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="32" slack="1"/>
<pin id="1502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_413 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="i2_addr_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="2"/>
<pin id="1507" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="1513" class="1005" name="add_ln135_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="4" slack="0"/>
<pin id="1515" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln135 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="add_ln135_1_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="7" slack="1"/>
<pin id="1520" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln135_1 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="grp_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1526" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1527" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_111/18 tmp_223/20 tmp_241/21 tmp_112/22 tmp_259/23 tmp_225/24 tmp_243/25 tmp_113/26 tmp_261/27 tmp_227/28 tmp_245/29 tmp_114/30 tmp_263/31 tmp_229/32 tmp_247/33 tmp_115/34 tmp_265/35 tmp_231/36 tmp_249/37 tmp_196/38 tmp_267/39 tmp_233/40 tmp_251/41 tmp_198/42 tmp_269/43 tmp_235/44 tmp_253/45 tmp_200/46 tmp_271/47 tmp_237/48 tmp_255/49 tmp_202/50 tmp_273/51 tmp_239/52 tmp_257/53 add/54 tmp_275/55 tmp_323/56 tmp_291/57 add53_1/58 tmp_325/60 add15_i/3 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="grp_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1530" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1531" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_204/18 tmp_206/22 tmp_208/26 tmp_295/29 tmp_210/30 tmp_313/32 tmp_297/33 tmp_212/34 tmp_281/35 tmp_315/36 tmp_331/37 tmp_215/38 tmp_283/40 tmp_333/41 tmp_217/42 tmp_301/44 tmp_285/45 tmp_219/46 tmp_319/48 tmp_287/49 tmp_221/50 tmp_321/52 tmp_289/53 tmp_339/56 tmp_307/57 tmp_341/60 tmp_293/61 add53_2/62 tmp_327/64 tmp_311/65 add53_3/66 tmp_329/68 tmp_347/72 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="grp_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1534" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1535" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_277/26 tmp_279/30 tmp_299/40 tmp_317/44 tmp_335/48 tmp_303/49 tmp_337/52 tmp_305/53 tmp_309/61 tmp_343/64 tmp_345/68 add53_4/70 add53_5/74 add53_6/78 add53_7/82 add53_8/86 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="grp_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1538" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1539" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/15 mul_s/16 mul_9/17 mul_2_1/18 mul_10/19 mul_3_1/20 mul_11/21 mul_2_2/22 mul_12/23 mul_1_4/24 mul_3_2/25 mul_13/26 mul_1_5/27 mul_3_3/28 mul_6_1/29 mul_14/30 mul_2_5/31 mul_4_3/32 mul_7_1/33 mul_15/34 mul_1_7/35 mul_3_5/36 mul_5_3/37 mul_1_8/38 mul_2_7/39 mul_4_5/40 mul_6_3/41 mul_2_8/42 mul_4_6/43 mul_6_4/44 mul_3_8/45 mul_4_7/46 mul_6_5/47 mul_4_8/48 mul_5_7/49 mul_7_5/50 mul_5_8/51 mul_7_6/52 mul_6_8/53 mul_7_8/54 mul_8_7/55 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="grp_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1542" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1543" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/15 mul_1_1/16 mul_2/17 mul_3/18 mul_1_2/19 mul_4/20 mul_1_3/21 mul_4_1/22 mul_5/23 mul_2_3/24 mul_5_1/25 mul_6/26 mul_2_4/27 mul_4_2/28 mul_7/29 mul_1_6/30 mul_3_4/31 mul_5_2/32 mul_8/34 mul_2_6/35 mul_4_4/36 mul_6_2/37 mul_8_1/38 mul_3_6/39 mul_5_4/40 mul_7_2/41 mul_3_7/42 mul_5_5/43 mul_7_3/44 mul_8_2/45 mul_5_6/46 mul_7_4/47 mul_8_3/48 mul_6_6/49 mul_8_4/50 mul_6_7/51 mul_8_5/52 mul_7_7/53 mul_8_6/54 mul_8_8/55 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="grp_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1546" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1547" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_123/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="237"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="114" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="114" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="116" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="116" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="144" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="281"><net_src comp="146" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="282"><net_src comp="158" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="288"><net_src comp="144" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="164" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="158" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="220" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="222" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="232" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="308"><net_src comp="14" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="130" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="130" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="14" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="130" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="130" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="16" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="130" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="336" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="329" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="357"><net_src comp="343" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="363"><net_src comp="20" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="130" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="22" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="130" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="24" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="130" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="411"><net_src comp="8" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="130" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="406" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="86" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="88" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="441"><net_src comp="434" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="445"><net_src comp="120" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="74" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="170" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="478"><net_src comp="172" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="486"><net_src comp="479" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="490"><net_src comp="170" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="512"><net_src comp="170" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="520"><net_src comp="513" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="524"><net_src comp="170" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="535"><net_src comp="170" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="170" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="554"><net_src comp="547" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="558"><net_src comp="170" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="577"><net_src comp="198" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="578"><net_src comp="20" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="579"><net_src comp="22" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="580"><net_src comp="24" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="581"><net_src comp="26" pin="0"/><net_sink comp="566" pin=4"/></net>

<net id="582"><net_src comp="14" pin="0"/><net_sink comp="566" pin=5"/></net>

<net id="583"><net_src comp="18" pin="0"/><net_sink comp="566" pin=6"/></net>

<net id="584"><net_src comp="16" pin="0"/><net_sink comp="566" pin=7"/></net>

<net id="585"><net_src comp="28" pin="0"/><net_sink comp="566" pin=8"/></net>

<net id="591"><net_src comp="212" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="26" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="28" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="601"><net_src comp="226" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="26" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="603"><net_src comp="28" pin="0"/><net_sink comp="594" pin=4"/></net>

<net id="612"><net_src comp="228" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="10" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="26" pin="0"/><net_sink comp="604" pin=4"/></net>

<net id="615"><net_src comp="28" pin="0"/><net_sink comp="604" pin=5"/></net>

<net id="619"><net_src comp="270" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="626"><net_src comp="68" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="244" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="70" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="72" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="633"><net_src comp="620" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="4" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="74" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="652"><net_src comp="645" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="76" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="645" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="434" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="90" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="423" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="423" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="92" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="423" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="94" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="664" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="96" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="686" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="98" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="690" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="100" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="707"><net_src comp="690" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="102" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="98" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="690" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="100" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="722"><net_src comp="709" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="104" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="102" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="695" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="703" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="717" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="690" pin="2"/><net_sink comp="731" pin=2"/></net>

<net id="744"><net_src comp="106" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="731" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="104" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="752"><net_src comp="108" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="731" pin="3"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="110" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="758"><net_src comp="747" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="739" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="755" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="768"><net_src comp="759" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="780"><net_src comp="68" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="769" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="70" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="783"><net_src comp="72" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="787"><net_src comp="774" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="0" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="784" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="769" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="112" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="806"><net_src comp="68" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="794" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="808"><net_src comp="70" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="809"><net_src comp="72" pin="0"/><net_sink comp="800" pin=3"/></net>

<net id="813"><net_src comp="800" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="0" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="810" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="616" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="275" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="834"><net_src comp="122" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="430" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="836"><net_src comp="124" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="837"><net_src comp="126" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="843"><net_src comp="128" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="828" pin="4"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="446" pin="4"/><net_sink comp="838" pin=2"/></net>

<net id="849"><net_src comp="838" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="854"><net_src comp="446" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="859"><net_src comp="446" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="132" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="446" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="134" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="851" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="136" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="867" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="138" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="882"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="430" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="879" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="897"><net_src comp="457" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="457" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="76" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="457" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="148" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="894" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="150" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="910" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="138" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="925"><net_src comp="910" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="922" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="152" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="938"><net_src comp="154" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="926" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="940"><net_src comp="50" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="941"><net_src comp="156" pin="0"/><net_sink comp="932" pin=3"/></net>

<net id="945"><net_src comp="616" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="948"><net_src comp="942" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="952"><net_src comp="916" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="957"><net_src comp="430" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="949" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="962"><net_src comp="953" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="965"><net_src comp="959" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="971"><net_src comp="166" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="104" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="976"><net_src comp="966" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="982"><net_src comp="168" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="110" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="987"><net_src comp="977" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="973" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="984" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="988" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1002"><net_src comp="468" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="174" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="468" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="176" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1013"><net_src comp="479" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="182" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1023"><net_src comp="1014" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1028"><net_src comp="502" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="184" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="491" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="174" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="491" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="176" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1048"><net_src comp="188" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="502" pin="4"/><net_sink comp="1042" pin=1"/></net>

<net id="1050"><net_src comp="190" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1051"><net_src comp="192" pin="0"/><net_sink comp="1042" pin=3"/></net>

<net id="1058"><net_src comp="194" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="1042" pin="4"/><net_sink comp="1052" pin=1"/></net>

<net id="1060"><net_src comp="196" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1061"><net_src comp="1042" pin="4"/><net_sink comp="1052" pin=3"/></net>

<net id="1065"><net_src comp="1052" pin="4"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="513" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1073"><net_src comp="525" pin="4"/><net_sink comp="1070" pin=0"/></net>

<net id="1078"><net_src comp="1070" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1083"><net_src comp="1074" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="200" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1074" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="525" pin="4"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="202" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="525" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="176" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="509" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="176" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1103" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="208" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1120"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="1103" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="170" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1126"><net_src comp="536" pin="4"/><net_sink comp="1123" pin=0"/></net>

<net id="1131"><net_src comp="1123" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1136"><net_src comp="536" pin="4"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="202" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="536" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="176" pin="0"/><net_sink comp="1138" pin=1"/></net>

<net id="1147"><net_src comp="1144" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1153"><net_src comp="290" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1158"><net_src comp="547" pin="4"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="174" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1164"><net_src comp="547" pin="4"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="176" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1169"><net_src comp="547" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1174"><net_src comp="1166" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1178"><net_src comp="1170" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1183"><net_src comp="1170" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1188"><net_src comp="1180" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="210" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1193"><net_src comp="1184" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1198"><net_src comp="1190" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1203"><net_src comp="1194" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1210"><net_src comp="68" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="1199" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1212"><net_src comp="70" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1213"><net_src comp="72" pin="0"/><net_sink comp="1204" pin=3"/></net>

<net id="1218"><net_src comp="475" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="214" pin="0"/><net_sink comp="1214" pin=1"/></net>

<net id="1223"><net_src comp="543" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1227"><net_src comp="543" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1233"><net_src comp="216" pin="0"/><net_sink comp="1228" pin=0"/></net>

<net id="1234"><net_src comp="1224" pin="1"/><net_sink comp="1228" pin=1"/></net>

<net id="1235"><net_src comp="170" pin="0"/><net_sink comp="1228" pin=2"/></net>

<net id="1240"><net_src comp="1228" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="1220" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1245"><net_src comp="413" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1253"><net_src comp="10" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="1246" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1255"><net_src comp="1249" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="1260"><net_src comp="559" pin="4"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="224" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1266"><net_src comp="559" pin="4"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="176" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1271"><net_src comp="559" pin="4"/><net_sink comp="1268" pin=0"/></net>

<net id="1276"><net_src comp="1268" pin="1"/><net_sink comp="1272" pin=1"/></net>

<net id="1277"><net_src comp="1272" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="1281"><net_src comp="234" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1284"><net_src comp="1278" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1288"><net_src comp="238" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1293"><net_src comp="250" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1298"><net_src comp="634" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1310"><net_src comp="654" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1315"><net_src comp="658" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1323"><net_src comp="674" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1328"><net_src comp="788" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1334"><net_src comp="814" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1336"><net_src comp="1331" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1340"><net_src comp="820" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1345"><net_src comp="824" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="1353"><net_src comp="861" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1358"><net_src comp="867" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1366"><net_src comp="904" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1371"><net_src comp="910" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1376"><net_src comp="932" pin="4"/><net_sink comp="1373" pin=0"/></net>

<net id="1380"><net_src comp="994" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1388"><net_src comp="1004" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1393"><net_src comp="1010" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1398"><net_src comp="1024" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1406"><net_src comp="1036" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1411"><net_src comp="1062" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1416"><net_src comp="1066" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1420"><net_src comp="1085" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1428"><net_src comp="1097" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1433"><net_src comp="1115" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1438"><net_src comp="1127" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1443"><net_src comp="1132" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1447"><net_src comp="1138" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1452"><net_src comp="358" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1457"><net_src comp="365" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1462"><net_src comp="372" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1467"><net_src comp="1150" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="379" pin=4"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="1470"><net_src comp="1464" pin="1"/><net_sink comp="397" pin=4"/></net>

<net id="1477"><net_src comp="1160" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1482"><net_src comp="406" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1487"><net_src comp="1204" pin="4"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1493"><net_src comp="1214" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1498"><net_src comp="1236" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1503"><net_src comp="1242" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="1508"><net_src comp="1249" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1516"><net_src comp="1262" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1521"><net_src comp="1272" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1523"><net_src comp="1518" pin="1"/><net_sink comp="604" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i1 | {}
	Port: w1 | {}
	Port: conv1_biases | {}
	Port: i2 | {64 67 68 69 70 71 72 73 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0 | {14 47 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2 | {26 47 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1 | {47 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0 | {61 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0 | {61 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0 | {61 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {57 62 63 65 66 74 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {57 62 63 65 66 74 }
 - Input state : 
	Port: conv1 : i1 | {4 5 6 7 8 9 10 11 12 13 27 28 29 30 31 32 33 34 46 }
	Port: conv1 : input_ftmap | {1 }
	Port: conv1 : w1 | {48 49 50 51 52 53 54 55 60 }
	Port: conv1 : conv1_weights | {1 }
	Port: conv1 : conv1_biases | {63 64 }
	Port: conv1 : i2 | {}
	Port: conv1 : output_ftmap | {1 }
	Port: conv1 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0 | {57 62 }
	Port: conv1 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2 | {57 62 }
	Port: conv1 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1 | {57 62 }
	Port: conv1 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0 | {57 62 }
	Port: conv1 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0 | {57 62 }
	Port: conv1 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0 | {57 62 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {57 62 65 66 67 68 }
	Port: conv1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {57 62 65 66 67 68 }
  - Chain level:
	State 1
		sext_ln33 : 1
		w1_addr : 2
		store_ln29 : 1
	State 2
		icmp_ln29 : 1
		br_ln29 : 2
		zext_ln131 : 1
	State 3
		add_ln88_1 : 1
		zext_ln88 : 1
		icmp_ln88 : 1
		add_ln88 : 1
		br_ln88 : 2
		add_ln92 : 2
		sext_ln92 : 3
		add_ln92_2 : 4
		tmp : 5
		icmp_ln56 : 5
		tmp_357 : 5
		select_ln55 : 6
		or_ln55 : 6
		hclamp : 7
		shl_ln : 8
		shl_ln94_1 : 8
		sext_ln94 : 9
		sub_ln94 : 10
		sext_ln94_2 : 11
		add_ln94 : 12
		trunc_ln3 : 13
		sext_ln94_1 : 14
		i1_addr : 15
		add_ln95 : 13
		trunc_ln4 : 14
		sext_ln95 : 15
		i1_addr_1 : 16
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_s : 1
		zext_ln100 : 2
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr : 3
		zext_ln98 : 1
		icmp_ln98 : 1
		add_ln98 : 1
		br_ln98 : 2
		add_ln101 : 2
		urem_ln101 : 3
		store_ln100 : 4
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		zext_ln101 : 1
		add_ln101_1 : 2
		zext_ln101_1 : 3
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr : 4
		store_ln101 : 5
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		loop_index_i_cast : 1
		exitcond876 : 1
		empty_397 : 1
		br_ln0 : 2
		arrayidx36612_sum_i : 2
		empty_399 : 3
		arrayidx36612_sum_i_cast : 3
		mul330 : 4
		p_cast : 5
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		p_cast4961 : 1
		empty_400 : 2
		p_cast4967 : 3
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1 : 4
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr : 4
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1 : 4
		store_ln94 : 5
		store_ln94 : 5
		store_ln94 : 5
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
		p_shl2_cast : 1
		p_shl3_cast : 1
		empty_402 : 2
		sext_ln33_1 : 3
	State 56
		icmp_ln33 : 1
		add_ln33_1 : 1
		br_ln33 : 2
		trunc_ln130 : 1
		store_ln29 : 1
	State 57
		add_ln115_1 : 1
		icmp_ln115 : 1
		add_ln115 : 1
		br_ln115 : 2
		tmp_358 : 1
		tmp_359 : 2
		empty_403 : 3
		trunc_ln115 : 1
	State 58
		k_cast : 1
		empty_404 : 2
		empty_405 : 3
		empty_406 : 3
		icmp_ln117 : 1
		add_ln117 : 1
		br_ln117 : 2
		icmp_ln115_1 : 1
		select_ln115 : 2
	State 59
		loop_index_i67_cast4962 : 1
		empty_407 : 2
		exitcond938 : 1
		empty_408 : 1
	State 60
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81 : 1
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81 : 1
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81 : 1
	State 61
	State 62
	State 63
		icmp_ln134 : 1
		add_ln134 : 1
		br_ln134 : 2
		zext_ln134 : 1
		empty_410 : 2
		p_cast16 : 3
		p_cast8 : 3
		empty_411 : 4
		p_cast17 : 5
		tmp3 : 6
		empty_412 : 7
		conv1_biases_addr : 4
		conv1_biases_load : 5
		trunc_ln5 : 8
	State 64
		tmp_366_cast : 1
		sub_ln135 : 2
		empty_413 : 1
		i2_addr : 1
		empty_414 : 2
	State 65
		icmp_ln135 : 1
		add_ln135 : 1
		br_ln135 : 2
		zext_ln135_1 : 1
		add_ln135_1 : 2
		call_ln135 : 3
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          | grp_conv1_Pipeline_OUT_ROW_COL_fu_566 |    19   | 28.4032 |  13201  |  16371  |
|   call   | grp_conv1_Pipeline_CLEAR_BH_BW_fu_586 |    0    |    0    |    43   |   205   |
|          |     grp_conv1_Pipeline_RELU_fu_594    |    2    |  1.708  |   371   |   338   |
|          |      grp_conv1_Pipeline_3_fu_604      |    0    |  0.854  |   166   |    57   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |              grp_fu_1524              |    2    |    0    |   227   |   214   |
|   fadd   |              grp_fu_1528              |    2    |    0    |   227   |   214   |
|          |              grp_fu_1532              |    2    |    0    |   227   |   214   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           add_ln88_1_fu_658           |    0    |    0    |    0    |    18   |
|          |            add_ln88_fu_674            |    0    |    0    |    0    |    12   |
|          |            add_ln92_fu_680            |    0    |    0    |    0    |    12   |
|          |           add_ln92_2_fu_690           |    0    |    0    |    0    |    15   |
|          |            add_ln94_fu_769            |    0    |    0    |    0    |    71   |
|          |            add_ln95_fu_794            |    0    |    0    |    0    |    71   |
|          |            add_ln98_fu_861            |    0    |    0    |    0    |    10   |
|          |            add_ln101_fu_867           |    0    |    0    |    0    |    16   |
|          |           add_ln101_1_fu_883          |    0    |    0    |    0    |    18   |
|          |            empty_397_fu_904           |    0    |    0    |    0    |    15   |
|          |       arrayidx36612_sum_i_fu_910      |    0    |    0    |    0    |    15   |
|          |            empty_400_fu_953           |    0    |    0    |    0    |    18   |
|          |           add_ln33_1_fu_1004          |    0    |    0    |    0    |    12   |
|          |            add_ln29_fu_1014           |    0    |    0    |    0    |    15   |
|    add   |          add_ln115_1_fu_1024          |    0    |    0    |    0    |    15   |
|          |           add_ln115_fu_1036           |    0    |    0    |    0    |    12   |
|          |           empty_404_fu_1074           |    0    |    0    |    0    |    12   |
|          |           empty_406_fu_1085           |    0    |    0    |    0    |    15   |
|          |           add_ln117_fu_1097           |    0    |    0    |    0    |    12   |
|          |          add_ln115_2_fu_1103          |    0    |    0    |    0    |    12   |
|          |           empty_407_fu_1127           |    0    |    0    |    0    |    15   |
|          |           empty_408_fu_1138           |    0    |    0    |    0    |    12   |
|          |           add_ln134_fu_1160           |    0    |    0    |    0    |    12   |
|          |           empty_410_fu_1170           |    0    |    0    |    0    |    13   |
|          |              tmp3_fu_1194             |    0    |    0    |    0    |    64   |
|          |           empty_412_fu_1199           |    0    |    0    |    0    |    64   |
|          |            add_ln33_fu_1214           |    0    |    0    |    0    |    14   |
|          |           add_ln135_fu_1262           |    0    |    0    |    0    |    12   |
|          |          add_ln135_1_fu_1272          |    0    |    0    |    0    |    14   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   fmul   |              grp_fu_1536              |    3    |    0    |   128   |   135   |
|          |              grp_fu_1540              |    3    |    0    |   128   |   135   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   urem   |               grp_fu_873              |    0    |    0    |   119   |    49   |
|          |               grp_fu_916              |    0    |    0    |   119   |    49   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            icmp_ln29_fu_648           |    0    |    0    |    0    |    15   |
|          |            icmp_ln88_fu_668           |    0    |    0    |    0    |    12   |
|          |            icmp_ln56_fu_703           |    0    |    0    |    0    |    17   |
|          |            icmp_ln98_fu_855           |    0    |    0    |    0    |    10   |
|          |           exitcond876_fu_898          |    0    |    0    |    0    |    15   |
|   icmp   |            icmp_ln33_fu_998           |    0    |    0    |    0    |    12   |
|          |           icmp_ln115_fu_1030          |    0    |    0    |    0    |    12   |
|          |           icmp_ln117_fu_1091          |    0    |    0    |    0    |    12   |
|          |          icmp_ln115_1_fu_1109         |    0    |    0    |    0    |    12   |
|          |          exitcond938_fu_1132          |    0    |    0    |    0    |    12   |
|          |           icmp_ln134_fu_1154          |    0    |    0    |    0    |    12   |
|          |           icmp_ln135_fu_1256          |    0    |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            sub_ln94_fu_759            |    0    |    0    |    0    |    27   |
|    sub   |            empty_402_fu_988           |    0    |    0    |    0    |    25   |
|          |           sub_ln135_fu_1236           |    0    |    0    |    0    |    14   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           select_ln55_fu_717          |    0    |    0    |    0    |    10   |
|  select  |             hclamp_fu_731             |    0    |    0    |    0    |    10   |
|          |          select_ln115_fu_1115         |    0    |    0    |    0    |    4    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    mul   |             mul330_fu_926             |    1    |    0    |    0    |    5    |
|          |           empty_411_fu_1184           |    1    |    0    |    0    |    6    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    or    |             or_ln55_fu_725            |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |     output_ftmap_read_read_fu_238     |    0    |    0    |    0    |    0    |
|          |     conv1_weights_read_read_fu_244    |    0    |    0    |    0    |    0    |
|   read   |      input_ftmap_read_read_fu_250     |    0    |    0    |    0    |    0    |
|          |            grp_read_fu_270            |    0    |    0    |    0    |    0    |
|          |       i1_addr_1_read_read_fu_275      |    0    |    0    |    0    |    0    |
|          |        w1_addr_read_read_fu_290       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           grp_readreq_fu_256          |    0    |    0    |    0    |    0    |
|  readreq |           grp_readreq_fu_263          |    0    |    0    |    0    |    0    |
|          |           grp_readreq_fu_283          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_295         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln_fu_620            |    0    |    0    |    0    |    0    |
|          |            trunc_ln3_fu_774           |    0    |    0    |    0    |    0    |
|          |            trunc_ln4_fu_800           |    0    |    0    |    0    |    0    |
|partselect|          tmp_358_cast_fu_828          |    0    |    0    |    0    |    0    |
|          |             p_cast_fu_932             |    0    |    0    |    0    |    0    |
|          |            tmp_358_fu_1042            |    0    |    0    |    0    |    0    |
|          |           trunc_ln5_fu_1204           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            sext_ln33_fu_630           |    0    |    0    |    0    |    0    |
|          |            sext_ln92_fu_686           |    0    |    0    |    0    |    0    |
|          |            sext_ln94_fu_755           |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln94_2_fu_765          |    0    |    0    |    0    |    0    |
|          |           sext_ln94_1_fu_784          |    0    |    0    |    0    |    0    |
|          |            sext_ln95_fu_810           |    0    |    0    |    0    |    0    |
|          |           sext_ln33_1_fu_994          |    0    |    0    |    0    |    0    |
|          |           sext_ln135_fu_1246          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           zext_ln131_fu_654           |    0    |    0    |    0    |    0    |
|          |            zext_ln88_fu_664           |    0    |    0    |    0    |    0    |
|          |           zext_ln100_fu_846           |    0    |    0    |    0    |    0    |
|          |            zext_ln98_fu_851           |    0    |    0    |    0    |    0    |
|          |           zext_ln101_fu_879           |    0    |    0    |    0    |    0    |
|          |          zext_ln101_1_fu_889          |    0    |    0    |    0    |    0    |
|          |        loop_index_i_cast_fu_894       |    0    |    0    |    0    |    0    |
|          |    arrayidx36612_sum_i_cast_fu_922    |    0    |    0    |    0    |    0    |
|          |           p_cast4961_fu_949           |    0    |    0    |    0    |    0    |
|          |           p_cast4967_fu_959           |    0    |    0    |    0    |    0    |
|   zext   |           p_shl2_cast_fu_973          |    0    |    0    |    0    |    0    |
|          |           p_shl3_cast_fu_984          |    0    |    0    |    0    |    0    |
|          |           empty_403_fu_1062           |    0    |    0    |    0    |    0    |
|          |             k_cast_fu_1070            |    0    |    0    |    0    |    0    |
|          |    loop_index_i67_cast4962_fu_1123    |    0    |    0    |    0    |    0    |
|          |           p_cast4969_fu_1144          |    0    |    0    |    0    |    0    |
|          |           zext_ln134_fu_1166          |    0    |    0    |    0    |    0    |
|          |            p_cast16_fu_1175           |    0    |    0    |    0    |    0    |
|          |            p_cast8_fu_1180            |    0    |    0    |    0    |    0    |
|          |            p_cast17_fu_1190           |    0    |    0    |    0    |    0    |
|          |           zext_ln135_fu_1220          |    0    |    0    |    0    |    0    |
|          |          zext_ln135_1_fu_1268         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| bitselect|               tmp_fu_695              |    0    |    0    |    0    |    0    |
|          |             tmp_357_fu_709            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |             shl_ln_fu_739             |    0    |    0    |    0    |    0    |
|          |           shl_ln94_1_fu_747           |    0    |    0    |    0    |    0    |
|          |              tmp_s_fu_838             |    0    |    0    |    0    |    0    |
|bitconcatenate|             p_shl2_fu_966             |    0    |    0    |    0    |    0    |
|          |             p_shl3_fu_977             |    0    |    0    |    0    |    0    |
|          |            tmp_359_fu_1052            |    0    |    0    |    0    |    0    |
|          |          tmp_366_cast_fu_1228         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |          trunc_ln130_fu_1010          |    0    |    0    |    0    |    0    |
|   trunc  |          trunc_ln115_fu_1066          |    0    |    0    |    0    |    0    |
|          |          trunc_ln141_fu_1224          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    shl   |           empty_405_fu_1079           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   fcmp   |              grp_fu_1544              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    35   | 30.9652 |  14956  |  18853  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------+--------+
|                                                                           |   FF   |
+---------------------------------------------------------------------------+--------+
|                             add_ln101_reg_1355                            |    9   |
|                            add_ln115_1_reg_1395                           |    8   |
|                             add_ln115_reg_1403                            |    4   |
|                             add_ln117_reg_1425                            |    4   |
|                             add_ln134_reg_1474                            |    4   |
|                            add_ln135_1_reg_1518                           |    7   |
|                             add_ln135_reg_1513                            |    4   |
|                            add_ln33_1_reg_1385                            |    4   |
|                             add_ln33_reg_1490                             |    7   |
|                            add_ln88_1_reg_1312                            |   11   |
|                             add_ln88_reg_1320                             |    5   |
|                             add_ln98_reg_1350                             |    3   |
|                        arrayidx36612_sum_i_reg_1368                       |    9   |
|                                bh_1_reg_555                               |    4   |
|                                 bh_reg_419                                |    5   |
|                               bout_1_reg_543                              |    4   |
|                                bout_reg_487                               |    4   |
|                         conv1_biases_addr_reg_1479                        |    6   |
|                             empty_397_reg_1363                            |    8   |
|                             empty_403_reg_1408                            |    8   |
|                             empty_406_reg_1417                            |    8   |
|                             empty_407_reg_1435                            |    8   |
|                             empty_408_reg_1444                            |    4   |
|                             empty_409_reg_1464                            |   32   |
|                             empty_413_reg_1500                            |   32   |
|                            exitcond938_reg_1440                           |    1   |
|                                h_2_reg_1278                               |    8   |
|                             i1_addr_1_reg_1331                            |   32   |
|                              i1_addr_reg_1325                             |   32   |
|                              i2_addr_reg_1505                             |   32   |
|                               indvar_reg_464                              |    4   |
|                         input_ftmap_read_reg_1290                         |   64   |
|                                 k_reg_521                                 |    4   |
|                               left_reg_1337                               |   32   |
|                           loop_index_i67_reg_532                          |    4   |
|                            loop_index_i_reg_453                           |    8   |
|                                out_reg_475                                |    7   |
|                         output_ftmap_read_reg_1285                        |   64   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81_reg_1449|    8   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81_reg_1454|    8   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81_reg_1459|    8   |
|                              p_cast_reg_1373                              |    2   |
|                                 p_reg_442                                 |    3   |
|                            phi_mul4852_reg_498                            |    8   |
|                              phi_mul_reg_430                              |   11   |
|                              phi_urem_reg_509                             |    4   |
|                                  reg_616                                  |   32   |
|                               right_reg_1342                              |   32   |
|                           select_ln115_reg_1430                           |    4   |
|                            sext_ln33_1_reg_1377                           |   64   |
|                             sub_ln135_reg_1495                            |    7   |
|                            trunc_ln115_reg_1413                           |    2   |
|                            trunc_ln130_reg_1390                           |    6   |
|                             trunc_ln5_reg_1484                            |   62   |
|                              w1_addr_reg_1295                             |   32   |
|                            zext_ln131_reg_1307                            |   10   |
+---------------------------------------------------------------------------+--------+
|                                   Total                                   |   797  |
+---------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|       grp_readreq_fu_256       |  p0  |   2  |   1  |    2   |
|       grp_readreq_fu_256       |  p2  |   2  |   9  |   18   |
|         grp_read_fu_270        |  p0  |   2  |  32  |   64   |
|      grp_writeresp_fu_295      |  p0  |   2  |   1  |    2   |
|      grp_writeresp_fu_295      |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_310       |  p0  |   2  |  11  |   22   ||    9    |
|        grp_access_fu_310       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_323       |  p0  |   2  |  11  |   22   ||    9    |
|        grp_access_fu_323       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_413       |  p0  |   2  |   6  |   12   ||    9    |
|         phi_mul_reg_430        |  p0  |   2  |  11  |   22   ||    9    |
|           out_reg_475          |  p0  |   2  |   7  |   14   ||    9    |
|        phi_urem_reg_509        |  p0  |   2  |   4  |    8   ||    9    |
|         bout_1_reg_543         |  p0  |   2  |   4  |    8   ||    9    |
| grp_conv1_Pipeline_RELU_fu_594 |  p1  |   2  |   7  |   14   ||    9    |
|           grp_fu_873           |  p0  |   2  |   9  |   18   ||    9    |
|           grp_fu_916           |  p0  |   2  |   9  |   18   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   436  ||  7.259  ||   117   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   35   |   30   |  14956 |  18853 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   117  |
|  Register |    -   |    -   |   797  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   35   |   38   |  15753 |  18970 |
+-----------+--------+--------+--------+--------+
