verilog xil_defaultlib --include "../../../../bus_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../bus_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../bus_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../bus_test.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../bus_test.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../bus_test.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog" --include "../../../../bus_test.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_Axi4LiteSupporter_0_0/sim/design_1_Axi4LiteSupporter_0_0.v" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_sim_netlist.v" \
"../../../bd/design_1/sim/design_1.v" \
"/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
