/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.40
Hash     : 9ecda43
Date     : Apr 24 2024
Type     : Engineering
Log Time   : Wed Apr 24 07:42:32 2024 GMT

[ 12:42:32 ] Analysis has started
[ 12:42:32 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/analysis/o_ddr_primitive_inst_analyzer.cmd
[ 12:42:32 ] Duration: 78 ms. Max utilization: 43 MB
[ 12:42:32 ] Synthesize has started
[ 12:42:32 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/yosys -s o_ddr_primitive_inst.ys -l o_ddr_primitive_inst_synth.log
[ 12:42:43 ] Duration: 11309 ms. Max utilization: 55 MB
[ 12:42:43 ] Packing has started
[ 12:42:43 ] Analysis has started
[ 12:42:43 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/synthesis/fabric_o_ddr_primitive_inst_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_o_ddr_primitive_inst_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report o_ddr_primitive_inst_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top o_ddr_primitive_inst --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_o_ddr_primitive_inst_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/fabric_o_ddr_primitive_inst_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/fabric_o_ddr_primitive_inst_post_synth.route --pack
[ 12:43:19 ] Duration: 35865 ms. Max utilization: 1812 MB
[ 12:43:19 ] Placement has started
[ 12:43:19 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/synthesis/o_ddr_primitive_inst_post_synth.eblif --output o_ddr_primitive_inst_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/synthesis/config.json
[ 12:43:20 ] Duration: 327 ms. Max utilization: 87 MB
[ 12:43:20 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/synthesis/fabric_o_ddr_primitive_inst_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_o_ddr_primitive_inst_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report o_ddr_primitive_inst_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top o_ddr_primitive_inst --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_o_ddr_primitive_inst_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/fabric_o_ddr_primitive_inst_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/fabric_o_ddr_primitive_inst_post_synth.route --place
[ 12:47:26 ] Duration: 246018 ms. Max utilization: 1807 MB
[ 12:47:26 ] Route has started
[ 12:47:26 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/synthesis/fabric_o_ddr_primitive_inst_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_o_ddr_primitive_inst_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report o_ddr_primitive_inst_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top o_ddr_primitive_inst --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_o_ddr_primitive_inst_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/fabric_o_ddr_primitive_inst_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/fabric_o_ddr_primitive_inst_post_synth.route --route
[ 12:49:24 ] Duration: 118572 ms. Max utilization: 1664 MB
[ 12:49:24 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/fabric_o_ddr_primitive_inst_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/fabric_o_ddr_primitive_inst_post_synthesis.v_
[ 12:49:24 ] Duration: 24 ms. Max utilization: 732 kiB
[ 12:49:24 ] Post-PnR Simulation has started
[ 12:49:24 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_o_ddr_primitive_inst -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././sim/co_sim_tb/co_sim_o_ddr_primitive_inst.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/synthesis/post_pnr_wrapper_o_ddr_primitive_inst_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/fabric_o_ddr_primitive_inst_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
[ 12:49:25 ] Duration: 105 ms. Max utilization: 4 MB
[ 12:49:25 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 12:49:25 ] Duration: 45 ms. Max utilization: 163 MB
[ 12:49:25 ] TimingAnalysis has started
[ 12:49:25 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/synthesis/fabric_o_ddr_primitive_inst_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_o_ddr_primitive_inst_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report o_ddr_primitive_inst_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top o_ddr_primitive_inst --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_o_ddr_primitive_inst_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/fabric_o_ddr_primitive_inst_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/o_ddr_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/fabric_o_ddr_primitive_inst_post_synth.route --analysis
[ 12:50:01 ] Duration: 36227 ms. Max utilization: 1740 MB
[ 12:50:01 ] PowerAnalysis has started
[ 12:50:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/yosys -s pw_extract.ys -l o_ddr_primitive_inst_power.log
[ 12:50:01 ] Duration: 149 ms. Max utilization: 45 MB
[ 12:50:01 ] GenerateBitstream has started
[ 12:50:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/openfpga -batch -f o_ddr_primitive_inst.openfpga
[ 12:58:47 ] Duration: 526123 ms. Max utilization: 6864 MB
