// Generated by CIRCT firtool-1.44.0
module EX(	// @[<stdin>:3:10]
  input         clock,	// @[<stdin>:4:11]
                reset,	// @[<stdin>:5:11]
                io_bundleEXControl_isALUSrc,	// @[cpu/src/stage/EX.scala:31:16]
                io_bundleEXControl_isJAL,	// @[cpu/src/stage/EX.scala:31:16]
                io_bundleEXControl_isBranch,	// @[cpu/src/stage/EX.scala:31:16]
  input  [4:0]  io_bundleEXControl_exeOP,	// @[cpu/src/stage/EX.scala:31:16]
  input  [31:0] io_dataRead1,	// @[cpu/src/stage/EX.scala:31:16]
                io_dataRead2,	// @[cpu/src/stage/EX.scala:31:16]
                io_imm,	// @[cpu/src/stage/EX.scala:31:16]
                io_pc,	// @[cpu/src/stage/EX.scala:31:16]
  output        io_resultBranch,	// @[cpu/src/stage/EX.scala:31:16]
  output [31:0] io_res	// @[cpu/src/stage/EX.scala:31:16]
);

  assign io_resultBranch = 1'h0;	// @[<stdin>:3:10, cpu/src/stage/EX.scala:34:35]
  assign io_res =
    io_bundleEXControl_exeOP == 5'h1
      ? (io_bundleEXControl_isJAL ? io_pc : io_dataRead1)
        + (io_bundleEXControl_isALUSrc ? io_imm : io_dataRead2)
      : 32'h0;	// @[<stdin>:3:10, cpu/src/stage/EX.scala:36:26, :40:16, :41:16, :44:38, :46:{17,25}]
endmodule

