KEY LIBERO "11.9"
KEY CAPTURE "11.9.6.7"
KEY DEFAULT_IMPORT_LOC "E:\Naveen\Projects\G4_i\G4i_AnalogPairs\trunk\HW\VL_33V_18V\proj01\hdl"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VHDL"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "SmartFusion2"
KEY VendorTechnology_Die "PA4M2500_N"
KEY VendorTechnology_Package "vf256"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.2"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE "100_MS"
KEY VendorTechnology_IO_DEFT_STD "LVTTL"
KEY VendorTechnology_PLL_SUPPLY "PLL_SUPPLY_25"
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA4M2500_N"
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "COM"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "m2s_sys_top::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAPB3_LIB
COREGPIO_LIB
CORETIMER_LIB
COREUARTAPB_LIB
CORESPI_LIB
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREGPIO_LIB
ALIAS=COREGPIO_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREUARTAPB_LIB
ALIAS=COREUARTAPB_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORESPI_LIB
ALIAS=CORESPI_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1729847748"
SIZE="3259"
PARENT="<project>\component\work\CoreAPB3_C0\CoreAPB3_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1729847748"
SIZE="2013"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1729847748"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1729847748"
SIZE="4009"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1729847748"
SIZE="9540"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1729847748"
SIZE="2074"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1729847748"
SIZE="12455"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1729847748"
SIZE="82848"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1729847748"
SIZE="45675"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1729847748"
SIZE="12780"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1729847748"
SIZE="23829"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1729847748"
SIZE="6175"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd,hdl"
STATE="utd"
TIME="1729847748"
SIZE="78872"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd,hdl"
STATE="utd"
TIME="1729847748"
SIZE="5757"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3_muxptob3.vhd,hdl"
STATE="utd"
TIME="1729847748"
SIZE="9523"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1729847748"
SIZE="28895"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\CoreConfigP.cxf,actgen_cxf"
STATE="utd"
TIME="1729846979"
SIZE="474"
PARENT="<project>\component\work\ddr_mss_sb\ddr_mss_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vhdl\core\coreconfigp.vhd,hdl"
STATE="utd"
TIME="1729846979"
SIZE="32692"
PARENT="<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\CoreConfigP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1729847640"
SIZE="1029"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1.cxf"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="12779"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="23828"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf,actgen_cxf"
STATE="utd"
TIME="1729846979"
SIZE="582"
PARENT="<project>\component\work\ddr_mss_sb\ddr_mss_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd,hdl"
STATE="utd"
TIME="1729846979"
SIZE="75054"
PARENT="<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd,hdl"
STATE="utd"
TIME="1729846979"
SIZE="9297"
PARENT="<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1729846857"
SIZE="994"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf,actgen_cxf"
STATE="utd"
TIME="1729846857"
SIZE="3479"
PARENT="<project>\component\work\CORESPI_C0\CORESPI_C0.cxf"
PARENT="<project>\component\work\CORESPI_C1\CORESPI_C1.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1729846847"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
STATE="utd"
TIME="1729846847"
SIZE="3399"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1729846847"
SIZE="4009"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1729846847"
SIZE="9540"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1729846847"
SIZE="82848"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1729846847"
SIZE="45675"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1729846847"
SIZE="12780"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1729846847"
SIZE="23829"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\corespi.vhd,hdl"
STATE="utd"
TIME="1729846847"
SIZE="6933"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\corespi_pkg.vhd,hdl"
STATE="utd"
TIME="1729846847"
SIZE="5082"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi.vhd,hdl"
STATE="utd"
TIME="1729846847"
SIZE="19206"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd,hdl"
STATE="utd"
TIME="1729846847"
SIZE="48737"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_clockmux.vhd,hdl"
STATE="utd"
TIME="1729846847"
SIZE="1255"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_control.vhd,hdl"
STATE="utd"
TIME="1729846847"
SIZE="3273"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_fifo.vhd,hdl"
STATE="utd"
TIME="1729846847"
SIZE="7805"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_rf.vhd,hdl"
STATE="utd"
TIME="1729846847"
SIZE="9439"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1729846847"
SIZE="8883"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1729846660"
SIZE="2673"
PARENT="<project>\component\work\CoreTimer_C0\CoreTimer_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1723632565"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1723632565"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1723632565"
SIZE="4008"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1723632565"
SIZE="9539"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1723632565"
SIZE="4006"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1723632565"
SIZE="82846"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1723632565"
SIZE="45674"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1723632565"
SIZE="12779"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1723632565"
SIZE="23828"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd,hdl"
STATE="utd"
TIME="1723632565"
SIZE="19422"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer_pkg.vhd,hdl"
STATE="utd"
TIME="1723632565"
SIZE="1142"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1723632565"
SIZE="7369"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.7.100\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1729846684"
SIZE="779"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\FCCC\2.0.201\FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1729846979"
SIZE="241"
PARENT="<project>\component\work\ddr_mss_sb\ddr_mss_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1729846980"
SIZE="682"
PARENT="<project>\component\work\ddr_mss_sb\ddr_mss_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd,hdl"
STATE="utd"
TIME="1719403392"
SIZE="2164"
PARENT="<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps_pre.vhd,hdl"
STATE="utd"
TIME="1719403392"
SIZE="2108"
PARENT="<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS\1.1.500\MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1729846972"
SIZE="526"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CCC\1.0.100\MSS_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="253"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CC\1.0.100\MSS_CC.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="252"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CFGM\1.1.100\MSS_CFGM.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="254"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CM3\1.0.200\MSS_CM3.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="253"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_DDRB\1.0.200\MSS_DDRB.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="254"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_EDAC\1.0.101\MSS_EDAC.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="254"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_ENVM\1.0.101\MSS_ENVM.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="254"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_FIC32\1.0.100\MSS_FIC32.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="255"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_INTR\1.0.200\MSS_INTR.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="254"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_MDDR\1.0.203\MSS_MDDR.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="254"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_RESET\1.0.100\MSS_RESET.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="255"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_SECURITY\1.0.100\MSS_SECURITY.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="258"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_SWITCH\1.0.101\MSS_SWITCH.cxf,actgen_cxf"
STATE="utd"
TIME="1729846967"
SIZE="256"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\work\CoreAPB3_C0\CoreAPB3_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1729847754"
SIZE="20426"
ENDFILE
VALUE "<project>\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd,hdl"
STATE="utd"
TIME="1729847748"
SIZE="18236"
PARENT="<project>\component\work\CoreAPB3_C0\CoreAPB3_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1729847648"
SIZE="12620"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0.vhd,hdl"
STATE="utd"
TIME="1729847640"
SIZE="15098"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\bfmtovec_compile.do,do"
STATE="utd"
TIME="1729847640"
SIZE="1218"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1729847640"
SIZE="4734"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0.cxf"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="6075"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="8419"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="11172"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="2477"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="22272"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="4112"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="9695"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="2203"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="12558"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="4110"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="82950"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="46038"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1729847640"
SIZE="7377"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd,hdl"
STATE="utd"
TIME="1729847640"
SIZE="39653"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio_pkg.vhd,hdl"
STATE="utd"
TIME="1729847640"
SIZE="3188"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1729847640"
SIZE="16843"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\wave_vhdl.do,do"
STATE="utd"
TIME="1729847640"
SIZE="1559"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1729847602"
SIZE="12620"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1.vhd,hdl"
STATE="utd"
TIME="1729847600"
SIZE="15098"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\bfmtovec_compile.do,do"
STATE="utd"
TIME="1729847600"
SIZE="1218"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1729847600"
SIZE="4734"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1.cxf"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="6075"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="8419"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="11172"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="2477"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="22272"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="4112"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="9695"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="2203"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="12558"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="4110"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="82950"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="46038"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1729847600"
SIZE="7377"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\coregpio.vhd,hdl"
STATE="utd"
TIME="1729847600"
SIZE="39653"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\coregpio_pkg.vhd,hdl"
STATE="utd"
TIME="1729847600"
SIZE="3188"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1729847600"
SIZE="16843"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\wave_vhdl.do,do"
STATE="utd"
TIME="1729847600"
SIZE="1559"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORESPI_C0\CORESPI_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1729846849"
SIZE="6541"
ENDFILE
VALUE "<project>\component\work\CORESPI_C0\CORESPI_C0.vhd,hdl"
STATE="utd"
TIME="1729846847"
SIZE="7419"
PARENT="<project>\component\work\CORESPI_C0\CORESPI_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORESPI_C1\CORESPI_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1729846859"
SIZE="6539"
ENDFILE
VALUE "<project>\component\work\CORESPI_C1\CORESPI_C1.vhd,hdl"
STATE="utd"
TIME="1729846857"
SIZE="7413"
PARENT="<project>\component\work\CORESPI_C1\CORESPI_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreTimer_C0\CoreTimer_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1729846661"
SIZE="3838"
ENDFILE
VALUE "<project>\component\work\CoreTimer_C0\CoreTimer_C0.vhd,hdl"
STATE="utd"
TIME="1729846660"
SIZE="3725"
PARENT="<project>\component\work\CoreTimer_C0\CoreTimer_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1729846686"
SIZE="6015"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0.vhd,hdl"
STATE="utd"
TIME="1729846684"
SIZE="6744"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="970"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1729846684"
SIZE="5923"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0.cxf"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1729846684"
SIZE="1011"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1729846684"
SIZE="1933"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="8449"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="11208"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="2507"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="22360"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="4136"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="9731"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="2233"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="12582"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="4134"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="82974"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="46122"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="12888"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="23848"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core\core\coreuart_pkg.vhd,hdl"
STATE="utd"
TIME="1729846684"
SIZE="543"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1729846684"
SIZE="5179"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\components.vhd,hdl"
STATE="utd"
TIME="1729846684"
SIZE="968"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd,hdl"
STATE="utd"
TIME="1729846684"
SIZE="12479"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1729846684"
SIZE="8284"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\fifo_256x8_g4.vhd,hdl"
STATE="utd"
TIME="1729846684"
SIZE="9644"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Rx_async.vhd,hdl"
STATE="utd"
TIME="1729846684"
SIZE="9938"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Tx_async.vhd,hdl"
STATE="utd"
TIME="1729846684"
SIZE="5853"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1729846684"
SIZE="12696"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\ddr_mss\ddr_mss.cxf,actgen_cxf"
STATE="utd"
TIME="1729847001"
SIZE="10595"
ENDFILE
VALUE "<project>\component\work\ddr_mss\ddr_mss.vhd,hdl"
STATE="utd"
TIME="1729847000"
SIZE="13715"
PARENT="<project>\component\work\ddr_mss\ddr_mss.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\ddr_mss_sb\CCC_0\ddr_mss_sb_CCC_0_FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1729846978"
SIZE="698"
PARENT="<project>\component\work\ddr_mss_sb\ddr_mss_sb.cxf"
ENDFILE
VALUE "<project>\component\work\ddr_mss_sb\CCC_0\ddr_mss_sb_CCC_0_FCCC.vhd,hdl"
STATE="utd"
TIME="1729846978"
SIZE="5944"
PARENT="<project>\component\work\ddr_mss_sb\CCC_0\ddr_mss_sb_CCC_0_FCCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\ddr_mss_sb\ddr_mss_sb.cxf,actgen_cxf"
STATE="utd"
TIME="1729846982"
SIZE="14369"
ENDFILE
VALUE "<project>\component\work\ddr_mss_sb\ddr_mss_sb.vhd,hdl"
STATE="utd"
TIME="1729846980"
SIZE="49224"
PARENT="<project>\component\work\ddr_mss_sb\ddr_mss_sb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1729846980"
SIZE="468"
PARENT="<project>\component\work\ddr_mss_sb\ddr_mss_sb.cxf"
ENDFILE
VALUE "<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.vhd,hdl"
STATE="utd"
TIME="1729846980"
SIZE="1897"
PARENT="<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1729846973"
SIZE="23454"
ENDFILE
VALUE "<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.vhd,hdl"
STATE="utd"
TIME="1729846972"
SIZE="122866"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS_pre.vhd,hdl"
STATE="utd"
TIME="1729846971"
SIZE="117387"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS_syn.vhd,hdl"
STATE="utd"
TIME="1729846971"
SIZE="117284"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\m2s_sys_top\m2s_sys_top.cxf,actgen_cxf"
STATE="utd"
TIME="1729848550"
SIZE="10106"
ENDFILE
VALUE "<project>\component\work\m2s_sys_top\m2s_sys_top.vhd,hdl"
STATE="utd"
TIME="1729848540"
SIZE="19072"
PARENT="<project>\component\work\m2s_sys_top\m2s_sys_top.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SD_IF\SD_IF.cxf,actgen_cxf"
STATE="utd"
TIME="1729846861"
SIZE="4687"
ENDFILE
VALUE "<project>\component\work\SD_IF\SD_IF.vhd,hdl"
STATE="utd"
TIME="1729846861"
SIZE="6157"
PARENT="<project>\component\work\SD_IF\SD_IF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\spi_flash\spi_flash.cxf,actgen_cxf"
STATE="utd"
TIME="1729846853"
SIZE="4821"
ENDFILE
VALUE "<project>\component\work\spi_flash\spi_flash.vhd,hdl"
STATE="utd"
TIME="1729846852"
SIZE="6158"
PARENT="<project>\component\work\spi_flash\spi_flash.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\User_Interfaces\User_Interfaces.cxf,actgen_cxf"
STATE="utd"
TIME="1729848092"
SIZE="6920"
ENDFILE
VALUE "<project>\component\work\User_Interfaces\User_Interfaces.vhd,hdl"
STATE="utd"
TIME="1729848091"
SIZE="28385"
PARENT="<project>\component\work\User_Interfaces\User_Interfaces.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\fp\m2s_sys_top_derived_constraints.pdc,fp_pdc"
STATE="utd"
TIME="1729848555"
SIZE="374"
ENDFILE
VALUE "<project>\constraint\io\m2s025-creative-brd.pdc,io_pdc"
STATE="utd"
TIME="1729848214"
SIZE="12521"
ENDFILE
VALUE "<project>\constraint\m2s_sys_top_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1729848555"
SIZE="4569"
ENDFILE
VALUE "<project>\designer\impl1\m2s_sys_top.ide_des,ide_des"
STATE="utd"
TIME="1729847161"
SIZE="387"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1729847748"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\CM3_compile_bfm.tcl,sim"
STATE="utd"
TIME="1729846971"
SIZE="500"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1723632564"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1729846656"
SIZE="2823"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1729846656"
SIZE="23755"
PARENT="<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\COREGPIO_C1_COREGPIO_C1_0_CoreGPIO.cxf"
PARENT="<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1729846684"
SIZE="2906"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1729846684"
SIZE="13597"
PARENT="<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\MDDR_init.bfm,sim"
STATE="utd"
TIME="1729846967"
SIZE="8052"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\simulation\peripheral_init.bfm,sim"
STATE="utd"
TIME="1724929697"
SIZE="8450"
PARENT="<project>\component\Actel\SmartFusion2MSS\MSS\1.1.500\MSS.cxf"
ENDFILE
VALUE "<project>\simulation\subsystem.bfm,sim"
STATE="utd"
TIME="1729848541"
SIZE="796"
PARENT="<project>\component\work\m2s_sys_top\m2s_sys_top.cxf"
ENDFILE
VALUE "<project>\simulation\test.bfm,sim"
STATE="utd"
TIME="1729846971"
SIZE="734"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\simulation\user.bfm,sim"
STATE="utd"
TIME="1729846971"
SIZE="555"
PARENT="<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1723632565"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
VALUE "<project>\synthesis\m2s_sys_top.edn,syn_edn"
STATE="ood"
TIME="1729847223"
SIZE="1973091"
ENDFILE
VALUE "<project>\synthesis\m2s_sys_top.so,so"
STATE="utd"
TIME="1729847224"
SIZE="278"
ENDFILE
VALUE "<project>\synthesis\m2s_sys_top_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1729847223"
SIZE="1450"
ENDFILE
VALUE "<project>\synthesis\m2s_sys_top_syn.prj,prj"
STATE="utd"
TIME="1729847224"
SIZE="10288"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "ddr_mss_sb_MSS::work"
FILE "<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\MDDR_init.bfm,sim"
VALUE "<project>\simulation\CM3_compile_bfm.tcl,sim"
VALUE "<project>\simulation\user.bfm,sim"
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\simulation\peripheral_init.bfm,sim"
ENDLIST
ENDLIST
LIST "m2s_sys_top::work"
FILE "<project>\component\work\m2s_sys_top\m2s_sys_top.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST SynthesisConstraints
VALUE "<project>\constraint\m2s_sys_top_derived_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\m2s_sys_top_derived_constraints.sdc,sdc"
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB::components"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_components"
FILE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\wave_vhdl.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_CoreGPIO::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_components"
FILE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\coregpio.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\wave_vhdl.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_COREUARTapb::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_COMPONents"
FILE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\mti\scripts\wave_vhdl_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "corespi::CORESPI_LIB"
FILE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\corespi.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST COREGPIO_C1_COREGPIO_C1_0_CoreGPIO
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST CoreTimer
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
ENDLIST
LIST CoreUARTapb_C0_CoreUARTapb_C0_0_COREUARTapb
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST corespi
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST m2s_sys_top
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST COREGPIO_C1_COREGPIO_C1_0_CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\COREGPIO_C1\COREGPIO_C1_0\wave_vhdl.do,do"
ENDLIST
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\wave_vhdl.do,do"
ENDLIST
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST CoreUARTapb_C0_CoreUARTapb_C0_0_COREUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\mti\scripts\wave_vhdl_amba.do,do"
ENDLIST
LIST corespi
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
ENDLIST
LIST ddr_mss_sb_MSS
VALUE "<project>\simulation\MDDR_init.bfm,sim"
VALUE "<project>\simulation\CM3_compile_bfm.tcl,sim"
VALUE "<project>\simulation\user.bfm,sim"
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\simulation\peripheral_init.bfm,sim"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1fs
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
InstantiateInSmartDesign=FALSE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\synplify_pro.exe"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FPExpress"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_SoC_v11.9\Designer\bin\FPExpress.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v11.9\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "CoreAPB3::COREAPB3_LIB::components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_CoreGPIO::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_COREUARTapb::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_COMPONents"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "corespi::CORESPI_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Generate Bitstream:m2s_sys_top_generateBitstream.log
SmartDesign;m2s_sys_top;0
Constraint Manager;Constraint Manager;0
StartPage;StartPage;0
ACTIVEVIEW;Reports
ENDLIST
LIST ModuleSubBlockList
LIST "CoreAPB3_C0::work","component\work\CoreAPB3_C0\CoreAPB3_C0.vhd","TRUE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreConfigP::work","component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vhdl\core\coreconfigp.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_C0::work","component\work\CoreGPIO_C0\CoreGPIO_C0.vhd","TRUE","FALSE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_components","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "COREGPIO_C1::work","component\work\COREGPIO_C1\COREGPIO_C1.vhd","TRUE","FALSE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_CoreGPIO::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_components","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreResetP::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd","FALSE","FALSE"
SUBBLOCK "coreresetp_pcie_hotreset::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd","FALSE","FALSE"
ENDLIST
LIST "coreresetp_pcie_hotreset::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd","FALSE","FALSE"
ENDLIST
LIST "CORESPI_C0::work","component\work\CORESPI_C0\CORESPI_C0.vhd","TRUE","FALSE"
SUBBLOCK "corespi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\corespi.vhd","FALSE","FALSE"
ENDLIST
LIST "CORESPI_C1::work","component\work\CORESPI_C1\CORESPI_C1.vhd","TRUE","FALSE"
SUBBLOCK "corespi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\corespi.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreTimer_C0::work","component\work\CoreTimer_C0\CoreTimer_C0.vhd","TRUE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0::work","component\work\CoreUARTapb_C0\CoreUARTapb_C0.vhd","TRUE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_COREUARTapb::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_COMPONents","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "ddr_mss::work","component\work\ddr_mss\ddr_mss.vhd","TRUE","FALSE"
SUBBLOCK "ddr_mss_sb::work","component\work\ddr_mss_sb\ddr_mss_sb.vhd","TRUE","FALSE"
ENDLIST
LIST "ddr_mss_sb::work","component\work\ddr_mss_sb\ddr_mss_sb.vhd","TRUE","FALSE"
SUBBLOCK "CoreConfigP::work","component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vhdl\core\coreconfigp.vhd","FALSE","FALSE"
SUBBLOCK "CoreResetP::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd","FALSE","FALSE"
SUBBLOCK "ddr_mss_sb_CCC_0_FCCC::work","component\work\ddr_mss_sb\CCC_0\ddr_mss_sb_CCC_0_FCCC.vhd","FALSE","FALSE"
SUBBLOCK "ddr_mss_sb_FABOSC_0_OSC::work","component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.vhd","FALSE","FALSE"
SUBBLOCK "ddr_mss_sb_MSS::work","component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.vhd","TRUE","FALSE"
ENDLIST
LIST "ddr_mss_sb_CCC_0_FCCC::work","component\work\ddr_mss_sb\CCC_0\ddr_mss_sb_CCC_0_FCCC.vhd","FALSE","FALSE"
ENDLIST
LIST "ddr_mss_sb_FABOSC_0_OSC::work","component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.vhd","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
SUBBLOCK "XTLOSC::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "ddr_mss_sb_MSS::work","component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.vhd","TRUE","FALSE"
SUBBLOCK "MSS_025::work","component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS_syn.vhd","FALSE","FALSE"
ENDLIST
LIST "m2s_sys_top::work","component\work\m2s_sys_top\m2s_sys_top.vhd","TRUE","FALSE"
SUBBLOCK "User_Interfaces::work","component\work\User_Interfaces\User_Interfaces.vhd","TRUE","FALSE"
SUBBLOCK "ddr_mss::work","component\work\ddr_mss\ddr_mss.vhd","TRUE","FALSE"
ENDLIST
LIST "MSS_025::work","component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS_syn.vhd","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "SD_IF::work","component\work\SD_IF\SD_IF.vhd","TRUE","FALSE"
SUBBLOCK "CORESPI_C1::work","component\work\CORESPI_C1\CORESPI_C1.vhd","TRUE","FALSE"
ENDLIST
LIST "spi_flash::work","component\work\spi_flash\spi_flash.vhd","TRUE","FALSE"
SUBBLOCK "CORESPI_C0::work","component\work\CORESPI_C0\CORESPI_C0.vhd","TRUE","FALSE"
ENDLIST
LIST "User_Interfaces::work","component\work\User_Interfaces\User_Interfaces.vhd","TRUE","FALSE"
SUBBLOCK "COREGPIO_C1::work","component\work\COREGPIO_C1\COREGPIO_C1.vhd","TRUE","FALSE"
SUBBLOCK "CoreAPB3_C0::work","component\work\CoreAPB3_C0\CoreAPB3_C0.vhd","TRUE","FALSE"
SUBBLOCK "CoreGPIO_C0::work","component\work\CoreGPIO_C0\CoreGPIO_C0.vhd","TRUE","FALSE"
SUBBLOCK "CoreTimer_C0::work","component\work\CoreTimer_C0\CoreTimer_C0.vhd","TRUE","FALSE"
SUBBLOCK "CoreUARTapb_C0::work","component\work\CoreUARTapb_C0\CoreUARTapb_C0.vhd","TRUE","FALSE"
SUBBLOCK "SD_IF::work","component\work\SD_IF\SD_IF.vhd","TRUE","FALSE"
SUBBLOCK "spi_flash::work","component\work\spi_flash\spi_flash.vhd","TRUE","FALSE"
ENDLIST
LIST "XTLOSC::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "XTLOSC_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "components::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3_muxptob3.vhd","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3_muxptob3.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfM_ahblAPB::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_APb::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_apbSLAve::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_apbSLAve::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aPB2apb::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_Ahbl::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_ahblAPB::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_components::COREGPIO_LIB","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_components","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_components","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_coregpio_pkg::COREGPIO_LIB","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_components::COREGPIO_LIB","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_CoreGPIO::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_components","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_CoreGPIO::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_components","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_coregpio_pkg::COREGPIO_LIB","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\coregpio_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "bfm_misc::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_bfM_Ahbl::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_bfm_Main::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_bfM_ahblAPB::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_bfm_Main::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_BFMA1i1lI::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_BFM_ahbSLAve::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_Bfm_aHBSlavEEXt::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_Bfm_aHBSlavEEXt::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_bfm_APb::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_bfm_Main::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_BFMA1i1lI::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_Bfm_aPB2apb::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_BFM_apbSLAve::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_BFm_apBSLaveEXT::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_BFm_apBSLaveEXT::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_bfm_Main::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE::COREGPIO_LIB","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_BFMA1i1lI::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_BFM_ahbSLAve::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_BFM_apbSLAve::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_BFm_apBSLaveEXT::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_Bfm_aHBSlavEEXt::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_Bfm_aPB2apb::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_bfM_Ahbl::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_bfM_ahblAPB::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_bfm_APb::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_bfm_Main::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C0_CoreGPIO_C0_0_BFMA1i1lI::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_bfM_Ahbl::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_bfm_Main::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_bfM_ahblAPB::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_bfm_Main::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_BFMA1i1lI::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_BFM_ahbSLAve::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_Bfm_aHBSlavEEXt::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_Bfm_aHBSlavEEXt::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_bfm_APb::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_bfm_Main::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_BFMA1i1lI::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_Bfm_aPB2apb::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_BFM_apbSLAve::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_BFm_apBSLaveEXT::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_BFm_apBSLaveEXT::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_bfm_Main::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE::COREGPIO_LIB","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_BFMA1i1lI::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_BFM_ahbSLAve::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_BFM_apbSLAve::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_BFm_apBSLaveEXT::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_Bfm_aHBSlavEEXt::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_Bfm_aPB2apb::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_bfM_Ahbl::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_bfM_ahblAPB::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_bfm_APb::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_bfm_Main::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "COREGPIO_C1_COREGPIO_C1_0_BFMA1i1lI::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREGPIO_LIB","component\work\COREGPIO_C1\COREGPIO_C1_0\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREGPIO_LIB","component\work\CoreGPIO_C0\CoreGPIO_C0_0\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREGPIO_LIB","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_bfm_APb::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_bfM_packAGE","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "COREGPIO_C1_COREGPIO_C1_0_CoreGPIO::COREGPIO_LIB::COREGPIO_C1_COREGPIO_C1_0_components","component\work\COREGPIO_C1\COREGPIO_C1_0\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "testbench::COREGPIO_LIB","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_bfm_APb::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_bfM_packAGE","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO::COREGPIO_LIB::CoreGPIO_C0_CoreGPIO_C0_0_components","component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd","FALSE","FALSE"
ENDLIST
LIST "coretimer_pkg::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfM_ahblAPB::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_APb::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_apbSLAve::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFm_apBSLaveEXT::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_Main::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_apbSLAve::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "BFm_apBSLaveEXT::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aHBSlavEEXt::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aPB2apb::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfM_Ahbl::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_ahblAPB::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_COMPONents::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\components.vhd","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_COREUARTapb::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_COMPONents","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_FIFO_256x8::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\fifo_256x8_g4.vhd","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_RX_ASYNC::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_TX_async::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_coreuart_pkg::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core\core\coreuart_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_COREUARTapb::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_COMPONents","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_FIFO_256x8::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\fifo_256x8_g4.vhd","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_FIFO_CTRL_128::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\fifo_256x8_g4.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_FIFO_CTRL_128::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\fifo_256x8_g4.vhd","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_RAM128X8_Pa4::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\fifo_256x8_g4.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_RAM128X8_Pa4::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\fifo_256x8_g4.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_RX_ASYNC::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_TX_async::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "bfm_misc::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBL::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_MAIN::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBLAPB::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_MAIN::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFMA1i1lI::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBSLAVE::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBSLAVEEXt::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBSLAVEEXt::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APB::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_MAIN::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFMA1i1lI::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APB2APB::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APBSLAVE::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APBSLAVEEXT::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APBSLAVEEXT::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_MAIN::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFMA1i1lI::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBL::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBLAPB::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBSLAVE::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_AHBSLAVEEXt::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APB::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APB2APB::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APBSLAVE::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APBSLAVEEXT::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_MAIN::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C0_CoreUARTapb_C0_0_BFMA1i1lI::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_COREUARTapb::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_COMPONents","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C0_CoreUARTapb_C0_0_BFM_APB::COREUARTAPB_LIB::CoreUARTapb_C0_CoreUARTapb_C0_0_bfM_packAGE","component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
ENDLIST
LIST "corespi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\corespi.vhd","FALSE","FALSE"
SUBBLOCK "spi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi.vhd","FALSE","FALSE"
ENDLIST
LIST "corespi_pkg::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\corespi_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "spi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi.vhd","FALSE","FALSE"
SUBBLOCK "spi_chanctrl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd","FALSE","FALSE"
SUBBLOCK "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_control.vhd","FALSE","FALSE"
SUBBLOCK "spi_fifo::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_fifo.vhd","FALSE","FALSE"
SUBBLOCK "spi_rf::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_rf.vhd","FALSE","FALSE"
ENDLIST
LIST "spi_chanctrl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_chanctrl.vhd","FALSE","FALSE"
SUBBLOCK "spi_clockmux::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_clockmux.vhd","FALSE","FALSE"
ENDLIST
LIST "spi_clockmux::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_clockmux.vhd","FALSE","FALSE"
ENDLIST
LIST "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_control.vhd","FALSE","FALSE"
ENDLIST
LIST "spi_fifo::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_fifo.vhd","FALSE","FALSE"
ENDLIST
LIST "spi_rf::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\spi_rf.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::CORESPI_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfM_ahblAPB::CORESPI_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::CORESPI_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::CORESPI_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_APb::CORESPI_LIB::bfM_packAGE","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::CORESPI_LIB::bfM_packAGE","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::CORESPI_LIB::bfM_packAGE","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::CORESPI_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_apbSLAve::CORESPI_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFm_apBSLaveEXT::CORESPI_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_Main::CORESPI_LIB::bfM_packAGE","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::CORESPI_LIB::bfM_packAGE","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::CORESPI_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_apbSLAve::CORESPI_LIB","","FALSE","FALSE"
SUBBLOCK "BFm_apBSLaveEXT::CORESPI_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aHBSlavEEXt::CORESPI_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aPB2apb::CORESPI_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_Ahbl::CORESPI_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_ahblAPB::CORESPI_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::CORESPI_LIB::bfM_packAGE","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::CORESPI_LIB::bfM_packAGE","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::CORESPI_LIB::bfM_packAGE","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::CORESPI_LIB::bfM_packAGE","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "corespi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vhdl\core\corespi.vhd","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\m2s025-creative-brd.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\m2s_sys_top_derived_constraints.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\m2s_sys_top_derived_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
