-- Entity Declaration

ENTITY chip IS
PORT(
  pp_reset	: IN BIT;
  pm_clock	: IN BIT;
  psync	: OUT BIT;
  prd	: OUT BIT;
  pwt	: OUT BIT;
  pirq : in BIT ;
  pnmi : in BIT ;
  prdy : in BIT ;
  pstart : in BIT ;
  padrs	: OUT BIT_VECTOR(15 DOWNTO 0);
  pdatao	: OUT BIT_VECTOR(7 DOWNTO 0);
  pdata	: IN BIT_VECTOR(7 DOWNTO 0);
  vdde : in BIT ;	-- vdd
  vsse : in BIT ;	-- vdd
  vdd : in BIT ;	-- vdd
  vss : in BIT 	-- vss
);
END chip;

-- Architecture Declaration

ARCHITECTURE VST OF chip IS

Component snx
PORT(
  p_reset	: IN BIT;
  m_clock	: IN BIT;
  n_sync	: OUT BIT;
  n_wt	: OUT BIT;
  n_rd	: OUT BIT;
  n_irq	: IN BIT;
  n_nmi	: IN BIT;
  n_rdy	: IN BIT;
  n_start	: IN BIT;
  n_adrs	: OUT BIT_VECTOR(15 DOWNTO 0);
  n_debug	: OUT BIT_VECTOR(15 DOWNTO 0);
  n_datao	: OUT BIT_VECTOR(7 DOWNTO 0);
  n_data	: IN BIT_VECTOR(7 DOWNTO 0);
  vdd	: IN BIT;
  vss	: IN BIT
);
END component;

Component pck_sp
  port (
  pad : in BIT;	-- pad
  ck : out BIT;	-- ck
  vdde : in BIT;	-- vdde
  vddi : in BIT;	-- vddi
  vsse : in BIT;	-- vsse
  vssi : in BIT	-- vssi
 );
end component;

Component pi_sp
  port (
  pad : in BIT;	-- pad
  t : out BIT;	-- t
  ck : in BIT;	-- ck
  vdde : in BIT;	-- vdde
  vddi : in BIT;	-- vddi
  vsse : in BIT;	-- vsse
  vssi : in BIT	-- vssi
 );
end component;

Component pvddeck_sp
  port (
--   pad : in BIT;	-- pad
--   t : out BIT;	-- t
  ck : in BIT;	-- ck
  cko : out mux_bit bus;	-- cko
  vdde : in BIT;	-- vdde
  vddi : in BIT;	-- vddi
  vsse : in BIT;	-- vsse
  vssi : in BIT	-- vssi
 );
end component;

Component pvsseck_sp
  port (
--   pad : in BIT;	-- pad
--   t : out BIT;	-- t
  ck : in BIT;	-- ck
  cko : out mux_bit bus;	-- cko
  vdde : in BIT;	-- vdde
  vddi : in BIT;	-- vddi
  vsse : in BIT;	-- vsse
  vssi : in BIT	-- vssi
 );
end component;

Component pvddick_sp
  port (
--   pad : in BIT;	-- pad
--   t : out BIT;	-- t
  ck : in BIT;	-- ck
  cko : out mux_bit bus;	-- cko
  vdde : in BIT;	-- vdde
  vddi : in BIT;	-- vddi
  vsse : in BIT;	-- vsse
  vssi : in BIT	-- vssi
 );
end component;

Component pvssick_sp
  port (
--   pad : in BIT;	-- pad
--   t : out BIT;	-- t
  ck : in BIT;	-- ck
  cko : out mux_bit bus;	-- cko
  vdde : in BIT;	-- vdde
  vddi : in BIT;	-- vddi
  vsse : in BIT;	-- vsse
  vssi : in BIT	-- vssi
 );
end component;

Component po_sp
  port (
  i : in BIT;	-- t
  pad : out BIT;	-- pad
  ck : in BIT;	-- ck
  vdde : in BIT;	-- vdde
  vddi : in BIT;	-- vddi
  vsse : in BIT;	-- vsse
  vssi : in BIT	-- vssi
 );
end component;

SIGNAL m_clock	: BIT;
SIGNAL p_reset : BIT;
SIGNAL  irq	: BIT;
SIGNAL  nmi	: BIT;
SIGNAL  rdy	: BIT;
SIGNAL  start	: BIT;
SIGNAL  rd	: BIT;
SIGNAL  wt	: BIT;
SIGNAL  sync	: BIT;
SIGNAL  adrs	: BIT_VECTOR(15 DOWNTO 0);
SIGNAL  debug	: BIT_VECTOR(15 DOWNTO 0);
SIGNAL  datao	: BIT_VECTOR(7 DOWNTO 0);
SIGNAL  data	: BIT_VECTOR(7 DOWNTO 0);

signal cki : bit;
signal ckc : bit;

signal vddi : bit;
signal vssi : bit;

BEGIN

core : m65
PORT MAP(
  p_reset	=> p_reset,
  m_clock	=> m_clock,
  n_irq	=> irq,
  n_nmi	=> nmi,
  n_rdy	=> rdy,
  n_start	=> start,
  n_rd	=> rd,
  n_wt	=> wt,
  n_sync	=> sync,
  n_adrs	=> adrs,
  n_debug	=> debug,
  n_datao	=> datao,
  n_data	=> data,
  vdd => vdd,
  vss => vss
);

p_ck: pck_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      pad  => pm_clock,
      ck=>cki
   );

p_vdde: pvddeck_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      cko  => m_clock,
      ck=>cki
   );

p_vsse: pvsseck_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      cko  => m_clock,
      ck=>cki
   );


p_vddi: pvddick_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      cko  => m_clock,
      ck=>cki
   );

p_vssi: pvssick_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      cko  => m_clock,
      ck=>cki
   );

p_preset : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pp_reset,
      t    => p_reset
   );


p_inst0 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(0),
      t    => inst(0)
   );

p_inst1 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(1),
      t    => inst(1)
   );

p_inst2 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(2),
      t    => inst(2)
   );

p_inst3 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(3),
      t    => inst(3)
   );

p_inst4 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(4),
      t    => inst(4)
   );

p_inst5 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(5),
      t    => inst(5)
   );

p_inst6 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(6),
      t    => inst(6)
   );

p_inst7 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(7),
      t    => inst(7)
   );

p_inst8 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(8),
      t    => inst(8)
   );

p_inst9 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(9),
      t    => inst(9)
   );

p_inst10 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(10),
      t    => inst(10)
   );

p_inst11 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(11),
      t    => inst(11)
   );

p_inst12 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(12),
      t    => inst(12)
   );

p_inst13 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(13),
      t    => inst(13)
   );

p_inst14 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(14),
      t    => inst(14)
   );


p_inst15 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst(15),
      t    => inst(15)
   );

p_datai0 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(0),
      t    => datai(0)
   );

p_datai1 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(1),
      t    => datai(1)
   );

p_datai2 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(2),
      t    => datai(2)
   );

p_datai3 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(3),
      t    => datai(3)
   );

p_datai4 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(4),
      t    => datai(4)
   );

p_datai5 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(5),
      t    => datai(5)
   );

p_datai6 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(6),
      t    => datai(6)
   );

p_datai7 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(7),
      t    => datai(7)
   );

p_datai8 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(8),
      t    => datai(8)
   );

p_datai9 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(9),
      t    => datai(9)
   );

p_datai10 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(10),
      t    => datai(10)
   );

p_datai11 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(11),
      t    => datai(11)
   );

p_datai12 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(12),
      t    => datai(12)
   );

p_datai13 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(13),
      t    => datai(13)
   );

p_datai14 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(14),
      t    => datai(14)
   );


p_datai15 : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatai(15),
      t    => datai(15)
   );


p_datao0 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(0),
      i     => datao(0)
   );

p_datao1 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(1),
      i    => datao(1)
   );

p_datao2 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pdatao(2),
      i    => datao(2)
   );

p_datao3 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(3),
      i    => datao(3)
   );

p_datao4 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(4),
      i    => datao(4)
   );

p_datao5 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(5),
      i    => datao(5)
   );

p_datao6 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(6),
      i    => datao(6)
   );

p_datao7 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(7),
      i    => datao(7)
   );

p_datao8 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(8),
      i    => datao(8)
   );

p_datao9 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(9),
      i    => datao(9)
   );

p_datao10 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(10),
      i    => datao(10)
   );

p_datao11 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(11),
      i    => datao(11)
   );

p_datao12 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(12),
      i    => datao(12)
   );

p_datao13 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(13),
      i    => datao(13)
   );

p_datao14 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(14),
      i    => datao(14)
   );


p_datao15 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => pdatao(15),
      i    => datao(15)
   );



p_adrs0 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(0),
      i     => adrs(0)
   );

p_adrs1 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(1),
      i    => adrs(1)
   );

p_adrs2 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => padrs(2),
      i    => adrs(2)
   );

p_adrs3 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(3),
      i    => adrs(3)
   );

p_adrs4 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(4),
      i    => adrs(4)
   );

p_adrs5 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(5),
      i    => adrs(5)
   );

p_adrs6 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(6),
      i    => adrs(6)
   );

p_adrs7 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(7),
      i    => adrs(7)
   );

p_adrs8 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(8),
      i    => adrs(8)
   );

p_adrs9 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(9),
      i    => adrs(9)
   );

p_adrs10 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(10),
      i    => adrs(10)
   );

p_adrs11 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(11),
      i    => adrs(11)
   );

p_adrs12 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(12),
      i    => adrs(12)
   );

p_adrs13 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(13),
      i    => adrs(13)
   );

p_adrs14 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(14),
      i    => adrs(14)
   );


p_adrs15 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => padrs(15),
      i    => adrs(15)
   );



p_iadrs0 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(0),
      i     => iadrs(0)
   );

p_iadrs1 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(1),
      i    => iadrs(1)
   );

p_iadrs2 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => piadrs(2),
      i    => iadrs(2)
   );

p_iadrs3 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(3),
      i    => iadrs(3)
   );

p_iadrs4 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(4),
      i    => iadrs(4)
   );

p_iadrs5 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(5),
      i    => iadrs(5)
   );

p_iadrs6 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(6),
      i    => iadrs(6)
   );

p_iadrs7 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(7),
      i    => iadrs(7)
   );

p_iadrs8 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(8),
      i    => iadrs(8)
   );

p_iadrs9 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(9),
      i    => iadrs(9)
   );

p_iadrs10 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(10),
      i    => iadrs(10)
   );

p_iadrs11 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(11),
      i    => iadrs(11)
   );

p_iadrs12 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(12),
      i    => iadrs(12)
   );

p_iadrs13 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(13),
      i    => iadrs(13)
   );

p_iadrs14 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(14),
      i    => iadrs(14)
   );


p_iadrs15 : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad   => piadrs(15),
      i    => iadrs(15)
   );


p_memory_write : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pmemory_write,
      i    => memory_write
   );

p_memory_read : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pmemory_read,
      i    => memory_read
   );


p_memory_adr : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pmemory_adr,
      i    => memory_adr
   );


p_inst_adr : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst_adr,
      i    => inst_adr
   );

p_inst_read : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst_read,
      i    => inst_read
   );


p_inst_ok : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pinst_ok,
      t    => inst_ok
   );



p_mem_ok : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pmem_ok,
      t    => mem_ok
   );


p_start : pi_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pstart,
      t    => start
   );


p_wb : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => pwb,
      i    => wb
   );


p_hlt : po_sp
   port map (
      vdde  => vdde,
      vddi  => vdd,
      vsse  => vsse,
      vssi  => vss,
      ck    => cki,
      pad  => phlt,
      i    => hlt
   );


end VST;
