verilog work "bcd27seg.v"
