import{_ as l}from"./plugin-vue_export-helper-c27b6911.js";import{r as a,o as c,c as d,d as e,e as t,a as i,w as s,f as o}from"./app-1ed3f6c2.js";const h={},u=o('<h2 id="day8-day10-overall-learning-of-eda-process" tabindex="-1"><a class="header-anchor" href="#day8-day10-overall-learning-of-eda-process" aria-hidden="true">#</a> DAY8 - DAY10: Overall Learning of EDA Process</h2><h3 id="_1-specific-requirements" tabindex="-1"><a class="header-anchor" href="#_1-specific-requirements" aria-hidden="true">#</a> 1. Specific Requirements</h3><p>(1) <strong>Material Reading</strong>:</p><ul><li>&quot;EDA Design Process - v1.0.pptx&quot;</li><li>&quot;Overview of Digital IC Back-End Design.pptx&quot;</li><li>&quot;Teaching Experience Sharing of Digital Integrated Circuit Design Automation Methods - v2.0(1).pptx&quot;</li><li>&quot;Back-End Design Process - Yishengyixin.pdf&quot;</li></ul><p>(2) <strong>Learning Contents</strong></p><ul><li><strong>Understand the back-end design process</strong>: Understand the entire back-end design process from RTL to GDSII layout</li><li><strong>Technology library knowledge</strong>: Understand the content and importance of the technology library, including Tech files, PDK, DRC rules, etc.</li><li><strong>Synthesis</strong>: Learn the basic concepts, processes and tools of synthesis, as well as considerations for design for testability (DFT)</li><li><strong>Physical design</strong>: Learn the basic concepts, processes and algorithms of physical design layout and routing</li><li><strong>Parameter extraction and timing analysis</strong>: Learn the methods of parameter extraction and advanced knowledge of timing analysis</li><li><strong>Algorithm foundation</strong>: Learn basic algorithms related to graph theory, combinatorial optimization problems, heuristic algorithms, etc.</li></ul>',6),p={id:"_2-material-links",tabindex:"-1"},g=e("a",{class:"header-anchor",href:"#_2-material-links","aria-hidden":"true"},"#",-1),f={href:"https://gitee.com/oscc-project/iTraining/tree/master/EDA/ppt",target:"_blank",rel:"noopener noreferrer"},m=o('<ul><li>&quot;EDA Design Process - v1.0.pptx&quot;</li><li>&quot;Overview of Digital IC Back-End Design.pptx&quot;</li><li>&quot;Teaching Experience Sharing of Digital Integrated Circuit Design Automation Methods - v2.0(1).pptx&quot;</li><li>&quot;Back-End Design Process - Yishengyixin.pdf&quot;</li></ul><h2 id="day11-day12-summary-of-eda-foundation-learning" tabindex="-1"><a class="header-anchor" href="#day11-day12-summary-of-eda-foundation-learning" aria-hidden="true">#</a> DAY11 - DAY12: Summary of EDA Foundation Learning</h2><h3 id="_1-specific-requirements-1" tabindex="-1"><a class="header-anchor" href="#_1-specific-requirements-1" aria-hidden="true">#</a> 1. Specific Requirements</h3><p><strong>Describe the following must-knows in the form of questions and answers</strong>:</p><ul><li><strong>Placement</strong>: <ul><li>Briefly describe a placement algorithm you have learned, including: input, output, data structure design, main idea of the algorithm, time complexity, etc.;</li></ul></li><li><strong>Routing</strong>: <ul><li>Briefly describe a routing algorithm you have learned, including: input, output, data structure design, main idea of the algorithm, time complexity, etc.;</li></ul></li><li><strong>Static timing analysis</strong>: <ul><li>Briefly describe the definitions of cell library, interconnect parasitics, cell delay (NLDM table), wire network delay (Elmore calculation), crosstalk noise, timing check (Setup/Hold), timing path definition, and timing constraint commands;</li></ul></li><li><strong>EDA performance</strong>: <ul><li>How to solve the performance problems in EDA software?</li></ul></li><li><strong>EDA back-end</strong>: <ul><li>Briefly describe the process of developing EDA back-end software. What are the main tasks in each stage?</li></ul></li><li><strong>EDA tools</strong>: <ul><li>What are the common EDA simulation tools and debug tools? What are their advantages and disadvantages?</li></ul></li></ul><h3 id="_2-learning-outcomes-presentation" tabindex="-1"><a class="header-anchor" href="#_2-learning-outcomes-presentation" aria-hidden="true">#</a> 2. Learning Outcomes Presentation</h3><ul><li>Organize the answers to the must-knows into a document and paste the document link in the daily record.</li></ul><h3 id="_3-reference-materials" tabindex="-1"><a class="header-anchor" href="#_3-reference-materials" aria-hidden="true">#</a> 3. Reference Materials</h3>',8),_={href:"https://space.bilibili.com/1189298533/channel/series",target:"_blank",rel:"noopener noreferrer"},D=e("li",null,"Book recommendations: Physical Design of Digital Integrated Circuits, Physical Design of VLSI Circuits: From Graph Partitioning to Timing Convergence",-1),y=o('<h2 id="day13-day14-ieda-flow-process-practice" tabindex="-1"><a class="header-anchor" href="#day13-day14-ieda-flow-process-practice" aria-hidden="true">#</a> DAY13 - DAY14: iEDA Flow Process Practice</h2><h3 id="_1-specific-requirements-2" tabindex="-1"><a class="header-anchor" href="#_1-specific-requirements-2" aria-hidden="true">#</a> 1. Specific Requirements</h3><p>This part is divided into two directions, including system and algorithm. At the same time, this part is also the key focus of the Water-Drop Plan practice. Please pay attention to it:</p><p>(1) <strong>Overall goal</strong></p><ul><li>Be familiar with the running results of the point tools in the iEDA back-end flow process, the main indicators and features concerned, understand and know how to modify the configuration in the configuration file of the iEDA point tools <ul><li>Skillfully use the open-source iEDA and tools to run the back-end process of chip design;</li><li>Be familiar with the command scripts and parameters of open-source tools in each step: synthesis floorplanning (iFP), placement (iPL), clock tree synthesis (iCTS), routing (iRT), parameter extraction (iRCX), timing optimization (iTO), etc.;</li><li>Run the entire process from RTL -&gt; Netlist -&gt; FP_Def -&gt; PL_Def -&gt; CTS_Def -&gt; RT_Def -&gt; GDS. Interpret the key parameters and key steps in the log based on the log content, and describe the entire back-end design process.</li></ul></li></ul><p>(2) <strong>Task requirements</strong></p><ul><li>For the system direction: <ul><li>Skillfully run the entire iEDA process and understand the indicators included in each point tool process.</li></ul></li><li>For the algorithm direction: <ul><li>Be able to run the entire iEDA process, master the specific configuration and parameters in the specific point tool of interest, and understand the mutual calling of tcl files of point tools.</li></ul></li><li>Specific tasks are as follows: <ul><li>Task 1: Run the open-source tool back-end in iEDA, the design is gcd, and the process is sky130;</li><li>Task 2: Change the design, change gcd to uart, and the process is sky130;</li><li>Task 3: Change the process library, the design is gcd, and the process is nangate45;</li><li>Task 4: Refer to the log and report, and record the values of the features in Tasks 1, 2, and 3 (according to &quot;Water-Drop Plan - iEDA demo learning&quot; in [Reference Materials]);</li></ul></li></ul><p>(3) The design and foundary of the relevant tasks can be viewed in the internal network disk data of the Water-Drop Plan (Water-Drop Plan/EDA/Practice)</p>',8),b={href:"http://readme.md",target:"_blank",rel:"noopener noreferrer"},k=e("li",null,'Screenshots of the content of the Tencent document of "Water-Drop Plan - iEDA demo learning". Multiple screenshots can be submitted according to different Flow processes;',-1),E=e("h3",{id:"_2-learning-outcomes-presentation-1",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#_2-learning-outcomes-presentation-1","aria-hidden":"true"},"#"),t(" 2. Learning Outcomes Presentation")],-1),w=e("ul",null,[e("li",null,"Output the feature result file record. According to the reference document, one column is the result of one Flow. Tasks 1, 2, and 3 each have one column of result records, totaling 3 columns of results.")],-1),A=e("h3",{id:"_3-reference-materials-1",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#_3-reference-materials-1","aria-hidden":"true"},"#"),t(" 3. Reference Materials")],-1),x=e("p",null,[t("(1) "),e("strong",null,"Materials"),t(":")],-1),P={href:"https://gitee.com/oscc-project/iFlow",target:"_blank",rel:"noopener noreferrer"},T=e("li",null,'"Reference for Features to be Focused on in Each Point Tool of iEDA" Water-Drop Plan - iEDA demo learning',-1),v={href:"https://gitee.com/oscc-project/iEDA/blob/master/README.md",target:"_blank",rel:"noopener noreferrer"},q=e("p",null,[t("(2) "),e("strong",null,"Video Links"),t(":")],-1),S={href:"https://www.bilibili.com/video/BV1xx4y1X7Wq",target:"_blank",rel:"noopener noreferrer"},C={href:"https://www.bilibili.com/video/BV1mp4y1P7C7",target:"_blank",rel:"noopener noreferrer"},R={href:"https://www.bilibili.com/video/BV1T94y147pX",target:"_blank",rel:"noopener noreferrer"},L={href:"https://www.bilibili.com/video/BV1Th4y1S7Xj",target:"_blank",rel:"noopener noreferrer"};function B(F,O){const n=a("ExternalLinkIcon"),r=a("RouterLink");return c(),d("div",null,[u,e("h3",p,[g,t(" 2. "),e("a",f,[t("Material Links"),i(n)]),t(":")]),m,e("ul",null,[e("li",null,[t("Video: "),e("a",_,[t('"iEDA-Tutorials"'),i(n)])]),D]),y,e("ul",null,[e("li",null,[t("PR submission requirements: Upload to the code repository: iTraining/EDA/codes/2023-07/your_name. Do not upload the specific content of the log and report. Just: "),e("ul",null,[e("li",null,[t("A "),e("a",b,[t("readme.md"),i(n)]),t(' file, listing: ① foundary + design + [server number] + absolute path ② The link of the Tencent document of "Water-Drop Plan - iEDA demo learning";')]),k])])]),E,w,A,x,e("ul",null,[e("li",null,[t("iFlow: "),i(r,{to:"/tools/auto-scripts/iflow.html"},{default:s(()=>[t("User Manual")]),_:1}),t(", "),e("a",P,[t("Code Repository"),i(n)])]),e("li",null,[t("iEDA-Script: "),i(r,{to:"/tools/ieda-platform/guide.html"},{default:s(()=>[t("User Manual")]),_:1})]),T,e("li",null,[e("a",v,[t("Open-Source Chip Design EDA Platform from Netlist to GDS of iEDA"),i(n)])])]),q,e("ul",null,[e("li",null,[e("a",S,[t("iEDA - Project Introduction: Overview of the Design and Use of iEDA Flow Scripts"),i(n)])]),e("li",null,[e("a",C,[t("2023 Open Source Chip Technology Ecology Forum: Construction Practice of iEDA"),i(n)])]),e("li",null,[e("a",R,[t("2023 Open Source Chip Technology Ecology Forum: Introduction of iEDA Platform"),i(n)])]),e("li",null,[e("a",L,[t("2023 Open Source Chip Technology Ecology Forum: Experience of iEDA Supporting a 28nm Tapeout"),i(n)])])])])}const V=l(h,[["render",B],["__file","w5_EDA.html.vue"]]);export{V as default};
