Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 18 23:19:38 2023
| Host         : DESKTOP-9RHCRMG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file oui_timing_summary_routed.rpt -pb oui_timing_summary_routed.pb -rpx oui_timing_summary_routed.rpx -warn_on_violation
| Design       : oui
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (47)
5. checking no_input_delay (16)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (47)
-------------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   58          inf        0.000                      0                   58           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.987ns (65.902%)  route 2.063ns (34.098%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  seg6_reg/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg6_reg/Q
                         net (fo=1, routed)           2.063     2.519    seg6_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.051 r  seg6_OBUF_inst/O
                         net (fo=0)                   0.000     6.051    seg6
    U7                                                                r  seg6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg5_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 4.096ns (68.612%)  route 1.874ns (31.388%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  seg5_reg/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg5_reg/Q
                         net (fo=1, routed)           1.874     2.293    seg5_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.677     5.970 r  seg5_OBUF_inst/O
                         net (fo=0)                   0.000     5.970    seg5
    V5                                                                r  seg5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.934ns  (logic 4.127ns (69.538%)  route 1.808ns (30.462%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  seg3_reg/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg3_reg/Q
                         net (fo=1, routed)           1.808     2.227    seg3_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.708     5.934 r  seg3_OBUF_inst/O
                         net (fo=0)                   0.000     5.934    seg3
    V8                                                                r  seg3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg4_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.881ns  (logic 3.976ns (67.608%)  route 1.905ns (32.392%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  seg4_reg/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg4_reg/Q
                         net (fo=1, routed)           1.905     2.361    seg4_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.881 r  seg4_OBUF_inst/O
                         net (fo=0)                   0.000     5.881    seg4
    U5                                                                r  seg4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.815ns  (logic 3.959ns (68.084%)  route 1.856ns (31.916%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  an0_reg/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  an0_reg/Q
                         net (fo=1, routed)           1.856     2.312    an0_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.815 r  an0_OBUF_inst/O
                         net (fo=0)                   0.000     5.815    an0
    U2                                                                r  an0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 4.123ns (71.248%)  route 1.664ns (28.752%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  seg1_reg/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg1_reg/Q
                         net (fo=1, routed)           1.664     2.083    seg1_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.704     5.787 r  seg1_OBUF_inst/O
                         net (fo=0)                   0.000     5.787    seg1
    W6                                                                r  seg1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 4.104ns (70.982%)  route 1.678ns (29.018%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  an3_reg/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  an3_reg/Q
                         net (fo=1, routed)           1.678     2.097    an3_OBUF
    W4                   OBUF (Prop_obuf_I_O)         3.685     5.782 r  an3_OBUF_inst/O
                         net (fo=0)                   0.000     5.782    an3
    W4                                                                r  an3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.781ns  (logic 4.114ns (71.170%)  route 1.667ns (28.830%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  an2_reg/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  an2_reg/Q
                         net (fo=1, routed)           1.667     2.086    an2_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.695     5.781 r  an2_OBUF_inst/O
                         net (fo=0)                   0.000     5.781    an2
    V4                                                                r  an2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 3.991ns (70.541%)  route 1.667ns (29.459%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  seg2_reg/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg2_reg/Q
                         net (fo=1, routed)           1.667     2.123    seg2_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.658 r  seg2_OBUF_inst/O
                         net (fo=0)                   0.000     5.658    seg2
    U8                                                                r  seg2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.967ns (70.335%)  route 1.673ns (29.665%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  seg0_reg/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg0_reg/Q
                         net (fo=1, routed)           1.673     2.129    seg0_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.640 r  seg0_OBUF_inst/O
                         net (fo=0)                   0.000     5.640    seg0
    W7                                                                r  seg0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd/uu1/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd/uu1/refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  bcd/uu1/refresh_counter_reg[10]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bcd/uu1/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    bcd/uu1/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  bcd/uu1/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    bcd/uu1/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  bcd/uu1/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/uu1/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd/uu1/refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  bcd/uu1/refresh_counter_reg[14]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bcd/uu1/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    bcd/uu1/refresh_counter_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  bcd/uu1/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    bcd/uu1/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  bcd/uu1/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/uu1/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd/uu1/refresh_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  bcd/uu1/refresh_counter_reg[2]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bcd/uu1/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    bcd/uu1/refresh_counter_reg_n_0_[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  bcd/uu1/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    bcd/uu1/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  bcd/uu1/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/uu1/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd/uu1/refresh_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  bcd/uu1/refresh_counter_reg[6]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bcd/uu1/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    bcd/uu1/refresh_counter_reg_n_0_[6]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  bcd/uu1/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    bcd/uu1/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  bcd/uu1/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/uu1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd/uu1/refresh_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  bcd/uu1/refresh_counter_reg[18]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bcd/uu1/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.127     0.291    bcd/uu1/SEG_active_Count[0]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  bcd/uu1/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    bcd/uu1/refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  bcd/uu1/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/uu1/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd/uu1/refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  bcd/uu1/refresh_counter_reg[10]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bcd/uu1/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    bcd/uu1/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  bcd/uu1/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    bcd/uu1/refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  bcd/uu1/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/uu1/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd/uu1/refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  bcd/uu1/refresh_counter_reg[14]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bcd/uu1/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    bcd/uu1/refresh_counter_reg_n_0_[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  bcd/uu1/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    bcd/uu1/refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  bcd/uu1/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/uu1/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd/uu1/refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  bcd/uu1/refresh_counter_reg[2]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bcd/uu1/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    bcd/uu1/refresh_counter_reg_n_0_[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  bcd/uu1/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    bcd/uu1/refresh_counter_reg[0]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  bcd/uu1/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/uu1/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd/uu1/refresh_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  bcd/uu1/refresh_counter_reg[6]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bcd/uu1/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    bcd/uu1/refresh_counter_reg_n_0_[6]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  bcd/uu1/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    bcd/uu1/refresh_counter_reg[4]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  bcd/uu1/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/uu1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd/uu1/refresh_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  bcd/uu1/refresh_counter_reg[18]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bcd/uu1/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.127     0.291    bcd/uu1/SEG_active_Count[0]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  bcd/uu1/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    bcd/uu1/refresh_counter_reg[16]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  bcd/uu1/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------





