// Seed: 1014428389
module module_0;
  wire id_2, id_3, id_4;
  tri id_5;
  wor id_6, id_7 = 1;
  wire id_8, id_9;
  assign id_5 = 1;
  assign id_4 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_12;
  module_0 modCall_1 ();
  wire id_13;
  wire id_14, id_15;
  tri id_16, id_17;
  tri0 id_18;
  assign id_16 = 1;
  initial id_16 = id_18;
  xnor primCall (id_1, id_10, id_12, id_2, id_4, id_5, id_7, id_8);
endmodule
