// Seed: 1218616585
module module_0;
  assign id_1 = id_1 - 1;
  wire id_2;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wand id_6,
    input supply0 id_7,
    output wor id_8,
    output wor id_9,
    output uwire id_10,
    input wand id_11,
    input supply1 id_12,
    output tri1 id_13,
    input uwire id_14,
    input wand id_15,
    output supply1 id_16,
    output tri1 id_17,
    input uwire id_18,
    input supply1 id_19,
    output tri0 id_20
);
  for (id_22 = id_2; 1'b0; id_0 = id_19 > id_4++) begin : LABEL_0
    wire id_23;
    wire id_24;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_25;
  id_26(
      .id_0(1 * id_12 - 1), .id_1(1'h0), .id_2(1)
  );
endmodule
