INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sim_1/new/lab1_alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_alu_tb
