vendor_name = ModelSim
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.qip
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/output_files/Chain1.cdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC1_FIFO.qip
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC1_FIFO.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.qip
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/fft_pack_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_math_pkg_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_lib_pkg_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_text_pkg_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_roundsat_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/apn_fftfpbdr_top_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/apn_fftfprvs_top_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/apn_fftfp_top_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dualstream_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_si_de_so_bb_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_si_de_so_b_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_si_qe_so_bb_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_si_qe_so_b_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_si_se_so_bb_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_si_se_so_b_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_si_sose_so_b_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_si_so_se_so_b_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_bit_reverse_top_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_r22sdf_top_fft_130.ocp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/output_files/stp1.stp
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/FPGA_control.cbx.xml
source_file = 1, e:/quartus ii 13/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_2841.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_fefifo_1bf.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_qp7.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_f811.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_g3k1.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_epb.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_0tf1.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_gs8.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_tnb.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_ao7.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_unb.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_m_k_counter_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrengen_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_in_write_sgl_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cnt_ctrl_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_4dp_ram_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_4ou3.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dataadgen_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_addr_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrswgen_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_r_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/addcore.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/look_add.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altshift.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/add_sub_gnj.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_i_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altmult_add.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/stratix_mac_mult.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/stratix_mac_out.inc
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_6gq2.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/ded_mult_p391.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dffpipe_b3c.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_5fq2.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/add_sub_mnj.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_twadgen_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_b491.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft_1n1024sin.hex
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_c491.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft_2n1024sin.hex
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_d491.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft_3n1024sin.hex
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_6491.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft_1n1024cos.hex
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_7491.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft_2n1024cos.hex
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_8491.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft_3n1024cos.hex
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_rst_fft_130.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpp_serial_fft_130.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_ela_control.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_mbpmg.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_3124.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mux_rsc.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/declut.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/decode_dvf.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_igi.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_sgc.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_g9j.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_1hi.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_rgc.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_23j.tdf
source_file = 1, E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_ngc.tdf
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = FPGA_control
instance = comp, \FFT_cnt[0] , FFT_cnt[0], FPGA_control, 1
instance = comp, \FFT_cnt[6] , FFT_cnt[6], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4, FPGA_control, 1
instance = comp, \FFT_cnt[0]~10 , FFT_cnt[0]~10, FPGA_control, 1
instance = comp, \FFT_cnt[6]~22 , FFT_cnt[6]~22, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[9] , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[8] , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[7] , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[6] , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[5] , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[4] , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[3] , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[2] , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[1] , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[0] , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[2] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[2], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11, FPGA_control, 1
instance = comp, \ADC1_drive|Add0~6 , ADC1_drive|Add0~6, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, FPGA_control, 1
instance = comp, \ADC0_drive|Add0~4 , ADC0_drive|Add0~4, FPGA_control, 1
instance = comp, \ADC0_drive|Add0~6 , ADC0_drive|Add0~6, FPGA_control, 1
instance = comp, \ADC0_drive|Add0~10 , ADC0_drive|Add0~10, FPGA_control, 1
instance = comp, \ADC0_drive|Add0~16 , ADC0_drive|Add0~16, FPGA_control, 1
instance = comp, \ADC0_drive|Add0~24 , ADC0_drive|Add0~24, FPGA_control, 1
instance = comp, \ADC0_drive|Add0~26 , ADC0_drive|Add0~26, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[0]~10 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[0]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[1]~12 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[1]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[0] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[5] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[7] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[3] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[5] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[9] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[0]~10 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[0]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[5]~24 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[5]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[7]~28 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[7]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[2]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[2]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[5]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[5]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[7]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[7]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[3]~17 , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[3]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count[4] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count[5] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[5]~21 , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[5]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[8]~27 , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[8]~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count[9] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[9]~29 , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[9]~29, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[4]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[4]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[8]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[8]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[1]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[1]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[2]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[2]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[0]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[0]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[6]~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[6]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[3]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[3]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[4]~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[4]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[5]~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[5]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[7]~25 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[7]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Add2~8 , FFT|asj_fft_sglstream_fft_130_inst|Add2~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Add2~10 , FFT|asj_fft_sglstream_fft_130_inst|Add2~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Add2~16 , FFT|asj_fft_sglstream_fft_130_inst|Add2~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Add2~18 , FFT|asj_fft_sglstream_fft_130_inst|Add2~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[0]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[0]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[1]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[1]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[2]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[2]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[4]~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[4]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[7]~25 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[7]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[3]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[3]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[5]~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[5]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[6]~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[6]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[7]~25 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[7]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[8]~27 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[8]~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][2]~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][2]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][2]~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][2]~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][1] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][9] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][7] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][15] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][7]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][7]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][15] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][7]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][7]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][13] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][4] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][12] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[1]~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[1]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_M4K_Output:dat_C|gen_rams:3:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_M4K_Output:dat_C|\gen_rams:3:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_M4K_Output:dat_D|gen_rams:3:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_M4K_Output:dat_D|\gen_rams:3:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_M4K_Output:dat_C|gen_rams:0:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_M4K_Output:dat_C|\gen_rams:0:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_M4K_Output:dat_D|gen_rams:0:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_M4K_Output:dat_D|\gen_rams:0:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_M4K_Output:dat_C|gen_rams:1:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_M4K_Output:dat_C|\gen_rams:1:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_M4K_Output:dat_D|gen_rams:1:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_M4K_Output:dat_D|\gen_rams:1:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_M4K_Output:dat_C|gen_rams:2:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_M4K_Output:dat_C|\gen_rams:2:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_M4K_Output:dat_D|gen_rams:2:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_M4K_Output:dat_D|\gen_rams:2:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[3][2]~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[3][2]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][2]~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][2]~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[3][2]~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[3][2]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][3]~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][3]~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][5]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][5]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[0][5]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[0][5]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][4]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][4]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[3][4]~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[3][4]~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[1][4]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[1][4]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gain_out_4pts[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|gain_out_4pts[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[0]~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[0]~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[4]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[4]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[5]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[5]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|del_np_cnt[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|del_np_cnt[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[0] , FFT|asj_fft_sglstream_fft_130_inst|writer|count[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[9] , FFT|asj_fft_sglstream_fft_130_inst|writer|count[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|del_np_cnt[2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|del_np_cnt[2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[0]~10 , FFT|asj_fft_sglstream_fft_130_inst|writer|count[0]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|writer|count[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|writer|count[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_out9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_out9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_out9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_out9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[2]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[2]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[4]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[4]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[6]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[6]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[8]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[8]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[11]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[11]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[12]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[12]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[13]~42 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[13]~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_out9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_out9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_out9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_out9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[2]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[2]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[4]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[4]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[6]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[6]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[8]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[8]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[10]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[10]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[12]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[12]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[14]~44 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[14]~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_out9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_out9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_out9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_out9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[2]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[2]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[4]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[4]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[6]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[6]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[8]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[8]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[12]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[12]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_out9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_out9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_out9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_out9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[2]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[2]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[4]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[4]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[6]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[6]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[8]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[8]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[12]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[12]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[14]~44 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[14]~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_out9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_out9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_out9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_out9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[2]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[2]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[4]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[4]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[6]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[6]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[9]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[9]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[12]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[12]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[14]~44 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[14]~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_out9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_out9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_out9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_out9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[2]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[2]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[4]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[4]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[6]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[6]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[11]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[11]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[12]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[12]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[14]~44 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[14]~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twrom|gen_M4K:cos_1n|gen_auto:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|twrom|\gen_M4K:cos_1n|\gen_auto:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][9]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][9]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][9]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][9]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[3][5]~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[3][5]~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[1][5]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[1][5]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[1][2]~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[1][2]~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[3][4]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[3][4]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[3][3]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[3][3]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|dat_A|gen_rams:0:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|dat_A|\gen_rams:0:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|dat_B|gen_rams:1:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|dat_B|\gen_rams:1:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|dat_A|gen_rams:1:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|dat_A|\gen_rams:1:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|dat_B|gen_rams:2:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|dat_B|\gen_rams:2:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|dat_A|gen_rams:2:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|dat_A|\gen_rams:2:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|dat_B|gen_rams:3:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|dat_B|\gen_rams:3:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|dat_A|gen_rams:3:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|dat_A|\gen_rams:3:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_b[0] , FFT|asj_fft_sglstream_fft_130_inst|wren_b[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_a[0] , FFT|asj_fft_sglstream_fft_130_inst|wren_a[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_b[1] , FFT|asj_fft_sglstream_fft_130_inst|wren_b[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_a[1] , FFT|asj_fft_sglstream_fft_130_inst|wren_a[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_b[2] , FFT|asj_fft_sglstream_fft_130_inst|wren_b[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_a[2] , FFT|asj_fft_sglstream_fft_130_inst|wren_a[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_b[3] , FFT|asj_fft_sglstream_fft_130_inst|wren_b[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_a[3] , FFT|asj_fft_sglstream_fft_130_inst|wren_a[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wren[0] , FFT|asj_fft_sglstream_fft_130_inst|writer|wren[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wren[1] , FFT|asj_fft_sglstream_fft_130_inst|writer|wren[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wren[2] , FFT|asj_fft_sglstream_fft_130_inst|writer|wren[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wren[3] , FFT|asj_fft_sglstream_fft_130_inst|writer|wren[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|FIFOram|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_eop_s , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_eop_s, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_error[0] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_error[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_error[1] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_error[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_state.end1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_state.end1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector5~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector5~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_state.run1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_state.run1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[9] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[8] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[7] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[6] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|count_finished~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|count_finished~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[5] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[4] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[3] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[2] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|count_finished~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|count_finished~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[1] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[0] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|count_finished~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|count_finished~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector1~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector5~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector5~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|count_finished~3 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|count_finished~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_comb_update_2~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_comb_update_2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_comb_update_2~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_comb_update_2~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_comb_update_2~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_comb_update_2~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_comb_update_2~3 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_comb_update_2~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector3~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector3~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector3~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector3~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_valid_int~9 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_valid_int~9, FPGA_control, 1
instance = comp, \always1~0 , always1~0, FPGA_control, 1
instance = comp, \always2~0 , always2~0, FPGA_control, 1
instance = comp, \Equal2~2 , Equal2~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|master_source_ena , FFT|asj_fft_sglstream_fft_130_inst|master_source_ena, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sop , FFT|asj_fft_sglstream_fft_130_inst|sop, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_end~0 , ADC1_drive|ADC1_end~0, FPGA_control, 1
instance = comp, \ADC1_drive|count[3] , ADC1_drive|count[3], FPGA_control, 1
instance = comp, \ADC1_drive|LessThan0~1 , ADC1_drive|LessThan0~1, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_end~0 , ADC0_drive|ADC0_end~0, FPGA_control, 1
instance = comp, \ADC0_drive|count[8] , ADC0_drive|count[8], FPGA_control, 1
instance = comp, \ADC0_drive|count[5] , ADC0_drive|count[5], FPGA_control, 1
instance = comp, \ADC0_drive|count[3] , ADC0_drive|count[3], FPGA_control, 1
instance = comp, \ADC0_drive|count[2] , ADC0_drive|count[2], FPGA_control, 1
instance = comp, \ADC0_drive|LessThan0~0 , ADC0_drive|LessThan0~0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector3~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector3~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector2~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[7]~0 , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[7]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|send_eop_s , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|send_eop_s, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sop~0 , FFT|asj_fft_sglstream_fft_130_inst|sop~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[4], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, FPGA_control, 1
instance = comp, \ADC0_drive|state.010 , ADC0_drive|state.010, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4, FPGA_control, 1
instance = comp, \ADC0_drive|state.100 , ADC0_drive|state.100, FPGA_control, 1
instance = comp, \ADC1_drive|count[11]~2 , ADC1_drive|count[11]~2, FPGA_control, 1
instance = comp, \ADC1_drive|count[13]~6 , ADC1_drive|count[13]~6, FPGA_control, 1
instance = comp, \ADC1_drive|count~14 , ADC1_drive|count~14, FPGA_control, 1
instance = comp, \ADC0_drive|LessThan4~2 , ADC0_drive|LessThan4~2, FPGA_control, 1
instance = comp, \ADC0_drive|LessThan4~3 , ADC0_drive|LessThan4~3, FPGA_control, 1
instance = comp, \ADC0_drive|always0~0 , ADC0_drive|always0~0, FPGA_control, 1
instance = comp, \ADC0_drive|count[0]~1 , ADC0_drive|count[0]~1, FPGA_control, 1
instance = comp, \ADC0_drive|count~9 , ADC0_drive|count~9, FPGA_control, 1
instance = comp, \ADC0_drive|count~12 , ADC0_drive|count~12, FPGA_control, 1
instance = comp, \ADC0_drive|count~14 , ADC0_drive|count~14, FPGA_control, 1
instance = comp, \ADC0_drive|count~15 , ADC0_drive|count~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_state.st_err , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_state.st_err, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_state.start , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_state.start, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector2~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector6~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector6~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|LessThan0~0 , FFT|asj_fft_sglstream_fft_130_inst|LessThan0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|LessThan0~1 , FFT|asj_fft_sglstream_fft_130_inst|LessThan0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|LessThan0~2 , FFT|asj_fft_sglstream_fft_130_inst|LessThan0~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|master_source_sop , FFT|asj_fft_sglstream_fft_130_inst|master_source_sop, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[6]~30 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[6]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Equal0~0 , FFT|asj_fft_sglstream_fft_130_inst|Equal0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Equal0~1 , FFT|asj_fft_sglstream_fft_130_inst|Equal0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Equal0~2 , FFT|asj_fft_sglstream_fft_130_inst|Equal0~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[6]~31 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[6]~31, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[9]~32 , FFT|asj_fft_sglstream_fft_130_inst|data_count_sig[9]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|LessThan0~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|LessThan0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o~4, FPGA_control, 1
instance = comp, \ADC1_drive|always1~0 , ADC1_drive|always1~0, FPGA_control, 1
instance = comp, \ADC1_drive|always1~1 , ADC1_drive|always1~1, FPGA_control, 1
instance = comp, \ADC1_drive|always1~2 , ADC1_drive|always1~2, FPGA_control, 1
instance = comp, \ADC0_drive|always1~0 , ADC0_drive|always1~0, FPGA_control, 1
instance = comp, \ADC0_drive|always1~1 , ADC0_drive|always1~1, FPGA_control, 1
instance = comp, \ADC0_drive|always0~2 , ADC0_drive|always0~2, FPGA_control, 1
instance = comp, \ADC0_drive|always1~2 , ADC0_drive|always1~2, FPGA_control, 1
instance = comp, \ADC0_drive|state~14 , ADC0_drive|state~14, FPGA_control, 1
instance = comp, \ADC0_drive|state~15 , ADC0_drive|state~15, FPGA_control, 1
instance = comp, \ADC0_drive|state~16 , ADC0_drive|state~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|_~3 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|_~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector3~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector3~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector0~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector0~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|max_reached~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|max_reached~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sop_out , FFT|asj_fft_sglstream_fft_130_inst|sop_out, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|master_source_sop~0 , FFT|asj_fft_sglstream_fft_130_inst|master_source_sop~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[1]~16 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[1]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.FIRST_LPP_C , FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.FIRST_LPP_C, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sop_out~0 , FFT|asj_fft_sglstream_fft_130_inst|sop_out~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add9~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add9~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add9~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add9~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add9~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add9~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add11~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add11~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add11~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add11~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add11~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add11~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add11~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add11~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add11~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add11~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur~9 , FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add3~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add3~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_b[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add1~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add1~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add3~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add3~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add3~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add3~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_b[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add1~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add1~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_b[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add1~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add1~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_b[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add1~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add1~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_b[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add1~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add1~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Selector12~0 , FFT|asj_fft_sglstream_fft_130_inst|Selector12~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Selector11~0 , FFT|asj_fft_sglstream_fft_130_inst|Selector11~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Selector7~0 , FFT|asj_fft_sglstream_fft_130_inst|Selector7~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_b[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add2~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add2~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add4~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add4~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add4~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add4~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_b[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add2~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add2~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_b[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add2~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add2~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr[3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~8 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~15 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~25 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~28 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~30 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~45 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~45, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~49 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~49, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~54 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~54, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec[6] , FFT|asj_fft_sglstream_fft_130_inst|wc_vec[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec[6] , FFT|asj_fft_sglstream_fft_130_inst|wd_vec[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr[2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec[5] , FFT|asj_fft_sglstream_fft_130_inst|wc_vec[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec~0 , FFT|asj_fft_sglstream_fft_130_inst|wc_vec~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec[5] , FFT|asj_fft_sglstream_fft_130_inst|wd_vec[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec~0 , FFT|asj_fft_sglstream_fft_130_inst|wd_vec~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec[4] , FFT|asj_fft_sglstream_fft_130_inst|wc_vec[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec~1 , FFT|asj_fft_sglstream_fft_130_inst|wc_vec~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux63~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux63~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux47~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux47~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_c[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_c[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec[4] , FFT|asj_fft_sglstream_fft_130_inst|wd_vec[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec~1 , FFT|asj_fft_sglstream_fft_130_inst|wd_vec~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux31~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux31~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux7~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux7~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux0~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux49~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux49~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux49~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux49~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux15~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux15~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux9~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux9~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux9~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux9~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux55~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux55~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec[3] , FFT|asj_fft_sglstream_fft_130_inst|wc_vec[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec~2 , FFT|asj_fft_sglstream_fft_130_inst|wc_vec~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|slb_last~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|slb_last~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Mux1~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Mux1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Add0~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Add0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Add1~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Add1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Add2~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Add2~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Add2~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Add2~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Add2~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Add2~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux5~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux5~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec[3] , FFT|asj_fft_sglstream_fft_130_inst|wd_vec[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec~2 , FFT|asj_fft_sglstream_fft_130_inst|wd_vec~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec[2] , FFT|asj_fft_sglstream_fft_130_inst|wc_vec[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec~3 , FFT|asj_fft_sglstream_fft_130_inst|wc_vec~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|sdet.BLOCK_GAP , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|sdet.BLOCK_GAP, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_blk[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_blk[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_blk[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_blk[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec[2] , FFT|asj_fft_sglstream_fft_130_inst|wd_vec[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec~3 , FFT|asj_fft_sglstream_fft_130_inst|wd_vec~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec[1] , FFT|asj_fft_sglstream_fft_130_inst|wc_vec[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec~4 , FFT|asj_fft_sglstream_fft_130_inst|wc_vec~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|sdet~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|sdet~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|Selector1~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|Selector1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|Selector2~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|Selector2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_blk~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_blk~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_blk~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_blk~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec[1] , FFT|asj_fft_sglstream_fft_130_inst|wd_vec[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec~4 , FFT|asj_fft_sglstream_fft_130_inst|wd_vec~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec[0] , FFT|asj_fft_sglstream_fft_130_inst|wc_vec[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec~5 , FFT|asj_fft_sglstream_fft_130_inst|wc_vec~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|sdet.IDLE , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|sdet.IDLE, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec[0] , FFT|asj_fft_sglstream_fft_130_inst|wd_vec[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec~5 , FFT|asj_fft_sglstream_fft_130_inst|wd_vec~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sel_we|wc_i , FFT|asj_fft_sglstream_fft_130_inst|sel_we|wc_i, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wc_vec~6 , FFT|asj_fft_sglstream_fft_130_inst|wc_vec~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sel_we|wd_i , FFT|asj_fft_sglstream_fft_130_inst|sel_we|wd_i, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wd_vec~6 , FFT|asj_fft_sglstream_fft_130_inst|wd_vec~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[26] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[26], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sel_we|wd_i~0 , FFT|asj_fft_sglstream_fft_130_inst|sel_we|wd_i~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sel_we|wc_i~0 , FFT|asj_fft_sglstream_fft_130_inst|sel_we|wc_i~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~27 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~29 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~29, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~35 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~35, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sel_we|wd_i~1 , FFT|asj_fft_sglstream_fft_130_inst|sel_we|wd_i~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[25] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[25], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~42 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~43 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~43, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~45 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~45, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~51 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~51, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~56 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~56, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[24] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[24], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~1 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~58 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~58, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~59 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~59, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~61 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~61, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~67 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~67, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~72 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~72, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[23] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[23], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~2 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~74 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~74, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~75 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~75, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~77 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~77, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~78 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~78, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~81 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~81, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~83 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~83, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~88 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~88, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[22] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[22], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~3 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|Equal1~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|Equal1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|p[0]~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|p[0]~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~90 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~90, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~96 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~96, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[21] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[21], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~4 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[20] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[20], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~5 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|en_slb , FFT|asj_fft_sglstream_fft_130_inst|en_slb, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[19] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[19], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~6 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[9] , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|en_slb~0 , FFT|asj_fft_sglstream_fft_130_inst|en_slb~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[18] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[18], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~7 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux17~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux17~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux17~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux17~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux0~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux0~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux23~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux23~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux8~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux8~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux9~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux9~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux9~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux9~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux15~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux15~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux0~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux0~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux48~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux48~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux32~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux32~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux33~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux33~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux49~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux49~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux40~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux40~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux41~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux41~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux41~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux41~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux40~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux40~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux63~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux63~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~6 , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[17] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[17], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~8 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[13] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[12] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[11] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[14] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[14] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[10] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[10] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[9] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[9] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[8] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[5] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[4] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[6] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[3] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[3] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[2] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[2] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[1] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[0] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[16] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[16], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~9 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~0 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~1 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~2 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~3 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~3 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~4 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~4 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~5 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~5 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~6 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~8 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~9 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~10 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~12 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~12 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~13 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~13 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~14 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~15 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[15] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~10 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[14] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~12 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[29] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[29], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_b~0 , FFT|asj_fft_sglstream_fft_130_inst|wren_b~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[7] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[0][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_a~0 , FFT|asj_fft_sglstream_fft_130_inst|wren_a~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_b~1 , FFT|asj_fft_sglstream_fft_130_inst|wren_b~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_a~1 , FFT|asj_fft_sglstream_fft_130_inst|wren_a~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_b~2 , FFT|asj_fft_sglstream_fft_130_inst|wren_b~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_a~2 , FFT|asj_fft_sglstream_fft_130_inst|wren_a~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_b~3 , FFT|asj_fft_sglstream_fft_130_inst|wren_b~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[3][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|wren_a~3 , FFT|asj_fft_sglstream_fft_130_inst|wren_a~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[13] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~14 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[28] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[28], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~15 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|sw[0] , FFT|asj_fft_sglstream_fft_130_inst|writer|sw[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|sw[1] , FFT|asj_fft_sglstream_fft_130_inst|writer|sw[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|Mux3~0 , FFT|asj_fft_sglstream_fft_130_inst|writer|Mux3~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[6] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[7] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~7 , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_c[0] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_c[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux7~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux7~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_d[1] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_d[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_d[5] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_d[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|Mux1~0 , FFT|asj_fft_sglstream_fft_130_inst|writer|Mux1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|Mux1~1 , FFT|asj_fft_sglstream_fft_130_inst|writer|Mux1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|Mux1~2 , FFT|asj_fft_sglstream_fft_130_inst|writer|Mux1~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux4~2 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux4~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[12] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~19 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[27] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[27], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~20 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|Add1~0 , FFT|asj_fft_sglstream_fft_130_inst|writer|Add1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|Add1~1 , FFT|asj_fft_sglstream_fft_130_inst|writer|Add1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux7~1 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux7~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux7~2 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux7~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux13~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux13~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~2 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~3 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~4 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux5~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux5~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux11~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux11~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[1] , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[11] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~23 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~24 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~6 , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~26 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector5~7 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector5~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux6~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux6~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux38~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux38~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux62~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux62~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_valid_int~10 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_valid_int~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|fifo_wrreq~0_wirecell , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|fifo_wrreq~0_wirecell, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0] , auto_signaltap_0|acq_data_in_reg[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1] , auto_signaltap_0|acq_data_in_reg[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2] , auto_signaltap_0|acq_data_in_reg[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3] , auto_signaltap_0|acq_data_in_reg[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4] , auto_signaltap_0|acq_data_in_reg[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5] , auto_signaltap_0|acq_data_in_reg[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6] , auto_signaltap_0|acq_data_in_reg[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7] , auto_signaltap_0|acq_data_in_reg[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8] , auto_signaltap_0|acq_data_in_reg[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9] , auto_signaltap_0|acq_data_in_reg[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10] , auto_signaltap_0|acq_data_in_reg[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11] , auto_signaltap_0|acq_data_in_reg[11], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12] , auto_signaltap_0|acq_data_in_reg[12], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[13] , auto_signaltap_0|acq_data_in_reg[13], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[14] , auto_signaltap_0|acq_data_in_reg[14], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15] , auto_signaltap_0|acq_data_in_reg[15], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16] , auto_signaltap_0|acq_data_in_reg[16], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[17] , auto_signaltap_0|acq_data_in_reg[17], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18] , auto_signaltap_0|acq_data_in_reg[18], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[19] , auto_signaltap_0|acq_data_in_reg[19], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[20] , auto_signaltap_0|acq_data_in_reg[20], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21] , auto_signaltap_0|acq_data_in_reg[21], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[22] , auto_signaltap_0|acq_data_in_reg[22], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[23] , auto_signaltap_0|acq_data_in_reg[23], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24] , auto_signaltap_0|acq_data_in_reg[24], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25] , auto_signaltap_0|acq_data_in_reg[25], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26] , auto_signaltap_0|acq_data_in_reg[26], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27] , auto_signaltap_0|acq_data_in_reg[27], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28] , auto_signaltap_0|acq_data_in_reg[28], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29] , auto_signaltap_0|acq_data_in_reg[29], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[30] , auto_signaltap_0|acq_data_in_reg[30], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31] , auto_signaltap_0|acq_data_in_reg[31], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32] , auto_signaltap_0|acq_data_in_reg[32], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33] , auto_signaltap_0|acq_data_in_reg[33], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34] , auto_signaltap_0|acq_data_in_reg[34], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[35] , auto_signaltap_0|acq_data_in_reg[35], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[36] , auto_signaltap_0|acq_data_in_reg[36], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[37] , auto_signaltap_0|acq_data_in_reg[37], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[38] , auto_signaltap_0|acq_data_in_reg[38], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[39] , auto_signaltap_0|acq_data_in_reg[39], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[40] , auto_signaltap_0|acq_data_in_reg[40], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[41] , auto_signaltap_0|acq_data_in_reg[41], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[42] , auto_signaltap_0|acq_data_in_reg[42], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[43] , auto_signaltap_0|acq_data_in_reg[43], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[44] , auto_signaltap_0|acq_data_in_reg[44], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[45] , auto_signaltap_0|acq_data_in_reg[45], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[46] , auto_signaltap_0|acq_data_in_reg[46], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[47] , auto_signaltap_0|acq_data_in_reg[47], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[48] , auto_signaltap_0|acq_data_in_reg[48], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[49] , auto_signaltap_0|acq_data_in_reg[49], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[50] , auto_signaltap_0|acq_data_in_reg[50], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[51] , auto_signaltap_0|acq_data_in_reg[51], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[52] , auto_signaltap_0|acq_data_in_reg[52], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[53] , auto_signaltap_0|acq_data_in_reg[53], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[54] , auto_signaltap_0|acq_data_in_reg[54], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[55] , auto_signaltap_0|acq_data_in_reg[55], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[56] , auto_signaltap_0|acq_data_in_reg[56], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[57] , auto_signaltap_0|acq_data_in_reg[57], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[58] , auto_signaltap_0|acq_data_in_reg[58], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[59] , auto_signaltap_0|acq_data_in_reg[59], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0] , auto_signaltap_0|acq_trigger_in_reg[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[1] , auto_signaltap_0|acq_trigger_in_reg[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[2] , auto_signaltap_0|acq_trigger_in_reg[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3] , auto_signaltap_0|acq_trigger_in_reg[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[4] , auto_signaltap_0|acq_trigger_in_reg[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[5] , auto_signaltap_0|acq_trigger_in_reg[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[6] , auto_signaltap_0|acq_trigger_in_reg[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[7] , auto_signaltap_0|acq_trigger_in_reg[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[8] , auto_signaltap_0|acq_trigger_in_reg[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[9] , auto_signaltap_0|acq_trigger_in_reg[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[10] , auto_signaltap_0|acq_trigger_in_reg[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[11] , auto_signaltap_0|acq_trigger_in_reg[11], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[12] , auto_signaltap_0|acq_trigger_in_reg[12], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[14] , auto_signaltap_0|acq_trigger_in_reg[14], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[20] , auto_signaltap_0|acq_trigger_in_reg[20], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[23] , auto_signaltap_0|acq_trigger_in_reg[23], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[25] , auto_signaltap_0|acq_trigger_in_reg[25], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[26] , auto_signaltap_0|acq_trigger_in_reg[26], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[27] , auto_signaltap_0|acq_trigger_in_reg[27], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[28] , auto_signaltap_0|acq_trigger_in_reg[28], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[29] , auto_signaltap_0|acq_trigger_in_reg[29], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[33] , auto_signaltap_0|acq_trigger_in_reg[33], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[37] , auto_signaltap_0|acq_trigger_in_reg[37], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[41] , auto_signaltap_0|acq_trigger_in_reg[41], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[42] , auto_signaltap_0|acq_trigger_in_reg[42], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[43] , auto_signaltap_0|acq_trigger_in_reg[43], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[44] , auto_signaltap_0|acq_trigger_in_reg[44], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[46] , auto_signaltap_0|acq_trigger_in_reg[46], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[49] , auto_signaltap_0|acq_trigger_in_reg[49], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[50] , auto_signaltap_0|acq_trigger_in_reg[50], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[51] , auto_signaltap_0|acq_trigger_in_reg[51], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[52] , auto_signaltap_0|acq_trigger_in_reg[52], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[54] , auto_signaltap_0|acq_trigger_in_reg[54], FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[58] , auto_signaltap_0|acq_trigger_in_reg[58], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \ADC0_bg~input , ADC0_bg~input, FPGA_control, 1
instance = comp, \ADC1_Data[4]~input , ADC1_Data[4]~input, FPGA_control, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[49]~feeder , auto_signaltap_0|acq_data_in_reg[49]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[50]~feeder , auto_signaltap_0|acq_data_in_reg[50]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[51]~feeder , auto_signaltap_0|acq_data_in_reg[51]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[52]~feeder , auto_signaltap_0|acq_data_in_reg[52]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[54]~feeder , auto_signaltap_0|acq_data_in_reg[54]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_count_int[6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[11]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[11]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[8]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[8]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[13]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[13]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[10]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[10]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[8]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[8]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[14]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[14]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[14]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[14]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[9]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[9]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[14]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[14]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[11]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[11]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[14]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[14]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[38]~feeder , auto_signaltap_0|acq_data_in_reg[38]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[39]~feeder , auto_signaltap_0|acq_data_in_reg[39]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[40]~feeder , auto_signaltap_0|acq_data_in_reg[40]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[44]~feeder , auto_signaltap_0|acq_data_in_reg[44]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[30]~feeder , auto_signaltap_0|acq_data_in_reg[30]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31]~feeder , auto_signaltap_0|acq_data_in_reg[31]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32]~feeder , auto_signaltap_0|acq_data_in_reg[32]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33]~feeder , auto_signaltap_0|acq_data_in_reg[33]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[33]~feeder , auto_signaltap_0|acq_trigger_in_reg[33]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34]~feeder , auto_signaltap_0|acq_data_in_reg[34]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[35]~feeder , auto_signaltap_0|acq_data_in_reg[35]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[37]~feeder , auto_signaltap_0|acq_data_in_reg[37]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0]~feeder , auto_signaltap_0|acq_data_in_reg[0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0]~feeder , auto_signaltap_0|acq_trigger_in_reg[0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[1]~feeder , auto_signaltap_0|acq_trigger_in_reg[1]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2]~feeder , auto_signaltap_0|acq_data_in_reg[2]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3]~feeder , auto_signaltap_0|acq_trigger_in_reg[3]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3]~feeder , auto_signaltap_0|acq_data_in_reg[3]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[4]~feeder , auto_signaltap_0|acq_trigger_in_reg[4]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6]~feeder , auto_signaltap_0|acq_data_in_reg[6]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[6]~feeder , auto_signaltap_0|acq_trigger_in_reg[6]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16]~feeder , auto_signaltap_0|acq_data_in_reg[16]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[25]~feeder , auto_signaltap_0|acq_trigger_in_reg[25]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[26]~feeder , auto_signaltap_0|acq_trigger_in_reg[26]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26]~feeder , auto_signaltap_0|acq_data_in_reg[26]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27]~feeder , auto_signaltap_0|acq_data_in_reg[27]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[27]~feeder , auto_signaltap_0|acq_trigger_in_reg[27]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[28]~feeder , auto_signaltap_0|acq_trigger_in_reg[28]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28]~feeder , auto_signaltap_0|acq_data_in_reg[28]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29]~feeder , auto_signaltap_0|acq_data_in_reg[29]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[56]~feeder , auto_signaltap_0|acq_data_in_reg[56]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[57]~feeder , auto_signaltap_0|acq_data_in_reg[57]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[58]~feeder , auto_signaltap_0|acq_data_in_reg[58]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_error[1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_error[1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_error[0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_error[0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][3][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][3][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][3][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][3][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][3][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][3][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[14]~feeder , auto_signaltap_0|acq_trigger_in_reg[14]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[12]~feeder , auto_signaltap_0|acq_trigger_in_reg[12]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[9]~feeder , auto_signaltap_0|acq_trigger_in_reg[9]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[8]~feeder , auto_signaltap_0|acq_trigger_in_reg[8]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15]~feeder , auto_signaltap_0|acq_data_in_reg[15]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12]~feeder , auto_signaltap_0|acq_data_in_reg[12]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8]~feeder , auto_signaltap_0|acq_data_in_reg[8]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9]~feeder , auto_signaltap_0|acq_data_in_reg[9]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10]~feeder , auto_signaltap_0|acq_data_in_reg[10]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11]~feeder , auto_signaltap_0|acq_data_in_reg[11]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[11]~feeder , auto_signaltap_0|acq_trigger_in_reg[11]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[10]~feeder , auto_signaltap_0|acq_trigger_in_reg[10]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[59]~feeder , auto_signaltap_0|acq_data_in_reg[59]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18]~feeder , auto_signaltap_0|acq_data_in_reg[18]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[19]~feeder , auto_signaltap_0|acq_data_in_reg[19]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[20]~feeder , auto_signaltap_0|acq_data_in_reg[20]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[20]~feeder , auto_signaltap_0|acq_trigger_in_reg[20]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21]~feeder , auto_signaltap_0|acq_data_in_reg[21]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[23]~feeder , auto_signaltap_0|acq_trigger_in_reg[23]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|sdet.IDLE~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|sdet.IDLE~feeder, FPGA_control, 1
instance = comp, \FFT_BG~output , FFT_BG~output, FPGA_control, 1
instance = comp, \ADC0_Clk~output , ADC0_Clk~output, FPGA_control, 1
instance = comp, \ADC1_Clk~output , ADC1_Clk~output, FPGA_control, 1
instance = comp, \FFT_O_real[0]~output , FFT_O_real[0]~output, FPGA_control, 1
instance = comp, \FFT_O_real[1]~output , FFT_O_real[1]~output, FPGA_control, 1
instance = comp, \FFT_O_real[2]~output , FFT_O_real[2]~output, FPGA_control, 1
instance = comp, \FFT_O_real[3]~output , FFT_O_real[3]~output, FPGA_control, 1
instance = comp, \FFT_O_real[4]~output , FFT_O_real[4]~output, FPGA_control, 1
instance = comp, \FFT_O_real[5]~output , FFT_O_real[5]~output, FPGA_control, 1
instance = comp, \FFT_O_real[6]~output , FFT_O_real[6]~output, FPGA_control, 1
instance = comp, \FFT_O_real[7]~output , FFT_O_real[7]~output, FPGA_control, 1
instance = comp, \FFT_O_imag[0]~output , FFT_O_imag[0]~output, FPGA_control, 1
instance = comp, \FFT_O_imag[1]~output , FFT_O_imag[1]~output, FPGA_control, 1
instance = comp, \FFT_O_imag[2]~output , FFT_O_imag[2]~output, FPGA_control, 1
instance = comp, \FFT_O_imag[3]~output , FFT_O_imag[3]~output, FPGA_control, 1
instance = comp, \FFT_O_imag[4]~output , FFT_O_imag[4]~output, FPGA_control, 1
instance = comp, \FFT_O_imag[5]~output , FFT_O_imag[5]~output, FPGA_control, 1
instance = comp, \FFT_O_imag[6]~output , FFT_O_imag[6]~output, FPGA_control, 1
instance = comp, \FFT_O_imag[7]~output , FFT_O_imag[7]~output, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[0]~output , ADC_FIFO_Data[0]~output, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[1]~output , ADC_FIFO_Data[1]~output, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[2]~output , ADC_FIFO_Data[2]~output, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[3]~output , ADC_FIFO_Data[3]~output, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[4]~output , ADC_FIFO_Data[4]~output, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[5]~output , ADC_FIFO_Data[5]~output, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[6]~output , ADC_FIFO_Data[6]~output, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[7]~output , ADC_FIFO_Data[7]~output, FPGA_control, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, FPGA_control, 1
instance = comp, \Clk~input , Clk~input, FPGA_control, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, FPGA_control, 1
instance = comp, \Reset_n~input , Reset_n~input, FPGA_control, 1
instance = comp, \Reset_n~inputclkctrl , Reset_n~inputclkctrl, FPGA_control, 1
instance = comp, \FFT_EN~input , FFT_EN~input, FPGA_control, 1
instance = comp, \sink_sop~0 , sink_sop~0, FPGA_control, 1
instance = comp, \sink_valid~0 , sink_valid~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector1~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector1~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector1~3 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector1~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_state.stall , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_state.stall, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector4~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector4~0, FPGA_control, 1
instance = comp, \FFT_cnt[1]~12 , FFT_cnt[1]~12, FPGA_control, 1
instance = comp, \FFT_cnt[3]~16 , FFT_cnt[3]~16, FPGA_control, 1
instance = comp, \FFT_cnt[4]~18 , FFT_cnt[4]~18, FPGA_control, 1
instance = comp, \FFT_cnt[4] , FFT_cnt[4], FPGA_control, 1
instance = comp, \FFT_cnt[5]~20 , FFT_cnt[5]~20, FPGA_control, 1
instance = comp, \FFT_cnt[5] , FFT_cnt[5], FPGA_control, 1
instance = comp, \FFT_cnt[7]~24 , FFT_cnt[7]~24, FPGA_control, 1
instance = comp, \FFT_cnt[7] , FFT_cnt[7], FPGA_control, 1
instance = comp, \FFT_cnt[8]~26 , FFT_cnt[8]~26, FPGA_control, 1
instance = comp, \FFT_cnt[8] , FFT_cnt[8], FPGA_control, 1
instance = comp, \Equal2~1 , Equal2~1, FPGA_control, 1
instance = comp, \always1~1 , always1~1, FPGA_control, 1
instance = comp, \FFT_cnt[1] , FFT_cnt[1], FPGA_control, 1
instance = comp, \FFT_cnt[2]~14 , FFT_cnt[2]~14, FPGA_control, 1
instance = comp, \FFT_cnt[3] , FFT_cnt[3], FPGA_control, 1
instance = comp, \FFT_cnt[2] , FFT_cnt[2], FPGA_control, 1
instance = comp, \Equal2~0 , Equal2~0, FPGA_control, 1
instance = comp, \FFT_cnt[9]~28 , FFT_cnt[9]~28, FPGA_control, 1
instance = comp, \FFT_cnt[9] , FFT_cnt[9], FPGA_control, 1
instance = comp, \always2~1 , always2~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[1]~12 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[1]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector5~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector5~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[1]~14 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[1]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector6~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector6~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_comb_update_2~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_comb_update_2~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector3~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector3~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[1]~15 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[1]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_comb_update_2~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_comb_update_2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector4~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector4~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector5~5 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector5~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[1]~17 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[1]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[1] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[2]~18 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[2]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[2] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[3]~20 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[3]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[3] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|max_reached~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|max_reached~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[4]~22 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[4]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[4] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[6]~26 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[6]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[6] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[8]~30 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[8]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[8] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[9]~32 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[9]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[9] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|count[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|max_reached~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|max_reached~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|data_take~4 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|data_take~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|max_reached~3 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|max_reached~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|max_reached , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|max_reached, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_comb_update_2~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_comb_update_2~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector2~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector2~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_state.run1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_state.run1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_state.end1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_state.end1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|fifo_wrreq~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|fifo_wrreq~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|_~4 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|_~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_is_0_dff , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_is_0_dff, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_will_be_1~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_will_be_1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_will_be_1~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_will_be_1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_is_1_dff , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_is_1_dff, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|_~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|_~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|empty_dff , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|empty_dff, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_start~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_start~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_start , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_start, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_stall , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_stall, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|source_stall_reg~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|source_stall_reg~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|source_stall_reg , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|source_stall_reg, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|master_sink_ena~feeder , FFT|asj_fft_sglstream_fft_130_inst|master_sink_ena~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|stall_reg~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|stall_reg~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|stall_reg , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|stall_reg, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[0]~10 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[0]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[1]~12 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[1]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[8] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[0] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|LessThan0~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|LessThan0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|LessThan0~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|LessThan0~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[1] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[3] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[4] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[5] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[6] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[7] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[9] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|out_cnt[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Equal1~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Equal1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Equal1~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Equal1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Equal1~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Equal1~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_stall_s , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_stall_s, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector8~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector8~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_out_state.normal , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_out_state.normal, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|send_sop_eop_p~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|send_sop_eop_p~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|send_sop_s , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|send_sop_s, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sink_ready_ctrl_d , FFT|asj_fft_sglstream_fft_130_inst|sink_ready_ctrl_d, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|was_stalled~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|was_stalled~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|master_sink_ena , FFT|asj_fft_sglstream_fft_130_inst|master_sink_ena, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|sink_stall_reg~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|sink_stall_reg~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|sink_stall_reg , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|sink_stall_reg, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|sink_ready_ctrl~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|sink_ready_ctrl~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector10~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector10~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector10~3 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector10~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector7~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector7~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|_~7 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|_~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dffe_af~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dffe_af~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dffe_af~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dffe_af~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dffe_af , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dffe_af, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_ready_s~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_ready_s~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_ready_s , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_ready_s, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector6~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector6~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector4~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector4~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector6~3 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector6~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|packet_error_s[0] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|packet_error_s[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|source_packet_error[0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|source_packet_error[0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|source_packet_error[0] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|source_packet_error[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|source_valid_ctrl~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|source_valid_ctrl~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|was_stalled~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|was_stalled~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|was_stalled , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|was_stalled, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|stall_controller_comb~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|stall_controller_comb~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|stall_controller_comb~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|stall_controller_comb~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|valid_ctrl_int , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|valid_ctrl_int, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector5~3 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector5~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector5~4 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector5~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_comb_update_2~3 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|sink_comb_update_2~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector5~6 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|Selector5~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|packet_error_s[1] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|packet_error_s[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|source_packet_error[1] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_interface_controller_1|source_packet_error[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_valid_int~11 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_valid_int~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_valid_s , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_valid_s, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_valid_int~8 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_valid_int~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector1~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_state.st_err , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_state.st_err, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector0~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_state.start , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|source_state.start, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector0~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector1~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Selector1~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_sop_s , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_sop_s, FPGA_control, 1
instance = comp, \FFT_BG~0 , FFT_BG~0, FPGA_control, 1
instance = comp, \FFT_BG~reg0 , FFT_BG~reg0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.IDLE~feeder , FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.IDLE~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.IDLE~0 , FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.IDLE~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.IDLE , FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.IDLE, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Add2~0 , FFT|asj_fft_sglstream_fft_130_inst|Add2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Add2~2 , FFT|asj_fft_sglstream_fft_130_inst|Add2~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Selector14~0 , FFT|asj_fft_sglstream_fft_130_inst|Selector14~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count[1] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Add2~4 , FFT|asj_fft_sglstream_fft_130_inst|Add2~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Add2~6 , FFT|asj_fft_sglstream_fft_130_inst|Add2~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Selector13~0 , FFT|asj_fft_sglstream_fft_130_inst|Selector13~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count[3] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Add2~12 , FFT|asj_fft_sglstream_fft_130_inst|Add2~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Selector10~0 , FFT|asj_fft_sglstream_fft_130_inst|Selector10~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count[6] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Add2~14 , FFT|asj_fft_sglstream_fft_130_inst|Add2~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Selector8~0 , FFT|asj_fft_sglstream_fft_130_inst|Selector8~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count[8] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Selector9~0 , FFT|asj_fft_sglstream_fft_130_inst|Selector9~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count[7] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count~0 , FFT|asj_fft_sglstream_fft_130_inst|lpp_count~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count[2] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Selector15~0 , FFT|asj_fft_sglstream_fft_130_inst|Selector15~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count[0] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[0]~10 , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[0]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[1]~13 , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[1]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[2]~15 , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[2]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[4]~19 , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[4]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[6]~23 , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[6]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[7]~25 , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[7]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[0]~12 , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[0]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[8] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[7] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[4] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[6] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Equal4~1 , FFT|asj_fft_sglstream_fft_130_inst|Equal4~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[1] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[2] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[0] , FFT|asj_fft_sglstream_fft_130_inst|lpp_count_offset[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Equal4~0 , FFT|asj_fft_sglstream_fft_130_inst|Equal4~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Equal4~2 , FFT|asj_fft_sglstream_fft_130_inst|Equal4~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Selector23~0 , FFT|asj_fft_sglstream_fft_130_inst|Selector23~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.LPP_C_OUTPUT , FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.LPP_C_OUTPUT, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.IDLE~1 , FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.IDLE~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.LAST_LPP_C , FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.LAST_LPP_C, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|str_count_en~0 , FFT|asj_fft_sglstream_fft_130_inst|writer|str_count_en~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|str_count_en , FFT|asj_fft_sglstream_fft_130_inst|writer|str_count_en, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[1]~12 , FFT|asj_fft_sglstream_fft_130_inst|writer|count[1]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|writer|count[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|counter_i~0 , FFT|asj_fft_sglstream_fft_130_inst|writer|counter_i~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[2] , FFT|asj_fft_sglstream_fft_130_inst|writer|count[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|writer|count[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[3] , FFT|asj_fft_sglstream_fft_130_inst|writer|count[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|writer|count[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[4] , FFT|asj_fft_sglstream_fft_130_inst|writer|count[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|writer|count[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|writer|count[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[6] , FFT|asj_fft_sglstream_fft_130_inst|writer|count[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|Equal0~1 , FFT|asj_fft_sglstream_fft_130_inst|writer|Equal0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|writer|count[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[7] , FFT|asj_fft_sglstream_fft_130_inst|writer|count[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[8] , FFT|asj_fft_sglstream_fft_130_inst|writer|count[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[1] , FFT|asj_fft_sglstream_fft_130_inst|writer|count[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|Equal0~0 , FFT|asj_fft_sglstream_fft_130_inst|writer|Equal0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|Equal0~2 , FFT|asj_fft_sglstream_fft_130_inst|writer|Equal0~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_rdy_int~0 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_rdy_int~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_rdy_int , FFT|asj_fft_sglstream_fft_130_inst|writer|data_rdy_int, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[16] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[16], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[17] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[17], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[18] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[18], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done2|tdl_arr[19] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done2|tdl_arr[19], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|en_d~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|en_d~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|en_d , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|en_d, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|en_i~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|en_i~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|en_i , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|en_i, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr~5 , FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr[0] , FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr~4 , FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr[1] , FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr~3 , FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr[2] , FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr~2 , FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr[3] , FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr~1 , FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr[4] , FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr~0 , FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr[5] , FFT|asj_fft_sglstream_fft_130_inst|delay_lpp_en|tdl_arr[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|Selector21~0 , FFT|asj_fft_sglstream_fft_130_inst|Selector21~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT , FFT|asj_fft_sglstream_fft_130_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|val_out~1 , FFT|asj_fft_sglstream_fft_130_inst|val_out~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|oe , FFT|asj_fft_sglstream_fft_130_inst|oe, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr[4][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[4][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_sel~0 , FFT|asj_fft_sglstream_fft_130_inst|lpp_sel~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_sel , FFT|asj_fft_sglstream_fft_130_inst|lpp_sel, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[0]~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[0]~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|next_block~0 , FFT|asj_fft_sglstream_fft_130_inst|writer|next_block~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|next_block , FFT|asj_fft_sglstream_fft_130_inst|writer|next_block, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|cnt_k~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|cnt_k~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|p~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|p~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~4 , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[0] , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~3 , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[1] , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~2 , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[2] , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~1 , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[3] , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~0 , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[4] , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[6]~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[6]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[7]~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[7]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|Equal1~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|Equal1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_state.HOLD , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_state.HOLD, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|Selector1~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|Selector1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|Selector1~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|Selector1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|Selector1~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|Selector1~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_state.RUN_CNT , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_state.RUN_CNT, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_state~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_state~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_state.NEXT_PASS_UPD , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_state.NEXT_PASS_UPD, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|next_pass_i~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|next_pass_i~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|next_pass_i , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|next_pass_i, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|p[0]~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|p[0]~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|p[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|p[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|p~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|p~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|p[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|p[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|p~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|p~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|p[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|p[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|Equal0~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|Equal0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|Selector0~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|Selector0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|fsm~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|fsm~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_state.IDLE~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_state.IDLE~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_state.IDLE , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_state.IDLE, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[0]~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[0]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[1]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[1]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[2]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[2]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[3]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[3]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[4]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[4]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[5]~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[5]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_count[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_count[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~1 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_count[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_count[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_count[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_count[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_count[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_count[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~2 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~3 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Add0~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Add0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|sw[0]~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|sw[0]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~4 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|sw[0] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|sw[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[0][0] , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[1][0] , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[2][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[2][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[2][0] , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[3][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[3][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[3][0] , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[4][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[4][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[4][0] , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[4][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|anb~0 , FFT|asj_fft_sglstream_fft_130_inst|writer|anb~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|anb , FFT|asj_fft_sglstream_fft_130_inst|writer|anb, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~21 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[0] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~16 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[1] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~29 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~29, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[2] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~28 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[3] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~27 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[4] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~25 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[5] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~22 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[6] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~17 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[7] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~18 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[8] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~13 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[9] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~11 , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[10] , FFT|asj_fft_sglstream_fft_130_inst|ram_a_not_b_vec[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~10 , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[5] , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~9 , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[6] , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~8 , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[7] , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~7 , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[8] , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~6 , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[9] , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~5 , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[10] , FFT|asj_fft_sglstream_fft_130_inst|data_rdy_vec[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|blk_done_int~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|blk_done_int~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|blk_done_int , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|blk_done_int, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|blk_done_vec~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|blk_done_vec~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|blk_done_vec[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|blk_done_vec[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|blk_done_vec~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|blk_done_vec~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|blk_done_vec[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|blk_done_vec[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|blk_done_vec~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|blk_done_vec~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|blk_done_vec[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|blk_done_vec[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[9]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[9]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[10]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[10]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[11]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[11]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[12]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[12]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[13]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[13]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[14]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[14]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[15]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[15]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[16] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[16], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[17]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[17]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[17] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[17], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[18]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[18]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[18] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[18], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[19]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[19]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[19] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[19], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[20] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[20], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[21]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[21]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[21] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[21], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[22] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[22], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gap_reg~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gap_reg~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gap_reg , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gap_reg, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~5 , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[0] , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~4 , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[1] , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~3 , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[2] , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~2 , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[3] , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~1 , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[4] , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~0 , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[5] , FFT|asj_fft_sglstream_fft_130_inst|delay_ctrl_np|tdl_arr[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|next_pass_vec~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|next_pass_vec~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|next_pass_vec[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|next_pass_vec[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|next_pass_vec~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|next_pass_vec~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|next_pass_vec[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|next_pass_vec[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|next_pass_vec~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|next_pass_vec~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|next_pass_vec[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|next_pass_vec[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[8]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[8]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|tdl_arr[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|del_np_cnt[0]~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|del_np_cnt[0]~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|del_np_cnt[1]~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|del_np_cnt[1]~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|delay_next_pass_counter~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|delay_next_pass_counter~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|del_np_cnt[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|del_np_cnt[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|del_np_cnt[3]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|del_np_cnt[3]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|del_np_cnt[4]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|del_np_cnt[4]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|del_np_cnt[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|del_np_cnt[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|del_np_cnt[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|del_np_cnt[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|del_np_cnt[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|del_np_cnt[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|Equal0~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|Equal0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|Selector0~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|Selector0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|sdet.BLOCK_READY , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|sdet.BLOCK_READY, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|Selector1~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|Selector1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|Selector1~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|Selector1~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|sdet.ENABLE , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|sdet.ENABLE, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|sdet~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|sdet~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|sdet.DISABLE , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|sdet.DISABLE, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|en_gain_lut_8_pts~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|en_gain_lut_8_pts~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|en_gain_lut_8_pts~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|en_gain_lut_8_pts~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|en_gain_lut_8_pts , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|en_gain_lut_8_pts, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[0] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~0 , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[0] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~0 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[24] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[24], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[1] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~1 , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[1] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~1 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[25] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[25], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[2] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~2 , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[2] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~2 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[10] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|count[5] , FFT|asj_fft_sglstream_fft_130_inst|writer|count[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[3] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~3 , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[3] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~3 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[27] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[27], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[4] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~4 , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[4] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~4 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[12] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[5] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_addr[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~5 , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[5] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~5 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[29] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[29], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[9][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[9][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[13][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[13][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[15][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[15][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[20][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[20][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_d[6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_d[6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_d[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_d[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~6 , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[6] , FFT|asj_fft_sglstream_fft_130_inst|writer|wr_address_i_int[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~6 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[14] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_count[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_count[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[9][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[9][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[13][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[13][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[13][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[13][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[15][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[15][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[20][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[20][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[20][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[20][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_d[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_d[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~7 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[15] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~0 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[24] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[24], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_count[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_count[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_count[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_count[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Add0~1 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Add0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~5 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|sw[1] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|sw[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux7~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux7~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux6~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux6~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_b[1] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_b[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux6~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux6~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[0][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~1 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[25] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[25], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux9~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux9~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_d[2] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_d[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux5~1 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux5~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_c[2] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_c[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux5~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux5~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[0][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~2 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[10] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_gt256_mk:ctrl|k_count[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_gt256_mk:ctrl|k_count[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux12~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux12~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_d[3] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_d[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux4~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux4~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_b[3] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_b[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux4~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux4~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[0][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~3 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[27] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[27], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux3~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux3~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_c[4] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_c[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux8~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux8~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_d[4] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_d[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux3~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux3~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[0][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~4 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[12] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux2~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_b[5] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_b[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux2~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[0][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~5 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[29] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[29], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~6 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[14] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~7 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[15] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[23]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[23]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[23] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[23], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[24]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[24]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[24] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[24], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[25]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[25]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:delay_next_blk|tdl_arr[25] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:delay_next_blk|tdl_arr[25], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gap_reg~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|gap_reg~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gap_reg , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|gap_reg, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|Selector15~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|Selector15~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|sdft.ENABLE_BFP_O , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|sdft.ENABLE_BFP_O, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[0]~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[0]~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[0]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[0]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[1]~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[1]~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[2]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[2]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[3]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[3]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|state_cnt[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|state_cnt[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|Equal0~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|Equal0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|Equal1~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|Equal1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|sdft~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|sdft~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|sdft.DISABLE_DFT_O , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|sdft.DISABLE_DFT_O, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|sdft.IDLE~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|sdft.IDLE~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|sdft.IDLE , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|sdft.IDLE, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|Selector13~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|Selector13~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|sdft.BLOCK_DFT_I , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|sdft.BLOCK_DFT_I, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|Equal0~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|Equal0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|sdft~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|sdft~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|sdft.WAIT_FOR_OUTPUT , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|sdft.WAIT_FOR_OUTPUT, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|Selector14~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|Selector14~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|sdft.ENABLE_DFT_O , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|sdft.ENABLE_DFT_O, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|Selector5~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|Selector5~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|scale_dft_o_en , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|scale_dft_o_en, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux38~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux38~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[9][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[9][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[13][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[13][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[15][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[15][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[15][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[15][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[20][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[20][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[9][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[9][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[9][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[9][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[13][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[13][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[15][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[15][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[20][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[20][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[9][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[9][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[13][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[13][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[15][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[15][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[20][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[20][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Add2~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Add2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[0][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[1][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[2][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[3][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[3][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[3][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[4][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[4][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[4][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[4][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[5][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[5][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[5][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[5][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[6][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[6][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[7][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[7][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[7][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[7][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[8][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[8][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[8][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[8][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[9][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[9][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[9][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[9][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[10][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[10][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[10][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[10][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[11][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[11][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[11][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[11][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[12][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[12][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[12][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[12][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[13][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[13][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[13][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[13][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[14][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[14][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[14][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[14][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_cd_en[0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_cd_en[0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_cd_en[0] , FFT|asj_fft_sglstream_fft_130_inst|p_cd_en[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[16][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[16][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[16][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[16][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[17][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[17][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[17][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[17][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[18][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[18][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[18][0] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[18][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:p_delay|tdl_arr[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:p_delay|tdl_arr[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:p_delay|tdl_arr[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:p_delay|tdl_arr[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[0][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[1][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[2][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[2][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[2][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[3][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[3][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[3][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[4][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[4][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[5][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[5][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[6][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[6][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[6][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[6][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[7][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[7][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[7][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[7][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[8][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[8][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[8][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[8][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[9][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[9][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[10][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[10][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[10][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[10][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[11][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[11][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[11][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[11][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[12][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[12][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[13][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[13][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[13][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[13][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[14][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[14][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_cd_en[2] , FFT|asj_fft_sglstream_fft_130_inst|p_cd_en[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[16][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[16][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[16][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[16][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[17][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[17][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[17][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[17][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[18][2] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[18][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:p_delay|tdl_arr[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:p_delay|tdl_arr[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:p_delay|tdl_arr[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:p_delay|tdl_arr[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|swd[0]~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|swd[0]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|swd[0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|swd[0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Mux1~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Mux1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[0][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[1][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[2][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[2][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[2][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[3][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[4][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[4][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[4][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[4][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[5][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[5][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[5][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[5][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[6][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[6][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[6][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[6][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[7][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[7][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[7][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[7][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[8][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[8][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[8][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[8][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[9][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[9][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[10][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[10][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[11][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[11][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[12][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[12][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[12][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[12][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[13][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[13][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[14][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[14][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[14][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[14][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_cd_en[1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_cd_en[1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_cd_en[1] , FFT|asj_fft_sglstream_fft_130_inst|p_cd_en[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[16][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[16][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[17][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[17][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[18][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[18][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|p_tdl[18][1] , FFT|asj_fft_sglstream_fft_130_inst|p_tdl[18][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:p_delay|tdl_arr[0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:p_delay|tdl_arr[0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:p_delay|tdl_arr[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:p_delay|tdl_arr[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:p_delay|tdl_arr[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:p_delay|tdl_arr[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|swd[0]~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|swd[0]~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Mux1~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Mux1~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|swd[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|swd[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|swa_tdl[0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|swa_tdl[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|Selector4~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|Selector4~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|block_dft_i_en , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|block_dft_i_en, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][7]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][7]~17, FPGA_control, 1
instance = comp, \~GND , ~GND, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|low_addressa[0] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|low_addressa[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|rd_ptr_lsb~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|rd_ptr_lsb~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|rd_ptr_lsb , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|rd_ptr_lsb, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|ram_read_address[0]~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|ram_read_address[0]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|low_addressa[1] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|low_addressa[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|ram_read_address[1]~1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|ram_read_address[1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|low_addressa[2] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|low_addressa[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|_~5 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|_~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|_~6 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|_~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|ram_read_address[2]~2 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|\normal_fifo:fifo_eab_on:in_fifo|auto_generated|dpfifo|ram_read_address[2]~2, FPGA_control, 1
instance = comp, \ADC0_Data[0]~input , ADC0_Data[0]~input, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[8]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[8]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|data_take , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|data_take, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[8] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[8], FPGA_control, 1
instance = comp, \ADC0_Data[1]~input , ADC0_Data[1]~input, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[9] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[9], FPGA_control, 1
instance = comp, \ADC0_Data[2]~input , ADC0_Data[2]~input, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[10] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[10], FPGA_control, 1
instance = comp, \ADC0_Data[3]~input , ADC0_Data[3]~input, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[11]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[11]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[11] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[11], FPGA_control, 1
instance = comp, \ADC0_Data[4]~input , ADC0_Data[4]~input, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[12] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[12], FPGA_control, 1
instance = comp, \ADC0_Data[5]~input , ADC0_Data[5]~input, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[13] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[13], FPGA_control, 1
instance = comp, \ADC0_Data[6]~input , ADC0_Data[6]~input, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[14] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[14], FPGA_control, 1
instance = comp, \ADC0_Data[7]~input , ADC0_Data[7]~input, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[15] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~7 , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[0] , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~7 , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[0] , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~7 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[0] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~60 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~60, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[48] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[48], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~0 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[24] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[24], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~1 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[25] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[25], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~2 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[10] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~3 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[27] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[27], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~4 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[12] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~5 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[29] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[29], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~6 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[14] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~7 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[15] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~0 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[24] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[24], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~1 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[25] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[25], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~2 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[10] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~3 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[27] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[27], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~4 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[12] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~5 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[29] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[29], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~6 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[14] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~7 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[15] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~6 , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[1] , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~6 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[1] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~56 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~56, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[49] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[49], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~5 , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[2] , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~5 , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[2] , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~5 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[2] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~52 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~52, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[50] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[50], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~4 , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[3] , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~4 , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[3] , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~4 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[3] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~48 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~48, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[51] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[51], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~1 , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[4] , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~1 , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[4] , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~1 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[4] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~36 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[52] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[52], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~0 , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[5] , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~0 , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[5] , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~0 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[5] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux10~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux10~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux10~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux10~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux7~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux7~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_c[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_c[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux10~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux10~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_d[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_d[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux15~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux15~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~8 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[0] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[9][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[9][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[13][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[13][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[15][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[15][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[15][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[15][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[20][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[20][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[9][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[9][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[9][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[9][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[13][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[13][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[13][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[13][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[15][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[15][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[20][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[20][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux6~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux6~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_b[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_b[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Mux0~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Mux0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Mux0~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Mux0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Add0~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Add0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|Mux0~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|Mux0~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|swd[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|swd[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:get_wr_swtiches|swa_tdl[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux13~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux13~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_d[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_d[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux6~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux6~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~9 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[17] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[17], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~10 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[18] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[18], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[4][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[4][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[5][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[5][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[6][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[6][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[7][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[7][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[8][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[8][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[9][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[9][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[10][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[10][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[11][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[11][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[12][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[12][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[13][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[13][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[14][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[14][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[15][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[15][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[15][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[15][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[16][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[16][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[17][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[17][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[18][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[18][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[19][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[19][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:k_delay|tdl_arr[20][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:k_delay|tdl_arr[20][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux12~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux12~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_d[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_d[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux4~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux4~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_b[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_b[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux4~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux4~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~11 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[19] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[19], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux3~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux3~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_c[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_c[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux8~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux8~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_d[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_d[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux11~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux11~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~12 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[20] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[20], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux11~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux11~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_d[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_d[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux2~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_b[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_b[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux2~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux2~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~13 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[21] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[21], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux10~0 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux10~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_d[0] , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|rd_addr_d[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux15~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux15~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[1][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~8 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[0] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux6~1 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux6~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[1][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~9 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[17] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[17], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux13~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux13~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[1][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~10 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[18] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[18], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux4~1 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux4~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[1][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~11 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[19] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[19], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux11~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux11~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[1][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~12 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[20] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[20], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux2~1 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux2~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[1][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~13 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[21] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[21], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux46~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux46~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][1]~54 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][1]~54, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux54~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux54~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][1]~52 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][1]~52, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~57 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~57, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[33] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[33], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][2]~6 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][2]~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~93 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~93, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~85 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~85, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~69 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~69, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~53 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~53, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~37 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~37, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][3][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][3][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~94 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~94, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~86 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~86, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~70 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~70, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~54 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~54, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[0][3]~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[0][3]~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux39~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux39~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|slb_1pt[2]~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|slb_1pt[2]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|slb_1pt[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|slb_1pt[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][3]~14 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][3]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~48 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~48, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[51] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[51], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~36 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[52] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[52], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~32 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[53] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[53], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux63~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux63~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][0]~63 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][0]~63, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~62 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~62, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[16] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[16], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux22~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux22~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~14 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[9] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux20~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux20~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~15 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[11] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux18~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux18~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~16 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[13] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux22~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux22~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[2][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~14 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[9] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux20~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux20~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[2][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~15 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[11] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux18~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux18~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[2][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~16 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[13] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][1]~55 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][1]~55, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~58 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~58, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[17] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[17], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][2]~7 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][2]~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~54 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~54, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[18] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[18], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|slb_1pt[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|slb_1pt[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][3]~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][3]~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~62 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~62, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[16] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[16], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~14 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[9] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~15 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[11] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~16 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[13] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~14 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[9] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~15 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[11] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~16 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[13] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~58 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~58, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[17] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[17], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~54 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~54, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[18] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[18], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~50 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~50, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[19] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[19], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~38 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[20] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[20], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~34 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[21] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[21], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~2 , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[6] , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~2 , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[6] , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~2 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[6] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][0]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][0]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux56~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux56~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][3][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][3][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux63~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux63~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux56~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux56~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][7]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][7]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~61 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~61, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[32] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[32], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~8 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[0] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~9 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[17] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[17], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~10 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[18] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[18], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~11 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[19] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[19], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~12 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[20] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[20], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~13 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[21] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[21], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~8 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[0] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~9 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[17] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[17], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~10 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[18] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[18], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~11 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[19] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[19], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~12 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[20] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[20], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~13 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[21] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[21], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~57 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~57, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[33] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[33], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~53 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~53, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[34] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[34], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~49 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~49, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[35] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[35], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux39~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux39~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[0][4]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[0][4]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][4]~22 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][4]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][4]~20 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][4]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~37 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~37, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[36] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[36], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][5]~30 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][5]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[3][5]~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[3][5]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~40 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[54] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[54], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~3 , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[7] , FFT|asj_fft_sglstream_fft_130_inst|data_imag_in_reg[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~3 , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[7] , FFT|asj_fft_sglstream_fft_130_inst|core_imag_in[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~3 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[7] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_i[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~44 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[55] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[55], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux31~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux31~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|slb_nm1[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|slb_nm1[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~42 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[22] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[22], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~46 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[23] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[23], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~6 , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[0] , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in~6 , FFT|asj_fft_sglstream_fft_130_inst|core_real_in~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in[0] , FFT|asj_fft_sglstream_fft_130_inst|core_real_in[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~6 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[0] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~26 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[24] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[24], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~5 , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[1] , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in~5 , FFT|asj_fft_sglstream_fft_130_inst|core_real_in~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in[1] , FFT|asj_fft_sglstream_fft_130_inst|core_real_in[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~5 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[1] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~22 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[25] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[25], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|slb_nm1[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|slb_nm1[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~24 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[56] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[56], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~26 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[24] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[24], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~22 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[25] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[25], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~4 , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[2] , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in~4 , FFT|asj_fft_sglstream_fft_130_inst|core_real_in~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in[2] , FFT|asj_fft_sglstream_fft_130_inst|core_real_in[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~4 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[2] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~18 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[26] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[26], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~2 , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[3] , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in~2 , FFT|asj_fft_sglstream_fft_130_inst|core_real_in~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in[3] , FFT|asj_fft_sglstream_fft_130_inst|core_real_in[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~2 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[3] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~10 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[27] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[27], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux24~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux24~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~20 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[57] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[57], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~16 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[58] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[58], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~8 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[59] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[59], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~1 , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[4] , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in~1 , FFT|asj_fft_sglstream_fft_130_inst|core_real_in~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in[4] , FFT|asj_fft_sglstream_fft_130_inst|core_real_in[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~1 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[4] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~4 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[60] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[60], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~0 , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[5] , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in~0 , FFT|asj_fft_sglstream_fft_130_inst|core_real_in~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in[5] , FFT|asj_fft_sglstream_fft_130_inst|core_real_in[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~0 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[5] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~0 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[61] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[61], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~2 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[29] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[29], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~3 , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[6] , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in~3 , FFT|asj_fft_sglstream_fft_130_inst|core_real_in~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in[6] , FFT|asj_fft_sglstream_fft_130_inst|core_real_in[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~3 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[6] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~14 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[30] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[30], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~7 , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[7] , FFT|asj_fft_sglstream_fft_130_inst|data_real_in_reg[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in~7 , FFT|asj_fft_sglstream_fft_130_inst|core_real_in~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|core_real_in[7] , FFT|asj_fft_sglstream_fft_130_inst|core_real_in[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~7 , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[7] , FFT|asj_fft_sglstream_fft_130_inst|writer|data_in_r[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~8 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[59] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[59], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~4 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[60] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[60], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~0 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[61] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[61], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~12 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[62] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[62], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~82 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~82, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~66 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~66, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~50 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~50, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][6]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][6]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux0~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][7]~41 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][7]~41, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~28 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[63] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[63], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|dat_B|gen_rams:0:dat_A|gen_M4K:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|dat_B|\gen_rams:0:dat_A|\gen_M4K:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~15 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[0] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~37 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~37, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[36] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[36], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~33 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~33, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[37] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[37], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][6]~38 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][6]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][6]~36 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][6]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~41 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~41, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[38] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[38], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][4]~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][4]~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|slb_nm1[2]~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|slb_nm1[2]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux7~0 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux7~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[0] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][0] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][0] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][0] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][0] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][0] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][0] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][0] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux6~0 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux6~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[1] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][1] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][1] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][1] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][1] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][1] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][1] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][1] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux5~0 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux5~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux5~1 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux5~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[2] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][2] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][2] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][2] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][2] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][2] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][2] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][2] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux4~0 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux4~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[3] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][3] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][3] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][3] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][3] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][3] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][3] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][3] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~5 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux3~2 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux3~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux3~3 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux3~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[4] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][4] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][4] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][4] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][4] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][4] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][4] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][4] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~7 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~6 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~1 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux2~4 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux2~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux2~5 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux2~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[5] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][5] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][5] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][5] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][5] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][5] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][5] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][5] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[7]~0 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[7]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux1~0 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~6 , FFT|asj_fft_sglstream_fft_130_inst|rd_adgen|Mux1~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux1~1 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[6] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][6] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][6] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][6] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][6] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][6] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][6] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][6] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux0~0 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux0~1 , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|Mux0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[7] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_temp[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][7] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][7] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][7] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][7] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][7] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[4][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][7] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[5][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][7] , FFT|asj_fft_sglstream_fft_130_inst|twid_factors|twad_tdl[6][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~0 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][0] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~1 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][1] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~2 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][2] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~3 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][3] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~4 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][4] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~5 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][5] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~6 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][6] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~7 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][7] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_mult8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_mult8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux22~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux22~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~28 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[63] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[63], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~6 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[8] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][0]~56 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][0]~56, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~10 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[27] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[27], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~6 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[28] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[28], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~2 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[29] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[29], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~14 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[30] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[30], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~30 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[31] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[31], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~6 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[8] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][0]~58 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][0]~58, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[0][1] , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[1][1] , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[2][1] , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[3][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[3][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[3][1] , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[4][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[4][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[4][1] , FFT|asj_fft_sglstream_fft_130_inst|sw_r_tdl[4][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux7~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux7~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux7~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux7~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux47~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux47~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux14~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux14~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[0][3]~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[0][3]~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux6~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux6~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][1]~50 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][1]~50, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][1]~57 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][1]~57, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[0][2]~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[0][2]~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux0~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux0~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~24 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][0] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~25 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][1] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~26 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][2] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~27 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][3] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~28 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][4] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~29 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~29, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][5] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~30 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][6] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~31 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~31, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][7] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_mult8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_mult8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~12 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[3] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][3]~33 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][3]~33, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][3]~28 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][3]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~63 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~63, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[0] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux6~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux6~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~17 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[1] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux4~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux4~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~18 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[3] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux2~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~19 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[5] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_b_bus[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux6~2 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux6~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[3][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~17 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[1] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~18 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[3] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux2~2 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|Mux2~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[3][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_rd|ram_in_reg[3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~19 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[5] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_b_bus[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~59 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~59, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[1] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~55 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~55, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[2] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~51 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~51, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[3] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~39 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~39, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[4] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~35 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~35, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[5] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~43 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~43, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[6] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][7]~44 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][7]~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~47 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~47, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[7] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~27 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[8] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~23 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[9] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux32~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux32~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~9 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[4] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][4]~25 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][4]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux32~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux32~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][5]~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][5]~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][0]~50 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][0]~50, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[2][3]~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[2][3]~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~14 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[1] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][1]~51 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][1]~51, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[2][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[2][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux48~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux48~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux55~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux55~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][3]~38 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][3]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][2]~2 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][2]~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~17 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[42] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[42], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~9 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[43] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[43], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~62 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~62, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~46 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux7~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux7~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[0][4]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[0][4]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][4]~18 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][4]~16 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][4]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~5 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[44] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[44], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux46~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux46~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~0 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[13] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][5]~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][5]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~0 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[13] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][5]~5 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][5]~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][6]~3 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][6]~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux1~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux1~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux16~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux16~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[2][5]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[2][5]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][2]~9 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[2][2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[2][2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux16~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux16~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~8 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][0] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~9 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][1] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~10 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][2] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~11 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][3] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~12 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][4] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~13 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][5] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~14 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][6] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~15 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][7] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[0][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_mult8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_mult8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[7]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[7]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[9]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[9]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[9]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[9]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux15~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux15~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[1][5]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[1][5]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][3][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][3][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][5]~26 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][5]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twrom|gen_M4K:cos_3n|gen_auto:altsyncram_component|auto_generated|ram_block1a0 , FFT|asj_fft_sglstream_fft_130_inst|twrom|\gen_M4K:cos_3n|\gen_auto:altsyncram_component|auto_generated|ram_block1a0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~40 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][0] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~41 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~41, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][1] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~42 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][2] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~43 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~43, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][3] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~44 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][4] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~45 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~45, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][5] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~46 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][6] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~47 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~47, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][7] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_mult8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_mult8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[1][4]~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[1][4]~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][0]~54 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][0]~54, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[3][3]~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[3][3]~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][2]~19 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][2]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux24~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux24~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux24~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux24~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux31~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux31~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux48~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux48~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux48~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux48~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~32 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][0] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~33 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~33, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][1] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~34 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][2] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~35 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~35, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][3] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~36 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][4] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~37 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~37, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][5] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~38 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][6] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~39 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~39, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][7] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[2][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_mult8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_mult8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[0]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[0]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[1]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[1]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[3]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[3]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[5]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[5]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[7]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[7]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[8]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[8]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[10]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[10]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[10]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[10]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux31~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux31~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[11]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[11]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[11]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[11]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux31~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux31~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[3][5]~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[3][5]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~63 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~63, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[0] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~17 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[1] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~18 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[3] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~19 , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[5] , FFT|asj_fft_sglstream_fft_130_inst|ccc|wraddress_a_bus[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~17 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[1] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~18 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[3] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~19 , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[5] , FFT|asj_fft_sglstream_fft_130_inst|ccc|rdaddress_a_bus[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~59 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~59, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[1] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~55 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~55, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[2] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~51 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~51, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[3] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~39 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~39, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[4] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~35 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~35, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[5] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~43 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~43, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[6] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~47 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~47, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[7] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~27 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[8] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~23 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[9] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~19 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[10] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~11 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[11] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~7 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[12] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~3 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[13] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux31~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux31~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[13]~42 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[13]~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux25~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux25~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][3][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][3][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux25~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux25~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][6]~32 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][6]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][6]~34 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][6]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~15 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[14] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~31 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~31, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[15] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~11 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[11] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~7 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[12] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~3 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[13] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~15 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[14] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~31 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~31, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[15] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~11 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[7] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][7]~42 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][7]~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~41 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~41, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[38] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[38], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~45 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~45, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[39] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[39], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~25 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[40] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[40], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~21 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[41] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[41], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~17 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[42] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[42], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~9 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[43] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[43], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~5 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[44] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[44], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~1 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[45] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[45], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~13 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[46] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[46], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][7]~42 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][7]~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[9]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[9]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[10]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[10]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[11]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[11]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[13]~42 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[13]~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][3][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][3][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux23~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux23~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux16~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux16~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[14]~44 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[14]~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[14]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[14]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux16~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux16~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][7]~40 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][7]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~29 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~29, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[47] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[47], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~13 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[46] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[46], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~29 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~29, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[47] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[47], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~11 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[7] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~11 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[7] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][7]~37 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][7]~37, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][4]~41 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][4]~41, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux56~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux56~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux56~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux56~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux56~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux56~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][9]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][9]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~16 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][0] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~17 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][1] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~18 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][2] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~19 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][3] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~20 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][4] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~21 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][5] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~22 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][6] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~23 , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][7] , FFT|asj_fft_sglstream_fft_130_inst|twiddle_data[1][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_mult8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_mult8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[11]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[11]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux23~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux23~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[2][5]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[2][5]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][5]~24 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][5]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~1 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[45] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[45], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~9 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[4] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][4]~35 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][4]~35, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux40~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux40~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[1][4]~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[1][4]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[0]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[0]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[1]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[1]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[3]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[3]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[5]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[5]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[7]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[7]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~25 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux23~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux23~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][2]~0 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][2]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~19 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[10] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~9 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[4] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][4]~30 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][4]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux48~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux48~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[2][4]~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[2][4]~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[9]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[9]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][3][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][3][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[2][3]~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[2][3]~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux22~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux22~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][1]~48 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][1]~48, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~21 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[41] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[41], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~10 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[6] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~10 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[6] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][6]~36 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][6]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux40~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux40~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux40~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux40~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux0~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux0~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][9]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][9]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[0]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[0]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[1]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[1]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[3]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[3]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[5]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[5]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~25 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux15~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux15~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][0]~58 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][0]~58, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux23~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux23~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][0]~56 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][0]~56, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~25 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[40] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[40], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~0 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[13] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][5]~10 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][5]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][5]~15 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][5]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux8~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux8~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[1][5]~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[1][5]~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][1]~53 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][1]~53, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][9]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][9]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_mult8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_mult8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_mult8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_mult8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[0]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[0]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[1]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[1]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[3]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[3]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[5]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[5]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[7]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[7]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[9]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[9]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[11]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[11]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux40~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux40~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux47~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux47~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux40~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux40~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][7]~46 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][7]~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~45 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~45, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[39] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[39], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~15 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[0] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][0]~48 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][0]~48, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux39~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux39~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[10]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[10]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[14]~44 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[14]~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[15]~46 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[15]~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[14]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[14]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux15~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux15~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux8~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux8~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux8~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux8~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][7]~43 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][7]~43, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~30 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[31] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[31], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~7 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[15] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~7 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[15] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][7]~22 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][7]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~7 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[15] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out3[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~7 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[15] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][7]~23 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][7]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux8~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux8~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux8~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux8~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux30~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux30~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][5]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][5]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][9]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][9]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~80 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~80, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~64 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~64, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~48 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~48, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][3][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][3][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux1~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux1~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][6]~33 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][6]~33, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux23~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux23~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux17~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux17~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux17~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux17~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][6]~35 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][6]~35, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~12 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[62] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[62], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~5 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[9] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][1]~55 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][1]~55, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[3][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[3][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[3][4]~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[3][4]~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~95 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~95, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~87 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~87, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~71 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~71, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~55 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~55, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~39 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~39, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[0][2]~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[0][2]~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux7~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux7~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~16 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[58] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[58], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~3 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[14] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][6]~18 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][6]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][6]~13 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][6]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux25~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux25~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux25~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux25~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[10]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[10]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][0][3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][0][3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[2][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[2][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[2][4]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[2][4]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][4]~19 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][4]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][4]~17 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][4]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~6 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[28] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[28], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~8 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[5] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][5]~29 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][5]~29, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux49~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux49~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[8]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[8]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~25 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][3][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][3][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[3][3]~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[3][3]~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux30~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux30~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][1]~49 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][1]~49, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][1]~51 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][1]~51, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~20 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[57] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[57], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~2 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[11] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][3]~2 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][3]~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~1 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[12] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~1 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[12] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][4]~6 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][4]~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux0~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[0][4]~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[0][4]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_i_tmp[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][0][3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][0][3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[1][2]~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[1][2]~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux15~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux15~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][2]~3 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][2]~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~18 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[26] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[26], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~4 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[10] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][2]~14 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[1][2]~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[1][2]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux8~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux8~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~97 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~97, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~89 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~89, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~73 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~73, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~57 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~57, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~41 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~41, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~25 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][0][3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][0][3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux7~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux7~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][0]~57 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][0]~57, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][0]~59 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][0]~59, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~24 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[56] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[56], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~4 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[10] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][2]~4 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][2]~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux0~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[0][5]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[0][5]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[0][3]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[0][3]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_mult8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_mult8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_mult8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_mult8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[0]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[0]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[1]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[1]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[3]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[3]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[5]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[5]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[7]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[7]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[9]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[9]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[10]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[10]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[11]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[11]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[13]~42 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[13]~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[15]~46 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[15]~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux48~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux48~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[10]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[10]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[1][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux48~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux48~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][7]~47 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][7]~47, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~46 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[23] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[23], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~3 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[14] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][6]~8 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][6]~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][7]~21 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][7]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][7]~20 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[0][7]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux16~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux16~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux16~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux16~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux16~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux16~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_mult8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult2|mac_mult8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_mult8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|ded_mult1|mac_mult8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[0]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[0]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[1]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[1]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[3]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[3]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[5]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[5]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[7]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[7]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[8]~32 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[8]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[9]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[9]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[9]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[9]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~25 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][3][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][3][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][5]~28 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][5]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~33 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~33, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[37] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[37], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~8 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[5] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~8 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[5] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][5]~24 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][5]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux33~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux33~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][1]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][1]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][6]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][6]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][4]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][4]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~76 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~76, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~60 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~60, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~44 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux32~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux32~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux32~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux32~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][7]~45 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][7]~45, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~44 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[55] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[55], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~13 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[2] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][2]~44 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][2]~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][2]~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][2]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux32~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux32~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[13]~42 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[13]~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[13]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[13]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][3][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][3][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux47~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux47~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux41~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux41~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux41~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux41~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][6]~39 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][6]~39, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~42 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[22] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[22], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~2 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[11] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][3]~7 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][3]~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux16~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux16~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[2][4]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[2][4]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[1][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][3][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][3][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux55~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux55~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][5]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][5]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][5]~31 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][5]~31, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~34 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[21] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[21], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~15 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[0] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][0]~60 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][0]~60, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][0]~62 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][0]~62, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[1][3]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[1][3]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][2]~46 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][2]~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][2]~47 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][2]~47, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux40~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux40~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[11]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[11]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux55~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux55~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][4]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][4]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][4]~23 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][4]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[3][4]~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[3][4]~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][4]~21 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][4]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~38 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[20] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[20], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~5 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[9] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][1]~59 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][1]~59, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[2][3]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[2][3]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux47~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux47~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][3]~15 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][3]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][3]~13 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][3]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[6][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~50 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~50, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[19] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[19], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~13 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[2] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out2[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][2]~45 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][2]~45, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux48~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux48~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[2][5]~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[2][5]~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[10]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[10]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[13]~42 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[13]~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[13] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux57~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux57~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux57~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux57~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][6]~37 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][6]~37, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~40 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[54] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[54], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~10 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[6] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][6]~39 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][6]~39, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux56~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux56~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux57~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux57~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][5]~40 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][5]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][5]~34 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][5]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux57~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux57~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[10]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[10]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux63~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux63~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][3]~12 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][3]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~49 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~49, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[35] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[35], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~2 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[11] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][3]~12 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][3]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][3]~17 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][3]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux8~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux8~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[9]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[9]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][3][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][3][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux55~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux55~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][2]~4 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][2]~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~53 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~53, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[34] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[34], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~14 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[1] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][1]~49 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][1]~49, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][3]~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][3]~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[2][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[2][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[15]~46 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[15]~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_i_tmp[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][0][3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][0][3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux24~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux24~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux24~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux24~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux33~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux33~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~65 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~65, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~49 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~49, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~33 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~33, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][3][5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][3][5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux33~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux33~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|enable_op~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|enable_op~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|enable_op , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|enable_op, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|Selector0~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|Selector0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gain_out_4pts[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|gain_out_4pts[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|Selector2~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|Selector2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|slb_i[3]~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|slb_i[3]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|slb_i[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|slb_i[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|Mux2~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|Mux2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|slb_last~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|slb_last~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:delay_blk_done|tdl_arr[11] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:delay_blk_done|tdl_arr[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[10] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|slb_last[0]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|slb_last[0]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|slb_last[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|slb_last[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~79 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~79, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~63 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~63, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~47 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~47, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~31 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~31, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux39~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux39~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[0][5]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[0][5]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][5]~29 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][5]~29, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~32 , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[53] , FFT|asj_fft_sglstream_fft_130_inst|ccc|a_ram_data_in_bus[53], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~11 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[7] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][7]~27 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][7]~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][7]~32 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][7]~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][6]~26 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][6]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][6]~31 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[6][6]~31, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[4][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux32~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux32~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux32~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux32~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][9]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][9]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[0][1][9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[0][1][9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:0:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:0:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~91 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~91, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[0][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[0][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~92 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~92, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[1][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[1][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~84 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~84, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[2][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[2][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~68 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~68, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[3][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[3][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~52 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~52, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[4][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[4][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[5][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[5][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|reg_no_twiddle[6][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|reg_no_twiddle[6][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[0][1][3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[0][1][3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[0][2]~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[0][2]~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux39~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux39~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][2]~5 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][2]~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][2] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~52 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~52, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[50] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[50], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~12 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[3] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][3]~43 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][3]~43, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux56~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux56~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[3][5]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[3][5]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[3][1][3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[3][1][3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[3][3]~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[3][3]~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux62~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux62~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][1]~53 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][1]~53, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~56 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~56, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[49] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[49], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~14 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[1] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][1]~63 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][1]~63, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][1]~61 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[5][1]~61, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[3][2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[3][2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[7][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux56~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux56~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[3][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[1][0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[1][0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:1:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:1:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[15]~46 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[15]~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|result_r_tmp[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~25 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm1|gen_ma:gen_ma_full:real_delay|tdl_arr[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[1][1][3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[1][1][3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux47~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux47~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][0]~62 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][0]~62, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[5][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~61 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~61, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[32] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[32], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~6 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[8] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out1[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][0]~52 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][0]~52, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[1][3]~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[1][3]~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux14~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux14~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[3][0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[3][0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[3][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[3][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:3:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:3:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[15]~46 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[15]~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|result_r_tmp[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm3|gen_ma:gen_ma_full:real_delay|tdl_arr[1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_blk~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_blk~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_blk[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_blk[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|Selector4~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|Selector4~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|slb_i[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|slb_i[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_blk~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_blk~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_blk[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_blk[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|Selector3~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|Selector3~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gain_out_4pts[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|gain_out_4pts[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|Selector5~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|Selector5~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|slb_i[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|slb_i[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|slb_last~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|slb_last~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|slb_last[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|slb_last[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux54~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux54~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|i_array_out[2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|i_array_out[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[0][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[0][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[15]~46 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[15]~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ma|ALTMULT_ADD_component|auto_generated|dffe5a[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_i_tmp[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|gain_lut_8pts[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|gain_lut_8pts[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect_1pt|gain_lut_8pts[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect_1pt|gain_lut_8pts[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|Selector1~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|Selector1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gain_out_4pts[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|gain_out_4pts[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|Selector3~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|Selector3~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|slb_i[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|slb_i[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_detect|Mux1~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_detect|Mux1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|slb_last~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|slb_last~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpc|slb_last[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpc|slb_last[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux31~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux31~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux39~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux39~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux63~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux63~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][0]~61 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][0]~61, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~60 , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus~60, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[48] , FFT|asj_fft_sglstream_fft_130_inst|ccc|b_ram_data_in_bus[48], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~1 , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[12] , FFT|asj_fft_sglstream_fft_130_inst|ccc|ram_data_out0[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][4]~16 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][4]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][4]~11 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[1][4]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_bfp_data|ram_in_reg[3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux24~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux24~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux24~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux24~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|Mux24~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|Mux24~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale|r_array_out[3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale|r_array_out[3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][8]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][8]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st1[1][0][8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st1[1][0][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][9]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][9]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|butterfly_st2[2][0][9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|butterfly_st2[2][0][9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_full_rnd:gen_rounding_blk:2:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_full_rnd:gen_rounding_blk:2:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:ms|ALTMULT_ADD_component|auto_generated|dffe7a[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|result_r_tmp[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~25 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_da0:gen_std:cm2|gen_ma:gen_ma_full:real_delay|tdl_arr[1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][1][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|do_tdl[2][1][3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|do_tdl[2][1][3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux55~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux55~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|i_array_out[2][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|i_array_out[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][0]~60 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][0]~60, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux9~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux9~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|Mux9~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|Mux9~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:wr_adgen|rd_addr_d[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:wr_adgen|rd_addr_d[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux13~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux13~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[1]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[1]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|counter~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|counter~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[2]~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[2]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~0 , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[0] , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[3]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[3]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~1 , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[17] , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[17], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[4]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[4]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~2 , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[10] , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[5]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[5]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~3 , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[11] , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[6]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[6]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~4 , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[12] , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[7]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[7]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|count[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~5 , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[13] , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|Add3~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|Add3~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|sw[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|sw[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][6]~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][6]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~6 , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[22] , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[22], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|Add3~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|Add3~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|Add3~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|Add3~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|Add3~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|Add3~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|sw[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|sw[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][7]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][7]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~7 , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[7] , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[7][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[3][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][3]~8 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][3]~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[1][3]~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[1][3]~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|Mux7~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|Mux7~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_dft_2:bfpdft|gen_cont:bfp_scale_1pt|r_array_out[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_dft_2:bfpdft|\gen_cont:bfp_scale_1pt|r_array_out[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][3]~10 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][3]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][7] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~12 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][9] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][1]~52 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][1]~52, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux7~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux7~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux6~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux6~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux5~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux5~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux4~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux4~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux3~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux3~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|Mux2~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|Mux2~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~8 , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[14] , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|Mux16~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|Mux16~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~9 , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[31] , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[31], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[4][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][3]~9 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][3]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][3]~11 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][3]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][4] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][5]~25 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][5]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][5]~27 , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][5]~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~13 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][9] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][1]~53 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][1]~53, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr[0][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr[1][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr[2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr[3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:gen_lpp_addr|gen_M4K:delay_swd|tdl_arr[4][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[4][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_b[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[0]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[0]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[8]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[8]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[5]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[6]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[6]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|sign_sel[0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|sign_sel[0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|sign_sel[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|sign_sel[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|sign_vec[3]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|sign_vec[3]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|sign_vec[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|sign_vec[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add1~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add1~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~10 , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[23] , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[23], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~22 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][8] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~21 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][8] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][0]~61 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][0]~61, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~20 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][8] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~11 , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[15] , FFT|asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][0] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][1] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][3] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][5] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][6] , FFT|asj_fft_sglstream_fft_130_inst|ram_cxb_wr_data|ram_in_reg[2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~23 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][8] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][0]~60 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][0]~60, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[0]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[0]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[1]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[1]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][0]~56 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][0]~56, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][0]~58 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][0]~58, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~16 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][0] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~17 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][0] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][0]~57 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][0]~57, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~18 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][0] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~19 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][0] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][0]~59 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][0]~59, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add3~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add3~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[0]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[0]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[0]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[0]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|offset_counter[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|offset_counter[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|sign_sel[1]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|sign_sel[1]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|sign_sel[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|sign_sel[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|sign_vec[1]~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|sign_vec[1]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|sign_vec[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|sign_vec[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|sgn_2r , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|sgn_2r, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add9~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add9~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[0]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[0]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[0]~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[0]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[1]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[1]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~29 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~29, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][15] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][7]~35 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][7]~35, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~31 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~31, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][15] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][7]~34 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][7]~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~38 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][14] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~37 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~37, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][14] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][6]~29 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][6]~29, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~39 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~39, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][14] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~36 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][14] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][6]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][6]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~44 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][13] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~47 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~47, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][13] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][5]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][5]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~46 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][13] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][5]~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][5]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_b[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add1~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add1~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~53 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~53, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][12] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][4]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][4]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~52 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~52, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][12] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~55 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~55, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][12] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][4]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][4]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~62 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~62, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][11] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~61 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~61, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][11] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][3]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][3]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~60 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~60, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][11] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~63 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~63, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][11] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][3]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][3]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_a[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~7 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][10] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~4 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][10] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][2]~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][2]~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~6 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][10] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~5 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][10] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][2]~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][2]~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_b[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add1~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[2]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[2]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[6]~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[6]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[8]~27 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[8]~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~26 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][7] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][7]~33 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][7]~33, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~24 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][7] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][7]~31 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][7]~31, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][6]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][6]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][6]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][6]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~33 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~33, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][6] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~32 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~32, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][6] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][6]~25 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][6]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~35 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~35, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][6] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~34 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~34, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][6] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][6]~27 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][6]~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add3~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add3~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][5]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][5]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][5]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][5]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~41 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~41, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][5] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~40 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][5] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][5]~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][5]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~43 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~43, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][5] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~42 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][5] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][5]~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][5]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add3~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add3~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~48 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~48, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][4] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][4]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][4]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~51 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~51, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][4] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][4]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][4]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][4]~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][4]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][4]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][4]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add3~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add3~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][3]~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][3]~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][3]~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][3]~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~59 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~59, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][3] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~58 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~58, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][3] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][3]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][3]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~56 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~56, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][3] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~57 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~57, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][3] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][3]~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][3]~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~3 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][2] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~2 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][2] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][2]~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][2]~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~0 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][2] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[3][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~1 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][2] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][2]~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][2]~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_c[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][1]~48 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][1]~48, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~14 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][9] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][1]~50 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][1]~50, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~9 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][1] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[0][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][1]~49 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][1]~49, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~10 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][1] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][1]~51 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][1]~51, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_r_d[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add3~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add3~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[3]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[3]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[4]~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[4]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[5]~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[5]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[7]~25 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[7]~25, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[8]~27 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[8]~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add9~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add9~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add9~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add9~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add9~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add9~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add9~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add9~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_rb[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_rb[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add9~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add9~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ra[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ra[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[3]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[3]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[4]~20 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[4]~20, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[6]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[6]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[8]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[8]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[9]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[9]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~0 , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[0] , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[14]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[14]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[14] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[14]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[14]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Mux1~0 , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|Mux1~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[14] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[14], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~1 , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[1] , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[15]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[15]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[15] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[15]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[15]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[15] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[15], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~2 , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[2] , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[16] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[16], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[16]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[16]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[16] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[16], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~3 , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[3] , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[17] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[17], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[17]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[17]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[17] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[17], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~4 , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[4] , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[18]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[18]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[18] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[18], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[18]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[18]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[18] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[18], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~5 , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[5] , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[19]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[19]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[19] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[19], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[19]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[19]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[19] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[19], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_r[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_r[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~6 , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[6] , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[20] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[20], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[20]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[20]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[20] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[20], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u0|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u0|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_real_o[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_real_o[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~7 , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[7] , FFT|asj_fft_sglstream_fft_130_inst|fft_real_out[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[21]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[21]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[21] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[21], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[21] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[21], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][2]~36 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][2]~36, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][2]~37 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][2]~37, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_b[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add2~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add2~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~11 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][1] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][1]~54 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][1]~54, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][1]~55 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][1]~55, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_b[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add2~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add2~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][0]~63 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][0]~63, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][0]~62 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][0]~62, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[0]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[0]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[0]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[0]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[1]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[1]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[2]~15 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[2]~15, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Mux0~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Mux0~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|sign_vec[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|sign_vec[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|sgn_2i , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|sgn_2i, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[0]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[0]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[0]~12 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[0]~12, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[1]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[1]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[2]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[2]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add4~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add4~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add4~4 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add4~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add4~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add4~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_c[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add4~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add4~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add4~1 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add4~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_d[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add4~2 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add4~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[0]~10 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[0]~10, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[3]~17 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[3]~17, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[5]~21 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[5]~21, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[6]~23 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[6]~23, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[8]~27 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[8]~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add11~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add11~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~27 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~27, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][7] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[2][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][7]~46 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][7]~46, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][7]~47 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][7]~47, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_b[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add2~3 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add2~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][6]~45 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][6]~45, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][6]~44 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][6]~44, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][5]~42 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][5]~42, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][5]~43 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][5]~43, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_b[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add2~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add2~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~50 , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out~50, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][4] , FFT|asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][4]~41 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][4]~41, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][4]~40 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][4]~40, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[4]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[4]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_a[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][3]~38 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][3]~38, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][3]~39 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][3]~39, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|add_in_i_b[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add2~7 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add2~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[4]~19 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[4]~19, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add11~5 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add11~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add11~6 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add11~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ia[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ia[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|result_ib[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|result_ib[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|Add11~8 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|Add11~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[3]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[3]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[5]~22 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[5]~22, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[6]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[6]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[7]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[7]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[9]~30 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[9]~30, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~9, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~11, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~13, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2]~14, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[0]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[0]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[0]~0 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[0]~0, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[0] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~1 , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~1, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[0] , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[0], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[6] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[6] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3]~16, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[1] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~2 , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~2, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[1] , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[1], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[7] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[7] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4]~18, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[2]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[2]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[2] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~3 , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~3, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[2] , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[2], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[8]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[8]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[8] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[8]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[8]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[8] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~4 , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~4, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[3] , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[3], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[9] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[9]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[9]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[9] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~5 , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~5, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[4] , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[4], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[10]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[10]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[10] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[10] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[10], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|output_i[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|output_i[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7]~24, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[5]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[5]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[5] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~6 , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~6, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[5] , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[5], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[11]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[11]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[11] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[11]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[11]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[11] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[11], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8]~26, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[8], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[6]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[6]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[6] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~7 , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~7, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[6] , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[6], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[12] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[12]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[12]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[12] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[12], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28 , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9]~28, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|gen_full_rnd:u1|gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|\gen_full_rnd:u1|\gbrnd:nev:gp:lpm_add_sub_component|auto_generated|pipeline_dffe[9], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[7]~feeder , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[7]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|gen_radix_4_last_pass:lpp|data_imag_o[7] , FFT|asj_fft_sglstream_fft_130_inst|\gen_radix_4_last_pass:lpp|data_imag_o[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~8 , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out~8, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[7] , FFT|asj_fft_sglstream_fft_130_inst|fft_imag_out[7], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[13]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[13]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[13] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|data_int[13], FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[13]~feeder , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[13]~feeder, FPGA_control, 1
instance = comp, \FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[13] , FFT|asj_fft_sglstream_fft_130_inst|auk_dsp_atlantic_source_1|at_source_data[13], FPGA_control, 1
instance = comp, \ADC1_Data[3]~input , ADC1_Data[3]~input, FPGA_control, 1
instance = comp, \ADC1_Data[2]~input , ADC1_Data[2]~input, FPGA_control, 1
instance = comp, \ADC1_Data[5]~input , ADC1_Data[5]~input, FPGA_control, 1
instance = comp, \ADC1_Data[0]~input , ADC1_Data[0]~input, FPGA_control, 1
instance = comp, \ADC1_drive|Selector2~1 , ADC1_drive|Selector2~1, FPGA_control, 1
instance = comp, \ADC1_drive|Selector2~2 , ADC1_drive|Selector2~2, FPGA_control, 1
instance = comp, \ADC1_Data[6]~input , ADC1_Data[6]~input, FPGA_control, 1
instance = comp, \ADC1_drive|Selector2~3 , ADC1_drive|Selector2~3, FPGA_control, 1
instance = comp, \ADC1_Data[7]~input , ADC1_Data[7]~input, FPGA_control, 1
instance = comp, \ADC1_drive|Add0~22 , ADC1_drive|Add0~22, FPGA_control, 1
instance = comp, \ADC1_drive|LessThan3~0 , ADC1_drive|LessThan3~0, FPGA_control, 1
instance = comp, \ADC1_drive|Add0~0 , ADC1_drive|Add0~0, FPGA_control, 1
instance = comp, \ADC1_drive|count~17 , ADC1_drive|count~17, FPGA_control, 1
instance = comp, \ADC1_bg~input , ADC1_bg~input, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, FPGA_control, 1
instance = comp, \ADC1_drive|Add0~2 , ADC1_drive|Add0~2, FPGA_control, 1
instance = comp, \ADC1_drive|count~16 , ADC1_drive|count~16, FPGA_control, 1
instance = comp, \ADC1_drive|count[1] , ADC1_drive|count[1], FPGA_control, 1
instance = comp, \ADC1_drive|Add0~4 , ADC1_drive|Add0~4, FPGA_control, 1
instance = comp, \ADC1_drive|Add0~8 , ADC1_drive|Add0~8, FPGA_control, 1
instance = comp, \ADC1_drive|Add0~10 , ADC1_drive|Add0~10, FPGA_control, 1
instance = comp, \ADC1_drive|Add0~12 , ADC1_drive|Add0~12, FPGA_control, 1
instance = comp, \ADC1_drive|count~11 , ADC1_drive|count~11, FPGA_control, 1
instance = comp, \ADC1_drive|count[6] , ADC1_drive|count[6], FPGA_control, 1
instance = comp, \ADC1_drive|Add0~14 , ADC1_drive|Add0~14, FPGA_control, 1
instance = comp, \ADC1_drive|Add0~16 , ADC1_drive|Add0~16, FPGA_control, 1
instance = comp, \ADC1_drive|Add0~18 , ADC1_drive|Add0~18, FPGA_control, 1
instance = comp, \ADC1_drive|count~8 , ADC1_drive|count~8, FPGA_control, 1
instance = comp, \ADC1_drive|count[9] , ADC1_drive|count[9], FPGA_control, 1
instance = comp, \ADC1_drive|count~9 , ADC1_drive|count~9, FPGA_control, 1
instance = comp, \ADC1_drive|count[8] , ADC1_drive|count[8], FPGA_control, 1
instance = comp, \ADC1_drive|LessThan4~0 , ADC1_drive|LessThan4~0, FPGA_control, 1
instance = comp, \ADC1_drive|count~10 , ADC1_drive|count~10, FPGA_control, 1
instance = comp, \ADC1_drive|count[7] , ADC1_drive|count[7], FPGA_control, 1
instance = comp, \ADC1_drive|LessThan4~1 , ADC1_drive|LessThan4~1, FPGA_control, 1
instance = comp, \ADC1_drive|count~12 , ADC1_drive|count~12, FPGA_control, 1
instance = comp, \ADC1_drive|count[5] , ADC1_drive|count[5], FPGA_control, 1
instance = comp, \ADC1_drive|count~13 , ADC1_drive|count~13, FPGA_control, 1
instance = comp, \ADC1_drive|count[4] , ADC1_drive|count[4], FPGA_control, 1
instance = comp, \ADC1_drive|LessThan4~4 , ADC1_drive|LessThan4~4, FPGA_control, 1
instance = comp, \ADC1_drive|LessThan4~5 , ADC1_drive|LessThan4~5, FPGA_control, 1
instance = comp, \ADC1_drive|state~15 , ADC1_drive|state~15, FPGA_control, 1
instance = comp, \ADC1_drive|state.100 , ADC1_drive|state.100, FPGA_control, 1
instance = comp, \ADC1_drive|Selector0~0 , ADC1_drive|Selector0~0, FPGA_control, 1
instance = comp, \ADC1_drive|LessThan4~2 , ADC1_drive|LessThan4~2, FPGA_control, 1
instance = comp, \ADC1_drive|LessThan3~1 , ADC1_drive|LessThan3~1, FPGA_control, 1
instance = comp, \ADC1_drive|state.001 , ADC1_drive|state.001, FPGA_control, 1
instance = comp, \ADC1_drive|Selector0~1 , ADC1_drive|Selector0~1, FPGA_control, 1
instance = comp, \ADC1_drive|sclr , ADC1_drive|sclr, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, FPGA_control, 1
instance = comp, \ADC1_drive|count[11]~3 , ADC1_drive|count[11]~3, FPGA_control, 1
instance = comp, \ADC1_drive|count[0] , ADC1_drive|count[0], FPGA_control, 1
instance = comp, \ADC1_drive|count~15 , ADC1_drive|count~15, FPGA_control, 1
instance = comp, \ADC1_drive|count[2] , ADC1_drive|count[2], FPGA_control, 1
instance = comp, \ADC1_drive|LessThan4~3 , ADC1_drive|LessThan4~3, FPGA_control, 1
instance = comp, \ADC1_drive|always0~0 , ADC1_drive|always0~0, FPGA_control, 1
instance = comp, \ADC1_drive|count[11]~1 , ADC1_drive|count[11]~1, FPGA_control, 1
instance = comp, \ADC1_drive|count[11]~5 , ADC1_drive|count[11]~5, FPGA_control, 1
instance = comp, \ADC1_drive|count[11] , ADC1_drive|count[11], FPGA_control, 1
instance = comp, \ADC1_drive|state~16 , ADC1_drive|state~16, FPGA_control, 1
instance = comp, \ADC1_drive|state~12 , ADC1_drive|state~12, FPGA_control, 1
instance = comp, \ADC1_drive|state~17 , ADC1_drive|state~17, FPGA_control, 1
instance = comp, \ADC1_drive|state.000 , ADC1_drive|state.000, FPGA_control, 1
instance = comp, \ADC1_drive|state~14 , ADC1_drive|state~14, FPGA_control, 1
instance = comp, \ADC1_drive|state.010 , ADC1_drive|state.010, FPGA_control, 1
instance = comp, \ADC1_drive|Selector2~0 , ADC1_drive|Selector2~0, FPGA_control, 1
instance = comp, \ADC1_drive|Selector2~4 , ADC1_drive|Selector2~4, FPGA_control, 1
instance = comp, \ADC1_drive|Tri , ADC1_drive|Tri, FPGA_control, 1
instance = comp, \ADC1_drive|always0~1 , ADC1_drive|always0~1, FPGA_control, 1
instance = comp, \ADC1_drive|Add0~20 , ADC1_drive|Add0~20, FPGA_control, 1
instance = comp, \ADC1_drive|count~18 , ADC1_drive|count~18, FPGA_control, 1
instance = comp, \ADC1_drive|count[10] , ADC1_drive|count[10], FPGA_control, 1
instance = comp, \ADC1_drive|Add0~24 , ADC1_drive|Add0~24, FPGA_control, 1
instance = comp, \ADC1_drive|count[12]~4 , ADC1_drive|count[12]~4, FPGA_control, 1
instance = comp, \ADC1_drive|count[12] , ADC1_drive|count[12], FPGA_control, 1
instance = comp, \ADC1_drive|Add0~26 , ADC1_drive|Add0~26, FPGA_control, 1
instance = comp, \ADC1_drive|count[13]~7 , ADC1_drive|count[13]~7, FPGA_control, 1
instance = comp, \ADC1_drive|count[13] , ADC1_drive|count[13], FPGA_control, 1
instance = comp, \ADC1_drive|state~11 , ADC1_drive|state~11, FPGA_control, 1
instance = comp, \ADC1_drive|LessThan0~0 , ADC1_drive|LessThan0~0, FPGA_control, 1
instance = comp, \ADC1_drive|count[13]~0 , ADC1_drive|count[13]~0, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_end~1 , ADC1_drive|ADC1_end~1, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_end , ADC1_drive|ADC1_end, FPGA_control, 1
instance = comp, \ADC1_drive|state~13 , ADC1_drive|state~13, FPGA_control, 1
instance = comp, \ADC1_drive|state.011 , ADC1_drive|state.011, FPGA_control, 1
instance = comp, \ADC1_drive|Selector1~0 , ADC1_drive|Selector1~0, FPGA_control, 1
instance = comp, \ADC1_drive|wrreq , ADC1_drive|wrreq, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~0 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~0, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~1 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~1, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~2 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~2, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~3 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~3, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~4 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~4, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~5 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~5, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~6 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~6, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~7 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~7, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~8 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~8, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~9 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~9, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~10 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~10, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10], FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~11 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~11, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~12 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~12, FPGA_control, 1
instance = comp, \ADC1_Data[1]~input , ADC1_Data[1]~input, FPGA_control, 1
instance = comp, \ADC_FIFO_O_EN[0]~input , ADC_FIFO_O_EN[0]~input, FPGA_control, 1
instance = comp, \ADC_FIFO_O_EN[1]~input , ADC_FIFO_O_EN[1]~input, FPGA_control, 1
instance = comp, \always0~0 , always0~0, FPGA_control, 1
instance = comp, \ADC_FIFO_Data~0 , ADC_FIFO_Data~0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, FPGA_control, 1
instance = comp, \ADC0_drive|Selector2~1 , ADC0_drive|Selector2~1, FPGA_control, 1
instance = comp, \ADC0_drive|Selector2~2 , ADC0_drive|Selector2~2, FPGA_control, 1
instance = comp, \ADC0_drive|Selector2~3 , ADC0_drive|Selector2~3, FPGA_control, 1
instance = comp, \ADC0_drive|Add0~0 , ADC0_drive|Add0~0, FPGA_control, 1
instance = comp, \ADC0_drive|count~17 , ADC0_drive|count~17, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, FPGA_control, 1
instance = comp, \ADC0_drive|LessThan0~1 , ADC0_drive|LessThan0~1, FPGA_control, 1
instance = comp, \ADC0_drive|count[0]~2 , ADC0_drive|count[0]~2, FPGA_control, 1
instance = comp, \ADC0_drive|count[0]~3 , ADC0_drive|count[0]~3, FPGA_control, 1
instance = comp, \ADC0_drive|count[0] , ADC0_drive|count[0], FPGA_control, 1
instance = comp, \ADC0_drive|Add0~2 , ADC0_drive|Add0~2, FPGA_control, 1
instance = comp, \ADC0_drive|count~16 , ADC0_drive|count~16, FPGA_control, 1
instance = comp, \ADC0_drive|count[1] , ADC0_drive|count[1], FPGA_control, 1
instance = comp, \ADC0_drive|Add0~8 , ADC0_drive|Add0~8, FPGA_control, 1
instance = comp, \ADC0_drive|count~13 , ADC0_drive|count~13, FPGA_control, 1
instance = comp, \ADC0_drive|count[4] , ADC0_drive|count[4], FPGA_control, 1
instance = comp, \ADC0_drive|Add0~12 , ADC0_drive|Add0~12, FPGA_control, 1
instance = comp, \ADC0_drive|count~11 , ADC0_drive|count~11, FPGA_control, 1
instance = comp, \ADC0_drive|count[6] , ADC0_drive|count[6], FPGA_control, 1
instance = comp, \ADC0_drive|Add0~14 , ADC0_drive|Add0~14, FPGA_control, 1
instance = comp, \ADC0_drive|count~10 , ADC0_drive|count~10, FPGA_control, 1
instance = comp, \ADC0_drive|count[7] , ADC0_drive|count[7], FPGA_control, 1
instance = comp, \ADC0_drive|Add0~18 , ADC0_drive|Add0~18, FPGA_control, 1
instance = comp, \ADC0_drive|Add0~20 , ADC0_drive|Add0~20, FPGA_control, 1
instance = comp, \ADC0_drive|Add0~22 , ADC0_drive|Add0~22, FPGA_control, 1
instance = comp, \ADC0_drive|count[11]~5 , ADC0_drive|count[11]~5, FPGA_control, 1
instance = comp, \ADC0_drive|count[11] , ADC0_drive|count[11], FPGA_control, 1
instance = comp, \ADC0_drive|count[12]~4 , ADC0_drive|count[12]~4, FPGA_control, 1
instance = comp, \ADC0_drive|count[12] , ADC0_drive|count[12], FPGA_control, 1
instance = comp, \ADC0_drive|count[13]~6 , ADC0_drive|count[13]~6, FPGA_control, 1
instance = comp, \ADC0_drive|count[13]~7 , ADC0_drive|count[13]~7, FPGA_control, 1
instance = comp, \ADC0_drive|count[13] , ADC0_drive|count[13], FPGA_control, 1
instance = comp, \ADC0_drive|state~11 , ADC0_drive|state~11, FPGA_control, 1
instance = comp, \ADC0_drive|count[13]~0 , ADC0_drive|count[13]~0, FPGA_control, 1
instance = comp, \ADC0_drive|count~8 , ADC0_drive|count~8, FPGA_control, 1
instance = comp, \ADC0_drive|count[9] , ADC0_drive|count[9], FPGA_control, 1
instance = comp, \ADC0_drive|LessThan4~0 , ADC0_drive|LessThan4~0, FPGA_control, 1
instance = comp, \ADC0_drive|LessThan4~1 , ADC0_drive|LessThan4~1, FPGA_control, 1
instance = comp, \ADC0_drive|LessThan3~0 , ADC0_drive|LessThan3~0, FPGA_control, 1
instance = comp, \ADC0_drive|state~12 , ADC0_drive|state~12, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_end~1 , ADC0_drive|ADC0_end~1, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_end , ADC0_drive|ADC0_end, FPGA_control, 1
instance = comp, \ADC0_drive|state~17 , ADC0_drive|state~17, FPGA_control, 1
instance = comp, \ADC0_drive|state~18 , ADC0_drive|state~18, FPGA_control, 1
instance = comp, \ADC0_drive|state.000 , ADC0_drive|state.000, FPGA_control, 1
instance = comp, \ADC0_drive|Selector2~0 , ADC0_drive|Selector2~0, FPGA_control, 1
instance = comp, \ADC0_drive|Selector2~4 , ADC0_drive|Selector2~4, FPGA_control, 1
instance = comp, \ADC0_drive|Tri , ADC0_drive|Tri, FPGA_control, 1
instance = comp, \ADC0_drive|always0~1 , ADC0_drive|always0~1, FPGA_control, 1
instance = comp, \ADC0_drive|count~18 , ADC0_drive|count~18, FPGA_control, 1
instance = comp, \ADC0_drive|count[10] , ADC0_drive|count[10], FPGA_control, 1
instance = comp, \ADC0_drive|LessThan3~1 , ADC0_drive|LessThan3~1, FPGA_control, 1
instance = comp, \ADC0_drive|state.001 , ADC0_drive|state.001, FPGA_control, 1
instance = comp, \ADC0_drive|state~13 , ADC0_drive|state~13, FPGA_control, 1
instance = comp, \ADC0_drive|state.011 , ADC0_drive|state.011, FPGA_control, 1
instance = comp, \ADC0_drive|Selector0~0 , ADC0_drive|Selector0~0, FPGA_control, 1
instance = comp, \ADC0_drive|Selector0~1 , ADC0_drive|Selector0~1, FPGA_control, 1
instance = comp, \ADC0_drive|sclr , ADC0_drive|sclr, FPGA_control, 1
instance = comp, \ADC0_drive|Selector1~0 , ADC0_drive|Selector1~0, FPGA_control, 1
instance = comp, \ADC0_drive|wrreq , ADC0_drive|wrreq, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|valid_wreq , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, FPGA_control, 1
instance = comp, \always0~1 , always0~1, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[2]~1 , ADC_FIFO_Data[2]~1, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[0]~reg0 , ADC_FIFO_Data[0]~reg0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~0 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~1 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~1, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~2 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~2, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~3 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~3, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~4 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~4, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~5 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~5, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~6 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~6, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~7 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~7, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~8 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~8, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~9 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~9, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~10 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~10, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~11 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~11, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11], FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~12 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|_~12, FPGA_control, 1
instance = comp, \ADC_FIFO_Data~2 , ADC_FIFO_Data~2, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[1]~reg0 , ADC_FIFO_Data[1]~reg0, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2, FPGA_control, 1
instance = comp, \ADC_FIFO_Data~3 , ADC_FIFO_Data~3, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[2]~reg0 , ADC_FIFO_Data[2]~reg0, FPGA_control, 1
instance = comp, \ADC_FIFO_Data~4 , ADC_FIFO_Data~4, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[3]~reg0 , ADC_FIFO_Data[3]~reg0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4, FPGA_control, 1
instance = comp, \ADC_FIFO_Data~5 , ADC_FIFO_Data~5, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[4]~reg0 , ADC_FIFO_Data[4]~reg0, FPGA_control, 1
instance = comp, \ADC_FIFO_Data~6 , ADC_FIFO_Data~6, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[5]~reg0 , ADC_FIFO_Data[5]~reg0, FPGA_control, 1
instance = comp, \ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 , ADC0_drive|ADC0_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6, FPGA_control, 1
instance = comp, \ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 , ADC1_drive|ADC1_FIFO_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6, FPGA_control, 1
instance = comp, \ADC_FIFO_Data~7 , ADC_FIFO_Data~7, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[6]~reg0 , ADC_FIFO_Data[6]~reg0, FPGA_control, 1
instance = comp, \ADC_FIFO_Data~8 , ADC_FIFO_Data~8, FPGA_control, 1
instance = comp, \ADC_FIFO_Data[7]~reg0 , ADC_FIFO_Data[7]~reg0, FPGA_control, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, FPGA_control, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, FPGA_control, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~14, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~15, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~9, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[175]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[175]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[175] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[175], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[32]~feeder , auto_signaltap_0|acq_trigger_in_reg[32]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[32] , auto_signaltap_0|acq_trigger_in_reg[32], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[30] , auto_signaltap_0|acq_trigger_in_reg[30], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[31]~feeder , auto_signaltap_0|acq_trigger_in_reg[31]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[31] , auto_signaltap_0|acq_trigger_in_reg[31], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[35] , auto_signaltap_0|acq_trigger_in_reg[35], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[34]~feeder , auto_signaltap_0|acq_trigger_in_reg[34]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[34] , auto_signaltap_0|acq_trigger_in_reg[34], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[36] , auto_signaltap_0|acq_trigger_in_reg[36], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[40] , auto_signaltap_0|acq_trigger_in_reg[40], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[39] , auto_signaltap_0|acq_trigger_in_reg[39], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[38] , auto_signaltap_0|acq_trigger_in_reg[38], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[48] , auto_signaltap_0|acq_trigger_in_reg[48], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[47] , auto_signaltap_0|acq_trigger_in_reg[47], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[45] , auto_signaltap_0|acq_trigger_in_reg[45], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3, FPGA_control, 1
instance = comp, \~VCC , ~VCC, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[59] , auto_signaltap_0|acq_trigger_in_reg[59], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[57] , auto_signaltap_0|acq_trigger_in_reg[57], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[55] , auto_signaltap_0|acq_trigger_in_reg[55], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[56] , auto_signaltap_0|acq_trigger_in_reg[56], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[53] , auto_signaltap_0|acq_trigger_in_reg[53], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[24] , auto_signaltap_0|acq_trigger_in_reg[24], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[22] , auto_signaltap_0|acq_trigger_in_reg[22], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[21]~feeder , auto_signaltap_0|acq_trigger_in_reg[21]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[21] , auto_signaltap_0|acq_trigger_in_reg[21], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[17] , auto_signaltap_0|acq_trigger_in_reg[17], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[18] , auto_signaltap_0|acq_trigger_in_reg[18], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[19]~feeder , auto_signaltap_0|acq_trigger_in_reg[19]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[19] , auto_signaltap_0|acq_trigger_in_reg[19], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[15] , auto_signaltap_0|acq_trigger_in_reg[15], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[13]~feeder , auto_signaltap_0|acq_trigger_in_reg[13]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[13] , auto_signaltap_0|acq_trigger_in_reg[13], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[16]~feeder , auto_signaltap_0|acq_trigger_in_reg[16]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[16] , auto_signaltap_0|acq_trigger_in_reg[16], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~20, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0, FPGA_control, 1
instance = comp, \auto_signaltap_0|~GND , auto_signaltap_0|~GND, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:segment_shift_var, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:base_address[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:done, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1, FPGA_control, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, FPGA_control, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, FPGA_control, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, FPGA_control, 1
instance = comp, \FFT_I_EN[0]~input , FFT_I_EN[0]~input, FPGA_control, 1
instance = comp, \FFT_I_EN[1]~input , FFT_I_EN[1]~input, FPGA_control, 1
