{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 22:32:06 2017 " "Info: Processing started: Tue Oct 17 22:32:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Signed_Decimal -c Signed_Decimal " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Signed_Decimal -c Signed_Decimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csc21100_4bit_add_sub.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file csc21100_4bit_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc21100_1bit_add_sub-Behaviour " "Info: Found design unit 1: Csc21100_1bit_add_sub-Behaviour" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Csc21100_4bit_add_sub-Behaviour " "Info: Found design unit 2: Csc21100_4bit_add_sub-Behaviour" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Csc21100_1bit_add_sub " "Info: Found entity 1: Csc21100_1bit_add_sub" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Csc21100_4bit_add_sub " "Info: Found entity 2: Csc21100_4bit_add_sub" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display_signed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_display_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Display_Signed-struct " "Info: Found design unit 1: Seg_Display_Signed-struct" {  } { { "Seg_Display_Signed.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Seg_Display_Signed.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display_Signed " "Info: Found entity 1: Seg_Display_Signed" {  } { { "Seg_Display_Signed.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Seg_Display_Signed.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_decimal_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file signed_decimal_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Signed_Decimal_Block " "Info: Found entity 1: Signed_Decimal_Block" {  } { { "Signed_Decimal_Block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Signed_Decimal_Block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Signed_Decimal_Block " "Info: Elaborating entity \"Signed_Decimal_Block\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Csc21100_4bit_add_sub Csc21100_4bit_add_sub:inst2 " "Info: Elaborating entity \"Csc21100_4bit_add_sub\" for hierarchy \"Csc21100_4bit_add_sub:inst2\"" {  } { { "Signed_Decimal_Block.bdf" "inst2" { Schematic "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Signed_Decimal_Block.bdf" { { 208 680 792 400 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b3 Csc21100_4bit_add_sub.vhd(48) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(48): signal \"b3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b2 Csc21100_4bit_add_sub.vhd(49) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(49): signal \"b2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b1 Csc21100_4bit_add_sub.vhd(50) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(50): signal \"b1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b0 Csc21100_4bit_add_sub.vhd(51) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(51): signal \"b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b3 Csc21100_4bit_add_sub.vhd(53) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(53): signal \"b3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b2 Csc21100_4bit_add_sub.vhd(54) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(54): signal \"b2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b1 Csc21100_4bit_add_sub.vhd(55) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(55): signal \"b1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b0 Csc21100_4bit_add_sub.vhd(56) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(56): signal \"b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Csc21100_1bit_add_sub Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder0 " "Info: Elaborating entity \"Csc21100_1bit_add_sub\" for hierarchy \"Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder0\"" {  } { { "Csc21100_4bit_add_sub.vhd" "Csc_Bit_Adder0" { Text "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Csc21100_4bit_add_sub.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_Display_Signed Seg_Display_Signed:inst " "Info: Elaborating entity \"Seg_Display_Signed\" for hierarchy \"Seg_Display_Signed:inst\"" {  } { { "Signed_Decimal_Block.bdf" "inst" { Schematic "C:/Users/gerti/Desktop/VHDL Report/7Seg_Display/7Seg_Display_Signed/Signed_Decimal_Block.bdf" { { 208 872 968 496 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Signed_Decimal " "Warning: Ignored assignments for entity \"Signed_Decimal\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Signed_Decimal -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Signed_Decimal -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Signed_Decimal -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Signed_Decimal -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Info: Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Info: Implemented 19 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 22:32:08 2017 " "Info: Processing ended: Tue Oct 17 22:32:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
