// Seed: 1661811139
module module_0 (
    input tri id_0,
    output logic id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5
);
  wor id_7, id_8, id_9;
  wire id_10 = id_0;
  assign #1 id_1 = -1;
  wire id_11;
  ;
  assign id_9 = -1;
  for (id_12 = (1); 1; id_1 = 1) assign id_9 = 1 + id_11;
  assign id_12 = 1;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    output tri0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8,
    input uwire id_9,
    input wor id_10,
    output supply0 id_11,
    input wor id_12,
    input tri id_13,
    output logic id_14,
    input wire id_15
);
  initial id_14 = (!1);
  module_0 modCall_1 (
      id_6,
      id_14,
      id_10,
      id_5,
      id_5,
      id_3
  );
  assign modCall_1.id_8 = 0;
  logic id_17;
  wire  id_18;
  wire  id_19 = id_13;
endmodule
