# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_5.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" \
"../../../../project_5.srcs/sources_1/imports/Code/conv.v" \
"../../../../project_5.srcs/sources_1/imports/Code/imageControl.v" \
"../../../../project_5.srcs/sources_1/imports/Code/imageProcessTop.v" \
"../../../../project_5.srcs/sources_1/imports/Code/lineBuffer.v" \
"../../../../project_5.srcs/sim_1/imports/Code/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
