
synthesis -f "data_transfer_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Fri Aug  9 09:40:59 2019


Command Line:  synthesis -f data_transfer_impl1_lattice.synproj -gui -msgset /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/proj_folder/MachXO2/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 6.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/proj_folder/MachXO2/impl1 (searchpath added)
-p /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/proj_folder/MachXO2 (searchpath added)
VHDL library = work
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/async_fifo.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/ddrx4.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/dec_8b10b.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/deserializer.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/ft601.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/prng_recv.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/rx_sync.vhd
NGD file = data_transfer_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/proj_folder/MachXO2/impl1"  />
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/async_fifo.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/async_fifo.vhd(14): " arg1="async_fifo" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/async_fifo.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/async_fifo.vhd(30): " arg1="structure" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/async_fifo.vhd" arg3="30"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/ddrx4.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/ddrx4.vhd(6): " arg1="ddrx4" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/ddrx4.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/ddrx4.vhd(23): " arg1="structure" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/ddrx4.vhd" arg3="23"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/dec_8b10b.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/dec_8b10b.vhd(57): " arg1="dec_8b10b" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/dec_8b10b.vhd" arg3="57"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/dec_8b10b.vhd(67): " arg1="behavioral" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/dec_8b10b.vhd" arg3="67"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/deserializer.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/deserializer.vhd(26): " arg1="deserializer" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/deserializer.vhd" arg3="26"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/deserializer.vhd(39): " arg1="rtl" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/deserializer.vhd" arg3="39"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/ft601.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/ft601.vhd(25): " arg1="ft601" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/ft601.vhd" arg3="25"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/ft601.vhd(51): " arg1="rtl" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/ft601.vhd" arg3="51"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd(26): " arg1="top" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd" arg3="26"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd(48): " arg1="rtl_top" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd" arg3="48"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/prng_recv.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/prng_recv.vhd(21): " arg1="prng_recv" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/prng_recv.vhd" arg3="21"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/prng_recv.vhd(42): " arg1="rtl" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/prng_recv.vhd" arg3="42"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/rx_sync.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/rx_sync.vhd(8): " arg1="rx_sync" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/rx_sync.vhd" arg3="8"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/rx_sync.vhd(21): " arg1="rtl" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/rx_sync.vhd" arg3="21"  />
unit top is not yet analyzed. VHDL-1485
unit top is not yet analyzed. VHDL-1485
/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd(26): executing top(rtl_top)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd(46): " arg1="top" arg2="rtl_top" arg3="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd" arg4="46"  />
Top module name (VHDL): top
Last elaborated design is top(rtl_top)
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd(200): " arg1="decoder_inst" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd" arg3="200"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd(188): " arg1="deser_inst" arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/src/MachXO2/top.vhd" arg3="188"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="sclk"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="link_rdy"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q8_buf[7]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q8_buf[6]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q8_buf[5]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q8_buf[4]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q8_buf[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q8_buf[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q8_buf[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="q8_buf[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="locked"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rx_rdy"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="fifo_rd_en"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[4]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[3]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="CLK_LANE"  />
######## Converting I/O port FT601_DATA[31] to output.
######## Converting I/O port FT601_DATA[30] to output.
######## Converting I/O port FT601_DATA[29] to output.
######## Converting I/O port FT601_DATA[28] to output.
######## Converting I/O port FT601_DATA[27] to output.
######## Converting I/O port FT601_DATA[26] to output.
######## Converting I/O port FT601_DATA[25] to output.
######## Converting I/O port FT601_DATA[24] to output.
######## Converting I/O port FT601_DATA[23] to output.
######## Converting I/O port FT601_DATA[22] to output.
######## Converting I/O port FT601_DATA[21] to output.
######## Converting I/O port FT601_DATA[20] to output.
######## Converting I/O port FT601_DATA[19] to output.
######## Converting I/O port FT601_DATA[18] to output.
######## Converting I/O port FT601_DATA[17] to output.
######## Converting I/O port FT601_DATA[16] to output.
######## Converting I/O port FT601_DATA[15] to output.
######## Converting I/O port FT601_DATA[14] to output.
######## Converting I/O port FT601_DATA[13] to output.
######## Converting I/O port FT601_DATA[12] to output.
######## Converting I/O port FT601_DATA[11] to output.
######## Converting I/O port FT601_DATA[10] to output.
######## Converting I/O port FT601_DATA[9] to output.
######## Converting I/O port FT601_DATA[8] to output.
######## Converting I/O port FT601_DATA[7] to output.
######## Converting I/O port FT601_DATA[6] to output.
######## Converting I/O port FT601_DATA[5] to output.
######## Converting I/O port FT601_DATA[4] to output.
######## Converting I/O port FT601_DATA[3] to output.
######## Converting I/O port FT601_DATA[2] to output.
######## Converting I/O port FT601_DATA[1] to output.
######## Converting I/O port FT601_DATA[0] to output.
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="FT601_RXF_N"  />



    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[4]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[3]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="CLK_LANE"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="FT601_RXF_N"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DATA_LANE[4]" arg2="DATA_LANE[4]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DATA_LANE[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DATA_LANE[3]" arg2="DATA_LANE[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DATA_LANE[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DATA_LANE[2]" arg2="DATA_LANE[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DATA_LANE[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DATA_LANE[1]" arg2="DATA_LANE[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DATA_LANE[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DATA_LANE[0]" arg2="DATA_LANE[0]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DATA_LANE[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="CLK_LANE" arg2="CLK_LANE"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="CLK_LANE"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="FT601_RXF_N" arg2="FT601_RXF_N"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="FT601_RXF_N"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="14"  />

Design Results:
    110 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file data_transfer_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 33 of 2352 (1 % )
CCU2D => 17
FD1S3AX => 33
FIFO8KB => 8
GSR => 1
IB => 2
LUT4 => 3
OB => 42
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_int, loads : 40
  Net : FT601_CLK_c, loads : 9
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : ft601_comp/tx_active_N_388, loads : 17
  Net : cdc_fifo_inst/fifo_emp, loads : 9
  Net : cdc_fifo_inst/full, loads : 8
  Net : ft601_comp/LED_c, loads : 2
  Net : FT601_TXE_N_c, loads : 2
  Net : prng_inst/send_data_31, loads : 1
  Net : prng_inst/send_data_30, loads : 1
  Net : prng_inst/send_data_29, loads : 1
  Net : prng_inst/send_data_28, loads : 1
  Net : prng_inst/send_data_27, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_int]                 |  200.000 MHz|  183.587 MHz|    18 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets FT601_CLK_c]             |  200.000 MHz|  240.038 MHz|     3  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 211.000  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.543  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-2000HC -t TQFP100 -s 6 -oc Commercial   "data_transfer_impl1.ngd" -o "data_transfer_impl1_map.ncd" -pr "data_transfer_impl1.prf" -mp "data_transfer_impl1.mrp" -lpf "/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/proj_folder/MachXO2/impl1/data_transfer_impl1.lpf" -lpf "/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/proj_folder/MachXO2/data_transfer.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: data_transfer_impl1.ngd
   Picdevice="LCMXO2-2000HC"

   Pictype="TQFP100"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-2000HCTQFP100, Performance used: 6.

    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/proj_folder/MachXO2/data_transfer.lpf(67): Semantic error in &quot;FREQUENCY NET &quot;sclk&quot; 75.000000 MHz ;&quot;: " arg1="sclk matches no clock nets in the design. " arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/proj_folder/MachXO2/data_transfer.lpf" arg3="67"  />
    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/proj_folder/MachXO2/data_transfer.lpf(69): Semantic error in &quot;FREQUENCY PORT &quot;CLK_LANE&quot; 300.000000 MHz ;&quot;: " arg1="&quot;CLK_LANE&quot; matches no ports in the design. " arg2="/home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/proj_folder/MachXO2/data_transfer.lpf" arg3="69"  />
Loading device for application map from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DATA_LANE[4]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DATA_LANE[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DATA_LANE[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DATA_LANE[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DATA_LANE[0]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="CLK_LANE"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="FT601_RXF_N"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[4:0](4)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[4:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[4:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[4:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="DATA_LANE[4:0](0)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="CLK_LANE"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="FT601_RXF_N"  />



Design Summary:
   Number of registers:     33 out of  2352 (1%)
      PFU registers:           33 out of  2112 (2%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:        19 out of  1056 (2%)
      SLICEs as Logic/ROM:     19 out of  1056 (2%)
      SLICEs as RAM:            0 out of   792 (0%)
      SLICEs as Carry:         17 out of  1056 (2%)
   Number of LUT4s:         38 out of  2112 (2%)
      Number used as logic LUTs:          4
      Number used as distributed RAM:     0
      Number used as ripple logic:       34
      Number used as shift registers:     0
   Number of PIO sites used: 44 + 4(JTAG) out of 80 (60%)
   Number of block RAMs:  8 out of 8 (100%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk_int: 25 loads, 25 rising, 0 falling (Driver: oscinst0 )
     Net FT601_CLK_c: 9 loads, 9 rising, 0 falling (Driver: PIO FT601_CLK )
   Number of Clock Enables:  1
     Net tx_active_N_388: 16 loads, 0 LSLICEs
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net tx_active_N_388: 18 loads
     Net fifo_emp: 10 loads
     Net cdc_fifo_inst/full: 8 loads
     Net VCC_net: 8 loads
     Net LED_c: 3 loads
     Net send_data_10: 2 loads
     Net send_data_11: 2 loads
     Net send_data_12: 2 loads
     Net send_data_13: 2 loads
     Net send_data_14: 2 loads
 

   Number of warnings:  16
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 180 MB

Dumping design to file data_transfer_impl1_map.ncd.

ncd2vdb "data_transfer_impl1_map.ncd" ".vdbs/data_transfer_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.

mpartrce -p "data_transfer_impl1.p2t" -f "data_transfer_impl1.p3t" -tf "data_transfer_impl1.pt" "data_transfer_impl1_map.ncd" "data_transfer_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "data_transfer_impl1_map.ncd"
Fri Aug  9 09:41:01 2019

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/apurvan/GSoC/usb-plug-mod-working/data_transfer_gearwork/proj_folder/MachXO2/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF data_transfer_impl1_map.ncd data_transfer_impl1.dir/5_1.ncd data_transfer_impl1.prf
Preference file: data_transfer_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file data_transfer_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 6
Loading device for application par from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   44+4(JTAG)/216     22% used
                  44+4(JTAG)/80      60% bonded

   SLICE             19/1056          1% used

   OSC                1/1           100% used
   EBR                8/8           100% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Number of Signals: 122
Number of Connections: 229

Pin Constraint Summary:
   44 out of 44 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_int (driver: oscinst0, clk load #: 25)


The following 2 signals are selected to use the secondary clock routing resources:
    FT601_CLK_c (driver: FT601_CLK, clk load #: 9, sr load #: 0, ce load #: 0)
    tx_active_N_388 (driver: ft601_comp/SLICE_17, clk load #: 0, sr load #: 0, ce load #: 16)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 31330.
Finished Placer Phase 1.  REAL time: 8 secs 

Starting Placer Phase 2.
.
Placer score =  31329
Finished Placer Phase 2.  REAL time: 8 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_int" from OSC on comp "oscinst0" on site "OSC", clk load = 25
  SECONDARY "FT601_CLK_c" from comp "FT601_CLK" on CLK_PIN site "63 (PR7A)", clk load = 9, ce load = 0, sr load = 0
  SECONDARY "tx_active_N_388" from F1 on comp "ft601_comp/SLICE_17" on site "R9C15C", clk load = 0, ce load = 16, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 2 out of 8 (25%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   44 + 4(JTAG) out of 216 (22.2%) PIO sites used.
   44 + 4(JTAG) out of 80 (60.0%) bonded PIO sites used.
   Number of PIO comps: 44; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 10 / 19 ( 52%) | 2.5V       | -         |
| 1        | 18 / 21 ( 85%) | 2.5V       | -         |
| 2        | 0 / 20 (  0%)  | -          | -         |
| 3        | 6 / 6 (100%)   | 2.5V       | -         |
| 4        | 5 / 6 ( 83%)   | 2.5V       | -         |
| 5        | 5 / 8 ( 62%)   | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 8 secs 

Dumping design to file data_transfer_impl1.dir/5_1.ncd.

0 connections routed; 229 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 9 secs 

Start NBR router at Fri Aug 09 09:41:10 IST 2019

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Fri Aug 09 09:41:10 IST 2019

Start NBR section for initial routing at Fri Aug 09 09:41:10 IST 2019
Level 1, iteration 1
0(0.00%) conflict; 128(55.90%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.563ns/0.000ns; real time: 9 secs 
Level 2, iteration 1
0(0.00%) conflict; 128(55.90%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.563ns/0.000ns; real time: 9 secs 
Level 3, iteration 1
0(0.00%) conflict; 128(55.90%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.563ns/0.000ns; real time: 9 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.543ns/0.000ns; real time: 9 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Fri Aug 09 09:41:10 IST 2019
Level 1, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.543ns/0.000ns; real time: 9 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.543ns/0.000ns; real time: 9 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Fri Aug 09 09:41:10 IST 2019

Start NBR section for re-routing at Fri Aug 09 09:41:10 IST 2019
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.543ns/0.000ns; real time: 9 secs 

Start NBR section for post-routing at Fri Aug 09 09:41:10 IST 2019

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 4.543ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 9 secs 
Total REAL time: 9 secs 
Completely routed.
End of route.  229 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file data_transfer_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 4.543
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.320
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 9 secs 
Total REAL time to completion: 9 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "data_transfer_impl1.t2b" -w "data_transfer_impl1.ncd" "data_transfer_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file data_transfer_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 6
Loading device for application Bitgen from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
DRC detected 0 errors and 0 warnings.
Reading Preference File from data_transfer_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "data_transfer_impl1.bit".
