Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun 14 21:49:12 2024
| Host         : Peng0v0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.686        0.000                      0                 4880        0.143        0.000                      0                 4880        1.100        0.000                       0                  1446  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysclk_p              {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p                                                                                                                                                                1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.686        0.000                      0                 4880        0.143        0.000                      0                 4880        9.600        0.000                       0                  1442  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS_BUF/fresh_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.605ns  (logic 7.934ns (45.068%)  route 9.671ns (54.932%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.502    -2.075    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.123     0.048 r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.113    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     0.432 f  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=85, routed)          3.022     3.455    ROM/rom_data_o[19]
    SLICE_X65Y206        LUT4 (Prop_lut4_I0_O)        0.043     3.498 f  ROM/res0_i_105/O
                         net (fo=1, routed)           0.360     3.858    ROM/res0_i_105_n_0
    SLICE_X65Y206        LUT5 (Prop_lut5_I0_O)        0.043     3.901 f  ROM/res0_i_36/O
                         net (fo=32, routed)          0.774     4.675    cpu/REGS/res0
    SLICE_X80Y222        LUT6 (Prop_lut6_I5_O)        0.043     4.718 r  cpu/REGS/res0__0_i_4/O
                         net (fo=12, routed)          0.918     5.636    cpu/ALU/A[13]
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.879     8.515 r  cpu/ALU/res0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.515    cpu/ALU/res0__0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     9.592 r  cpu/ALU/res0__1/P[0]
                         net (fo=2, routed)           0.473    10.065    cpu/ALU/res0__1_n_105
    SLICE_X53Y215        LUT2 (Prop_lut2_I0_O)        0.043    10.108 r  cpu/ALU/rout[31][26]_i_43/O
                         net (fo=1, routed)           0.000    10.108    cpu/ALU/rout[31][26]_i_43_n_0
    SLICE_X53Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.375 r  cpu/ALU/rout_reg[31][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.375    cpu/ALU/rout_reg[31][26]_i_30_n_0
    SLICE_X53Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.428 r  cpu/ALU/rout_reg[31][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.428    cpu/ALU/rout_reg[31][26]_i_15_n_0
    SLICE_X53Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.594 r  cpu/ALU/rout_reg[31][26]_i_7/O[1]
                         net (fo=1, routed)           0.360    10.954    ROM/O[1]
    SLICE_X52Y217        LUT4 (Prop_lut4_I0_O)        0.131    11.085 r  ROM/rout[31][25]_i_14/O
                         net (fo=1, routed)           0.436    11.521    ROM/rout[31][25]_i_14_n_0
    SLICE_X46Y217        LUT5 (Prop_lut5_I0_O)        0.134    11.655 r  ROM/rout[31][25]_i_6/O
                         net (fo=1, routed)           0.245    11.900    ROM/rout[31][25]_i_6_n_0
    SLICE_X46Y216        LUT4 (Prop_lut4_I0_O)        0.043    11.943 r  ROM/rout[31][25]_i_3/O
                         net (fo=1, routed)           0.299    12.242    ROM/rout[31][25]_i_3_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I4_O)        0.043    12.285 r  ROM/MEM/rout[31][25]_i_1/O
                         net (fo=35, routed)          0.633    12.918    DIS_BUF/res[25]
    SLICE_X62Y218        LUT6 (Prop_lut6_I3_O)        0.043    12.961 r  DIS_BUF/fresh_data1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.961    DIS_BUF/fresh_data1_carry__1_i_3_n_0
    SLICE_X62Y218        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    13.231 r  DIS_BUF/fresh_data1_carry__1/CO[2]
                         net (fo=13, routed)          0.613    13.844    ROM/fresh_data_reg[31][0]
    SLICE_X49Y214        LUT6 (Prop_lut6_I0_O)        0.128    13.972 r  ROM/fresh_data[31]_i_13/O
                         net (fo=1, routed)           0.491    14.463    ROM/fresh_data[31]_i_13_n_0
    SLICE_X50Y214        LUT6 (Prop_lut6_I3_O)        0.043    14.506 r  ROM/fresh_data[31]_i_4/O
                         net (fo=1, routed)           0.658    15.164    ROM/fresh_data[31]_i_4_n_0
    SLICE_X63Y216        LUT6 (Prop_lut6_I2_O)        0.043    15.207 r  ROM/fresh_data[31]_i_1/O
                         net (fo=32, routed)          0.323    15.530    DIS_BUF/E[0]
    SLICE_X64Y216        FDRE                                         r  DIS_BUF/fresh_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.067    18.185    DIS_BUF/clk_out1
    SLICE_X64Y216        FDRE                                         r  DIS_BUF/fresh_data_reg[22]/C
                         clock pessimism             -0.695    17.491    
                         clock uncertainty           -0.074    17.417    
    SLICE_X64Y216        FDRE (Setup_fdre_C_CE)      -0.201    17.216    DIS_BUF/fresh_data_reg[22]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS_BUF/fresh_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.605ns  (logic 7.934ns (45.068%)  route 9.671ns (54.932%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.502    -2.075    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.123     0.048 r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.113    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     0.432 f  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=85, routed)          3.022     3.455    ROM/rom_data_o[19]
    SLICE_X65Y206        LUT4 (Prop_lut4_I0_O)        0.043     3.498 f  ROM/res0_i_105/O
                         net (fo=1, routed)           0.360     3.858    ROM/res0_i_105_n_0
    SLICE_X65Y206        LUT5 (Prop_lut5_I0_O)        0.043     3.901 f  ROM/res0_i_36/O
                         net (fo=32, routed)          0.774     4.675    cpu/REGS/res0
    SLICE_X80Y222        LUT6 (Prop_lut6_I5_O)        0.043     4.718 r  cpu/REGS/res0__0_i_4/O
                         net (fo=12, routed)          0.918     5.636    cpu/ALU/A[13]
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.879     8.515 r  cpu/ALU/res0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.515    cpu/ALU/res0__0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     9.592 r  cpu/ALU/res0__1/P[0]
                         net (fo=2, routed)           0.473    10.065    cpu/ALU/res0__1_n_105
    SLICE_X53Y215        LUT2 (Prop_lut2_I0_O)        0.043    10.108 r  cpu/ALU/rout[31][26]_i_43/O
                         net (fo=1, routed)           0.000    10.108    cpu/ALU/rout[31][26]_i_43_n_0
    SLICE_X53Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.375 r  cpu/ALU/rout_reg[31][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.375    cpu/ALU/rout_reg[31][26]_i_30_n_0
    SLICE_X53Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.428 r  cpu/ALU/rout_reg[31][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.428    cpu/ALU/rout_reg[31][26]_i_15_n_0
    SLICE_X53Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.594 r  cpu/ALU/rout_reg[31][26]_i_7/O[1]
                         net (fo=1, routed)           0.360    10.954    ROM/O[1]
    SLICE_X52Y217        LUT4 (Prop_lut4_I0_O)        0.131    11.085 r  ROM/rout[31][25]_i_14/O
                         net (fo=1, routed)           0.436    11.521    ROM/rout[31][25]_i_14_n_0
    SLICE_X46Y217        LUT5 (Prop_lut5_I0_O)        0.134    11.655 r  ROM/rout[31][25]_i_6/O
                         net (fo=1, routed)           0.245    11.900    ROM/rout[31][25]_i_6_n_0
    SLICE_X46Y216        LUT4 (Prop_lut4_I0_O)        0.043    11.943 r  ROM/rout[31][25]_i_3/O
                         net (fo=1, routed)           0.299    12.242    ROM/rout[31][25]_i_3_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I4_O)        0.043    12.285 r  ROM/MEM/rout[31][25]_i_1/O
                         net (fo=35, routed)          0.633    12.918    DIS_BUF/res[25]
    SLICE_X62Y218        LUT6 (Prop_lut6_I3_O)        0.043    12.961 r  DIS_BUF/fresh_data1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.961    DIS_BUF/fresh_data1_carry__1_i_3_n_0
    SLICE_X62Y218        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    13.231 r  DIS_BUF/fresh_data1_carry__1/CO[2]
                         net (fo=13, routed)          0.613    13.844    ROM/fresh_data_reg[31][0]
    SLICE_X49Y214        LUT6 (Prop_lut6_I0_O)        0.128    13.972 r  ROM/fresh_data[31]_i_13/O
                         net (fo=1, routed)           0.491    14.463    ROM/fresh_data[31]_i_13_n_0
    SLICE_X50Y214        LUT6 (Prop_lut6_I3_O)        0.043    14.506 r  ROM/fresh_data[31]_i_4/O
                         net (fo=1, routed)           0.658    15.164    ROM/fresh_data[31]_i_4_n_0
    SLICE_X63Y216        LUT6 (Prop_lut6_I2_O)        0.043    15.207 r  ROM/fresh_data[31]_i_1/O
                         net (fo=32, routed)          0.323    15.530    DIS_BUF/E[0]
    SLICE_X64Y216        FDRE                                         r  DIS_BUF/fresh_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.067    18.185    DIS_BUF/clk_out1
    SLICE_X64Y216        FDRE                                         r  DIS_BUF/fresh_data_reg[26]/C
                         clock pessimism             -0.695    17.491    
                         clock uncertainty           -0.074    17.417    
    SLICE_X64Y216        FDRE (Setup_fdre_C_CE)      -0.201    17.216    DIS_BUF/fresh_data_reg[26]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS_BUF/fresh_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.605ns  (logic 7.934ns (45.068%)  route 9.671ns (54.932%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.502    -2.075    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.123     0.048 r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.113    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     0.432 f  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=85, routed)          3.022     3.455    ROM/rom_data_o[19]
    SLICE_X65Y206        LUT4 (Prop_lut4_I0_O)        0.043     3.498 f  ROM/res0_i_105/O
                         net (fo=1, routed)           0.360     3.858    ROM/res0_i_105_n_0
    SLICE_X65Y206        LUT5 (Prop_lut5_I0_O)        0.043     3.901 f  ROM/res0_i_36/O
                         net (fo=32, routed)          0.774     4.675    cpu/REGS/res0
    SLICE_X80Y222        LUT6 (Prop_lut6_I5_O)        0.043     4.718 r  cpu/REGS/res0__0_i_4/O
                         net (fo=12, routed)          0.918     5.636    cpu/ALU/A[13]
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.879     8.515 r  cpu/ALU/res0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.515    cpu/ALU/res0__0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     9.592 r  cpu/ALU/res0__1/P[0]
                         net (fo=2, routed)           0.473    10.065    cpu/ALU/res0__1_n_105
    SLICE_X53Y215        LUT2 (Prop_lut2_I0_O)        0.043    10.108 r  cpu/ALU/rout[31][26]_i_43/O
                         net (fo=1, routed)           0.000    10.108    cpu/ALU/rout[31][26]_i_43_n_0
    SLICE_X53Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.375 r  cpu/ALU/rout_reg[31][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.375    cpu/ALU/rout_reg[31][26]_i_30_n_0
    SLICE_X53Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.428 r  cpu/ALU/rout_reg[31][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.428    cpu/ALU/rout_reg[31][26]_i_15_n_0
    SLICE_X53Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.594 r  cpu/ALU/rout_reg[31][26]_i_7/O[1]
                         net (fo=1, routed)           0.360    10.954    ROM/O[1]
    SLICE_X52Y217        LUT4 (Prop_lut4_I0_O)        0.131    11.085 r  ROM/rout[31][25]_i_14/O
                         net (fo=1, routed)           0.436    11.521    ROM/rout[31][25]_i_14_n_0
    SLICE_X46Y217        LUT5 (Prop_lut5_I0_O)        0.134    11.655 r  ROM/rout[31][25]_i_6/O
                         net (fo=1, routed)           0.245    11.900    ROM/rout[31][25]_i_6_n_0
    SLICE_X46Y216        LUT4 (Prop_lut4_I0_O)        0.043    11.943 r  ROM/rout[31][25]_i_3/O
                         net (fo=1, routed)           0.299    12.242    ROM/rout[31][25]_i_3_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I4_O)        0.043    12.285 r  ROM/MEM/rout[31][25]_i_1/O
                         net (fo=35, routed)          0.633    12.918    DIS_BUF/res[25]
    SLICE_X62Y218        LUT6 (Prop_lut6_I3_O)        0.043    12.961 r  DIS_BUF/fresh_data1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.961    DIS_BUF/fresh_data1_carry__1_i_3_n_0
    SLICE_X62Y218        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    13.231 r  DIS_BUF/fresh_data1_carry__1/CO[2]
                         net (fo=13, routed)          0.613    13.844    ROM/fresh_data_reg[31][0]
    SLICE_X49Y214        LUT6 (Prop_lut6_I0_O)        0.128    13.972 r  ROM/fresh_data[31]_i_13/O
                         net (fo=1, routed)           0.491    14.463    ROM/fresh_data[31]_i_13_n_0
    SLICE_X50Y214        LUT6 (Prop_lut6_I3_O)        0.043    14.506 r  ROM/fresh_data[31]_i_4/O
                         net (fo=1, routed)           0.658    15.164    ROM/fresh_data[31]_i_4_n_0
    SLICE_X63Y216        LUT6 (Prop_lut6_I2_O)        0.043    15.207 r  ROM/fresh_data[31]_i_1/O
                         net (fo=32, routed)          0.323    15.530    DIS_BUF/E[0]
    SLICE_X64Y216        FDRE                                         r  DIS_BUF/fresh_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.067    18.185    DIS_BUF/clk_out1
    SLICE_X64Y216        FDRE                                         r  DIS_BUF/fresh_data_reg[27]/C
                         clock pessimism             -0.695    17.491    
                         clock uncertainty           -0.074    17.417    
    SLICE_X64Y216        FDRE (Setup_fdre_C_CE)      -0.201    17.216    DIS_BUF/fresh_data_reg[27]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS_BUF/fresh_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.605ns  (logic 7.934ns (45.068%)  route 9.671ns (54.932%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.502    -2.075    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.123     0.048 r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.113    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     0.432 f  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=85, routed)          3.022     3.455    ROM/rom_data_o[19]
    SLICE_X65Y206        LUT4 (Prop_lut4_I0_O)        0.043     3.498 f  ROM/res0_i_105/O
                         net (fo=1, routed)           0.360     3.858    ROM/res0_i_105_n_0
    SLICE_X65Y206        LUT5 (Prop_lut5_I0_O)        0.043     3.901 f  ROM/res0_i_36/O
                         net (fo=32, routed)          0.774     4.675    cpu/REGS/res0
    SLICE_X80Y222        LUT6 (Prop_lut6_I5_O)        0.043     4.718 r  cpu/REGS/res0__0_i_4/O
                         net (fo=12, routed)          0.918     5.636    cpu/ALU/A[13]
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.879     8.515 r  cpu/ALU/res0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.515    cpu/ALU/res0__0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     9.592 r  cpu/ALU/res0__1/P[0]
                         net (fo=2, routed)           0.473    10.065    cpu/ALU/res0__1_n_105
    SLICE_X53Y215        LUT2 (Prop_lut2_I0_O)        0.043    10.108 r  cpu/ALU/rout[31][26]_i_43/O
                         net (fo=1, routed)           0.000    10.108    cpu/ALU/rout[31][26]_i_43_n_0
    SLICE_X53Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.375 r  cpu/ALU/rout_reg[31][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.375    cpu/ALU/rout_reg[31][26]_i_30_n_0
    SLICE_X53Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.428 r  cpu/ALU/rout_reg[31][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.428    cpu/ALU/rout_reg[31][26]_i_15_n_0
    SLICE_X53Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.594 r  cpu/ALU/rout_reg[31][26]_i_7/O[1]
                         net (fo=1, routed)           0.360    10.954    ROM/O[1]
    SLICE_X52Y217        LUT4 (Prop_lut4_I0_O)        0.131    11.085 r  ROM/rout[31][25]_i_14/O
                         net (fo=1, routed)           0.436    11.521    ROM/rout[31][25]_i_14_n_0
    SLICE_X46Y217        LUT5 (Prop_lut5_I0_O)        0.134    11.655 r  ROM/rout[31][25]_i_6/O
                         net (fo=1, routed)           0.245    11.900    ROM/rout[31][25]_i_6_n_0
    SLICE_X46Y216        LUT4 (Prop_lut4_I0_O)        0.043    11.943 r  ROM/rout[31][25]_i_3/O
                         net (fo=1, routed)           0.299    12.242    ROM/rout[31][25]_i_3_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I4_O)        0.043    12.285 r  ROM/MEM/rout[31][25]_i_1/O
                         net (fo=35, routed)          0.633    12.918    DIS_BUF/res[25]
    SLICE_X62Y218        LUT6 (Prop_lut6_I3_O)        0.043    12.961 r  DIS_BUF/fresh_data1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.961    DIS_BUF/fresh_data1_carry__1_i_3_n_0
    SLICE_X62Y218        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    13.231 r  DIS_BUF/fresh_data1_carry__1/CO[2]
                         net (fo=13, routed)          0.613    13.844    ROM/fresh_data_reg[31][0]
    SLICE_X49Y214        LUT6 (Prop_lut6_I0_O)        0.128    13.972 r  ROM/fresh_data[31]_i_13/O
                         net (fo=1, routed)           0.491    14.463    ROM/fresh_data[31]_i_13_n_0
    SLICE_X50Y214        LUT6 (Prop_lut6_I3_O)        0.043    14.506 r  ROM/fresh_data[31]_i_4/O
                         net (fo=1, routed)           0.658    15.164    ROM/fresh_data[31]_i_4_n_0
    SLICE_X63Y216        LUT6 (Prop_lut6_I2_O)        0.043    15.207 r  ROM/fresh_data[31]_i_1/O
                         net (fo=32, routed)          0.323    15.530    DIS_BUF/E[0]
    SLICE_X64Y216        FDRE                                         r  DIS_BUF/fresh_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.067    18.185    DIS_BUF/clk_out1
    SLICE_X64Y216        FDRE                                         r  DIS_BUF/fresh_data_reg[3]/C
                         clock pessimism             -0.695    17.491    
                         clock uncertainty           -0.074    17.417    
    SLICE_X64Y216        FDRE (Setup_fdre_C_CE)      -0.201    17.216    DIS_BUF/fresh_data_reg[3]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS_BUF/fresh_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.605ns  (logic 7.934ns (45.068%)  route 9.671ns (54.932%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.502    -2.075    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.123     0.048 r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.113    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     0.432 f  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=85, routed)          3.022     3.455    ROM/rom_data_o[19]
    SLICE_X65Y206        LUT4 (Prop_lut4_I0_O)        0.043     3.498 f  ROM/res0_i_105/O
                         net (fo=1, routed)           0.360     3.858    ROM/res0_i_105_n_0
    SLICE_X65Y206        LUT5 (Prop_lut5_I0_O)        0.043     3.901 f  ROM/res0_i_36/O
                         net (fo=32, routed)          0.774     4.675    cpu/REGS/res0
    SLICE_X80Y222        LUT6 (Prop_lut6_I5_O)        0.043     4.718 r  cpu/REGS/res0__0_i_4/O
                         net (fo=12, routed)          0.918     5.636    cpu/ALU/A[13]
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.879     8.515 r  cpu/ALU/res0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.515    cpu/ALU/res0__0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     9.592 r  cpu/ALU/res0__1/P[0]
                         net (fo=2, routed)           0.473    10.065    cpu/ALU/res0__1_n_105
    SLICE_X53Y215        LUT2 (Prop_lut2_I0_O)        0.043    10.108 r  cpu/ALU/rout[31][26]_i_43/O
                         net (fo=1, routed)           0.000    10.108    cpu/ALU/rout[31][26]_i_43_n_0
    SLICE_X53Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.375 r  cpu/ALU/rout_reg[31][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.375    cpu/ALU/rout_reg[31][26]_i_30_n_0
    SLICE_X53Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.428 r  cpu/ALU/rout_reg[31][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.428    cpu/ALU/rout_reg[31][26]_i_15_n_0
    SLICE_X53Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.594 r  cpu/ALU/rout_reg[31][26]_i_7/O[1]
                         net (fo=1, routed)           0.360    10.954    ROM/O[1]
    SLICE_X52Y217        LUT4 (Prop_lut4_I0_O)        0.131    11.085 r  ROM/rout[31][25]_i_14/O
                         net (fo=1, routed)           0.436    11.521    ROM/rout[31][25]_i_14_n_0
    SLICE_X46Y217        LUT5 (Prop_lut5_I0_O)        0.134    11.655 r  ROM/rout[31][25]_i_6/O
                         net (fo=1, routed)           0.245    11.900    ROM/rout[31][25]_i_6_n_0
    SLICE_X46Y216        LUT4 (Prop_lut4_I0_O)        0.043    11.943 r  ROM/rout[31][25]_i_3/O
                         net (fo=1, routed)           0.299    12.242    ROM/rout[31][25]_i_3_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I4_O)        0.043    12.285 r  ROM/MEM/rout[31][25]_i_1/O
                         net (fo=35, routed)          0.633    12.918    DIS_BUF/res[25]
    SLICE_X62Y218        LUT6 (Prop_lut6_I3_O)        0.043    12.961 r  DIS_BUF/fresh_data1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.961    DIS_BUF/fresh_data1_carry__1_i_3_n_0
    SLICE_X62Y218        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    13.231 r  DIS_BUF/fresh_data1_carry__1/CO[2]
                         net (fo=13, routed)          0.613    13.844    ROM/fresh_data_reg[31][0]
    SLICE_X49Y214        LUT6 (Prop_lut6_I0_O)        0.128    13.972 r  ROM/fresh_data[31]_i_13/O
                         net (fo=1, routed)           0.491    14.463    ROM/fresh_data[31]_i_13_n_0
    SLICE_X50Y214        LUT6 (Prop_lut6_I3_O)        0.043    14.506 r  ROM/fresh_data[31]_i_4/O
                         net (fo=1, routed)           0.658    15.164    ROM/fresh_data[31]_i_4_n_0
    SLICE_X63Y216        LUT6 (Prop_lut6_I2_O)        0.043    15.207 r  ROM/fresh_data[31]_i_1/O
                         net (fo=32, routed)          0.323    15.530    DIS_BUF/E[0]
    SLICE_X64Y216        FDRE                                         r  DIS_BUF/fresh_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.067    18.185    DIS_BUF/clk_out1
    SLICE_X64Y216        FDRE                                         r  DIS_BUF/fresh_data_reg[8]/C
                         clock pessimism             -0.695    17.491    
                         clock uncertainty           -0.074    17.417    
    SLICE_X64Y216        FDRE (Setup_fdre_C_CE)      -0.201    17.216    DIS_BUF/fresh_data_reg[8]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS_BUF/fresh_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.616ns  (logic 7.934ns (45.039%)  route 9.682ns (54.961%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 18.186 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.502    -2.075    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.123     0.048 r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.113    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     0.432 f  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=85, routed)          3.022     3.455    ROM/rom_data_o[19]
    SLICE_X65Y206        LUT4 (Prop_lut4_I0_O)        0.043     3.498 f  ROM/res0_i_105/O
                         net (fo=1, routed)           0.360     3.858    ROM/res0_i_105_n_0
    SLICE_X65Y206        LUT5 (Prop_lut5_I0_O)        0.043     3.901 f  ROM/res0_i_36/O
                         net (fo=32, routed)          0.774     4.675    cpu/REGS/res0
    SLICE_X80Y222        LUT6 (Prop_lut6_I5_O)        0.043     4.718 r  cpu/REGS/res0__0_i_4/O
                         net (fo=12, routed)          0.918     5.636    cpu/ALU/A[13]
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.879     8.515 r  cpu/ALU/res0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.515    cpu/ALU/res0__0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     9.592 r  cpu/ALU/res0__1/P[0]
                         net (fo=2, routed)           0.473    10.065    cpu/ALU/res0__1_n_105
    SLICE_X53Y215        LUT2 (Prop_lut2_I0_O)        0.043    10.108 r  cpu/ALU/rout[31][26]_i_43/O
                         net (fo=1, routed)           0.000    10.108    cpu/ALU/rout[31][26]_i_43_n_0
    SLICE_X53Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.375 r  cpu/ALU/rout_reg[31][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.375    cpu/ALU/rout_reg[31][26]_i_30_n_0
    SLICE_X53Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.428 r  cpu/ALU/rout_reg[31][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.428    cpu/ALU/rout_reg[31][26]_i_15_n_0
    SLICE_X53Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.594 r  cpu/ALU/rout_reg[31][26]_i_7/O[1]
                         net (fo=1, routed)           0.360    10.954    ROM/O[1]
    SLICE_X52Y217        LUT4 (Prop_lut4_I0_O)        0.131    11.085 r  ROM/rout[31][25]_i_14/O
                         net (fo=1, routed)           0.436    11.521    ROM/rout[31][25]_i_14_n_0
    SLICE_X46Y217        LUT5 (Prop_lut5_I0_O)        0.134    11.655 r  ROM/rout[31][25]_i_6/O
                         net (fo=1, routed)           0.245    11.900    ROM/rout[31][25]_i_6_n_0
    SLICE_X46Y216        LUT4 (Prop_lut4_I0_O)        0.043    11.943 r  ROM/rout[31][25]_i_3/O
                         net (fo=1, routed)           0.299    12.242    ROM/rout[31][25]_i_3_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I4_O)        0.043    12.285 r  ROM/MEM/rout[31][25]_i_1/O
                         net (fo=35, routed)          0.633    12.918    DIS_BUF/res[25]
    SLICE_X62Y218        LUT6 (Prop_lut6_I3_O)        0.043    12.961 r  DIS_BUF/fresh_data1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.961    DIS_BUF/fresh_data1_carry__1_i_3_n_0
    SLICE_X62Y218        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    13.231 r  DIS_BUF/fresh_data1_carry__1/CO[2]
                         net (fo=13, routed)          0.613    13.844    ROM/fresh_data_reg[31][0]
    SLICE_X49Y214        LUT6 (Prop_lut6_I0_O)        0.128    13.972 r  ROM/fresh_data[31]_i_13/O
                         net (fo=1, routed)           0.491    14.463    ROM/fresh_data[31]_i_13_n_0
    SLICE_X50Y214        LUT6 (Prop_lut6_I3_O)        0.043    14.506 r  ROM/fresh_data[31]_i_4/O
                         net (fo=1, routed)           0.658    15.164    ROM/fresh_data[31]_i_4_n_0
    SLICE_X63Y216        LUT6 (Prop_lut6_I2_O)        0.043    15.207 r  ROM/fresh_data[31]_i_1/O
                         net (fo=32, routed)          0.334    15.541    DIS_BUF/E[0]
    SLICE_X62Y215        FDRE                                         r  DIS_BUF/fresh_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.068    18.186    DIS_BUF/clk_out1
    SLICE_X62Y215        FDRE                                         r  DIS_BUF/fresh_data_reg[0]/C
                         clock pessimism             -0.695    17.492    
                         clock uncertainty           -0.074    17.418    
    SLICE_X62Y215        FDRE (Setup_fdre_C_CE)      -0.178    17.240    DIS_BUF/fresh_data_reg[0]
  -------------------------------------------------------------------
                         required time                         17.240    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS_BUF/fresh_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.616ns  (logic 7.934ns (45.039%)  route 9.682ns (54.961%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 18.186 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.502    -2.075    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.123     0.048 r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.113    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     0.432 f  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=85, routed)          3.022     3.455    ROM/rom_data_o[19]
    SLICE_X65Y206        LUT4 (Prop_lut4_I0_O)        0.043     3.498 f  ROM/res0_i_105/O
                         net (fo=1, routed)           0.360     3.858    ROM/res0_i_105_n_0
    SLICE_X65Y206        LUT5 (Prop_lut5_I0_O)        0.043     3.901 f  ROM/res0_i_36/O
                         net (fo=32, routed)          0.774     4.675    cpu/REGS/res0
    SLICE_X80Y222        LUT6 (Prop_lut6_I5_O)        0.043     4.718 r  cpu/REGS/res0__0_i_4/O
                         net (fo=12, routed)          0.918     5.636    cpu/ALU/A[13]
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.879     8.515 r  cpu/ALU/res0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.515    cpu/ALU/res0__0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     9.592 r  cpu/ALU/res0__1/P[0]
                         net (fo=2, routed)           0.473    10.065    cpu/ALU/res0__1_n_105
    SLICE_X53Y215        LUT2 (Prop_lut2_I0_O)        0.043    10.108 r  cpu/ALU/rout[31][26]_i_43/O
                         net (fo=1, routed)           0.000    10.108    cpu/ALU/rout[31][26]_i_43_n_0
    SLICE_X53Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.375 r  cpu/ALU/rout_reg[31][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.375    cpu/ALU/rout_reg[31][26]_i_30_n_0
    SLICE_X53Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.428 r  cpu/ALU/rout_reg[31][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.428    cpu/ALU/rout_reg[31][26]_i_15_n_0
    SLICE_X53Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.594 r  cpu/ALU/rout_reg[31][26]_i_7/O[1]
                         net (fo=1, routed)           0.360    10.954    ROM/O[1]
    SLICE_X52Y217        LUT4 (Prop_lut4_I0_O)        0.131    11.085 r  ROM/rout[31][25]_i_14/O
                         net (fo=1, routed)           0.436    11.521    ROM/rout[31][25]_i_14_n_0
    SLICE_X46Y217        LUT5 (Prop_lut5_I0_O)        0.134    11.655 r  ROM/rout[31][25]_i_6/O
                         net (fo=1, routed)           0.245    11.900    ROM/rout[31][25]_i_6_n_0
    SLICE_X46Y216        LUT4 (Prop_lut4_I0_O)        0.043    11.943 r  ROM/rout[31][25]_i_3/O
                         net (fo=1, routed)           0.299    12.242    ROM/rout[31][25]_i_3_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I4_O)        0.043    12.285 r  ROM/MEM/rout[31][25]_i_1/O
                         net (fo=35, routed)          0.633    12.918    DIS_BUF/res[25]
    SLICE_X62Y218        LUT6 (Prop_lut6_I3_O)        0.043    12.961 r  DIS_BUF/fresh_data1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.961    DIS_BUF/fresh_data1_carry__1_i_3_n_0
    SLICE_X62Y218        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    13.231 r  DIS_BUF/fresh_data1_carry__1/CO[2]
                         net (fo=13, routed)          0.613    13.844    ROM/fresh_data_reg[31][0]
    SLICE_X49Y214        LUT6 (Prop_lut6_I0_O)        0.128    13.972 r  ROM/fresh_data[31]_i_13/O
                         net (fo=1, routed)           0.491    14.463    ROM/fresh_data[31]_i_13_n_0
    SLICE_X50Y214        LUT6 (Prop_lut6_I3_O)        0.043    14.506 r  ROM/fresh_data[31]_i_4/O
                         net (fo=1, routed)           0.658    15.164    ROM/fresh_data[31]_i_4_n_0
    SLICE_X63Y216        LUT6 (Prop_lut6_I2_O)        0.043    15.207 r  ROM/fresh_data[31]_i_1/O
                         net (fo=32, routed)          0.334    15.541    DIS_BUF/E[0]
    SLICE_X62Y215        FDRE                                         r  DIS_BUF/fresh_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.068    18.186    DIS_BUF/clk_out1
    SLICE_X62Y215        FDRE                                         r  DIS_BUF/fresh_data_reg[11]/C
                         clock pessimism             -0.695    17.492    
                         clock uncertainty           -0.074    17.418    
    SLICE_X62Y215        FDRE (Setup_fdre_C_CE)      -0.178    17.240    DIS_BUF/fresh_data_reg[11]
  -------------------------------------------------------------------
                         required time                         17.240    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS_BUF/fresh_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.616ns  (logic 7.934ns (45.039%)  route 9.682ns (54.961%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 18.186 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.502    -2.075    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.123     0.048 r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.113    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     0.432 f  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=85, routed)          3.022     3.455    ROM/rom_data_o[19]
    SLICE_X65Y206        LUT4 (Prop_lut4_I0_O)        0.043     3.498 f  ROM/res0_i_105/O
                         net (fo=1, routed)           0.360     3.858    ROM/res0_i_105_n_0
    SLICE_X65Y206        LUT5 (Prop_lut5_I0_O)        0.043     3.901 f  ROM/res0_i_36/O
                         net (fo=32, routed)          0.774     4.675    cpu/REGS/res0
    SLICE_X80Y222        LUT6 (Prop_lut6_I5_O)        0.043     4.718 r  cpu/REGS/res0__0_i_4/O
                         net (fo=12, routed)          0.918     5.636    cpu/ALU/A[13]
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.879     8.515 r  cpu/ALU/res0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.515    cpu/ALU/res0__0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     9.592 r  cpu/ALU/res0__1/P[0]
                         net (fo=2, routed)           0.473    10.065    cpu/ALU/res0__1_n_105
    SLICE_X53Y215        LUT2 (Prop_lut2_I0_O)        0.043    10.108 r  cpu/ALU/rout[31][26]_i_43/O
                         net (fo=1, routed)           0.000    10.108    cpu/ALU/rout[31][26]_i_43_n_0
    SLICE_X53Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.375 r  cpu/ALU/rout_reg[31][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.375    cpu/ALU/rout_reg[31][26]_i_30_n_0
    SLICE_X53Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.428 r  cpu/ALU/rout_reg[31][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.428    cpu/ALU/rout_reg[31][26]_i_15_n_0
    SLICE_X53Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.594 r  cpu/ALU/rout_reg[31][26]_i_7/O[1]
                         net (fo=1, routed)           0.360    10.954    ROM/O[1]
    SLICE_X52Y217        LUT4 (Prop_lut4_I0_O)        0.131    11.085 r  ROM/rout[31][25]_i_14/O
                         net (fo=1, routed)           0.436    11.521    ROM/rout[31][25]_i_14_n_0
    SLICE_X46Y217        LUT5 (Prop_lut5_I0_O)        0.134    11.655 r  ROM/rout[31][25]_i_6/O
                         net (fo=1, routed)           0.245    11.900    ROM/rout[31][25]_i_6_n_0
    SLICE_X46Y216        LUT4 (Prop_lut4_I0_O)        0.043    11.943 r  ROM/rout[31][25]_i_3/O
                         net (fo=1, routed)           0.299    12.242    ROM/rout[31][25]_i_3_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I4_O)        0.043    12.285 r  ROM/MEM/rout[31][25]_i_1/O
                         net (fo=35, routed)          0.633    12.918    DIS_BUF/res[25]
    SLICE_X62Y218        LUT6 (Prop_lut6_I3_O)        0.043    12.961 r  DIS_BUF/fresh_data1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.961    DIS_BUF/fresh_data1_carry__1_i_3_n_0
    SLICE_X62Y218        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    13.231 r  DIS_BUF/fresh_data1_carry__1/CO[2]
                         net (fo=13, routed)          0.613    13.844    ROM/fresh_data_reg[31][0]
    SLICE_X49Y214        LUT6 (Prop_lut6_I0_O)        0.128    13.972 r  ROM/fresh_data[31]_i_13/O
                         net (fo=1, routed)           0.491    14.463    ROM/fresh_data[31]_i_13_n_0
    SLICE_X50Y214        LUT6 (Prop_lut6_I3_O)        0.043    14.506 r  ROM/fresh_data[31]_i_4/O
                         net (fo=1, routed)           0.658    15.164    ROM/fresh_data[31]_i_4_n_0
    SLICE_X63Y216        LUT6 (Prop_lut6_I2_O)        0.043    15.207 r  ROM/fresh_data[31]_i_1/O
                         net (fo=32, routed)          0.334    15.541    DIS_BUF/E[0]
    SLICE_X62Y215        FDRE                                         r  DIS_BUF/fresh_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.068    18.186    DIS_BUF/clk_out1
    SLICE_X62Y215        FDRE                                         r  DIS_BUF/fresh_data_reg[16]/C
                         clock pessimism             -0.695    17.492    
                         clock uncertainty           -0.074    17.418    
    SLICE_X62Y215        FDRE (Setup_fdre_C_CE)      -0.178    17.240    DIS_BUF/fresh_data_reg[16]
  -------------------------------------------------------------------
                         required time                         17.240    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS_BUF/fresh_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.616ns  (logic 7.934ns (45.039%)  route 9.682ns (54.961%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 18.186 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.502    -2.075    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.123     0.048 r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.113    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     0.432 f  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=85, routed)          3.022     3.455    ROM/rom_data_o[19]
    SLICE_X65Y206        LUT4 (Prop_lut4_I0_O)        0.043     3.498 f  ROM/res0_i_105/O
                         net (fo=1, routed)           0.360     3.858    ROM/res0_i_105_n_0
    SLICE_X65Y206        LUT5 (Prop_lut5_I0_O)        0.043     3.901 f  ROM/res0_i_36/O
                         net (fo=32, routed)          0.774     4.675    cpu/REGS/res0
    SLICE_X80Y222        LUT6 (Prop_lut6_I5_O)        0.043     4.718 r  cpu/REGS/res0__0_i_4/O
                         net (fo=12, routed)          0.918     5.636    cpu/ALU/A[13]
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.879     8.515 r  cpu/ALU/res0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.515    cpu/ALU/res0__0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     9.592 r  cpu/ALU/res0__1/P[0]
                         net (fo=2, routed)           0.473    10.065    cpu/ALU/res0__1_n_105
    SLICE_X53Y215        LUT2 (Prop_lut2_I0_O)        0.043    10.108 r  cpu/ALU/rout[31][26]_i_43/O
                         net (fo=1, routed)           0.000    10.108    cpu/ALU/rout[31][26]_i_43_n_0
    SLICE_X53Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.375 r  cpu/ALU/rout_reg[31][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.375    cpu/ALU/rout_reg[31][26]_i_30_n_0
    SLICE_X53Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.428 r  cpu/ALU/rout_reg[31][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.428    cpu/ALU/rout_reg[31][26]_i_15_n_0
    SLICE_X53Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.594 r  cpu/ALU/rout_reg[31][26]_i_7/O[1]
                         net (fo=1, routed)           0.360    10.954    ROM/O[1]
    SLICE_X52Y217        LUT4 (Prop_lut4_I0_O)        0.131    11.085 r  ROM/rout[31][25]_i_14/O
                         net (fo=1, routed)           0.436    11.521    ROM/rout[31][25]_i_14_n_0
    SLICE_X46Y217        LUT5 (Prop_lut5_I0_O)        0.134    11.655 r  ROM/rout[31][25]_i_6/O
                         net (fo=1, routed)           0.245    11.900    ROM/rout[31][25]_i_6_n_0
    SLICE_X46Y216        LUT4 (Prop_lut4_I0_O)        0.043    11.943 r  ROM/rout[31][25]_i_3/O
                         net (fo=1, routed)           0.299    12.242    ROM/rout[31][25]_i_3_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I4_O)        0.043    12.285 r  ROM/MEM/rout[31][25]_i_1/O
                         net (fo=35, routed)          0.633    12.918    DIS_BUF/res[25]
    SLICE_X62Y218        LUT6 (Prop_lut6_I3_O)        0.043    12.961 r  DIS_BUF/fresh_data1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.961    DIS_BUF/fresh_data1_carry__1_i_3_n_0
    SLICE_X62Y218        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    13.231 r  DIS_BUF/fresh_data1_carry__1/CO[2]
                         net (fo=13, routed)          0.613    13.844    ROM/fresh_data_reg[31][0]
    SLICE_X49Y214        LUT6 (Prop_lut6_I0_O)        0.128    13.972 r  ROM/fresh_data[31]_i_13/O
                         net (fo=1, routed)           0.491    14.463    ROM/fresh_data[31]_i_13_n_0
    SLICE_X50Y214        LUT6 (Prop_lut6_I3_O)        0.043    14.506 r  ROM/fresh_data[31]_i_4/O
                         net (fo=1, routed)           0.658    15.164    ROM/fresh_data[31]_i_4_n_0
    SLICE_X63Y216        LUT6 (Prop_lut6_I2_O)        0.043    15.207 r  ROM/fresh_data[31]_i_1/O
                         net (fo=32, routed)          0.334    15.541    DIS_BUF/E[0]
    SLICE_X62Y215        FDRE                                         r  DIS_BUF/fresh_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.068    18.186    DIS_BUF/clk_out1
    SLICE_X62Y215        FDRE                                         r  DIS_BUF/fresh_data_reg[20]/C
                         clock pessimism             -0.695    17.492    
                         clock uncertainty           -0.074    17.418    
    SLICE_X62Y215        FDRE (Setup_fdre_C_CE)      -0.178    17.240    DIS_BUF/fresh_data_reg[20]
  -------------------------------------------------------------------
                         required time                         17.240    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS_BUF/fresh_data_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.616ns  (logic 7.934ns (45.039%)  route 9.682ns (54.961%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 18.186 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.502    -2.075    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.123     0.048 r  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.113    ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.319     0.432 f  ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=85, routed)          3.022     3.455    ROM/rom_data_o[19]
    SLICE_X65Y206        LUT4 (Prop_lut4_I0_O)        0.043     3.498 f  ROM/res0_i_105/O
                         net (fo=1, routed)           0.360     3.858    ROM/res0_i_105_n_0
    SLICE_X65Y206        LUT5 (Prop_lut5_I0_O)        0.043     3.901 f  ROM/res0_i_36/O
                         net (fo=32, routed)          0.774     4.675    cpu/REGS/res0
    SLICE_X80Y222        LUT6 (Prop_lut6_I5_O)        0.043     4.718 r  cpu/REGS/res0__0_i_4/O
                         net (fo=12, routed)          0.918     5.636    cpu/ALU/A[13]
    DSP48_X2Y85          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.879     8.515 r  cpu/ALU/res0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.515    cpu/ALU/res0__0_n_106
    DSP48_X2Y86          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     9.592 r  cpu/ALU/res0__1/P[0]
                         net (fo=2, routed)           0.473    10.065    cpu/ALU/res0__1_n_105
    SLICE_X53Y215        LUT2 (Prop_lut2_I0_O)        0.043    10.108 r  cpu/ALU/rout[31][26]_i_43/O
                         net (fo=1, routed)           0.000    10.108    cpu/ALU/rout[31][26]_i_43_n_0
    SLICE_X53Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.375 r  cpu/ALU/rout_reg[31][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.375    cpu/ALU/rout_reg[31][26]_i_30_n_0
    SLICE_X53Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.428 r  cpu/ALU/rout_reg[31][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.428    cpu/ALU/rout_reg[31][26]_i_15_n_0
    SLICE_X53Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.594 r  cpu/ALU/rout_reg[31][26]_i_7/O[1]
                         net (fo=1, routed)           0.360    10.954    ROM/O[1]
    SLICE_X52Y217        LUT4 (Prop_lut4_I0_O)        0.131    11.085 r  ROM/rout[31][25]_i_14/O
                         net (fo=1, routed)           0.436    11.521    ROM/rout[31][25]_i_14_n_0
    SLICE_X46Y217        LUT5 (Prop_lut5_I0_O)        0.134    11.655 r  ROM/rout[31][25]_i_6/O
                         net (fo=1, routed)           0.245    11.900    ROM/rout[31][25]_i_6_n_0
    SLICE_X46Y216        LUT4 (Prop_lut4_I0_O)        0.043    11.943 r  ROM/rout[31][25]_i_3/O
                         net (fo=1, routed)           0.299    12.242    ROM/rout[31][25]_i_3_n_0
    SLICE_X46Y216        LUT6 (Prop_lut6_I4_O)        0.043    12.285 r  ROM/MEM/rout[31][25]_i_1/O
                         net (fo=35, routed)          0.633    12.918    DIS_BUF/res[25]
    SLICE_X62Y218        LUT6 (Prop_lut6_I3_O)        0.043    12.961 r  DIS_BUF/fresh_data1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.961    DIS_BUF/fresh_data1_carry__1_i_3_n_0
    SLICE_X62Y218        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.270    13.231 r  DIS_BUF/fresh_data1_carry__1/CO[2]
                         net (fo=13, routed)          0.613    13.844    ROM/fresh_data_reg[31][0]
    SLICE_X49Y214        LUT6 (Prop_lut6_I0_O)        0.128    13.972 r  ROM/fresh_data[31]_i_13/O
                         net (fo=1, routed)           0.491    14.463    ROM/fresh_data[31]_i_13_n_0
    SLICE_X50Y214        LUT6 (Prop_lut6_I3_O)        0.043    14.506 r  ROM/fresh_data[31]_i_4/O
                         net (fo=1, routed)           0.658    15.164    ROM/fresh_data[31]_i_4_n_0
    SLICE_X63Y216        LUT6 (Prop_lut6_I2_O)        0.043    15.207 r  ROM/fresh_data[31]_i_1/O
                         net (fo=32, routed)          0.334    15.541    DIS_BUF/E[0]
    SLICE_X62Y215        FDRE                                         r  DIS_BUF/fresh_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        1.068    18.186    DIS_BUF/clk_out1
    SLICE_X62Y215        FDRE                                         r  DIS_BUF/fresh_data_reg[29]/C
                         clock pessimism             -0.695    17.492    
                         clock uncertainty           -0.074    17.418    
    SLICE_X62Y215        FDRE (Setup_fdre_C_CE)      -0.178    17.240    DIS_BUF/fresh_data_reg[29]
  -------------------------------------------------------------------
                         required time                         17.240    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                  1.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cpu/PC/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/PC/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.264ns (62.020%)  route 0.162ns (37.980%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.542    -0.641    cpu/PC/clk_out1
    SLICE_X66Y199        FDRE                                         r  cpu/PC/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y199        FDRE (Prop_fdre_C_Q)         0.118    -0.523 r  cpu/PC/pc_reg[4]/Q
                         net (fo=66, routed)          0.161    -0.362    ROM/addra[2]
    SLICE_X66Y199        LUT6 (Prop_lut6_I0_O)        0.028    -0.334 r  ROM/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    -0.334    ROM/pc[1]_i_4_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.257 r  ROM/pc_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.256    ROM/pc_reg[1]_i_2_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.215 r  ROM/pc_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.215    cpu/PC/pc_reg[8]_0[0]
    SLICE_X66Y200        FDRE                                         r  cpu/PC/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.733    -0.700    cpu/PC/clk_out1
    SLICE_X66Y200        FDRE                                         r  cpu/PC/pc_reg[5]/C
                         clock pessimism              0.251    -0.450    
    SLICE_X66Y200        FDRE (Hold_fdre_C_D)         0.092    -0.358    cpu/PC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cpu/PC/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/PC/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.276ns (63.061%)  route 0.162ns (36.939%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.542    -0.641    cpu/PC/clk_out1
    SLICE_X66Y199        FDRE                                         r  cpu/PC/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y199        FDRE (Prop_fdre_C_Q)         0.118    -0.523 r  cpu/PC/pc_reg[4]/Q
                         net (fo=66, routed)          0.161    -0.362    ROM/addra[2]
    SLICE_X66Y199        LUT6 (Prop_lut6_I0_O)        0.028    -0.334 r  ROM/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    -0.334    ROM/pc[1]_i_4_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.257 r  ROM/pc_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.256    ROM/pc_reg[1]_i_2_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.203 r  ROM/pc_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    cpu/PC/pc_reg[8]_0[2]
    SLICE_X66Y200        FDRE                                         r  cpu/PC/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.733    -0.700    cpu/PC/clk_out1
    SLICE_X66Y200        FDRE                                         r  cpu/PC/pc_reg[7]/C
                         clock pessimism              0.251    -0.450    
    SLICE_X66Y200        FDRE (Hold_fdre_C_D)         0.092    -0.358    cpu/PC/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bit_ext/RAM_bit_extensionl/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bit_ext/RAM_bit_extensionl/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.612%)  route 0.098ns (49.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.563    -0.620    bit_ext/RAM_bit_extensionl/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y229        FDRE                                         r  bit_ext/RAM_bit_extensionl/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y229        FDRE (Prop_fdre_C_Q)         0.100    -0.520 r  bit_ext/RAM_bit_extensionl/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.422    bit_ext/RAM_bit_extensionl/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X24Y229        FDRE                                         r  bit_ext/RAM_bit_extensionl/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.766    -0.667    bit_ext/RAM_bit_extensionl/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y229        FDRE                                         r  bit_ext/RAM_bit_extensionl/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.048    -0.620    
    SLICE_X24Y229        FDRE (Hold_fdre_C_D)         0.038    -0.582    bit_ext/RAM_bit_extensionl/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bit_ext/RAM_bit_extension4/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bit_ext/RAM_bit_extension4/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.612%)  route 0.098ns (49.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.569    -0.614    bit_ext/RAM_bit_extension4/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y212        FDRE                                         r  bit_ext/RAM_bit_extension4/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDRE (Prop_fdre_C_Q)         0.100    -0.514 r  bit_ext/RAM_bit_extension4/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.416    bit_ext/RAM_bit_extension4/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X24Y212        FDRE                                         r  bit_ext/RAM_bit_extension4/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.773    -0.660    bit_ext/RAM_bit_extension4/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y212        FDRE                                         r  bit_ext/RAM_bit_extension4/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.047    -0.614    
    SLICE_X24Y212        FDRE (Hold_fdre_C_D)         0.038    -0.576    bit_ext/RAM_bit_extension4/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cpu/PC/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/PC/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.283ns (63.643%)  route 0.162ns (36.357%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.542    -0.641    cpu/PC/clk_out1
    SLICE_X66Y199        FDRE                                         r  cpu/PC/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y199        FDRE (Prop_fdre_C_Q)         0.118    -0.523 r  cpu/PC/pc_reg[4]/Q
                         net (fo=66, routed)          0.161    -0.362    ROM/addra[2]
    SLICE_X66Y199        LUT6 (Prop_lut6_I0_O)        0.028    -0.334 r  ROM/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    -0.334    ROM/pc[1]_i_4_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.257 r  ROM/pc_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.256    ROM/pc_reg[1]_i_2_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.196 r  ROM/pc_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.196    cpu/PC/pc_reg[8]_0[1]
    SLICE_X66Y200        FDRE                                         r  cpu/PC/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.733    -0.700    cpu/PC/clk_out1
    SLICE_X66Y200        FDRE                                         r  cpu/PC/pc_reg[6]/C
                         clock pessimism              0.251    -0.450    
    SLICE_X66Y200        FDRE (Hold_fdre_C_D)         0.092    -0.358    cpu/PC/pc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DIS_BUF/fresh_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.130ns (47.951%)  route 0.141ns (52.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.524    -0.659    DIS_BUF/clk_out1
    SLICE_X63Y215        FDRE                                         r  DIS_BUF/fresh_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y215        FDRE (Prop_fdre_C_Q)         0.100    -0.559 r  DIS_BUF/fresh_data_reg[21]/Q
                         net (fo=2, routed)           0.141    -0.417    DIS_BUF/dis_res[21]
    SLICE_X60Y215        LUT3 (Prop_lut3_I0_O)        0.030    -0.387 r  DIS_BUF/digit3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.387    DIS/digit3_reg[3]_0[1]
    SLICE_X60Y215        FDRE                                         r  DIS/digit3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.727    -0.706    DIS/clk_out1
    SLICE_X60Y215        FDRE                                         r  DIS/digit3_reg[1]/C
                         clock pessimism              0.078    -0.629    
    SLICE_X60Y215        FDRE (Hold_fdre_C_D)         0.075    -0.554    DIS/digit3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.644ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.589    -0.594    bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X23Y196        FDRE                                         r  bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.494 r  bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.107    -0.386    bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X23Y196        FDRE                                         r  bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.789    -0.644    bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X23Y196        FDRE                                         r  bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.051    -0.594    
    SLICE_X23Y196        FDRE (Hold_fdre_C_D)         0.040    -0.554    bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cpu/PC/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/PC/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.290ns (64.206%)  route 0.162ns (35.794%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.542    -0.641    cpu/PC/clk_out1
    SLICE_X66Y199        FDRE                                         r  cpu/PC/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y199        FDRE (Prop_fdre_C_Q)         0.118    -0.523 r  cpu/PC/pc_reg[4]/Q
                         net (fo=66, routed)          0.161    -0.362    ROM/addra[2]
    SLICE_X66Y199        LUT6 (Prop_lut6_I0_O)        0.028    -0.334 r  ROM/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    -0.334    ROM/pc[1]_i_4_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.257 r  ROM/pc_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.256    ROM/pc_reg[1]_i_2_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067    -0.189 r  ROM/pc_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    cpu/PC/pc_reg[8]_0[3]
    SLICE_X66Y200        FDRE                                         r  cpu/PC/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.733    -0.700    cpu/PC/clk_out1
    SLICE_X66Y200        FDRE                                         r  cpu/PC/pc_reg[8]/C
                         clock pessimism              0.251    -0.450    
    SLICE_X66Y200        FDRE (Hold_fdre_C_D)         0.092    -0.358    cpu/PC/pc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.644ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.589    -0.594    bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X23Y196        FDRE                                         r  bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.494 r  bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.386    bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X23Y196        FDRE                                         r  bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.789    -0.644    bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X23Y196        FDRE                                         r  bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.051    -0.594    
    SLICE_X23Y196        FDRE (Hold_fdre_C_D)         0.038    -0.556    bit_ext/RAM_bit_extension4/RAM_word_extensionl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cpu/PC/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/PC/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.291ns (64.285%)  route 0.162ns (35.715%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.542    -0.641    cpu/PC/clk_out1
    SLICE_X66Y199        FDRE                                         r  cpu/PC/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y199        FDRE (Prop_fdre_C_Q)         0.118    -0.523 r  cpu/PC/pc_reg[4]/Q
                         net (fo=66, routed)          0.161    -0.362    ROM/addra[2]
    SLICE_X66Y199        LUT6 (Prop_lut6_I0_O)        0.028    -0.334 r  ROM/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    -0.334    ROM/pc[1]_i_4_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.257 r  ROM/pc_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.256    ROM/pc_reg[1]_i_2_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.229 r  ROM/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.229    ROM/pc_reg[5]_i_1_n_0
    SLICE_X66Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.188 r  ROM/pc_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.188    cpu/PC/pc_reg[12]_0[0]
    SLICE_X66Y201        FDRE                                         r  cpu/PC/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1440, routed)        0.733    -0.700    cpu/PC/clk_out1
    SLICE_X66Y201        FDRE                                         r  cpu/PC/pc_reg[9]/C
                         clock pessimism              0.251    -0.450    
    SLICE_X66Y201        FDRE (Hold_fdre_C_D)         0.092    -0.358    cpu/PC/pc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X4Y33     ROM/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X0Y25     ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X1Y23     ROM/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y33     ROM/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X4Y34     ROM/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X1Y48     ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X1Y24     ROM/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X4Y31     ROM/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X2Y20     ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X1Y49     ROM/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X65Y205    cpu/PC/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X65Y205    cpu/PC/iswrite_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X79Y218    cpu/REGS/rout_reg[13][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X78Y222    cpu/REGS/rout_reg[3][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X78Y222    cpu/REGS/rout_reg[3][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X79Y222    cpu/REGS/rout_reg[6][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X79Y222    cpu/REGS/rout_reg[6][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X65Y205    cpu/PC/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X65Y205    cpu/PC/iswrite_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X73Y213    cpu/REGS/rout_reg[0][19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y230     DIS/ans_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y230     DIS/ans_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y120     DIS/ans_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X8Y149     bit_ext/RAM_bit_extension3/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X8Y149     bit_ext/RAM_bit_extension3/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X8Y149     bit_ext/RAM_bit_extension3/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X8Y149     bit_ext/RAM_bit_extension3/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X66Y199    cpu/PC/pc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X66Y199    cpu/PC/pc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X66Y199    cpu/PC/pc_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT



