Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:87]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider1
Compiling module xil_defaultlib.rgb2hsv
Compiling module xil_defaultlib.rgb2hsv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rgb2hsv_tb_behav
