// Seed: 1242841288
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd6,
    parameter id_2 = 32'd64
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  inout wire _id_1;
  wire id_3, id_4;
  module_0 modCall_1 ();
  wire [id_2 : 1 'b0] id_5;
  assign id_1 = id_2;
  logic [-1 : id_1] id_6, id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_6;
  assign id_5 = id_2;
endmodule
