# Exams/m2014 q4i
- 来源：[Exams/m2014 q4i - HDLBits](https://hdlbits.01xz.net/wiki/Exams/m2014_q4i)

### Problem Statement
Implement the following circuit:

[![](https://hdlbits.01xz.net/mw/images/5/54/Exams_m2014q4i.png)](https://hdlbits.01xz.net/wiki/File:Exams_m2014q4i.png)

### My Solution

```Verilog
module top_module (
    output out);

    assign out = 1'b0;
    
endmodule
```