{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653554170527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653554170534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 01:36:10 2022 " "Processing started: Thu May 26 01:36:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653554170534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554170534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554170534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653554171291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653554171291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenwipe_control.sv 2 2 " "Found 2 design units, including 2 entities, in source file screenwipe_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screenWipe_Control " "Found entity 1: screenWipe_Control" {  } { { "screenWipe_Control.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Control.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181865 ""} { "Info" "ISGN_ENTITY_NAME" "2 reset_routine_testbench " "Found entity 2: reset_routine_testbench" {  } { { "screenWipe_Control.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Control.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "VGA Buffer/video_driver.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleoutput.sv 2 2 " "Found 2 design units, including 2 entities, in source file singleoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singleOutput " "Found entity 1: singleOutput" {  } { { "singleOutput.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/singleOutput.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181873 ""} { "Info" "ISGN_ENTITY_NAME" "2 singleOutput_testbench " "Found entity 2: singleOutput_testbench" {  } { { "singleOutput.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/singleOutput.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181873 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reset_routine.sv " "Can't analyze file -- file reset_routine.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1653554181881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_drawer.sv 2 2 " "Found 2 design units, including 2 entities, in source file line_drawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_drawer " "Found entity 1: line_drawer" {  } { { "line_drawer.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181884 ""} { "Info" "ISGN_ENTITY_NAME" "2 line_drawer_testbench " "Found entity 2: line_drawer_testbench" {  } { { "line_drawer.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawline_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawline_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawLine_datapath " "Found entity 1: drawLine_datapath" {  } { { "drawLine_datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/drawLine_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawline_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawline_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawLine_control " "Found entity 1: drawLine_control" {  } { { "drawLine_control.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/drawLine_control.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/clock25_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/clock25_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL " "Found entity 1: CLOCK25_PLL" {  } { { "VGA Buffer/CLOCK25_PLL.v" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/clock25_pll/clock25_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/clock25_pll/clock25_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL_0002 " "Found entity 1: CLOCK25_PLL_0002" {  } { { "VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "VGA Buffer/altera_up_avalon_video_vga_timing.v" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenwipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file screenwipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screenWipe " "Found entity 1: screenWipe" {  } { { "screenWipe.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playercontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file playercontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerControl " "Found entity 1: playerControl" {  } { { "playerControl.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenwipe_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file screenwipe_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screenWipe_Datapath " "Found entity 1: screenWipe_Datapath" {  } { { "screenWipe_Datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554181903 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkSelect DE1_SoC.sv(26) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(26): created implicit net for \"clkSelect\"" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554181904 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y0_CSW DE1_SoC.sv(46) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(46): created implicit net for \"y0_CSW\"" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554181904 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE1_SoC.sv(46) " "Verilog HDL Instantiation warning at DE1_SoC.sv(46): instance has no name" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653554181905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653554181965 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y0_SCW DE1_SoC.sv(35) " "Verilog HDL warning at DE1_SoC.sv(35): object y0_SCW used but never assigned" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1653554181966 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC.sv(48) " "Verilog HDL assignment warning at DE1_SoC.sv(48): truncated value with size 32 to match size of target (10)" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554181967 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DE1_SoC.sv(49) " "Verilog HDL assignment warning at DE1_SoC.sv(49): truncated value with size 32 to match size of target (9)" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554181967 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC.sv(50) " "Verilog HDL assignment warning at DE1_SoC.sv(50): truncated value with size 32 to match size of target (10)" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554181967 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DE1_SoC.sv(51) " "Verilog HDL assignment warning at DE1_SoC.sv(51): truncated value with size 32 to match size of target (9)" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554181967 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y0_SCW 0 DE1_SoC.sv(35) " "Net \"y0_SCW\" at DE1_SoC.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653554181968 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(4) " "Output port \"LEDR\" at DE1_SoC.sv(4) has no driver" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653554181968 "|DE1_SoC"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider.sv 1 1 " "Using design file clock_divider.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/clock_divider.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554181999 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653554181999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "VGA Buffer/DE1_SoC.sv" "cdiv" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554181999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenWipe screenWipe:comb_16 " "Elaborating entity \"screenWipe\" for hierarchy \"screenWipe:comb_16\"" {  } { { "VGA Buffer/DE1_SoC.sv" "comb_16" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554182001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenWipe_Control screenWipe:comb_16\|screenWipe_Control:c_unit " "Elaborating entity \"screenWipe_Control\" for hierarchy \"screenWipe:comb_16\|screenWipe_Control:c_unit\"" {  } { { "screenWipe.sv" "c_unit" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554182008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 screenWipe_Control.sv(39) " "Verilog HDL assignment warning at screenWipe_Control.sv(39): truncated value with size 32 to match size of target (9)" {  } { { "screenWipe_Control.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Control.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554182020 "|DE1_SoC|screenWipe:comb_16|screenWipe_Control:c_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenWipe_Datapath screenWipe:comb_16\|screenWipe_Datapath:d_unit " "Elaborating entity \"screenWipe_Datapath\" for hierarchy \"screenWipe:comb_16\|screenWipe_Datapath:d_unit\"" {  } { { "screenWipe.sv" "d_unit" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554182021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 screenWipe_Datapath.sv(17) " "Verilog HDL assignment warning at screenWipe_Datapath.sv(17): truncated value with size 32 to match size of target (9)" {  } { { "screenWipe_Datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Datapath.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554182021 "|DE1_SoC|screenWipe:comb_16|screenWipe_Datapath:d_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 screenWipe_Datapath.sv(18) " "Verilog HDL assignment warning at screenWipe_Datapath.sv(18): truncated value with size 32 to match size of target (9)" {  } { { "screenWipe_Datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/screenWipe_Datapath.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554182022 "|DE1_SoC|screenWipe:comb_16|screenWipe_Datapath:d_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_drawer line_drawer:draw_unit " "Elaborating entity \"line_drawer\" for hierarchy \"line_drawer:draw_unit\"" {  } { { "VGA Buffer/DE1_SoC.sv" "draw_unit" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554182040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawLine_control line_drawer:draw_unit\|drawLine_control:c_unit " "Elaborating entity \"drawLine_control\" for hierarchy \"line_drawer:draw_unit\|drawLine_control:c_unit\"" {  } { { "line_drawer.sv" "c_unit" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554182047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawLine_datapath line_drawer:draw_unit\|drawLine_datapath:d_unit " "Elaborating entity \"drawLine_datapath\" for hierarchy \"line_drawer:draw_unit\|drawLine_datapath:d_unit\"" {  } { { "line_drawer.sv" "d_unit" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554182050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 drawLine_datapath.sv(74) " "Verilog HDL assignment warning at drawLine_datapath.sv(74): truncated value with size 32 to match size of target (11)" {  } { { "drawLine_datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/drawLine_datapath.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554182051 "|DE1_SoC|line_drawer:draw_unit|drawLine_datapath:d_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 drawLine_datapath.sv(77) " "Verilog HDL assignment warning at drawLine_datapath.sv(77): truncated value with size 11 to match size of target (10)" {  } { { "drawLine_datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/drawLine_datapath.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554182051 "|DE1_SoC|line_drawer:draw_unit|drawLine_datapath:d_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 drawLine_datapath.sv(78) " "Verilog HDL assignment warning at drawLine_datapath.sv(78): truncated value with size 11 to match size of target (9)" {  } { { "drawLine_datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/drawLine_datapath.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554182052 "|DE1_SoC|line_drawer:draw_unit|drawLine_datapath:d_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 drawLine_datapath.sv(85) " "Verilog HDL assignment warning at drawLine_datapath.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "drawLine_datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/drawLine_datapath.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554182052 "|DE1_SoC|line_drawer:draw_unit|drawLine_datapath:d_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 drawLine_datapath.sv(95) " "Verilog HDL assignment warning at drawLine_datapath.sv(95): truncated value with size 32 to match size of target (11)" {  } { { "drawLine_datapath.sv" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/drawLine_datapath.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653554182052 "|DE1_SoC|line_drawer:draw_unit|drawLine_datapath:d_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver video_driver:v1 " "Elaborating entity \"video_driver\" for hierarchy \"video_driver:v1\"" {  } { { "VGA Buffer/DE1_SoC.sv" "v1" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554182068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK25_PLL video_driver:v1\|CLOCK25_PLL:c25_gen " "Elaborating entity \"CLOCK25_PLL\" for hierarchy \"video_driver:v1\|CLOCK25_PLL:c25_gen\"" {  } { { "VGA Buffer/video_driver.sv" "c25_gen" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554182084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK25_PLL_0002 video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst " "Elaborating entity \"CLOCK25_PLL_0002\" for hierarchy \"video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\"" {  } { { "VGA Buffer/CLOCK25_PLL.v" "clock25_pll_inst" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554182086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v" "altera_pll_i" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554182130 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1653554182133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554182133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653554182133 ""}  } { { "VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653554182133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing video_driver:v1\|altera_up_avalon_video_vga_timing:video " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"video_driver:v1\|altera_up_avalon_video_vga_timing:video\"" {  } { { "VGA Buffer/video_driver.sv" "video" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554182136 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[7\] g\[7\] " "Net \"x\[7\]\", which fans out to \"g\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|x\[7\] " "Net is fed by \"line_drawer:draw_unit\|x\[7\]\"" {  } { { "line_drawer.sv" "x\[7\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|x\[7\] " "Net is fed by \"video_driver:v1\|x\[7\]\"" {  } { { "VGA Buffer/video_driver.sv" "x\[7\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "x\[7\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 19 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "g\[7\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[6\] g\[6\] " "Net \"x\[6\]\", which fans out to \"g\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|x\[6\] " "Net is fed by \"line_drawer:draw_unit\|x\[6\]\"" {  } { { "line_drawer.sv" "x\[6\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|x\[6\] " "Net is fed by \"video_driver:v1\|x\[6\]\"" {  } { { "VGA Buffer/video_driver.sv" "x\[6\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "x\[6\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 19 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "g\[6\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[5\] g\[5\] " "Net \"x\[5\]\", which fans out to \"g\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|x\[5\] " "Net is fed by \"line_drawer:draw_unit\|x\[5\]\"" {  } { { "line_drawer.sv" "x\[5\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|x\[5\] " "Net is fed by \"video_driver:v1\|x\[5\]\"" {  } { { "VGA Buffer/video_driver.sv" "x\[5\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "x\[5\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 19 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "g\[5\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[4\] g\[4\] " "Net \"x\[4\]\", which fans out to \"g\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|x\[4\] " "Net is fed by \"line_drawer:draw_unit\|x\[4\]\"" {  } { { "line_drawer.sv" "x\[4\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|x\[4\] " "Net is fed by \"video_driver:v1\|x\[4\]\"" {  } { { "VGA Buffer/video_driver.sv" "x\[4\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "x\[4\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 19 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "g\[4\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[3\] g\[3\] " "Net \"x\[3\]\", which fans out to \"g\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|x\[3\] " "Net is fed by \"line_drawer:draw_unit\|x\[3\]\"" {  } { { "line_drawer.sv" "x\[3\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|x\[3\] " "Net is fed by \"video_driver:v1\|x\[3\]\"" {  } { { "VGA Buffer/video_driver.sv" "x\[3\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "x\[3\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 19 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "g\[3\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[2\] g\[2\] " "Net \"x\[2\]\", which fans out to \"g\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|x\[2\] " "Net is fed by \"line_drawer:draw_unit\|x\[2\]\"" {  } { { "line_drawer.sv" "x\[2\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|x\[2\] " "Net is fed by \"video_driver:v1\|x\[2\]\"" {  } { { "VGA Buffer/video_driver.sv" "x\[2\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "x\[2\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 19 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "g\[2\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[1\] g\[1\] " "Net \"x\[1\]\", which fans out to \"g\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|x\[1\] " "Net is fed by \"line_drawer:draw_unit\|x\[1\]\"" {  } { { "line_drawer.sv" "x\[1\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|x\[1\] " "Net is fed by \"video_driver:v1\|x\[1\]\"" {  } { { "VGA Buffer/video_driver.sv" "x\[1\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "x\[1\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 19 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "g\[1\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[0\] g\[0\] " "Net \"x\[0\]\", which fans out to \"g\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|x\[0\] " "Net is fed by \"line_drawer:draw_unit\|x\[0\]\"" {  } { { "line_drawer.sv" "x\[0\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|x\[0\] " "Net is fed by \"video_driver:v1\|x\[0\]\"" {  } { { "VGA Buffer/video_driver.sv" "x\[0\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "x\[0\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 19 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "g\[0\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "y\[7\] b\[7\] " "Net \"y\[7\]\", which fans out to \"b\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|y\[7\] " "Net is fed by \"line_drawer:draw_unit\|y\[7\]\"" {  } { { "line_drawer.sv" "y\[7\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|y\[7\] " "Net is fed by \"video_driver:v1\|y\[7\]\"" {  } { { "VGA Buffer/video_driver.sv" "y\[7\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "y\[7\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 20 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "b\[7\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "y\[6\] b\[6\] " "Net \"y\[6\]\", which fans out to \"b\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|y\[6\] " "Net is fed by \"line_drawer:draw_unit\|y\[6\]\"" {  } { { "line_drawer.sv" "y\[6\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|y\[6\] " "Net is fed by \"video_driver:v1\|y\[6\]\"" {  } { { "VGA Buffer/video_driver.sv" "y\[6\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "y\[6\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 20 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "b\[6\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "y\[5\] b\[5\] " "Net \"y\[5\]\", which fans out to \"b\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|y\[5\] " "Net is fed by \"line_drawer:draw_unit\|y\[5\]\"" {  } { { "line_drawer.sv" "y\[5\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|y\[5\] " "Net is fed by \"video_driver:v1\|y\[5\]\"" {  } { { "VGA Buffer/video_driver.sv" "y\[5\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "y\[5\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 20 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "b\[5\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "y\[4\] b\[4\] " "Net \"y\[4\]\", which fans out to \"b\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|y\[4\] " "Net is fed by \"line_drawer:draw_unit\|y\[4\]\"" {  } { { "line_drawer.sv" "y\[4\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|y\[4\] " "Net is fed by \"video_driver:v1\|y\[4\]\"" {  } { { "VGA Buffer/video_driver.sv" "y\[4\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "y\[4\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 20 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "b\[4\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "y\[3\] b\[3\] " "Net \"y\[3\]\", which fans out to \"b\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|y\[3\] " "Net is fed by \"line_drawer:draw_unit\|y\[3\]\"" {  } { { "line_drawer.sv" "y\[3\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|y\[3\] " "Net is fed by \"video_driver:v1\|y\[3\]\"" {  } { { "VGA Buffer/video_driver.sv" "y\[3\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182232 ""}  } { { "VGA Buffer/DE1_SoC.sv" "y\[3\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 20 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "b\[3\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182232 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "y\[2\] b\[2\] " "Net \"y\[2\]\", which fans out to \"b\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|y\[2\] " "Net is fed by \"line_drawer:draw_unit\|y\[2\]\"" {  } { { "line_drawer.sv" "y\[2\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182233 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|y\[2\] " "Net is fed by \"video_driver:v1\|y\[2\]\"" {  } { { "VGA Buffer/video_driver.sv" "y\[2\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182233 ""}  } { { "VGA Buffer/DE1_SoC.sv" "y\[2\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 20 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "b\[2\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182233 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "y\[1\] b\[1\] " "Net \"y\[1\]\", which fans out to \"b\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|y\[1\] " "Net is fed by \"line_drawer:draw_unit\|y\[1\]\"" {  } { { "line_drawer.sv" "y\[1\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182233 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|y\[1\] " "Net is fed by \"video_driver:v1\|y\[1\]\"" {  } { { "VGA Buffer/video_driver.sv" "y\[1\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182233 ""}  } { { "VGA Buffer/DE1_SoC.sv" "y\[1\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 20 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "b\[1\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182233 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "y\[0\] b\[0\] " "Net \"y\[0\]\", which fans out to \"b\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "line_drawer:draw_unit\|y\[0\] " "Net is fed by \"line_drawer:draw_unit\|y\[0\]\"" {  } { { "line_drawer.sv" "y\[0\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/line_drawer.sv" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182233 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "video_driver:v1\|y\[0\] " "Net is fed by \"video_driver:v1\|y\[0\]\"" {  } { { "VGA Buffer/video_driver.sv" "y\[0\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1653554182233 ""}  } { { "VGA Buffer/DE1_SoC.sv" "y\[0\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 20 -1 0 } } { "VGA Buffer/DE1_SoC.sv" "b\[0\]" { Text "E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 60 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1653554182233 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653554182233 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 48 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 48 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653554182374 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 26 01:36:22 2022 " "Processing ended: Thu May 26 01:36:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653554182374 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653554182374 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653554182374 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554182374 ""}
