module BUS(ar,pc,ir,dr,r,ac,alu,dram,iram, control, data_out);

input[15:0] ar,pc,dr,r,ac,alu,dram;
input[3:0] control;
input[7:0] ir,iram;

output reg[15:0] data_out;

always @(posedge clock)
begin

case(control)

4d'1: data_out <= ar;
4d'2: data_out <= ac;
4d'3: data_out <= pc;
4d'4: data_out <= dr;
4d'5: data_out <= r;
4d'6: data_out <= alu;
4d'7: data_out[7:0] <= iram;

endcase

end

endmodule
