OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 626930 626930 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     22226
Number of terminals:      771
Number of snets:          2
Number of nets:           17946

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 384.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 759730.
[INFO DRT-0033] mcon shape region query size = 486140.
[INFO DRT-0033] met1 shape region query size = 136887.
[INFO DRT-0033] via shape region query size = 26450.
[INFO DRT-0033] met2 shape region query size = 16272.
[INFO DRT-0033] via2 shape region query size = 21160.
[INFO DRT-0033] met3 shape region query size = 16239.
[INFO DRT-0033] via3 shape region query size = 21160.
[INFO DRT-0033] met4 shape region query size = 6371.
[INFO DRT-0033] via4 shape region query size = 1035.
[INFO DRT-0033] met5 shape region query size = 1080.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3137 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 384 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10626 groups.
#scanned instances     = 22226
#unique  instances     = 384
#stdCellGenAp          = 14292
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9417
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 68038
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:22:27, elapsed time = 00:02:49, memory = 420.57 (MB), peak = 436.22 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     191531

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56608.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44263.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 24839.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7845.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2206.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 360.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 481.77 (MB), peak = 481.77 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83653 vertical wires in 2 frboxes and 52468 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 11839 vertical wires in 2 frboxes and 16925 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 1005.34 (MB), peak = 1005.34 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1005.34 (MB), peak = 1005.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:46, memory = 1252.43 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:01:07, memory = 1450.47 (MB).
    Completing 30% with 3498 violations.
    elapsed time = 00:01:31, memory = 1713.58 (MB).
    Completing 40% with 3498 violations.
    elapsed time = 00:01:50, memory = 1702.43 (MB).
    Completing 50% with 3498 violations.
    elapsed time = 00:02:10, memory = 1753.05 (MB).
    Completing 60% with 6605 violations.
    elapsed time = 00:02:35, memory = 1774.85 (MB).
    Completing 70% with 6605 violations.
    elapsed time = 00:03:02, memory = 1827.10 (MB).
    Completing 80% with 9957 violations.
    elapsed time = 00:03:34, memory = 1786.22 (MB).
    Completing 90% with 9957 violations.
    elapsed time = 00:03:58, memory = 1818.67 (MB).
    Completing 100% with 12619 violations.
    elapsed time = 00:04:15, memory = 1764.00 (MB).
[INFO DRT-0199]   Number of violations = 14865.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   met4   via4   met5
Cut Spacing          0     17      0      0      0      1      0      0      0      0
Metal Spacing       24      0   2147      0    915      0    441     48      0     67
Min Hole             0      0      3      0      1      0      0      0      0      0
Recheck             93      0   1117      0    644      0    190    131      0     71
Short               23     26   5755     18   2600      0    447     22      2     62
[INFO DRT-0267] cpu time = 00:29:08, elapsed time = 00:04:16, memory = 1904.45 (MB), peak = 1938.94 (MB)
Total wire length = 1035374 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 275219 um.
Total wire length on LAYER met2 = 420489 um.
Total wire length on LAYER met3 = 223476 um.
Total wire length on LAYER met4 = 97911 um.
Total wire length on LAYER met5 = 18277 um.
Total number of vias = 174100.
Up-via summary (total 174100):

-------------------------
 FR_MASTERSLICE         0
            li1     67799
           met1     84235
           met2     17017
           met3      4449
           met4       600
-------------------------
                   174100


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14865 violations.
    elapsed time = 00:00:20, memory = 1904.45 (MB).
    Completing 20% with 14865 violations.
    elapsed time = 00:00:43, memory = 2043.88 (MB).
    Completing 30% with 12943 violations.
    elapsed time = 00:01:06, memory = 1851.26 (MB).
    Completing 40% with 12943 violations.
    elapsed time = 00:01:26, memory = 1882.54 (MB).
    Completing 50% with 12943 violations.
    elapsed time = 00:01:46, memory = 1881.26 (MB).
    Completing 60% with 11514 violations.
    elapsed time = 00:02:16, memory = 1881.77 (MB).
    Completing 70% with 11514 violations.
    elapsed time = 00:02:34, memory = 1891.12 (MB).
    Completing 80% with 9398 violations.
    elapsed time = 00:02:52, memory = 1916.24 (MB).
    Completing 90% with 9398 violations.
    elapsed time = 00:03:16, memory = 1926.28 (MB).
    Completing 100% with 7589 violations.
    elapsed time = 00:03:27, memory = 1926.54 (MB).
[INFO DRT-0199]   Number of violations = 7589.
Viol/Layer        mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing         12      0      0      0      0      0      2      0
Metal Spacing        0   1550      0    481    225     14      0      3
Recheck              0      1      0      0      0      0      0      0
Short                0   4238      1   1004     39     14      0      5
[INFO DRT-0267] cpu time = 00:25:55, elapsed time = 00:03:28, memory = 1926.54 (MB), peak = 2090.38 (MB)
Total wire length = 1026435 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 272997 um.
Total wire length on LAYER met2 = 415285 um.
Total wire length on LAYER met3 = 223597 um.
Total wire length on LAYER met4 = 97424 um.
Total wire length on LAYER met5 = 17131 um.
Total number of vias = 172112.
Up-via summary (total 172112):

-------------------------
 FR_MASTERSLICE         0
            li1     67826
           met1     82470
           met2     16913
           met3      4397
           met4       506
-------------------------
                   172112


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7589 violations.
    elapsed time = 00:00:16, memory = 1926.54 (MB).
    Completing 20% with 7589 violations.
    elapsed time = 00:00:36, memory = 1992.34 (MB).
    Completing 30% with 7708 violations.
    elapsed time = 00:00:56, memory = 1927.27 (MB).
    Completing 40% with 7708 violations.
    elapsed time = 00:01:16, memory = 1964.55 (MB).
    Completing 50% with 7708 violations.
    elapsed time = 00:01:51, memory = 1932.46 (MB).
    Completing 60% with 7637 violations.
    elapsed time = 00:02:15, memory = 1932.46 (MB).
    Completing 70% with 7637 violations.
    elapsed time = 00:02:34, memory = 2001.16 (MB).
    Completing 80% with 7497 violations.
    elapsed time = 00:02:57, memory = 1965.45 (MB).
    Completing 90% with 7497 violations.
    elapsed time = 00:03:22, memory = 1976.03 (MB).
    Completing 100% with 7281 violations.
    elapsed time = 00:03:37, memory = 2026.30 (MB).
[INFO DRT-0199]   Number of violations = 7281.
Viol/Layer        mcon   met1    via   met2   via2   met3   met4   met5
Cut Spacing          8      0      1      0      1      0      0      0
Metal Spacing        0   1452      0    439      0    205     13      2
Min Hole             0      1      0      0      0      0      0      0
Short                0   4176      2    924      0     35     18      4
[INFO DRT-0267] cpu time = 00:26:09, elapsed time = 00:03:38, memory = 2026.30 (MB), peak = 2090.38 (MB)
Total wire length = 1023794 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 273624 um.
Total wire length on LAYER met2 = 414321 um.
Total wire length on LAYER met3 = 222568 um.
Total wire length on LAYER met4 = 96946 um.
Total wire length on LAYER met5 = 16333 um.
Total number of vias = 171529.
Up-via summary (total 171529):

-------------------------
 FR_MASTERSLICE         0
            li1     67852
           met1     82170
           met2     16756
           met3      4295
           met4       456
-------------------------
                   171529


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7281 violations.
    elapsed time = 00:00:20, memory = 2041.18 (MB).
    Completing 20% with 7281 violations.
    elapsed time = 00:00:43, memory = 2096.50 (MB).
    Completing 30% with 5660 violations.
    elapsed time = 00:01:15, memory = 2083.14 (MB).
    Completing 40% with 5660 violations.
    elapsed time = 00:01:34, memory = 2071.14 (MB).
    Completing 50% with 5660 violations.
    elapsed time = 00:01:53, memory = 2077.98 (MB).
    Completing 60% with 4218 violations.
    elapsed time = 00:02:24, memory = 2079.97 (MB).
    Completing 70% with 4218 violations.
    elapsed time = 00:02:44, memory = 2157.23 (MB).
    Completing 80% with 2653 violations.
    elapsed time = 00:03:30, memory = 2079.97 (MB).
    Completing 90% with 2653 violations.
    elapsed time = 00:03:50, memory = 2080.74 (MB).
    Completing 100% with 1290 violations.
    elapsed time = 00:04:09, memory = 2082.91 (MB).
[INFO DRT-0199]   Number of violations = 1290.
Viol/Layer        met1    via   met2   via2   met3
Cut Spacing          0      3      0      2      0
Metal Spacing      328      0    133      0    139
Short              553      1    130      0      1
[INFO DRT-0267] cpu time = 00:27:14, elapsed time = 00:04:10, memory = 2082.91 (MB), peak = 2193.23 (MB)
Total wire length = 1023679 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268322 um.
Total wire length on LAYER met2 = 409805 um.
Total wire length on LAYER met3 = 227550 um.
Total wire length on LAYER met4 = 101895 um.
Total wire length on LAYER met5 = 16105 um.
Total number of vias = 174935.
Up-via summary (total 174935):

-------------------------
 FR_MASTERSLICE         0
            li1     67864
           met1     83248
           met2     18502
           met3      4876
           met4       445
-------------------------
                   174935


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1290 violations.
    elapsed time = 00:00:00, memory = 2082.91 (MB).
    Completing 20% with 1290 violations.
    elapsed time = 00:00:04, memory = 2082.91 (MB).
    Completing 30% with 982 violations.
    elapsed time = 00:00:19, memory = 2083.04 (MB).
    Completing 40% with 982 violations.
    elapsed time = 00:00:21, memory = 2083.04 (MB).
    Completing 50% with 982 violations.
    elapsed time = 00:00:25, memory = 2153.50 (MB).
    Completing 60% with 759 violations.
    elapsed time = 00:00:38, memory = 2083.67 (MB).
    Completing 70% with 759 violations.
    elapsed time = 00:00:43, memory = 2118.95 (MB).
    Completing 80% with 436 violations.
    elapsed time = 00:00:55, memory = 2083.67 (MB).
    Completing 90% with 436 violations.
    elapsed time = 00:00:59, memory = 2116.95 (MB).
    Completing 100% with 300 violations.
    elapsed time = 00:01:04, memory = 2083.67 (MB).
[INFO DRT-0199]   Number of violations = 300.
Viol/Layer        met1   met2   via2   met3
Cut Spacing          0      0      1      0
Metal Spacing       46     12      0    124
Short              107     10      0      0
[INFO DRT-0267] cpu time = 00:05:47, elapsed time = 00:01:05, memory = 2083.67 (MB), peak = 2196.60 (MB)
Total wire length = 1023501 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267740 um.
Total wire length on LAYER met2 = 409211 um.
Total wire length on LAYER met3 = 228074 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16105 um.
Total number of vias = 175075.
Up-via summary (total 175075):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83259
           met2     18595
           met3      4910
           met4       445
-------------------------
                   175075


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 300 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 20% with 300 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 30% with 257 violations.
    elapsed time = 00:00:03, memory = 2083.67 (MB).
    Completing 40% with 257 violations.
    elapsed time = 00:00:03, memory = 2083.67 (MB).
    Completing 50% with 257 violations.
    elapsed time = 00:00:07, memory = 2083.67 (MB).
    Completing 60% with 177 violations.
    elapsed time = 00:00:07, memory = 2083.67 (MB).
    Completing 70% with 177 violations.
    elapsed time = 00:00:07, memory = 2083.67 (MB).
    Completing 80% with 144 violations.
    elapsed time = 00:00:11, memory = 2083.67 (MB).
    Completing 90% with 144 violations.
    elapsed time = 00:00:11, memory = 2083.67 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:16, memory = 2083.67 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:16, memory = 2083.67 (MB), peak = 2196.60 (MB)
Total wire length = 1023512 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267779 um.
Total wire length on LAYER met2 = 409238 um.
Total wire length on LAYER met3 = 228035 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 175062.
Up-via summary (total 175062):

-------------------------
 FR_MASTERSLICE         0
            li1     67868
           met1     83253
           met2     18583
           met3      4913
           met4       445
-------------------------
                   175062


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:05, memory = 2083.67 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:05, memory = 2083.67 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:11, memory = 2083.67 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:11, memory = 2083.67 (MB), peak = 2196.60 (MB)
Total wire length = 1023512 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267779 um.
Total wire length on LAYER met2 = 409238 um.
Total wire length on LAYER met3 = 228035 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 175062.
Up-via summary (total 175062):

-------------------------
 FR_MASTERSLICE         0
            li1     67868
           met1     83253
           met2     18583
           met3      4913
           met4       445
-------------------------
                   175062


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:06, memory = 2083.67 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:06, memory = 2083.67 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:13, memory = 2083.67 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:14, memory = 2083.67 (MB), peak = 2196.60 (MB)
Total wire length = 1023512 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267781 um.
Total wire length on LAYER met2 = 409238 um.
Total wire length on LAYER met3 = 228032 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 175062.
Up-via summary (total 175062):

-------------------------
 FR_MASTERSLICE         0
            li1     67868
           met1     83253
           met2     18583
           met3      4913
           met4       445
-------------------------
                   175062


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:08, memory = 2083.67 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:08, memory = 2083.67 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:16, memory = 2083.67 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:51, elapsed time = 00:00:16, memory = 2083.67 (MB), peak = 2196.60 (MB)
Total wire length = 1023513 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267781 um.
Total wire length on LAYER met2 = 409238 um.
Total wire length on LAYER met3 = 228032 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 175062.
Up-via summary (total 175062):

-------------------------
 FR_MASTERSLICE         0
            li1     67868
           met1     83253
           met2     18583
           met3      4913
           met4       445
-------------------------
                   175062


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:08, memory = 2083.67 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:08, memory = 2083.67 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:16, memory = 2083.67 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:16, memory = 2083.67 (MB), peak = 2196.60 (MB)
Total wire length = 1023513 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267779 um.
Total wire length on LAYER met2 = 409238 um.
Total wire length on LAYER met3 = 228035 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 175062.
Up-via summary (total 175062):

-------------------------
 FR_MASTERSLICE         0
            li1     67868
           met1     83253
           met2     18583
           met3      4913
           met4       445
-------------------------
                   175062


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2083.67 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:11, memory = 2083.67 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:11, memory = 2083.67 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:11, memory = 2083.67 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:22, memory = 2091.20 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:22, memory = 2091.20 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:22, memory = 2091.20 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:22, memory = 2091.20 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:22, memory = 2091.20 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:09, elapsed time = 00:00:22, memory = 2091.20 (MB), peak = 2196.60 (MB)
Total wire length = 1023513 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267779 um.
Total wire length on LAYER met2 = 409239 um.
Total wire length on LAYER met3 = 228034 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 175062.
Up-via summary (total 175062):

-------------------------
 FR_MASTERSLICE         0
            li1     67868
           met1     83253
           met2     18583
           met3      4913
           met4       445
-------------------------
                   175062


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.20 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.20 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:11, memory = 2091.40 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:11, memory = 2091.40 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:11, memory = 2091.40 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:23, memory = 2091.40 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:23, memory = 2091.40 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:23, memory = 2091.40 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:23, memory = 2091.40 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:23, memory = 2091.40 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:15, elapsed time = 00:00:23, memory = 2091.40 (MB), peak = 2205.26 (MB)
Total wire length = 1023513 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267779 um.
Total wire length on LAYER met2 = 409238 um.
Total wire length on LAYER met3 = 228035 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 175062.
Up-via summary (total 175062):

-------------------------
 FR_MASTERSLICE         0
            li1     67868
           met1     83253
           met2     18583
           met3      4913
           met4       445
-------------------------
                   175062


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:03, memory = 2091.40 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:03, memory = 2091.40 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:06, memory = 2091.40 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:07, memory = 2091.40 (MB), peak = 2205.26 (MB)
Total wire length = 1023513 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267779 um.
Total wire length on LAYER met2 = 409238 um.
Total wire length on LAYER met3 = 228035 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 175062.
Up-via summary (total 175062):

-------------------------
 FR_MASTERSLICE         0
            li1     67868
           met1     83253
           met2     18583
           met3      4913
           met4       445
-------------------------
                   175062


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:06, memory = 2091.40 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:06, memory = 2091.40 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:12, memory = 2091.40 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:12, memory = 2091.40 (MB), peak = 2205.26 (MB)
Total wire length = 1023513 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267779 um.
Total wire length on LAYER met2 = 409238 um.
Total wire length on LAYER met3 = 228035 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 175062.
Up-via summary (total 175062):

-------------------------
 FR_MASTERSLICE         0
            li1     67868
           met1     83253
           met2     18583
           met3      4913
           met4       445
-------------------------
                   175062


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:08, memory = 2091.40 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:08, memory = 2091.40 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:18, memory = 2091.40 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:55, elapsed time = 00:00:18, memory = 2091.40 (MB), peak = 2205.26 (MB)
Total wire length = 1023512 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267781 um.
Total wire length on LAYER met2 = 409238 um.
Total wire length on LAYER met3 = 228032 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 175062.
Up-via summary (total 175062):

-------------------------
 FR_MASTERSLICE         0
            li1     67868
           met1     83253
           met2     18583
           met3      4913
           met4       445
-------------------------
                   175062


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:11, memory = 2091.40 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:11, memory = 2091.40 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:23, memory = 2091.40 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:00:23, memory = 2091.40 (MB), peak = 2205.26 (MB)
Total wire length = 1023512 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267781 um.
Total wire length on LAYER met2 = 409238 um.
Total wire length on LAYER met3 = 228032 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 175062.
Up-via summary (total 175062):

-------------------------
 FR_MASTERSLICE         0
            li1     67868
           met1     83253
           met2     18583
           met3      4913
           met4       445
-------------------------
                   175062


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:13, memory = 2091.40 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:13, memory = 2091.40 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:25, memory = 2091.40 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:19, elapsed time = 00:00:25, memory = 2091.40 (MB), peak = 2205.26 (MB)
Total wire length = 1023512 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267779 um.
Total wire length on LAYER met2 = 409238 um.
Total wire length on LAYER met3 = 228035 um.
Total wire length on LAYER met4 = 102368 um.
Total wire length on LAYER met5 = 16092 um.
Total number of vias = 175062.
Up-via summary (total 175062):

-------------------------
 FR_MASTERSLICE         0
            li1     67868
           met1     83253
           met2     18583
           met3      4913
           met4       445
-------------------------
                   175062


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 80% with 129 violations.
    elapsed time = 00:00:05, memory = 2091.40 (MB).
    Completing 90% with 129 violations.
    elapsed time = 00:00:05, memory = 2091.40 (MB).
    Completing 100% with 141 violations.
    elapsed time = 00:00:12, memory = 2091.40 (MB).
[INFO DRT-0199]   Number of violations = 141.
Viol/Layer        met1   met2   met3
Metal Spacing        7      1    126
Short                6      1      0
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:12, memory = 2091.40 (MB), peak = 2205.26 (MB)
Total wire length = 1023581 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267705 um.
Total wire length on LAYER met2 = 409206 um.
Total wire length on LAYER met3 = 228140 um.
Total wire length on LAYER met4 = 102432 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175166.
Up-via summary (total 175166):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83302
           met2     18619
           met3      4934
           met4       445
-------------------------
                   175166


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 141 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 20% with 141 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 30% with 136 violations.
    elapsed time = 00:00:12, memory = 2091.40 (MB).
    Completing 40% with 136 violations.
    elapsed time = 00:00:12, memory = 2091.40 (MB).
    Completing 50% with 136 violations.
    elapsed time = 00:00:12, memory = 2091.40 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:26, memory = 2091.40 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:26, memory = 2091.40 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:26, memory = 2091.40 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:26, memory = 2091.40 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:26, memory = 2091.40 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:33, elapsed time = 00:00:27, memory = 2091.40 (MB), peak = 2205.26 (MB)
Total wire length = 1023582 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267734 um.
Total wire length on LAYER met2 = 409210 um.
Total wire length on LAYER met3 = 228128 um.
Total wire length on LAYER met4 = 102411 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175148.
Up-via summary (total 175148):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83301
           met2     18607
           met3      4929
           met4       445
-------------------------
                   175148


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.40 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:13, memory = 2091.40 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:13, memory = 2091.40 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:13, memory = 2091.40 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:27, memory = 2091.47 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:27, memory = 2091.47 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:27, memory = 2091.47 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:27, memory = 2091.47 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:27, memory = 2091.47 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:25, elapsed time = 00:00:27, memory = 2091.47 (MB), peak = 2205.26 (MB)
Total wire length = 1023582 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267734 um.
Total wire length on LAYER met2 = 409208 um.
Total wire length on LAYER met3 = 228129 um.
Total wire length on LAYER met4 = 102411 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175148.
Up-via summary (total 175148):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83301
           met2     18607
           met3      4929
           met4       445
-------------------------
                   175148


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.47 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.47 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.47 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.47 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.47 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.47 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.47 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:05, memory = 2091.47 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:05, memory = 2091.47 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:10, memory = 2091.51 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:10, memory = 2091.51 (MB), peak = 2205.26 (MB)
Total wire length = 1023582 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267734 um.
Total wire length on LAYER met2 = 409208 um.
Total wire length on LAYER met3 = 228129 um.
Total wire length on LAYER met4 = 102411 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175148.
Up-via summary (total 175148):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83301
           met2     18607
           met3      4929
           met4       445
-------------------------
                   175148


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:10, memory = 2091.51 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:10, memory = 2091.51 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:22, memory = 2091.51 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:09, elapsed time = 00:00:22, memory = 2091.51 (MB), peak = 2205.26 (MB)
Total wire length = 1023582 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267734 um.
Total wire length on LAYER met2 = 409208 um.
Total wire length on LAYER met3 = 228129 um.
Total wire length on LAYER met4 = 102411 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175148.
Up-via summary (total 175148):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83301
           met2     18607
           met3      4929
           met4       445
-------------------------
                   175148


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.51 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:16, memory = 2091.53 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:16, memory = 2091.53 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:35, memory = 2091.70 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:45, elapsed time = 00:00:35, memory = 2091.70 (MB), peak = 2205.26 (MB)
Total wire length = 1023582 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267734 um.
Total wire length on LAYER met2 = 409208 um.
Total wire length on LAYER met3 = 228129 um.
Total wire length on LAYER met4 = 102411 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175148.
Up-via summary (total 175148):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83301
           met2     18607
           met3      4929
           met4       445
-------------------------
                   175148


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.70 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.70 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.70 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.70 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.70 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.70 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.70 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:24, memory = 2091.70 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:24, memory = 2091.70 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:48, memory = 2091.77 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:02:31, elapsed time = 00:00:48, memory = 2091.77 (MB), peak = 2205.26 (MB)
Total wire length = 1023617 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267769 um.
Total wire length on LAYER met2 = 409240 um.
Total wire length on LAYER met3 = 228098 um.
Total wire length on LAYER met4 = 102411 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175146.
Up-via summary (total 175146):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83301
           met2     18605
           met3      4929
           met4       445
-------------------------
                   175146


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.77 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.77 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.77 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.77 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.77 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.77 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.77 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:29, memory = 2091.91 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:29, memory = 2091.91 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:01:00, memory = 2091.91 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:03:07, elapsed time = 00:01:00, memory = 2091.91 (MB), peak = 2205.26 (MB)
Total wire length = 1023584 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267737 um.
Total wire length on LAYER met2 = 409211 um.
Total wire length on LAYER met3 = 228126 um.
Total wire length on LAYER met4 = 102411 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175146.
Up-via summary (total 175146):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83301
           met2     18605
           met3      4929
           met4       445
-------------------------
                   175146


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.91 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2091.91 (MB).
    Completing 30% with 128 violations.
    elapsed time = 00:00:05, memory = 2091.91 (MB).
    Completing 40% with 128 violations.
    elapsed time = 00:00:05, memory = 2091.91 (MB).
    Completing 50% with 128 violations.
    elapsed time = 00:00:05, memory = 2091.91 (MB).
    Completing 60% with 133 violations.
    elapsed time = 00:00:11, memory = 2091.91 (MB).
    Completing 70% with 133 violations.
    elapsed time = 00:00:11, memory = 2091.91 (MB).
    Completing 80% with 133 violations.
    elapsed time = 00:00:12, memory = 2091.91 (MB).
    Completing 90% with 133 violations.
    elapsed time = 00:00:12, memory = 2091.91 (MB).
    Completing 100% with 133 violations.
    elapsed time = 00:00:12, memory = 2091.91 (MB).
[INFO DRT-0199]   Number of violations = 133.
Viol/Layer        met1   met3
Metal Spacing        7    122
Short                4      0
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:12, memory = 2091.91 (MB), peak = 2205.26 (MB)
Total wire length = 1023575 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267726 um.
Total wire length on LAYER met2 = 409160 um.
Total wire length on LAYER met3 = 228153 um.
Total wire length on LAYER met4 = 102436 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175197.
Up-via summary (total 175197):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83336
           met2     18620
           met3      4930
           met4       445
-------------------------
                   175197


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 133 violations.
    elapsed time = 00:00:00, memory = 2091.91 (MB).
    Completing 20% with 133 violations.
    elapsed time = 00:00:00, memory = 2091.91 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:44, memory = 2094.52 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:44, memory = 2094.52 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:44, memory = 2094.52 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:01:21, memory = 2094.52 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:01:21, memory = 2094.52 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:01:21, memory = 2094.52 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:01:21, memory = 2094.52 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:01:21, memory = 2094.52 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:04:41, elapsed time = 00:01:21, memory = 2094.52 (MB), peak = 2205.26 (MB)
Total wire length = 1023576 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267732 um.
Total wire length on LAYER met2 = 409158 um.
Total wire length on LAYER met3 = 228151 um.
Total wire length on LAYER met4 = 102436 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175192.
Up-via summary (total 175192):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83333
           met2     18618
           met3      4930
           met4       445
-------------------------
                   175192


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:46, memory = 2094.52 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:46, memory = 2094.52 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:46, memory = 2094.52 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:01:32, memory = 2094.52 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:01:32, memory = 2094.52 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:01:32, memory = 2094.52 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:01:32, memory = 2094.52 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:01:32, memory = 2094.52 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:05:07, elapsed time = 00:01:32, memory = 2094.52 (MB), peak = 2210.29 (MB)
Total wire length = 1023577 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267733 um.
Total wire length on LAYER met2 = 409157 um.
Total wire length on LAYER met3 = 228152 um.
Total wire length on LAYER met4 = 102436 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175192.
Up-via summary (total 175192):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83333
           met2     18618
           met3      4930
           met4       445
-------------------------
                   175192


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:05, memory = 2094.52 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:05, memory = 2094.52 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:10, memory = 2094.52 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:11, memory = 2094.52 (MB), peak = 2210.29 (MB)
Total wire length = 1023576 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267731 um.
Total wire length on LAYER met2 = 409157 um.
Total wire length on LAYER met3 = 228152 um.
Total wire length on LAYER met4 = 102436 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175192.
Up-via summary (total 175192):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83333
           met2     18618
           met3      4930
           met4       445
-------------------------
                   175192


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:11, memory = 2094.52 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:11, memory = 2094.52 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:23, memory = 2094.52 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:23, memory = 2094.52 (MB), peak = 2210.29 (MB)
Total wire length = 1023576 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267731 um.
Total wire length on LAYER met2 = 409157 um.
Total wire length on LAYER met3 = 228152 um.
Total wire length on LAYER met4 = 102436 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175192.
Up-via summary (total 175192):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83333
           met2     18618
           met3      4930
           met4       445
-------------------------
                   175192


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2094.52 (MB).
    Completing 80% with 62 violations.
    elapsed time = 00:00:05, memory = 2094.52 (MB).
    Completing 90% with 62 violations.
    elapsed time = 00:00:05, memory = 2094.52 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:11, memory = 2094.52 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met3
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:11, memory = 2094.52 (MB), peak = 2210.29 (MB)
Total wire length = 1023615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267768 um.
Total wire length on LAYER met2 = 409196 um.
Total wire length on LAYER met3 = 228115 um.
Total wire length on LAYER met4 = 102436 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175192.
Up-via summary (total 175192):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83333
           met2     18618
           met3      4930
           met4       445
-------------------------
                   175192


[INFO DRT-0195] Start 31st stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:04, memory = 2221.40 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:05, memory = 2094.52 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:06, memory = 2094.52 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:08, memory = 2094.52 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:08, memory = 2094.52 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:10, memory = 2094.52 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:11, memory = 2094.52 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:11, memory = 2094.52 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:12, memory = 2094.52 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:12, memory = 2094.52 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:37, elapsed time = 00:00:12, memory = 2094.52 (MB), peak = 2398.74 (MB)
Total wire length = 1023615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267768 um.
Total wire length on LAYER met2 = 409196 um.
Total wire length on LAYER met3 = 228115 um.
Total wire length on LAYER met4 = 102436 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175192.
Up-via summary (total 175192):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83333
           met2     18618
           met3      4930
           met4       445
-------------------------
                   175192


[INFO DRT-0198] Complete detail routing.
Total wire length = 1023615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267768 um.
Total wire length on LAYER met2 = 409196 um.
Total wire length on LAYER met3 = 228115 um.
Total wire length on LAYER met4 = 102436 um.
Total wire length on LAYER met5 = 16097 um.
Total number of vias = 175192.
Up-via summary (total 175192):

-------------------------
 FR_MASTERSLICE         0
            li1     67866
           met1     83333
           met2     18618
           met3      4930
           met4       445
-------------------------
                   175192


[INFO DRT-0267] cpu time = 02:32:43, elapsed time = 00:28:18, memory = 2094.52 (MB), peak = 2398.74 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 20 antenna violations.
[INFO GRT-0015] Inserted 23 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3137 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 384 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10627 groups.
#scanned instances     = 22249
#unique  instances     = 384
#stdCellGenAp          = 14292
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9417
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 68038
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:22:47, elapsed time = 00:02:52, memory = 2049.47 (MB), peak = 2398.74 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     199698

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56620.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44251.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 24817.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7803.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2174.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 351.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2049.47 (MB), peak = 2398.74 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83611 vertical wires in 2 frboxes and 52405 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 11871 vertical wires in 2 frboxes and 16874 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2049.47 (MB), peak = 2398.74 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2049.47 (MB), peak = 2398.74 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 2049.47 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 2104.17 (MB).
    Completing 30% with 146 violations.
    elapsed time = 00:00:13, memory = 2048.36 (MB).
    Completing 40% with 146 violations.
    elapsed time = 00:00:16, memory = 2084.36 (MB).
    Completing 50% with 146 violations.
    elapsed time = 00:00:20, memory = 2129.12 (MB).
    Completing 60% with 224 violations.
    elapsed time = 00:00:25, memory = 2129.12 (MB).
    Completing 70% with 224 violations.
    elapsed time = 00:00:29, memory = 2172.86 (MB).
    Completing 80% with 307 violations.
    elapsed time = 00:00:34, memory = 2081.36 (MB).
    Completing 90% with 307 violations.
    elapsed time = 00:00:40, memory = 2097.64 (MB).
    Completing 100% with 374 violations.
    elapsed time = 00:00:44, memory = 2050.14 (MB).
[INFO DRT-0199]   Number of violations = 452.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       24     14     22      8      2
Recheck              3     18     41     10      6
Short               35    160     85     12     12
[INFO DRT-0267] cpu time = 00:05:22, elapsed time = 00:00:44, memory = 2153.90 (MB), peak = 2398.74 (MB)
Total wire length = 1023488 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267433 um.
Total wire length on LAYER met2 = 409567 um.
Total wire length on LAYER met3 = 227279 um.
Total wire length on LAYER met4 = 102107 um.
Total wire length on LAYER met5 = 17100 um.
Total number of vias = 175272.
Up-via summary (total 175272):

-------------------------
 FR_MASTERSLICE         0
            li1     67896
           met1     83358
           met2     18664
           met3      4899
           met4       455
-------------------------
                   175272


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 452 violations.
    elapsed time = 00:00:04, memory = 2153.90 (MB).
    Completing 20% with 452 violations.
    elapsed time = 00:00:08, memory = 2187.86 (MB).
    Completing 30% with 407 violations.
    elapsed time = 00:00:11, memory = 2153.90 (MB).
    Completing 40% with 407 violations.
    elapsed time = 00:00:16, memory = 2153.90 (MB).
    Completing 50% with 407 violations.
    elapsed time = 00:00:19, memory = 2154.15 (MB).
    Completing 60% with 372 violations.
    elapsed time = 00:00:25, memory = 2154.15 (MB).
    Completing 70% with 372 violations.
    elapsed time = 00:00:28, memory = 2154.15 (MB).
    Completing 80% with 269 violations.
    elapsed time = 00:00:31, memory = 2154.15 (MB).
    Completing 90% with 269 violations.
    elapsed time = 00:00:36, memory = 2154.15 (MB).
    Completing 100% with 152 violations.
    elapsed time = 00:00:38, memory = 2154.15 (MB).
[INFO DRT-0199]   Number of violations = 152.
Viol/Layer        met1    via   met2   met3   met4   met5
Metal Spacing        3      0     26      9      1     15
Short               13      1     57     18      0      9
[INFO DRT-0267] cpu time = 00:04:47, elapsed time = 00:00:38, memory = 2154.15 (MB), peak = 2398.74 (MB)
Total wire length = 1023311 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267522 um.
Total wire length on LAYER met2 = 409497 um.
Total wire length on LAYER met3 = 227194 um.
Total wire length on LAYER met4 = 102058 um.
Total wire length on LAYER met5 = 17038 um.
Total number of vias = 175247.
Up-via summary (total 175247):

-------------------------
 FR_MASTERSLICE         0
            li1     67894
           met1     83366
           met2     18643
           met3      4891
           met4       453
-------------------------
                   175247


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 152 violations.
    elapsed time = 00:00:00, memory = 2154.15 (MB).
    Completing 20% with 152 violations.
    elapsed time = 00:00:01, memory = 2154.15 (MB).
    Completing 30% with 160 violations.
    elapsed time = 00:00:02, memory = 2154.15 (MB).
    Completing 40% with 160 violations.
    elapsed time = 00:00:02, memory = 2154.15 (MB).
    Completing 50% with 160 violations.
    elapsed time = 00:00:04, memory = 2154.15 (MB).
    Completing 60% with 162 violations.
    elapsed time = 00:00:05, memory = 2154.15 (MB).
    Completing 70% with 162 violations.
    elapsed time = 00:00:06, memory = 2154.15 (MB).
    Completing 80% with 127 violations.
    elapsed time = 00:00:07, memory = 2154.15 (MB).
    Completing 90% with 127 violations.
    elapsed time = 00:00:07, memory = 2154.15 (MB).
    Completing 100% with 135 violations.
    elapsed time = 00:00:10, memory = 2154.15 (MB).
[INFO DRT-0199]   Number of violations = 135.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        5      7     15      4      5
Short                7     54     17      8     13
[INFO DRT-0267] cpu time = 00:01:05, elapsed time = 00:00:10, memory = 2154.15 (MB), peak = 2398.74 (MB)
Total wire length = 1023274 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267510 um.
Total wire length on LAYER met2 = 409471 um.
Total wire length on LAYER met3 = 227179 um.
Total wire length on LAYER met4 = 102059 um.
Total wire length on LAYER met5 = 17053 um.
Total number of vias = 175237.
Up-via summary (total 175237):

-------------------------
 FR_MASTERSLICE         0
            li1     67895
           met1     83357
           met2     18638
           met3      4894
           met4       453
-------------------------
                   175237


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 135 violations.
    elapsed time = 00:00:00, memory = 2154.15 (MB).
    Completing 20% with 135 violations.
    elapsed time = 00:00:00, memory = 2154.15 (MB).
    Completing 30% with 85 violations.
    elapsed time = 00:00:10, memory = 2154.15 (MB).
    Completing 40% with 85 violations.
    elapsed time = 00:00:10, memory = 2154.15 (MB).
    Completing 50% with 85 violations.
    elapsed time = 00:00:10, memory = 2154.15 (MB).
    Completing 60% with 78 violations.
    elapsed time = 00:00:11, memory = 2154.15 (MB).
    Completing 70% with 78 violations.
    elapsed time = 00:00:11, memory = 2154.15 (MB).
    Completing 80% with 60 violations.
    elapsed time = 00:00:15, memory = 2154.15 (MB).
    Completing 90% with 60 violations.
    elapsed time = 00:00:15, memory = 2154.15 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:17, memory = 2154.15 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer        met1   met2   met5
Metal Spacing        3      2      2
Short                2      7      0
[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:00:17, memory = 2157.18 (MB), peak = 2398.74 (MB)
Total wire length = 1023327 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267737 um.
Total wire length on LAYER met2 = 409209 um.
Total wire length on LAYER met3 = 227234 um.
Total wire length on LAYER met4 = 102328 um.
Total wire length on LAYER met5 = 16817 um.
Total number of vias = 175340.
Up-via summary (total 175340):

-------------------------
 FR_MASTERSLICE         0
            li1     67897
           met1     83384
           met2     18674
           met3      4928
           met4       457
-------------------------
                   175340


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 2157.18 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 2157.18 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 2157.18 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 2157.18 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 2157.18 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 2157.18 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 2157.18 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 2157.18 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 2157.18 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2157.18 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2157.18 (MB), peak = 2398.74 (MB)
Total wire length = 1023319 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267749 um.
Total wire length on LAYER met2 = 409188 um.
Total wire length on LAYER met3 = 227226 um.
Total wire length on LAYER met4 = 102349 um.
Total wire length on LAYER met5 = 16804 um.
Total number of vias = 175342.
Up-via summary (total 175342):

-------------------------
 FR_MASTERSLICE         0
            li1     67897
           met1     83381
           met2     18677
           met3      4932
           met4       455
-------------------------
                   175342


[INFO DRT-0198] Complete detail routing.
Total wire length = 1023319 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267749 um.
Total wire length on LAYER met2 = 409188 um.
Total wire length on LAYER met3 = 227226 um.
Total wire length on LAYER met4 = 102349 um.
Total wire length on LAYER met5 = 16804 um.
Total number of vias = 175342.
Up-via summary (total 175342):

-------------------------
 FR_MASTERSLICE         0
            li1     67897
           met1     83381
           met2     18677
           met3      4932
           met4       455
-------------------------
                   175342


[INFO DRT-0267] cpu time = 00:12:29, elapsed time = 00:01:52, memory = 2157.18 (MB), peak = 2398.74 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 11 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3137 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 384 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10626 groups.
#scanned instances     = 22260
#unique  instances     = 384
#stdCellGenAp          = 14292
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9417
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 68038
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:23:10, elapsed time = 00:02:55, memory = 2157.43 (MB), peak = 2398.74 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     199703

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56622.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44252.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 24818.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7803.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2174.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 351.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2157.43 (MB), peak = 2398.74 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83614 vertical wires in 2 frboxes and 52406 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 11813 vertical wires in 2 frboxes and 16860 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2157.52 (MB), peak = 2398.74 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2157.52 (MB), peak = 2398.74 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2157.52 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2189.98 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:11, memory = 2231.43 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:14, memory = 2234.27 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:17, memory = 2237.95 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:21, memory = 2206.54 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:25, memory = 2250.61 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:29, memory = 2180.07 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:32, memory = 2180.07 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:35, memory = 2185.61 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met4   met5
Metal Spacing        1      0
Recheck              0      2
Short                0      2
[INFO DRT-0267] cpu time = 00:04:20, elapsed time = 00:00:35, memory = 2185.61 (MB), peak = 2398.74 (MB)
Total wire length = 1023338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267756 um.
Total wire length on LAYER met2 = 409190 um.
Total wire length on LAYER met3 = 227238 um.
Total wire length on LAYER met4 = 102349 um.
Total wire length on LAYER met5 = 16803 um.
Total number of vias = 175359.
Up-via summary (total 175359):

-------------------------
 FR_MASTERSLICE         0
            li1     67908
           met1     83385
           met2     18679
           met3      4932
           met4       455
-------------------------
                   175359


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:03, memory = 2185.61 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:07, memory = 2219.52 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:10, memory = 2214.88 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:14, memory = 2214.88 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:17, memory = 2214.88 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:22, memory = 2214.88 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:25, memory = 2214.92 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:28, memory = 2214.92 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:32, memory = 2214.92 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:34, memory = 2214.92 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:22, elapsed time = 00:00:34, memory = 2214.92 (MB), peak = 2398.74 (MB)
Total wire length = 1023340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267756 um.
Total wire length on LAYER met2 = 409190 um.
Total wire length on LAYER met3 = 227238 um.
Total wire length on LAYER met4 = 102349 um.
Total wire length on LAYER met5 = 16804 um.
Total number of vias = 175359.
Up-via summary (total 175359):

-------------------------
 FR_MASTERSLICE         0
            li1     67908
           met1     83385
           met2     18679
           met3      4932
           met4       455
-------------------------
                   175359


[INFO DRT-0198] Complete detail routing.
Total wire length = 1023340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267756 um.
Total wire length on LAYER met2 = 409190 um.
Total wire length on LAYER met3 = 227238 um.
Total wire length on LAYER met4 = 102349 um.
Total wire length on LAYER met5 = 16804 um.
Total number of vias = 175359.
Up-via summary (total 175359):

-------------------------
 FR_MASTERSLICE         0
            li1     67908
           met1     83385
           met2     18679
           met3      4932
           met4       455
-------------------------
                   175359


[INFO DRT-0267] cpu time = 00:08:42, elapsed time = 00:01:10, memory = 2214.92 (MB), peak = 2398.74 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 41:17.11[h:]min:sec. CPU time: user 14952.09 sys 49.02 (605%). Peak memory: 2456312KB.
