Design Assistant report for DE0_Nano
Sat Aug 17 20:20:49 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. High Violations
  5. Medium Violations
  6. Information only Violations
  7. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Sat Aug 17 20:20:49 2024 ;
; Revision Name                     ; DE0_Nano                            ;
; Top-level Entity Name             ; de0_nano_top                        ;
; Family                            ; Cyclone IV E                        ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 2                                   ;
; - Rule R104                       ; 1                                   ;
; - Rule D103                       ; 1                                   ;
; Total Medium Violations           ; 16                                  ;
; - Rule R102                       ; 1                                   ;
; - Rule R105                       ; 2                                   ;
; - Rule D102                       ; 13                                  ;
; Total Information only Violations ; 132                                 ;
; - Rule T101                       ; 82                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+
; Option                                                                                                                                                               ; Setting      ; To       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;          ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;          ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;          ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;          ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;          ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On           ;          ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;          ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;          ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;          ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;          ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;          ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;          ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;          ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;          ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;          ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;          ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;          ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;          ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;          ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;          ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;          ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;          ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;          ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;          ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;          ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;          ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[7] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[6] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[5] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[4] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[3] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[2] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[1] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[0] ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                          ; Name                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ;
;  Reset signal destination node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk[26]                                                                                                                                                             ;
;  Reset signal destination node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[22]                                                                                                                                                     ;
;  Reset signal destination node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[22]                                                                                                                                                     ;
;  Reset signal destination node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[23]                                                                                                                                                     ;
;  Reset signal destination node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[23]                                                                                                                                                     ;
;  Reset signal destination node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[23]                                                                                                                                                     ;
;  Reset signal destination node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[22]                                                                                                                                                     ;
;  Reset signal destination node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_2d[16]                                                                                                                                                     ;
;  Reset signal destination node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d[16]                                                                                                                                                     ;
;  Reset signal destination node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht_160M_3d[17]                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1                                              ;                                                                                                                                                                                                                                                      ;
;  Source node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_locked"                   ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|pll_lock_sync                                                                                                                                     ;
;  Synchronizer node(s) from clock "CLK50M"                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                      ;
;  Synchronizer node(s) from clock "CLK50M"                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                           ; Name                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                               ; KEY[0]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                              ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                              ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                              ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                  ;
;  Reset signal destination node(s) list                                                                                                                                              ; ledpwm:ledpwm_inst|r_counter[26]                                                                                 ;
;  Reset signal destination node(s) list                                                                                                                                              ; ledpwm:ledpwm_inst|r_counter[0]                                                                                  ;
;  Reset signal destination node(s) list                                                                                                                                              ; ledpwm:ledpwm_inst|r_counter[1]                                                                                  ;
;  Reset signal destination node(s) list                                                                                                                                              ; ledpwm:ledpwm_inst|r_counter[2]                                                                                  ;
;  Reset signal destination node(s) list                                                                                                                                              ; ledpwm:ledpwm_inst|r_counter[3]                                                                                  ;
;  Reset signal destination node(s) list                                                                                                                                              ; ledpwm:ledpwm_inst|r_counter[4]                                                                                  ;
;  Reset signal destination node(s) list                                                                                                                                              ; ledpwm:ledpwm_inst|r_counter[5]                                                                                  ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N                             ;
;  Reset signal destination node(s) from clock "SPI_CLK"                                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]                         ;
;  Reset signal destination node(s) from clock "SPI_CLK"                                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]                          ;
;  Reset signal destination node(s) from clock "SPI_CLK"                                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]                          ;
;  Reset signal destination node(s) from clock "SPI_CLK"                                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]                          ;
;  Reset signal destination node(s) from clock "SPI_CLK"                                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]                          ;
;  Reset signal destination node(s) from clock "SPI_CLK"                                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]                          ;
;  Reset signal destination node(s) from clock "SPI_CLK"                                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]                          ;
;  Reset signal destination node(s) from clock "SPI_CLK"                                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]                         ;
;  Reset signal destination node(s) from clock "SPI_CLK"                                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]                         ;
;  Reset signal destination node(s) from clock "SPI_CLK"                                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]                         ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                           ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                             ;
;  Reset signal destination node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_locked"                  ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|pll_lock_sync ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 1  ;                                                                                                                  ;
;  Source node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|TRG_PLS                                 ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d                           ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 2  ;                                                                                                                  ;
;  Source node(s) from clock "SPI_CLK" - (Bus)                                                                                                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht                             ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_sht_160M_1d                     ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 3  ;                                                                                                                  ;
;  Source node(s) from clock "SPI_CLK" - (Bus)                                                                                                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt                             ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_cnt_160M_1d                     ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 4  ;                                                                                                                  ;
;  Source node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]" - (Bus)                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR                         ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_low_addr_1d                   ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 5  ;                                                                                                                  ;
;  Source node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]" - (Bus)                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_LOW_ADDR                         ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_low_addr_1d                   ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 6  ;                                                                                                                  ;
;  Source node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]" - (Bus)                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR                        ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_blkers_high_addr_1d                  ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 7  ;                                                                                                                  ;
;  Source node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]" - (Bus)                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR                        ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_high_addr_1d                  ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 8  ;                                                                                                                  ;
;  Source node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]" - (Bus)                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR                        ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_wrstat_high_addr_1d                  ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 9  ;                                                                                                                  ;
;  Source node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]" - (Bus)                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR                         ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_pdread_low_addr_1d                   ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 10 ;                                                                                                                  ;
;  Source node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]" - (Bus)                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR                        ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_high_addr_1d                  ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 11 ;                                                                                                                  ;
;  Source node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]" - (Bus)                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_LOW_ADDR                         ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_rdstat_low_addr_1d                   ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 12 ;                                                                                                                  ;
;  Source node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]" - (Bus)                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR                       ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_high_addr_1d                 ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 13 ;                                                                                                                  ;
;  Source node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]" - (Bus)                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_LOW_ADDR                        ;
;  Synchronizer node(s) from clock "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]" - (Bus)                      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_prgexct_low_addr_1d                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                            ; Fan-Out ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                              ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                                                                             ; 169     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                        ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                           ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|merged_reset~0clkctrl                                                                                                                                                                                                                                                                            ; 1616    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe     ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]~clkctrl                                                                                                                                                                                                                                     ; 2062    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|virtual_state_cdr~0                              ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                  ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                   ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|MonDReg[31]~13                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                           ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                                                                             ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_alu_sub                                                                                                                                                                                                                                                                           ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0                                                                                                                                                                                                                     ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1                                                                                                                                                                                                                     ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst~clkctrl                                                                                                                                                                                                                                                                           ; 908     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|pending                                                                                                                                                                                                                                                                                                     ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entry_0[42]~0                                                                                                                                                                                                         ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~4                                                                                                                                                                                   ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                      ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_valid~0                                                                                                                                                                                                                                                                           ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                           ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                  ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                            ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|always10~0                                                                                                                                                                                                                                                                             ; 210     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~2                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                          ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_src1~1                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|MonDReg[0]~14                                                                                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|take_action_break_a~0 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|jdo[36]               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|jdo[37]               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                   ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~5                                                                                                                                                                                   ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter~0                                                                                                                                                                                                              ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|src1_valid~0                                                                                                                                                                                                          ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal15~0                                                                                                                                                                                                                                                                              ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal12~0                                                                                                                                                                                                                                                                              ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                             ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal14~0                                                                                                                                                                                                                                                                              ; 105     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal11~0                                                                                                                                                                                                                                                                              ; 108     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal10~8                                                                                                                                                                                                                                                                              ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[0]~31                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|always27~22                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|Equal17~1                                                                                                                                                                                                                                                                              ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N~clkctrl                                                                                                                                                                                                                                                                    ; 212     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]~clkctrl                                                                                                                                                                                                                                     ; 1150    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; SPI_CLK~inputclkctrl                                                                                                                                                                                                                                                                                                                                            ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[39]                                                                                                                                                                                                              ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal18~0                                                                                                                                                                                                                                                                              ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_pdread_counter[0]~31                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]~31                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|Equal2~10                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]~31                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004|src0_valid~0                                                                                                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                            ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                             ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|Selector99~0                                                                                                                                                                                                                                                                                                ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                           ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entry_1[42]~1                                                                                                                                                                                                         ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                      ; 77      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                           ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|Selector66~0                                                                                                                                                                                                                                                                                                ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|Selector42~0                                                                                                                                                                                                                                                                                                ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg~0                                                                                                                                                                                                                   ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003|src0_valid~0                                                                                                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; CLK50M~inputclkctrl                                                                                                                                                                                                                                                                                                                                             ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|jtag_ram_access                                                                                                               ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]~clkctrl                                                                                                                                                                                                                                     ; 2062    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|merged_reset~0clkctrl                                                                                                                                                                                                                                                                            ; 1616    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]~clkctrl                                                                                                                                                                                                                                     ; 1150    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst~clkctrl                                                                                                                                                                                                                                                                           ; 908     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[39]                                                                                                                                                                                                              ; 257     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N~clkctrl                                                                                                                                                                                                                                                                    ; 212     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|always10~0                                                                                                                                                                                                                                                                             ; 210     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                                                                             ; 169     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal12~0                                                                                                                                                                                                                                                                              ; 111     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal11~0                                                                                                                                                                                                                                                                              ; 108     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal14~0                                                                                                                                                                                                                                                                              ; 105     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~5                                                                                                                                                                                   ; 97      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal18~0                                                                                                                                                                                                                                                                              ; 96      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; CLK50M~inputclkctrl                                                                                                                                                                                                                                                                                                                                             ; 86      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal15~0                                                                                                                                                                                                                                                                              ; 81      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                      ; 77      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                             ; 66      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|Selector99~0                                                                                                                                                                                                                                                                                                ; 63      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                      ; 58      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                  ; 58      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                           ; 57      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                        ; 57      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal10~8                                                                                                                                                                                                                                                                              ; 56      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|pending                                                                                                                                                                                                                                                                                                     ; 55      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                                                                             ; 55      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~4                                                                                                                                                                                   ; 54      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                   ; 53      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                   ; 51      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; 51      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1                                                                                                                                                                                                                     ; 49      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0                                                                                                                                                                                                                     ; 49      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|jtag_ram_access                                                                                                               ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter~0                                                                                                                                                                                                              ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                            ; 44      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                          ; 44      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entry_0[42]~0                                                                                                                                                                                                         ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                           ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entry_1[42]~1                                                                                                                                                                                                         ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|Selector42~0                                                                                                                                                                                                                                                                                                ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|Selector66~0                                                                                                                                                                                                                                                                                                ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                             ; 42      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg~0                                                                                                                                                                                                                   ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe     ; 39      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; SPI_CLK~inputclkctrl                                                                                                                                                                                                                                                                                                                                            ; 38      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                              ; 37      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|Equal17~1                                                                                                                                                                                                                                                                              ; 37      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|virtual_state_cdr~0                              ; 37      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; 37      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                  ; 37      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Sat Aug 17 20:20:42 2024
Info: Command: quartus_drc de0_nano_ptmch -c DE0_Nano
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc'
Critical Warning (308026): (High) Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized. Found 1 node(s) related to this rule.
    Critical Warning (308012): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 186
Critical Warning (308067): (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|pll_lock_sync" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 150
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "KEY[0]" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 22
Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 2 node(s) related to this rule.
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_rst.sv Line: 22
    Warning (308010): Node  "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 269
Warning (308071): (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 13 asynchronous clock domain interface structure(s) related to this rule.
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|TRG_PLS (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv Line: 586
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv Line: 482
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv Line: 435
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_LOW_ADDR (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 126
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_LOW_ADDR (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 164
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|BLKERS_HIGH_ADDR (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 135
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_HIGH_ADDR (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 154
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|WRSTAT_HIGH_ADDR (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 173
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PDREAD_LOW_ADDR (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 145
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_HIGH_ADDR (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 116
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|RDSTAT_LOW_ADDR (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 107
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_HIGH_ADDR (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 97
    Warning (308010): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|PRGEXCT_LOW_ADDR (Bus)" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 88
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 82 node(s) with highest fan-out.
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 92
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
    Info (308011): Node  "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (308011): Node  "de0_nano_system:u0_inst|altera_reset_controller:rst_controller|merged_reset~0clkctrl"
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v Line: 82
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]~clkctrl" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 151
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 791
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|virtual_state_cdr~0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 91
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 791
    Info (308011): Node  "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|MonDReg[31]~13" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2259
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_valid~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 3313
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 72
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_shift_rot" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 3390
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_alu_sub" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 3099
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 118
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 118
    Info (308011): Node  "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst~clkctrl" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|pending" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 252
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entry_0[42]~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 126
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~4" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 127
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_alu_result~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 3098
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[15]" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 3949
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_valid~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 3457
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_ld" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 3358
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|address[8]" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 2721
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[14]" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 3949
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]~clkctrl" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 151
    Info (308011): Node  "de0_nano_system:u0_inst|altera_reset_controller:rst_controller|merged_reset~0clkctrl"
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]~clkctrl" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 151
    Info (308011): Node  "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst~clkctrl" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[39]" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv Line: 75
    Info (308011): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_rst:rst_inst|PTMCH_RST_N~clkctrl" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_rst.sv Line: 22
    Info (308011): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|always10~0"
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal12~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 187
    Info (308011): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal11~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 186
    Info (308011): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal14~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 189
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~5" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 127
    Info (308011): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal18~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 193
    Info (308011): Node  "CLK50M~inputclkctrl" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 18
    Info (308011): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal15~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 190
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 308
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 256
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|Selector99~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 444
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_alu_result~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 3098
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 791
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 250
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
    Info (308011): Node  "de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|Equal10~8" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv Line: 185
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|pending" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 252
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 72
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~4" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 127
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~1" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 127
    Info (308011): Node  "de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|r_sync_rst" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1" File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 118
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 132 information messages and 18 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4684 megabytes
    Info: Processing ended: Sat Aug 17 20:20:49 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


