$date
	Wed Aug 25 16:32:07 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladder2 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var reg 1 $ cout $end
$var reg 1 % g $end
$var reg 1 & p $end
$var reg 1 ' sum $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
0&
1%
x$
0#
1"
1!
$end
#2000
1$
1'
1#
#4000
0%
1&
0!
#6000
0'
1!
0"
#8000
0$
1'
0#
#10000
0!
1"
#14000
1$
0'
1!
0"
1#
#16000
0!
1"
#18000
0$
1'
0&
0"
0#
#20000
0'
1&
1!
#22000
1$
1#
#26000
0$
1'
1%
0&
1"
0#
#28000
1$
0'
0%
1&
0"
#30000
0$
1'
0&
0!
#34000
1%
1!
1"
1#
#36000
1$
0'
0%
1&
0"
0#
#38000
0$
1'
0!
1"
#40000
0&
0"
#42000
1&
1!
1#
#44000
1$
0'
0!
1"
#46000
0&
0"
#50000
0$
1&
1"
0#
#54000
1'
1%
0&
1!
#56000
1$
0%
1&
0!
1#
#58000
0$
0#
#62000
1%
0&
1!
#64000
1$
0%
0!
0"
1#
#66000
0$
0'
1%
1!
1"
0#
#68000
1$
0%
0!
0"
#70000
0$
1%
1!
1"
#72000
1$
1'
0%
1&
0"
1#
#74000
0$
1%
0&
1"
0#
#76000
1$
0%
1&
0"
1#
#78000
0'
1%
0&
1"
#80000
0#
#82000
1'
0%
1&
0"
1#
#88000
0'
0&
0!
#90000
0$
1%
1!
1"
0#
#92000
1$
1'
0%
1&
0"
1#
#96000
0$
0!
1"
0#
#98000
1$
0'
1!
0"
1#
#100001
