TRACE::2020-10-28.22:01:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:32::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:32::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.22:01:36::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2020-10-28.22:01:36::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-10-28.22:01:36::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate"
		}]
}
TRACE::2020-10-28.22:01:36::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-10-28.22:01:36::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.22:01:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.22:01:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.22:01:36::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:36::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:36::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:36::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:36::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:36::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:36::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:36::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:36::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:36::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:36::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:36::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:36::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-10-28.22:01:36::SCWPlatform::Generating the sources  .
TRACE::2020-10-28.22:01:36::SCWBDomain::Generating boot domain sources.
TRACE::2020-10-28.22:01:36::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-10-28.22:01:36::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:36::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:36::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:36::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:36::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:36::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:36::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.22:01:36::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:36::SCWMssOS::mss does not exists at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:36::SCWMssOS::Creating sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:36::SCWMssOS::Adding the swdes entry, created swdb C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:36::SCWMssOS::updating the scw layer changes to swdes at   C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:36::SCWMssOS::Writing mss at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:36::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-28.22:01:36::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-28.22:01:36::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-28.22:01:36::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-28.22:01:45::SCWPlatform::Generating sources Done.
TRACE::2020-10-28.22:01:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-10-28.22:01:45::SCWMssOS::Could not open the swdb for C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-10-28.22:01:45::SCWMssOS::Could not open the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-10-28.22:01:45::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.22:01:45::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:45::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:45::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:45::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-28.22:01:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:01:45::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:45::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.22:01:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.22:01:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.22:01:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.22:01:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:46::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::mss does not exists at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::Creating sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::Adding the swdes entry, created swdb C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::updating the scw layer changes to swdes at   C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::Writing mss at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.22:01:46::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-28.22:01:46::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:46::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.22:01:46::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-10-28.22:01:48::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-28.22:01:48::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.22:01:48::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-28.22:01:48::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-28.22:01:48::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-28.22:01:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.22:01:48::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-28.22:01:48::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.22:01:48::SCWSystem::Not a boot domain 
LOG::2020-10-28.22:01:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.22:01:48::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.22:01:48::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.22:01:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-28.22:01:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-28.22:01:48::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-28.22:01:48::SCWMssOS::Could not open the swdb for C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-10-28.22:01:48::SCWMssOS::Could not open the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-10-28.22:01:48::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.22:01:48::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:01:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:01:48::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.22:01:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.22:01:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.22:01:48::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-28.22:01:48::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-28.22:01:48::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.22:01:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.22:01:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-28.22:01:48::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-28.22:01:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.22:01:48::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-28.22:01:48::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-28.22:01:48::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.22:01:48::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-28.22:01:48::SCWSystem::dir created 
TRACE::2020-10-28.22:01:48::SCWSystem::Writing the bif 
TRACE::2020-10-28.22:01:48::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.22:01:48::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.22:01:48::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.22:01:49::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:50::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:50::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-28.22:01:50::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-28.22:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:50::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.22:01:50::SCWPlatform::Clearing the existing platform
TRACE::2020-10-28.22:01:50::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-28.22:01:50::SCWBDomain::clearing the fsbl build
TRACE::2020-10-28.22:01:50::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:50::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:50::SCWSystem::Clearing the domains completed.
TRACE::2020-10-28.22:01:50::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:50::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.22:01:54::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-10-28.22:01:54::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-10-28.22:01:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.22:01:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.22:01:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:54::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.22:01:54::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-28.22:01:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:01:54::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-28.22:01:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.22:01:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWReader::No isolation master present  
TRACE::2020-10-28.22:01:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.22:01:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.22:01:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:54::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:01:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:01:54::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.22:01:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWReader::No isolation master present  
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:55::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.22:01:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:55::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-28.22:01:55::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-28.22:01:55::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-28.22:01:55::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.22:01:55::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:55::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:55::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:55::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:01:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:01:55::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:55::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:55::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:55::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:55::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:55::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:55::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.22:01:55::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:55::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:55::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:55::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:55::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:56::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:56::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:56::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:56::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:56::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:01:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:01:56::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:01:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:01:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:01:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:01:56::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:01:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:01:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:01:56::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-10-28.22:06:51::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-28.22:06:51::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.22:06:51::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-28.22:06:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-28.22:06:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-28.22:06:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.22:06:51::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-28.22:06:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:06:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:06:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:06:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:06:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:06:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:06:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:06:51::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:06:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:06:51::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:06:51::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:06:51::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:06:51::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-28.22:06:51::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.22:06:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.22:06:51::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl & make 
TRACE::2020-10-28.22:06:51::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-28.22:06:51::SCWBDomain::make[1]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-28.22:06:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-28.22:06:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:06:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:06:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:51::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:51::SCWBDomain::_0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-28.22:06:51::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:51::SCWBDomain::0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-28.22:06:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-28.22:06:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:06:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:06:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:51::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:51::SCWBDomain::_0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-28.22:06:51::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:51::SCWBDomain::0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-28.22:06:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.22:06:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.22:06:51::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.22:06:51::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:51::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:51::SCWBDomain::_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-28.22:06:51::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:51::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-28.22:06:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.22:06:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.22:06:51::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.22:06:52::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:06:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:06:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:06:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:06:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:06:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:06:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:06:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:06:52::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/emacps_v3_10/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:06:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:06:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:06:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:06:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/iicps_v3_10/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/iicps_v3_10/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-28.22:06:52::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-28.22:06:52::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-28.22:06:52::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-28.22:06:52::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:06:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:06:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/qspips_v3_6/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:06:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:06:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.22:06:52::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.22:06:52::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:06:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:06:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:06:52::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:06:52::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:52::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2020-10-28.22:06:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.22:06:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:06:52::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:06:52::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:52::SCWBDomain::_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:53::SCWBDomain::_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-10-28.22:06:53::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:53::SCWBDomain::0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:53::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.22:06:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:06:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:06:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:53::SCWBDomain::_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:53::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.22:06:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:06:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:06:53::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:53::SCWBDomain::_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:53::SCWBDomain::0/libsrc/usbps_v2_4/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-28.22:06:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:06:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:06:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:53::SCWBDomain::_0/libsrc/vtc_v8_0/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:53::SCWBDomain::0/libsrc/vtc_v8_0/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.22:06:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:06:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:06:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:53::SCWBDomain::_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:53::SCWBDomain::0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-28.22:06:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:06:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:06:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:53::SCWBDomain::_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:53::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-28.22:06:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:06:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:06:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:53::SCWBDomain::_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:53::SCWBDomain::0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-28.22:06:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:06:53::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:06:53::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:53::SCWBDomain::_0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-28.22:06:53::SCWBDomain::"Compiling axivdma"

TRACE::2020-10-28.22:06:54::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:54::SCWBDomain::_0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-28.22:06:54::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:54::SCWBDomain::0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-28.22:06:54::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:54::SCWBDomain::0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-28.22:06:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-28.22:06:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:06:54::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:06:54::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:54::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:54::SCWBDomain::_0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-28.22:06:54::SCWBDomain::"Compiling Clkocking Wizard"

TRACE::2020-10-28.22:06:55::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:55::SCWBDomain::_0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-28.22:06:55::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:55::SCWBDomain::0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-28.22:06:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:55::SCWBDomain::0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-28.22:06:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.22:06:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.22:06:55::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.22:06:55::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:55::SCWBDomain::_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-28.22:06:55::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-28.22:06:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:55::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-28.22:06:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.22:06:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.22:06:55::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.22:06:55::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:55::SCWBDomain::_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-28.22:06:55::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-28.22:06:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:55::SCWBDomain::0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-28.22:06:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.22:06:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:06:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:06:55::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:55::SCWBDomain::_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-28.22:06:55::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-28.22:06:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:55::SCWBDomain::0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-28.22:06:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.22:06:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:06:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:06:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:06:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:55::SCWBDomain::_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-28.22:06:55::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-28.22:06:56::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:56::SCWBDomain::0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-28.22:06:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.22:06:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:06:56::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:06:56::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:56::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:56::SCWBDomain::_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-28.22:06:56::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-28.22:06:57::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:57::SCWBDomain::0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-28.22:06:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.22:06:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:06:57::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:06:57::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:06:57::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:57::SCWBDomain::_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-28.22:06:57::SCWBDomain::"Compiling emacps"

TRACE::2020-10-28.22:06:58::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:58::SCWBDomain::0/libsrc/emacps_v3_10/src'

TRACE::2020-10-28.22:06:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.22:06:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:06:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:06:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:06:58::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:58::SCWBDomain::_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-28.22:06:58::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-28.22:06:59::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:06:59::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-28.22:06:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-28.22:06:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:06:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:06:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:06:59::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:06:59::SCWBDomain::_0/libsrc/iicps_v3_10/src'

TRACE::2020-10-28.22:06:59::SCWBDomain::"Compiling iicps"

TRACE::2020-10-28.22:07:01::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:01::SCWBDomain::0/libsrc/iicps_v3_10/src'

TRACE::2020-10-28.22:07:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-28.22:07:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:07:01::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:07:01::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:01::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:01::SCWBDomain::_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-28.22:07:01::SCWBDomain::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-10-28.22:07:01::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:01::SCWBDomain::_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-28.22:07:01::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:01::SCWBDomain::0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-28.22:07:01::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:01::SCWBDomain::0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-28.22:07:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-28.22:07:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:07:01::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:07:01::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:01::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:01::SCWBDomain::_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-28.22:07:01::SCWBDomain::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-10-28.22:07:02::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:02::SCWBDomain::_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-28.22:07:02::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:02::SCWBDomain::0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-28.22:07:02::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:02::SCWBDomain::0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-28.22:07:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.22:07:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:02::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:02::SCWBDomain::_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-28.22:07:02::SCWBDomain::"Compiling qspips"

TRACE::2020-10-28.22:07:03::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:03::SCWBDomain::0/libsrc/qspips_v3_6/src'

TRACE::2020-10-28.22:07:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.22:07:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:03::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:03::SCWBDomain::_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-28.22:07:03::SCWBDomain::"Compiling scugic"

TRACE::2020-10-28.22:07:04::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:04::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2020-10-28.22:07:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.22:07:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:07:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:07:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:04::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:04::SCWBDomain::_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-28.22:07:04::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-28.22:07:04::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:04::SCWBDomain::0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-28.22:07:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.22:07:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:04::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:04::SCWBDomain::_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-28.22:07:04::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-28.22:07:05::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:05::SCWBDomain::0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-28.22:07:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.22:07:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.22:07:05::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.22:07:05::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-28.22:07:05::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:05::SCWBDomain::_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-28.22:07:05::SCWBDomain::"Compiling sdps"

TRACE::2020-10-28.22:07:06::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:06::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2020-10-28.22:07:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.22:07:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:07:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:07:06::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:06::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:06::SCWBDomain::_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-28.22:07:06::SCWBDomain::"Compiling standalone"

TRACE::2020-10-28.22:07:10::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:10::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2020-10-28.22:07:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.22:07:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:11::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:11::SCWBDomain::_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-28.22:07:11::SCWBDomain::"Compiling uartps"

TRACE::2020-10-28.22:07:12::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:12::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2020-10-28.22:07:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.22:07:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:07:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:07:12::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:12::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:12::SCWBDomain::_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-28.22:07:12::SCWBDomain::"Compiling usbps"

TRACE::2020-10-28.22:07:13::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:13::SCWBDomain::0/libsrc/usbps_v2_4/src'

TRACE::2020-10-28.22:07:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-28.22:07:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-10-28.22:07:13::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-10-28.22:07:13::SCWBDomain::es -g -Wall -Wextra"

TRACE::2020-10-28.22:07:13::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:13::SCWBDomain::_0/libsrc/vtc_v8_0/src'

TRACE::2020-10-28.22:07:13::SCWBDomain::"Compiling video timing controller"

TRACE::2020-10-28.22:07:14::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:14::SCWBDomain::_0/libsrc/vtc_v8_0/src'

TRACE::2020-10-28.22:07:14::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:14::SCWBDomain::0/libsrc/vtc_v8_0/src'

TRACE::2020-10-28.22:07:14::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:14::SCWBDomain::0/libsrc/vtc_v8_0/src'

TRACE::2020-10-28.22:07:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.22:07:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:14::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:14::SCWBDomain::_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-28.22:07:14::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-28.22:07:15::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:15::SCWBDomain::0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-28.22:07:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-28.22:07:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:15::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:15::SCWBDomain::_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-28.22:07:15::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-28.22:07:17::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:17::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-28.22:07:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-28.22:07:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:17::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:07:17::SCWBDomain::_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-28.22:07:17::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:17::SCWBDomain::0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-28.22:07:17::SCWBDomain::'Finished building libraries'

TRACE::2020-10-28.22:07:17::SCWBDomain::make[1]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-28.22:07:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-10-28.22:07:17::SCWBDomain::include -I.

TRACE::2020-10-28.22:07:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-28.22:07:17::SCWBDomain::9_0/include -I.

TRACE::2020-10-28.22:07:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:17::SCWBDomain::0/include -I.

TRACE::2020-10-28.22:07:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-10-28.22:07:17::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.22:07:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:18::SCWBDomain::0/include -I.

TRACE::2020-10-28.22:07:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-10-28.22:07:18::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.22:07:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-28.22:07:18::SCWBDomain::9_0/include -I.

TRACE::2020-10-28.22:07:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:07:18::SCWBDomain::0/include -I.

TRACE::2020-10-28.22:07:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-28.22:07:18::SCWBDomain::9_0/include -I.

TRACE::2020-10-28.22:07:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-10-28.22:07:18::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-10-28.22:07:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-28.22:07:18::SCWBDomain::9_0/include -I.

TRACE::2020-10-28.22:07:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-10-28.22:07:18::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.22:07:18::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-10-28.22:07:18::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-28.22:07:18::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-28.22:07:18::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                          -Wl,--gc-s
TRACE::2020-10-28.22:07:18::SCWBDomain::ections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-28.22:07:18::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.22:07:18::SCWSystem::Not a boot domain 
LOG::2020-10-28.22:07:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.22:07:18::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.22:07:18::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.22:07:18::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-28.22:07:18::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-28.22:07:18::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.22:07:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:07:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:07:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:07:18::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:07:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:07:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:07:19::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:07:19::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:07:19::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:07:19::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:07:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:07:19::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:07:19::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.22:07:19::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:07:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.22:07:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.22:07:19::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-28.22:07:19::SCWMssOS::doing bsp build ... 
TRACE::2020-10-28.22:07:19::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:07:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:07:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:07:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:07:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.22:07:19::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.22:07:19::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.22:07:19::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.22:07:19::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:07:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:07:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:07:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:07:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:07:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:07:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:07:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:07:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:07:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:07:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:07:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:07:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-28.22:07:19::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-28.22:07:19::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-28.22:07:19::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-28.22:07:19::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:07:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:07:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.22:07:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:07:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:07:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.22:07:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.22:07:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.22:07:20::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.22:07:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:07:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:07:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.22:07:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:07:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:07:20::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.22:07:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:07:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:07:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.22:07:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:07:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:07:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.22:07:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:07:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:07:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-28.22:07:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.22:07:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:07:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:07:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-28.22:07:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:07:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:07:20::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:20::SCWMssOS::"Compiling axivdma"

TRACE::2020-10-28.22:07:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-28.22:07:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:07:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:07:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:21::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-10-28.22:07:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.22:07:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.22:07:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.22:07:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:22::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-28.22:07:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.22:07:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.22:07:22::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.22:07:22::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:22::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-28.22:07:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.22:07:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:07:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:07:22::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:22::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-28.22:07:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.22:07:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:22::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-28.22:07:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.22:07:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:07:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:07:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:23::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-28.22:07:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.22:07:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:07:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:07:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:24::SCWMssOS::"Compiling emacps"

TRACE::2020-10-28.22:07:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.22:07:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:25::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-28.22:07:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-28.22:07:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:27::SCWMssOS::"Compiling iicps"

TRACE::2020-10-28.22:07:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-28.22:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:07:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:07:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:28::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-10-28.22:07:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-28.22:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:07:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:07:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:28::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-10-28.22:07:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.22:07:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:29::SCWMssOS::"Compiling qspips"

TRACE::2020-10-28.22:07:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.22:07:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:30::SCWMssOS::"Compiling scugic"

TRACE::2020-10-28.22:07:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.22:07:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:07:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:07:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:31::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-28.22:07:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.22:07:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:31::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-28.22:07:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.22:07:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.22:07:32::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.22:07:32::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-28.22:07:32::SCWMssOS::"Compiling sdps"

TRACE::2020-10-28.22:07:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.22:07:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:07:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:07:33::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:33::SCWMssOS::"Compiling standalone"

TRACE::2020-10-28.22:07:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.22:07:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:38::SCWMssOS::"Compiling uartps"

TRACE::2020-10-28.22:07:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.22:07:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:07:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:07:39::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:07:39::SCWMssOS::"Compiling usbps"

TRACE::2020-10-28.22:07:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-28.22:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-10-28.22:07:40::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-10-28.22:07:40::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-10-28.22:07:40::SCWMssOS::"Compiling video timing controller"

TRACE::2020-10-28.22:07:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.22:07:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:07:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:07:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:07:41::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-28.22:07:42::SCWMssOS::'Finished building libraries'

TRACE::2020-10-28.22:07:42::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.22:07:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.22:07:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-28.22:07:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.22:07:43::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-28.22:07:43::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-28.22:07:43::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.22:07:43::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-28.22:07:43::SCWSystem::dir created 
TRACE::2020-10-28.22:07:43::SCWSystem::Writing the bif 
TRACE::2020-10-28.22:07:43::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.22:07:43::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.22:07:43::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.22:07:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:07:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:07:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:07:43::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:07:43::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:07:43::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:07:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:07:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:07:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:07:43::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:07:43::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:07:43::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:07:43::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.22:07:43::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.22:07:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:07:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:07:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:07:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:07:43::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:07:43::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:07:43::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-28.22:10:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-28.22:10:18::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa
TRACE::2020-10-28.22:10:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-28.22:10:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-28.22:10:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:10:22::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:10:22::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa
TRACE::2020-10-28.22:10:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:22::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2020-10-28.22:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-28.22:10:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:10:22::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-28.22:10:22::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-28.22:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa
TRACE::2020-10-28.22:10:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:22::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2020-10-28.22:10:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:22::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-28.22:10:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-28.22:10:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.22:10:26::SCWPlatform::Opened new HwDB with name system_wrapper_5
TRACE::2020-10-28.22:10:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-28.22:10:26::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-28.22:10:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-28.22:10:26::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-28.22:10:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-28.22:10:26::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-28.22:10:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:26::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.22:10:27::SCWPlatform::Clearing the existing platform
TRACE::2020-10-28.22:10:27::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-28.22:10:27::SCWBDomain::clearing the fsbl build
TRACE::2020-10-28.22:10:27::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:27::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:27::SCWSystem::Clearing the domains completed.
TRACE::2020-10-28.22:10:27::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-28.22:10:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:27::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:27::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.22:10:30::SCWPlatform::Opened new HwDB with name system_wrapper_6
TRACE::2020-10-28.22:10:30::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-10-28.22:10:30::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-10-28.22:10:30::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.22:10:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.22:10:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.22:10:30::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:30::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:30::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.22:10:31::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-28.22:10:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:10:31::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:31::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:31::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-28.22:10:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.22:10:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:31::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWReader::No isolation master present  
TRACE::2020-10-28.22:10:31::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.22:10:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.22:10:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:31::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:10:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:10:31::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.22:10:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:31::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWReader::No isolation master present  
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:31::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:31::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-28.22:10:31::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-28.22:10:31::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-28.22:10:31::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.22:10:31::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:10:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:10:31::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:32::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:32::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:32::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.22:10:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:32::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:32::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:32::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:32::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:32::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:32::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:32::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:32::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:10:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:10:32::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:32::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:32::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:32::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:32::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:10:32::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:10:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:10:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:10:32::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:10:32::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:32::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:10:32::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:10:32::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-10-28.22:11:30::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-28.22:11:30::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.22:11:31::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-28.22:11:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-28.22:11:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-28.22:11:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.22:11:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-28.22:11:31::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.22:11:31::SCWSystem::Not a boot domain 
LOG::2020-10-28.22:11:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.22:11:31::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.22:11:31::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.22:11:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-28.22:11:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-28.22:11:31::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.22:11:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:11:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:11:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:11:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:11:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:11:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:11:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:11:31::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:11:31::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:11:31::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:11:31::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:11:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:11:31::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:11:31::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.22:11:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:11:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.22:11:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.22:11:31::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-28.22:11:31::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-28.22:11:31::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.22:11:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.22:11:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-28.22:11:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.22:11:31::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-28.22:11:31::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-28.22:11:31::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.22:11:31::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-28.22:11:31::SCWSystem::dir created 
TRACE::2020-10-28.22:11:31::SCWSystem::Writing the bif 
TRACE::2020-10-28.22:11:31::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.22:11:31::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.22:11:31::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.22:11:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:11:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:11:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:11:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:11:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:11:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:11:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:11:31::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:11:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:11:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:11:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:11:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:11:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:11:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:11:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:11:31::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:11:31::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.22:11:31::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.22:11:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:11:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:11:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:11:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:11:31::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:11:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:11:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:11:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:11:31::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:16:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:16:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:16:48::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:16:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:16:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:16:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:16:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:16:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:16:50::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:16:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:16:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:16:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:50::SCWMssOS::Adding Library:  lwip211:1.1
TRACE::2020-10-28.22:16:50::SCWMssOS::Added Library:  lwip211
TRACE::2020-10-28.22:16:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:16:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:16:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:16:52::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:16:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:16:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:16:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:16:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:16:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:16:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:16:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:16:52::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:16:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:16:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:16:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:52::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ddce2d666a90134d9500630be813f080",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.22:16:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:16:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:16:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:16:52::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:16:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:16:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:16:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:52::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.22:16:53::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:16:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:16:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:16:53::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:16:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:16:53::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:16:53::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:16:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:16:53::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:16:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:16:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:16:53::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:16:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:16:53::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:16:53::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-28.22:16:53::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:16:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:16:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:16:53::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:16:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:16:53::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:16:53::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:16:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:16:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:16:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:16:53::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:16:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:16:53::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:16:53::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:16:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:16:53::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:16:53::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.22:16:53::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-10-28.22:16:57::SCWMssOS::Removing file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-10-28.22:17:00::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-28.22:17:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.22:17:00::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-28.22:17:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-28.22:17:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-28.22:17:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.22:17:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-28.22:17:00::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.22:17:00::SCWSystem::Not a boot domain 
LOG::2020-10-28.22:17:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.22:17:00::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.22:17:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.22:17:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-28.22:17:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-28.22:17:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.22:17:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:17:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:17:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:17:00::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:17:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:17:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:17:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-28.22:17:00::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-28.22:17:00::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-28.22:17:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.22:17:00::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:17:00::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:17:00::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:17:00::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:17:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:17:00::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:17:00::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.22:17:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:17:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.22:17:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.22:17:00::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-10-28.22:17:00::SCWMssOS::doing bsp build ... 
TRACE::2020-10-28.22:17:00::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-28.22:17:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-28.22:17:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:17:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:17:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-28.22:17:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:17:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:17:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.22:17:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.22:17:01::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.22:17:01::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.22:17:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.22:17:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.22:17:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.22:17:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:17:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:17:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.22:17:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:17:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:17:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.22:17:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:17:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:17:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.22:17:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:17:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:17:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.22:17:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:17:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:17:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-28.22:17:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:17:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:17:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-28.22:17:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:17:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:17:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-28.22:17:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-28.22:17:02::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-28.22:17:02::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-28.22:17:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-28.22:17:02::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-28.22:17:02::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.22:17:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:17:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:17:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.22:17:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:17:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:17:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.22:17:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.22:17:02::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.22:17:02::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.22:17:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:17:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:17:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.22:17:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:17:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:17:02::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.22:17:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:17:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:17:02::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.22:17:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:17:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:17:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.22:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:17:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:17:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-28.22:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:17:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:17:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:17:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.22:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:17:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:17:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-28.22:17:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:17:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:17:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:03::SCWMssOS::"Compiling axivdma"

TRACE::2020-10-28.22:17:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-28.22:17:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:17:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:17:04::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:04::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-10-28.22:17:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.22:17:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.22:17:04::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.22:17:04::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:05::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-28.22:17:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.22:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.22:17:05::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.22:17:05::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:05::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-28.22:17:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.22:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:17:05::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:17:05::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:05::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-28.22:17:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.22:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:17:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:17:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:17:05::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-28.22:17:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.22:17:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:17:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:17:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:06::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-28.22:17:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.22:17:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:17:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:17:07::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:07::SCWMssOS::"Compiling emacps"

TRACE::2020-10-28.22:17:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.22:17:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:17:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:17:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:17:08::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-28.22:17:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-28.22:17:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:17:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:17:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:17:09::SCWMssOS::"Compiling iicps"

TRACE::2020-10-28.22:17:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-28.22:17:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:17:11::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:17:11::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:11::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-10-28.22:17:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-28.22:17:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:17:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:17:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:20::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-10-28.22:17:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-28.22:17:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:17:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:17:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:20::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-10-28.22:17:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.22:17:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:17:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:17:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:17:20::SCWMssOS::"Compiling qspips"

TRACE::2020-10-28.22:17:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.22:17:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:17:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:17:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:17:22::SCWMssOS::"Compiling scugic"

TRACE::2020-10-28.22:17:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.22:17:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:17:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:17:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:23::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-28.22:17:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.22:17:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:17:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:17:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:17:23::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-28.22:17:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.22:17:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.22:17:24::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.22:17:24::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-28.22:17:24::SCWMssOS::"Compiling sdps"

TRACE::2020-10-28.22:17:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.22:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:17:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:17:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:25::SCWMssOS::"Compiling standalone"

TRACE::2020-10-28.22:17:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.22:17:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:17:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:17:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:17:29::SCWMssOS::"Compiling uartps"

TRACE::2020-10-28.22:17:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.22:17:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:17:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:17:30::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:17:30::SCWMssOS::"Compiling usbps"

TRACE::2020-10-28.22:17:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-28.22:17:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-10-28.22:17:32::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-10-28.22:17:32::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-10-28.22:17:32::SCWMssOS::"Compiling video timing controller"

TRACE::2020-10-28.22:17:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.22:17:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:17:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:17:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:17:33::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-28.22:17:34::SCWMssOS::'Finished building libraries'

TRACE::2020-10-28.22:17:34::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.22:17:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.22:17:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-28.22:17:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.22:17:34::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-28.22:17:34::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-28.22:17:34::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.22:17:34::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-28.22:17:34::SCWSystem::dir created 
TRACE::2020-10-28.22:17:34::SCWSystem::Writing the bif 
TRACE::2020-10-28.22:17:35::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.22:17:35::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.22:17:35::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.22:17:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:17:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:17:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:17:35::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:17:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:17:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:17:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:17:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:17:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:17:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:17:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:17:35::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:17:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:17:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:17:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:17:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:17:35::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2f063b6520abc00e9701414fa853a2d5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.22:17:35::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.22:17:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:17:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:17:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:17:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:17:35::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:17:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:17:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:17:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:17:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:26:52::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl & make clean
TRACE::2020-10-28.22:26:52::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-10-28.22:26:52::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-10-28.22:26:52::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-10-28.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s clean 

TRACE::2020-10-28.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s clean 

TRACE::2020-10-28.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-10-28.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-10-28.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-10-28.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-10-28.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-10-28.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-10-28.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-10-28.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-10-28.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s clean 

ERROR::2020-10-28.22:26:52::SCWSystem::Error in Processing the domain zynq_fsbl
LOG::2020-10-28.22:26:54::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-28.22:26:54::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.22:26:54::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-28.22:26:54::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-28.22:26:54::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-28.22:26:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.22:26:54::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-28.22:26:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:26:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:26:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:26:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:26:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:26:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:26:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:26:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:26:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:26:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:26:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:26:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:26:54::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-28.22:26:54::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.22:26:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.22:26:54::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl & make 
TRACE::2020-10-28.22:26:54::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-28.22:26:54::SCWBDomain::make[1]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-28.22:26:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-28.22:26:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:26:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:26:54::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:54::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:54::SCWBDomain::_0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-28.22:26:54::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:54::SCWBDomain::0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-28.22:26:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-28.22:26:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:26:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:26:54::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:54::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:54::SCWBDomain::_0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-28.22:26:54::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:54::SCWBDomain::0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-28.22:26:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.22:26:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.22:26:54::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.22:26:54::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:54::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:54::SCWBDomain::_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-28.22:26:54::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:54::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-28.22:26:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.22:26:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.22:26:54::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.22:26:54::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:54::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:54::SCWBDomain::_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:26:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:26:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:26:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:26:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:26:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:26:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:26:55::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:26:55::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/emacps_v3_10/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:26:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:26:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:26:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:26:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/iicps_v3_10/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/iicps_v3_10/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-28.22:26:55::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-28.22:26:55::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-28.22:26:55::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-28.22:26:55::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:26:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:26:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/qspips_v3_6/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:26:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:26:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.22:26:55::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.22:26:55::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:26:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:26:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:26:55::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:26:55::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:55::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:26:55::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:26:55::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-28.22:26:55::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:55::SCWBDomain::_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-10-28.22:26:56::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:56::SCWBDomain::0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:56::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.22:26:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:26:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:26:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:56::SCWBDomain::_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:56::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.22:26:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:26:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:26:56::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:56::SCWBDomain::_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:56::SCWBDomain::0/libsrc/usbps_v2_4/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-28.22:26:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:26:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:26:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:56::SCWBDomain::_0/libsrc/vtc_v8_0/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:56::SCWBDomain::0/libsrc/vtc_v8_0/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.22:26:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:26:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:26:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:56::SCWBDomain::_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:56::SCWBDomain::0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-28.22:26:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:26:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:26:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:56::SCWBDomain::_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:56::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-28.22:26:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:26:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:26:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:56::SCWBDomain::_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:56::SCWBDomain::0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-28.22:26:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:26:56::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:26:56::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:56::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:56::SCWBDomain::_0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-28.22:26:56::SCWBDomain::"Compiling axivdma"

TRACE::2020-10-28.22:26:57::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:57::SCWBDomain::_0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-28.22:26:57::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:57::SCWBDomain::0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-28.22:26:57::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:57::SCWBDomain::0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-28.22:26:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-28.22:26:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:26:57::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:26:57::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:57::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:57::SCWBDomain::_0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-28.22:26:57::SCWBDomain::"Compiling Clkocking Wizard"

TRACE::2020-10-28.22:26:58::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:58::SCWBDomain::_0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-28.22:26:58::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:58::SCWBDomain::0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-28.22:26:58::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:58::SCWBDomain::0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-28.22:26:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.22:26:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.22:26:58::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.22:26:58::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:58::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:58::SCWBDomain::_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-28.22:26:58::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-28.22:26:58::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:58::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-28.22:26:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.22:26:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.22:26:58::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.22:26:58::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:58::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:58::SCWBDomain::_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-28.22:26:58::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-28.22:26:58::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:58::SCWBDomain::0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-28.22:26:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.22:26:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:26:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:26:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:58::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:58::SCWBDomain::_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-28.22:26:58::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-28.22:26:58::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:58::SCWBDomain::0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-28.22:26:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.22:26:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:26:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:26:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:26:58::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:58::SCWBDomain::_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-28.22:26:58::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-28.22:26:59::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:26:59::SCWBDomain::0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-28.22:26:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.22:26:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:26:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:26:59::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:26:59::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:26:59::SCWBDomain::_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-28.22:26:59::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-28.22:27:00::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:00::SCWBDomain::0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-28.22:27:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.22:27:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:27:00::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:27:00::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:00::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:00::SCWBDomain::_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-28.22:27:00::SCWBDomain::"Compiling emacps"

TRACE::2020-10-28.22:27:01::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:01::SCWBDomain::0/libsrc/emacps_v3_10/src'

TRACE::2020-10-28.22:27:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.22:27:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:01::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:01::SCWBDomain::_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-28.22:27:01::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-28.22:27:02::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:02::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-28.22:27:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-28.22:27:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:02::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:02::SCWBDomain::_0/libsrc/iicps_v3_10/src'

TRACE::2020-10-28.22:27:02::SCWBDomain::"Compiling iicps"

TRACE::2020-10-28.22:27:04::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:04::SCWBDomain::0/libsrc/iicps_v3_10/src'

TRACE::2020-10-28.22:27:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-28.22:27:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:27:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:27:04::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:04::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:04::SCWBDomain::_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-28.22:27:04::SCWBDomain::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-10-28.22:27:04::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:04::SCWBDomain::_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-28.22:27:04::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:04::SCWBDomain::0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-28.22:27:04::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:04::SCWBDomain::0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-28.22:27:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-28.22:27:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:27:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:27:04::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:04::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:04::SCWBDomain::_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-28.22:27:04::SCWBDomain::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-10-28.22:27:04::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:04::SCWBDomain::_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-28.22:27:04::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:04::SCWBDomain::0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-28.22:27:04::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:04::SCWBDomain::0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-28.22:27:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.22:27:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:04::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:04::SCWBDomain::_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-28.22:27:04::SCWBDomain::"Compiling qspips"

TRACE::2020-10-28.22:27:05::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:05::SCWBDomain::0/libsrc/qspips_v3_6/src'

TRACE::2020-10-28.22:27:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.22:27:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:05::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:05::SCWBDomain::_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-28.22:27:05::SCWBDomain::"Compiling scugic"

TRACE::2020-10-28.22:27:06::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:06::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2020-10-28.22:27:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.22:27:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:27:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:27:06::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:06::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:06::SCWBDomain::_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-28.22:27:06::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-28.22:27:07::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:07::SCWBDomain::0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-28.22:27:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.22:27:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:07::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:07::SCWBDomain::_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-28.22:27:07::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-28.22:27:07::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:07::SCWBDomain::0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-28.22:27:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.22:27:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.22:27:07::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.22:27:07::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-28.22:27:07::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:07::SCWBDomain::_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-28.22:27:07::SCWBDomain::"Compiling sdps"

TRACE::2020-10-28.22:27:09::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:09::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2020-10-28.22:27:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.22:27:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:27:09::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:27:09::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:09::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:09::SCWBDomain::_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-28.22:27:09::SCWBDomain::"Compiling standalone"

TRACE::2020-10-28.22:27:13::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:13::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2020-10-28.22:27:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.22:27:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:13::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:13::SCWBDomain::_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-28.22:27:13::SCWBDomain::"Compiling uartps"

TRACE::2020-10-28.22:27:14::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:14::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2020-10-28.22:27:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.22:27:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:27:14::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:27:14::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:14::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:14::SCWBDomain::_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-28.22:27:14::SCWBDomain::"Compiling usbps"

TRACE::2020-10-28.22:27:16::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:16::SCWBDomain::0/libsrc/usbps_v2_4/src'

TRACE::2020-10-28.22:27:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-28.22:27:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-10-28.22:27:16::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-10-28.22:27:16::SCWBDomain::es -g -Wall -Wextra"

TRACE::2020-10-28.22:27:16::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:16::SCWBDomain::_0/libsrc/vtc_v8_0/src'

TRACE::2020-10-28.22:27:16::SCWBDomain::"Compiling video timing controller"

TRACE::2020-10-28.22:27:17::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:17::SCWBDomain::_0/libsrc/vtc_v8_0/src'

TRACE::2020-10-28.22:27:17::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:17::SCWBDomain::0/libsrc/vtc_v8_0/src'

TRACE::2020-10-28.22:27:17::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:17::SCWBDomain::0/libsrc/vtc_v8_0/src'

TRACE::2020-10-28.22:27:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.22:27:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:17::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:17::SCWBDomain::_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-28.22:27:17::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-28.22:27:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:18::SCWBDomain::0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-28.22:27:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-28.22:27:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:18::SCWBDomain::_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-28.22:27:18::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-28.22:27:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:18::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-28.22:27:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-28.22:27:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-28.22:27:18::SCWBDomain::_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-28.22:27:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:18::SCWBDomain::0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-28.22:27:18::SCWBDomain::'Finished building libraries'

TRACE::2020-10-28.22:27:18::SCWBDomain::make[1]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-28.22:27:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-10-28.22:27:18::SCWBDomain::include -I.

TRACE::2020-10-28.22:27:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-28.22:27:18::SCWBDomain::9_0/include -I.

TRACE::2020-10-28.22:27:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-10-28.22:27:18::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.22:27:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:18::SCWBDomain::0/include -I.

TRACE::2020-10-28.22:27:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-10-28.22:27:19::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.22:27:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-28.22:27:19::SCWBDomain::9_0/include -I.

TRACE::2020-10-28.22:27:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:19::SCWBDomain::0/include -I.

TRACE::2020-10-28.22:27:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-28.22:27:19::SCWBDomain::0/include -I.

TRACE::2020-10-28.22:27:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-28.22:27:19::SCWBDomain::9_0/include -I.

TRACE::2020-10-28.22:27:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-10-28.22:27:19::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-10-28.22:27:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-28.22:27:19::SCWBDomain::9_0/include -I.

TRACE::2020-10-28.22:27:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-10-28.22:27:19::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.22:27:19::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-10-28.22:27:19::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-28.22:27:19::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-28.22:27:19::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                          -Wl,--gc-s
TRACE::2020-10-28.22:27:19::SCWBDomain::ections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-28.22:27:19::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.22:27:19::SCWSystem::Not a boot domain 
LOG::2020-10-28.22:27:19::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.22:27:19::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.22:27:19::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.22:27:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-28.22:27:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-28.22:27:19::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.22:27:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:27:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:27:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:27:19::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:27:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:27:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:27:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:27:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:27:19::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.22:27:19::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:27:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.22:27:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.22:27:20::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-28.22:27:20::SCWMssOS::doing bsp build ... 
TRACE::2020-10-28.22:27:20::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-28.22:27:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-28.22:27:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:27:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:27:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-28.22:27:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:27:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:27:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.22:27:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.22:27:20::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.22:27:20::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.22:27:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.22:27:20::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.22:27:20::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.22:27:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:27:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:27:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.22:27:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:27:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:27:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.22:27:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:27:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:27:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.22:27:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:27:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:27:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.22:27:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:27:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:27:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-28.22:27:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:27:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:27:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-28.22:27:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:27:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:27:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-28.22:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-28.22:27:21::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-28.22:27:21::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-28.22:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-28.22:27:21::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-28.22:27:21::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.22:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:27:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:27:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.22:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:27:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:27:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.22:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.22:27:21::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.22:27:21::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.22:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:27:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:27:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.22:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:27:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:27:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.22:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:27:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:27:21::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.22:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:27:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:27:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.22:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:27:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:27:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-28.22:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.22:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:27:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:27:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-28.22:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:27:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:27:22::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:22::SCWMssOS::"Compiling axivdma"

TRACE::2020-10-28.22:27:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-28.22:27:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:27:23::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:27:23::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:23::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-10-28.22:27:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.22:27:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.22:27:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.22:27:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:24::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-28.22:27:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.22:27:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.22:27:24::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.22:27:24::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:24::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-28.22:27:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.22:27:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:27:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:27:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:24::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-28.22:27:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.22:27:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:24::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-28.22:27:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.22:27:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:27:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:27:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:25::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-28.22:27:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.22:27:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:27:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:27:26::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:26::SCWMssOS::"Compiling emacps"

TRACE::2020-10-28.22:27:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.22:27:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:28::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-28.22:27:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-28.22:27:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:29::SCWMssOS::"Compiling iicps"

TRACE::2020-10-28.22:27:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-28.22:27:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:27:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:27:30::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:30::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-10-28.22:27:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-28.22:27:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:27:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:27:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:31::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-10-28.22:27:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-28.22:27:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:27:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:27:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:31::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-10-28.22:27:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.22:27:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:31::SCWMssOS::"Compiling qspips"

TRACE::2020-10-28.22:27:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.22:27:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:33::SCWMssOS::"Compiling scugic"

TRACE::2020-10-28.22:27:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.22:27:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:27:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:27:34::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:34::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-28.22:27:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.22:27:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:34::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-28.22:27:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.22:27:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.22:27:35::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.22:27:35::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-28.22:27:35::SCWMssOS::"Compiling sdps"

TRACE::2020-10-28.22:27:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.22:27:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:27:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:27:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:36::SCWMssOS::"Compiling standalone"

TRACE::2020-10-28.22:27:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.22:27:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:41::SCWMssOS::"Compiling uartps"

TRACE::2020-10-28.22:27:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.22:27:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:27:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:27:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:27:42::SCWMssOS::"Compiling usbps"

TRACE::2020-10-28.22:27:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-28.22:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-10-28.22:27:43::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-10-28.22:27:43::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-10-28.22:27:43::SCWMssOS::"Compiling video timing controller"

TRACE::2020-10-28.22:27:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.22:27:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:27:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:27:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:27:44::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-28.22:27:45::SCWMssOS::'Finished building libraries'

TRACE::2020-10-28.22:27:46::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.22:27:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.22:27:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-28.22:27:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.22:27:46::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-28.22:27:46::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-28.22:27:46::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.22:27:46::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-28.22:27:46::SCWSystem::dir created 
TRACE::2020-10-28.22:27:46::SCWSystem::Writing the bif 
TRACE::2020-10-28.22:27:46::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.22:27:46::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.22:27:46::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.22:27:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:27:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:27:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:27:46::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:27:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:27:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:27:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:27:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:27:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:27:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:27:46::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:27:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:27:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:27:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:27:46::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2f063b6520abc00e9701414fa853a2d5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.22:27:46::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.22:27:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:27:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:27:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2020-10-28.22:27:46::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2020-10-28.22:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:27:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:27:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:27:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:17::SCWPlatform::Clearing the existing platform
TRACE::2020-10-28.22:35:17::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-28.22:35:17::SCWBDomain::clearing the fsbl build
TRACE::2020-10-28.22:35:17::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:17::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:17::SCWSystem::Clearing the domains completed.
TRACE::2020-10-28.22:35:17::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-28.22:35:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:17::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:17::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.22:35:20::SCWPlatform::Opened new HwDB with name system_wrapper_7
TRACE::2020-10-28.22:35:20::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-10-28.22:35:20::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-10-28.22:35:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.22:35:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.22:35:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.22:35:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:20::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:20::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:20::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-28.22:35:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:20::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.22:35:20::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:20::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:20::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:20::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-28.22:35:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:35:21::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-28.22:35:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.22:35:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWReader::No isolation master present  
TRACE::2020-10-28.22:35:21::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.22:35:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.22:35:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:21::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:35:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:35:21::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-28.22:35:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.22:35:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWReader::No isolation master present  
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-28.22:35:21::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-28.22:35:21::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-28.22:35:21::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.22:35:21::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:35:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:35:21::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:21::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:22::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.22:35:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:22::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:22::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:22::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:22::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:22::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:35:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:35:22::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:22::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:22::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-28.22:35:22::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:22::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:22::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:22::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:22::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:22::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:22::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:22::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:22::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:22::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:28::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:28::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:28::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:28::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:28::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:28::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:28::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:28::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:28::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:28::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:28::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:28::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:35:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:35:28::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:56::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:35:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:35:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:35:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:35:56::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:35:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:35:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:35:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:35:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:16::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:16::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:19::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:19::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:38::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:38::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:38::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:38::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:38::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:38::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:38::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:38::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:38::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:38::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:38::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:38::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:38::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:38::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:38::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:38::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:38::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:38::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:43::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:43::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:43::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:43::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:43::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:43::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:43::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:43::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:43::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:43::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:43::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:43::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:51::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:51::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:51::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:51::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2f063b6520abc00e9701414fa853a2d5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-28.22:36:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:51::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:51::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWMssOS::In reload Mss file.
TRACE::2020-10-28.22:36:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:51::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:51::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:36:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:36:51::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:51::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:36:52::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:36:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:36:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:36:52::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:36:52::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:36:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:36:52::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:36:52::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.22:36:52::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-10-28.22:36:56::SCWMssOS::Removing file C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-10-28.22:37:14::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-28.22:37:14::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.22:37:14::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-28.22:37:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-28.22:37:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-28.22:37:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.22:37:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-28.22:37:14::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.22:37:14::SCWSystem::Not a boot domain 
LOG::2020-10-28.22:37:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.22:37:14::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.22:37:14::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.22:37:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-28.22:37:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-28.22:37:14::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.22:37:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:37:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:37:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:37:14::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:37:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:37:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-28.22:37:14::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-28.22:37:14::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-28.22:37:14::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.22:37:14::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:37:14::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:37:14::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:37:14::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.22:37:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.22:37:14::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:37:14::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.22:37:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:37:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.22:37:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.22:37:14::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-10-28.22:37:14::SCWMssOS::doing bsp build ... 
TRACE::2020-10-28.22:37:14::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-28.22:37:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-28.22:37:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:37:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:37:14::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-28.22:37:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:37:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:37:14::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.22:37:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.22:37:14::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.22:37:14::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.22:37:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.22:37:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.22:37:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.22:37:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:37:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:37:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.22:37:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:37:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:37:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.22:37:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:37:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:37:15::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.22:37:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:37:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:37:15::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.22:37:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:37:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:37:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-28.22:37:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:37:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:37:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-28.22:37:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:37:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:37:15::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-28.22:37:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-28.22:37:16::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-28.22:37:16::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-28.22:37:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-28.22:37:16::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-28.22:37:16::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.22:37:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:37:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:37:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.22:37:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:37:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:37:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.22:37:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.22:37:16::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.22:37:16::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.22:37:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:37:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:37:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.22:37:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:37:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:37:16::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.22:37:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:37:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:37:16::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.22:37:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:37:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:37:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.22:37:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:37:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:37:16::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-28.22:37:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:37:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:37:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:37:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.22:37:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.22:37:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.22:37:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-28.22:37:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:37:17::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:37:17::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:17::SCWMssOS::"Compiling axivdma"

TRACE::2020-10-28.22:37:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-28.22:37:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:37:18::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:37:18::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:18::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-10-28.22:37:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-28.22:37:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.22:37:18::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.22:37:18::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:18::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-28.22:37:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-28.22:37:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.22:37:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.22:37:18::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:18::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-28.22:37:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-28.22:37:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:37:18::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:37:18::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:18::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-28.22:37:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-28.22:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:37:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:37:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:37:19::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-28.22:37:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-28.22:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:37:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:37:19::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:19::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-28.22:37:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-28.22:37:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:37:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:37:20::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:20::SCWMssOS::"Compiling emacps"

TRACE::2020-10-28.22:37:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-28.22:37:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:37:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:37:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:37:22::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-28.22:37:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-28.22:37:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:37:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:37:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:37:23::SCWMssOS::"Compiling iicps"

TRACE::2020-10-28.22:37:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-28.22:37:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.22:37:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.22:37:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:24::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-10-28.22:37:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-28.22:37:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:37:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:37:34::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:34::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-10-28.22:37:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-28.22:37:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.22:37:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.22:37:34::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:34::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-10-28.22:37:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-28.22:37:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:37:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:37:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:37:34::SCWMssOS::"Compiling qspips"

TRACE::2020-10-28.22:37:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-28.22:37:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:37:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:37:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:37:35::SCWMssOS::"Compiling scugic"

TRACE::2020-10-28.22:37:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-28.22:37:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.22:37:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.22:37:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:36::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-28.22:37:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-28.22:37:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:37:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:37:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:37:37::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-28.22:37:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-28.22:37:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.22:37:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.22:37:37::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-28.22:37:37::SCWMssOS::"Compiling sdps"

TRACE::2020-10-28.22:37:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-28.22:37:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.22:37:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.22:37:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:39::SCWMssOS::"Compiling standalone"

TRACE::2020-10-28.22:37:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-28.22:37:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:37:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:37:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:37:43::SCWMssOS::"Compiling uartps"

TRACE::2020-10-28.22:37:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-28.22:37:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.22:37:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.22:37:44::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.22:37:44::SCWMssOS::"Compiling usbps"

TRACE::2020-10-28.22:37:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-28.22:37:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-10-28.22:37:45::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-10-28.22:37:45::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-10-28.22:37:45::SCWMssOS::"Compiling video timing controller"

TRACE::2020-10-28.22:37:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-28.22:37:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.22:37:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.22:37:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.22:37:47::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-28.22:37:48::SCWMssOS::'Finished building libraries'

TRACE::2020-10-28.22:37:48::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.22:37:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.22:37:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-28.22:37:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.22:37:48::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-28.22:37:48::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-28.22:37:48::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.22:37:48::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-28.22:37:48::SCWSystem::dir created 
TRACE::2020-10-28.22:37:48::SCWSystem::Writing the bif 
TRACE::2020-10-28.22:37:48::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.22:37:48::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.22:37:48::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.22:37:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:37:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:37:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:37:48::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:37:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:37:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:37:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.22:37:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:37:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:37:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:37:48::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:37:48::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:37:48::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:37:48::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:37:48::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.22:37:48::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.22:37:48::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:48::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:48::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:48::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-28.22:37:48::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-28.22:37:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-28.22:37:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2020-10-28.22:37:48::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2020-10-28.22:37:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.22:37:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.22:37:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.22:37:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-29.15:38:19::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2020-10-29.15:38:19::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-10-29.15:38:19::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-10-29.15:38:19::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-29.15:38:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-29.15:38:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-29.15:38:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:19::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:19::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:19::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-29.15:38:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:19::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-29.15:38:19::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:19::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-29.15:38:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-29.15:38:20::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-29.15:38:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-29.15:38:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWReader::No isolation master present  
TRACE::2020-10-29.15:38:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-29.15:38:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-29.15:38:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-29.15:38:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-29.15:38:20::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-29.15:38:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWReader::No isolation master present  
LOG::2020-10-29.15:38:20::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-29.15:38:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-29.15:38:20::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-29.15:38:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-29.15:38:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-29.15:38:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-29.15:38:20::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:20::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-29.15:38:20::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-29.15:38:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-29.15:38:20::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl & make 
TRACE::2020-10-29.15:38:20::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-10-29.15:38:20::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-29.15:38:20::SCWSystem::Not a boot domain 
LOG::2020-10-29.15:38:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-29.15:38:20::SCWDomain::Generating domain artifcats
TRACE::2020-10-29.15:38:20::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-29.15:38:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-29.15:38:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-29.15:38:21::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-29.15:38:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:21::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:21::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:21::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:21::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-29.15:38:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-29.15:38:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-29.15:38:21::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-29.15:38:21::SCWMssOS::doing bsp build ... 
TRACE::2020-10-29.15:38:21::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-29.15:38:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-29.15:38:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.15:38:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.15:38:21::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-29.15:38:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.15:38:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.15:38:21::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-29.15:38:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-29.15:38:21::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-29.15:38:21::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-29.15:38:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-29.15:38:21::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-29.15:38:21::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-29.15:38:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-29.15:38:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-29.15:38:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-29.15:38:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.15:38:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.15:38:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-29.15:38:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-29.15:38:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-29.15:38:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-29.15:38:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.15:38:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.15:38:21::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-29.15:38:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.15:38:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.15:38:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-29.15:38:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.15:38:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.15:38:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-29.15:38:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.15:38:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.15:38:21::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-29.15:38:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-29.15:38:22::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-29.15:38:22::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-29.15:38:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-29.15:38:22::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-29.15:38:22::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-29.15:38:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.15:38:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.15:38:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-29.15:38:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.15:38:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.15:38:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-29.15:38:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-29.15:38:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-29.15:38:22::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-29.15:38:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.15:38:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.15:38:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-29.15:38:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.15:38:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.15:38:22::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-29.15:38:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-29.15:38:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-29.15:38:22::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-29.15:38:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.15:38:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.15:38:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-29.15:38:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-29.15:38:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-29.15:38:23::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-29.15:38:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.15:38:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.15:38:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.15:38:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-29.15:38:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.15:38:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.15:38:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-29.15:38:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.15:38:23::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.15:38:23::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:23::SCWMssOS::"Compiling axivdma"

TRACE::2020-10-29.15:38:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-29.15:38:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.15:38:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.15:38:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:24::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-10-29.15:38:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-29.15:38:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-29.15:38:25::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-29.15:38:25::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:25::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-29.15:38:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-29.15:38:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-29.15:38:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-29.15:38:25::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:25::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-29.15:38:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-29.15:38:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-29.15:38:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-29.15:38:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:25::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-29.15:38:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-29.15:38:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.15:38:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.15:38:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.15:38:25::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-29.15:38:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-29.15:38:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-29.15:38:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-29.15:38:26::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:26::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-29.15:38:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-29.15:38:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.15:38:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.15:38:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:27::SCWMssOS::"Compiling emacps"

TRACE::2020-10-29.15:38:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-29.15:38:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.15:38:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.15:38:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.15:38:28::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-29.15:38:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-29.15:38:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.15:38:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.15:38:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.15:38:30::SCWMssOS::"Compiling iicps"

TRACE::2020-10-29.15:38:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-29.15:38:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.15:38:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.15:38:31::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:31::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-10-29.15:38:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-29.15:38:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-29.15:38:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-29.15:38:32::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:32::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-10-29.15:38:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-29.15:38:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-29.15:38:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-29.15:38:32::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:32::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-10-29.15:38:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-29.15:38:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.15:38:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.15:38:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.15:38:32::SCWMssOS::"Compiling qspips"

TRACE::2020-10-29.15:38:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-29.15:38:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.15:38:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.15:38:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.15:38:34::SCWMssOS::"Compiling scugic"

TRACE::2020-10-29.15:38:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-29.15:38:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-29.15:38:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-29.15:38:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:35::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-29.15:38:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-29.15:38:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.15:38:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.15:38:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.15:38:35::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-29.15:38:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-29.15:38:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-29.15:38:36::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-29.15:38:36::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-29.15:38:36::SCWMssOS::"Compiling sdps"

TRACE::2020-10-29.15:38:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-29.15:38:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.15:38:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.15:38:37::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:37::SCWMssOS::"Compiling standalone"

TRACE::2020-10-29.15:38:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-29.15:38:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.15:38:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.15:38:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.15:38:42::SCWMssOS::"Compiling uartps"

TRACE::2020-10-29.15:38:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-29.15:38:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-29.15:38:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-29.15:38:43::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-29.15:38:43::SCWMssOS::"Compiling usbps"

TRACE::2020-10-29.15:38:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-29.15:38:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-10-29.15:38:44::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-10-29.15:38:44::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-10-29.15:38:44::SCWMssOS::"Compiling video timing controller"

TRACE::2020-10-29.15:38:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-29.15:38:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.15:38:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.15:38:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.15:38:45::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-29.15:38:46::SCWMssOS::'Finished building libraries'

TRACE::2020-10-29.15:38:47::SCWMssOS::Copying to export directory.
TRACE::2020-10-29.15:38:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-29.15:38:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-29.15:38:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-29.15:38:47::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-29.15:38:47::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-29.15:38:47::SCWPlatform::Started preparing the platform 
TRACE::2020-10-29.15:38:47::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-29.15:38:47::SCWSystem::dir created 
TRACE::2020-10-29.15:38:47::SCWSystem::Writing the bif 
TRACE::2020-10-29.15:38:47::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-29.15:38:47::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-29.15:38:47::SCWPlatform::Completed generating the platform
TRACE::2020-10-29.15:38:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:47::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.15:38:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:47::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:47::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-29.15:38:47::SCWPlatform::updated the xpfm file.
TRACE::2020-10-29.15:38:47::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:47::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:47::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:47::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.15:38:47::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.15:38:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.15:38:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.15:38:47::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.15:38:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.15:38:47::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.15:38:47::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.15:38:47::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:39::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:39::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:39::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-29.20:43:45::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2020-10-29.20:43:45::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-10-29.20:43:45::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-10-29.20:43:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-29.20:43:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-29.20:43:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-29.20:43:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:45::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:45::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:45::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-29.20:43:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:45::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-29.20:43:45::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:45::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:45::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:45::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-29.20:43:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-29.20:43:45::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:45::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:45::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-29.20:43:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-29.20:43:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-29.20:43:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWReader::No isolation master present  
TRACE::2020-10-29.20:43:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-29.20:43:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-29.20:43:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-29.20:43:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-29.20:43:46::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-29.20:43:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:46::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:46::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:43:46::SCWReader::No isolation master present  
TRACE::2020-10-29.20:43:46::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl & make clean
TRACE::2020-10-29.20:43:46::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-10-29.20:43:46::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-10-29.20:43:46::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-10-29.20:43:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s clean 

TRACE::2020-10-29.20:43:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s clean 

TRACE::2020-10-29.20:43:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-10-29.20:43:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-10-29.20:43:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-10-29.20:43:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-10-29.20:43:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-10-29.20:43:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-10-29.20:43:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-10-29.20:43:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-10-29.20:43:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s clean 

ERROR::2020-10-29.20:43:47::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2020-10-29.20:43:49::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl & make clean
TRACE::2020-10-29.20:43:49::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-10-29.20:43:49::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

ERROR::2020-10-29.20:43:49::SCWSystem::Error in Processing the domain zynq_fsbl
LOG::2020-10-29.20:43:51::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-29.20:43:51::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-29.20:43:51::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-29.20:43:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-29.20:43:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-29.20:43:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-29.20:43:51::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-29.20:43:51::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:51::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:51::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:51::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:43:51::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:43:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:43:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:43:51::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:43:51::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:51::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:43:51::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:43:51::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-29.20:43:51::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-29.20:43:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-29.20:43:51::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl & make 
TRACE::2020-10-29.20:43:51::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-29.20:43:51::SCWBDomain::make[1]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-29.20:43:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-29.20:43:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.20:43:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.20:43:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:51::SCWBDomain::_0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:51::SCWBDomain::0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-29.20:43:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.20:43:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.20:43:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:51::SCWBDomain::_0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:51::SCWBDomain::0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-29.20:43:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-29.20:43:51::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-29.20:43:51::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:51::SCWBDomain::_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:51::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-29.20:43:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-29.20:43:51::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-29.20:43:51::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:51::SCWBDomain::_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:51::SCWBDomain::0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-29.20:43:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-29.20:43:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-29.20:43:51::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:51::SCWBDomain::_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:51::SCWBDomain::0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-29.20:43:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:43:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:43:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:51::SCWBDomain::_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:51::SCWBDomain::0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-29.20:43:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-29.20:43:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-29.20:43:51::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:51::SCWBDomain::_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:51::SCWBDomain::0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-29.20:43:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-29.20:43:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.20:43:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.20:43:52::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:52::SCWBDomain::_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:52::SCWBDomain::0/libsrc/emacps_v3_10/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-29.20:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:43:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:43:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:52::SCWBDomain::_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:52::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-29.20:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:43:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:43:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:52::SCWBDomain::_0/libsrc/iicps_v3_10/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:52::SCWBDomain::0/libsrc/iicps_v3_10/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-29.20:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-29.20:43:52::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-29.20:43:52::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:52::SCWBDomain::_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:52::SCWBDomain::0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-29.20:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-29.20:43:52::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-29.20:43:52::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:52::SCWBDomain::_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:52::SCWBDomain::0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-29.20:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:43:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:43:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:52::SCWBDomain::_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:52::SCWBDomain::0/libsrc/qspips_v3_6/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-29.20:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:43:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:43:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:52::SCWBDomain::_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:52::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-29.20:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-29.20:43:52::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-29.20:43:52::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:52::SCWBDomain::_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:52::SCWBDomain::0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-29.20:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:43:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:43:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:52::SCWBDomain::_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:52::SCWBDomain::0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-29.20:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.20:43:52::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.20:43:52::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:52::SCWBDomain::_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:52::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2020-10-29.20:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-29.20:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-29.20:43:52::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-29.20:43:52::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:52::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:52::SCWBDomain::_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:53::SCWBDomain::_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-10-29.20:43:53::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:53::SCWBDomain::0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:53::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-29.20:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:43:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:43:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:53::SCWBDomain::_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:53::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-29.20:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-29.20:43:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-29.20:43:53::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:53::SCWBDomain::_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:53::SCWBDomain::0/libsrc/usbps_v2_4/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-29.20:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:43:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:43:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:53::SCWBDomain::_0/libsrc/vtc_v8_0/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:53::SCWBDomain::0/libsrc/vtc_v8_0/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-29.20:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:43:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:43:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:53::SCWBDomain::_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:53::SCWBDomain::0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-29.20:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:43:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:43:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:53::SCWBDomain::_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:53::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-29.20:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:43:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:43:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:53::SCWBDomain::_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:53::SCWBDomain::0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-29.20:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.20:43:53::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.20:43:53::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:53::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:53::SCWBDomain::_0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-29.20:43:53::SCWBDomain::"Compiling axivdma"

TRACE::2020-10-29.20:43:55::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:55::SCWBDomain::_0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-29.20:43:55::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:55::SCWBDomain::0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-29.20:43:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:55::SCWBDomain::0/libsrc/axivdma_v6_6/src'

TRACE::2020-10-29.20:43:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-29.20:43:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.20:43:55::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.20:43:55::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:55::SCWBDomain::_0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-29.20:43:55::SCWBDomain::"Compiling Clkocking Wizard"

TRACE::2020-10-29.20:43:55::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:55::SCWBDomain::_0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-29.20:43:55::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:55::SCWBDomain::0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-29.20:43:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:55::SCWBDomain::0/libsrc/clk_wiz_v1_2/src'

TRACE::2020-10-29.20:43:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-29.20:43:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-29.20:43:55::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-29.20:43:55::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:55::SCWBDomain::_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-29.20:43:55::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-29.20:43:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:55::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-29.20:43:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-29.20:43:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-29.20:43:55::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-29.20:43:55::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:55::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:55::SCWBDomain::_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-29.20:43:55::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-29.20:43:55::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:55::SCWBDomain::0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-29.20:43:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-29.20:43:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-29.20:43:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-29.20:43:55::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:56::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:56::SCWBDomain::_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-29.20:43:56::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-29.20:43:56::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:56::SCWBDomain::0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-29.20:43:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-29.20:43:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:43:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:43:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-29.20:43:56::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:56::SCWBDomain::_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-29.20:43:56::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-29.20:43:57::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:57::SCWBDomain::0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-29.20:43:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-29.20:43:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-29.20:43:57::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-29.20:43:57::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:57::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:57::SCWBDomain::_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-29.20:43:57::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-29.20:43:58::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:58::SCWBDomain::0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-29.20:43:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-29.20:43:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.20:43:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.20:43:58::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:43:58::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:58::SCWBDomain::_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-29.20:43:58::SCWBDomain::"Compiling emacps"

TRACE::2020-10-29.20:43:59::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:43:59::SCWBDomain::0/libsrc/emacps_v3_10/src'

TRACE::2020-10-29.20:43:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-29.20:43:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:43:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:43:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-29.20:43:59::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:43:59::SCWBDomain::_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-29.20:43:59::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-29.20:44:00::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:00::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-29.20:44:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-29.20:44:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:00::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:00::SCWBDomain::_0/libsrc/iicps_v3_10/src'

TRACE::2020-10-29.20:44:00::SCWBDomain::"Compiling iicps"

TRACE::2020-10-29.20:44:02::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:02::SCWBDomain::0/libsrc/iicps_v3_10/src'

TRACE::2020-10-29.20:44:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-29.20:44:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-29.20:44:02::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-29.20:44:02::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:02::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:02::SCWBDomain::_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-29.20:44:02::SCWBDomain::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-10-29.20:44:02::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:02::SCWBDomain::_0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-29.20:44:02::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:02::SCWBDomain::0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-29.20:44:02::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:02::SCWBDomain::0/libsrc/MIPI_CSI_2_RX_v1_0/src'

TRACE::2020-10-29.20:44:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-29.20:44:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-29.20:44:02::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-29.20:44:02::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:02::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:02::SCWBDomain::_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-29.20:44:02::SCWBDomain::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-10-29.20:44:02::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:02::SCWBDomain::_0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-29.20:44:02::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:02::SCWBDomain::0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-29.20:44:02::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:02::SCWBDomain::0/libsrc/MIPI_D_PHY_RX_v1_0/src'

TRACE::2020-10-29.20:44:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-29.20:44:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:02::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:02::SCWBDomain::_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-29.20:44:02::SCWBDomain::"Compiling qspips"

TRACE::2020-10-29.20:44:03::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:03::SCWBDomain::0/libsrc/qspips_v3_6/src'

TRACE::2020-10-29.20:44:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-29.20:44:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:03::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:03::SCWBDomain::_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-29.20:44:03::SCWBDomain::"Compiling scugic"

TRACE::2020-10-29.20:44:04::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:04::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2020-10-29.20:44:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-29.20:44:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-29.20:44:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-29.20:44:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:04::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:04::SCWBDomain::_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-29.20:44:04::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-29.20:44:05::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:05::SCWBDomain::0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-29.20:44:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-29.20:44:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:05::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:05::SCWBDomain::_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-29.20:44:05::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-29.20:44:05::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:05::SCWBDomain::0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-29.20:44:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-29.20:44:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-29.20:44:06::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-29.20:44:06::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-29.20:44:06::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:06::SCWBDomain::_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-29.20:44:06::SCWBDomain::"Compiling sdps"

TRACE::2020-10-29.20:44:07::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:07::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2020-10-29.20:44:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-29.20:44:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.20:44:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.20:44:07::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:07::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:07::SCWBDomain::_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-29.20:44:07::SCWBDomain::"Compiling standalone"

TRACE::2020-10-29.20:44:12::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:12::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2020-10-29.20:44:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-29.20:44:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:12::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:12::SCWBDomain::_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-29.20:44:12::SCWBDomain::"Compiling uartps"

TRACE::2020-10-29.20:44:13::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:13::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2020-10-29.20:44:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-29.20:44:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-29.20:44:13::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-29.20:44:13::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:13::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:13::SCWBDomain::_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-29.20:44:13::SCWBDomain::"Compiling usbps"

TRACE::2020-10-29.20:44:14::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:14::SCWBDomain::0/libsrc/usbps_v2_4/src'

TRACE::2020-10-29.20:44:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-29.20:44:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-10-29.20:44:14::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-10-29.20:44:14::SCWBDomain::es -g -Wall -Wextra"

TRACE::2020-10-29.20:44:14::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:14::SCWBDomain::_0/libsrc/vtc_v8_0/src'

TRACE::2020-10-29.20:44:14::SCWBDomain::"Compiling video timing controller"

TRACE::2020-10-29.20:44:16::SCWBDomain::make[3]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:16::SCWBDomain::_0/libsrc/vtc_v8_0/src'

TRACE::2020-10-29.20:44:16::SCWBDomain::make[3]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:16::SCWBDomain::0/libsrc/vtc_v8_0/src'

TRACE::2020-10-29.20:44:16::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:16::SCWBDomain::0/libsrc/vtc_v8_0/src'

TRACE::2020-10-29.20:44:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-29.20:44:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:16::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:16::SCWBDomain::_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-29.20:44:16::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-29.20:44:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:18::SCWBDomain::0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-29.20:44:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-29.20:44:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:18::SCWBDomain::_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-29.20:44:18::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-29.20:44:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:18::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-29.20:44:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-29.20:44:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:18::SCWBDomain::make[2]: Entering directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2020-10-29.20:44:18::SCWBDomain::_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-29.20:44:18::SCWBDomain::make[2]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:18::SCWBDomain::0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-29.20:44:18::SCWBDomain::'Finished building libraries'

TRACE::2020-10-29.20:44:18::SCWBDomain::make[1]: Leaving directory 'C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-29.20:44:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-10-29.20:44:18::SCWBDomain::include -I.

TRACE::2020-10-29.20:44:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-29.20:44:18::SCWBDomain::9_0/include -I.

TRACE::2020-10-29.20:44:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-10-29.20:44:18::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-10-29.20:44:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:18::SCWBDomain::0/include -I.

TRACE::2020-10-29.20:44:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-10-29.20:44:19::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-10-29.20:44:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-29.20:44:19::SCWBDomain::9_0/include -I.

TRACE::2020-10-29.20:44:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:19::SCWBDomain::0/include -I.

TRACE::2020-10-29.20:44:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-29.20:44:19::SCWBDomain::0/include -I.

TRACE::2020-10-29.20:44:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-29.20:44:19::SCWBDomain::9_0/include -I.

TRACE::2020-10-29.20:44:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-10-29.20:44:19::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-10-29.20:44:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-29.20:44:19::SCWBDomain::9_0/include -I.

TRACE::2020-10-29.20:44:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-10-29.20:44:19::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-29.20:44:19::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-10-29.20:44:19::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-29.20:44:19::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-29.20:44:19::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                          -Wl,--gc-s
TRACE::2020-10-29.20:44:19::SCWBDomain::ections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-29.20:44:20::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-29.20:44:20::SCWSystem::Not a boot domain 
LOG::2020-10-29.20:44:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-29.20:44:20::SCWDomain::Generating domain artifcats
TRACE::2020-10-29.20:44:20::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-29.20:44:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-29.20:44:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-29.20:44:20::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-29.20:44:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:44:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:44:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:44:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:44:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:44:20::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:44:20::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:44:20::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:44:20::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-29.20:44:20::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:44:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-29.20:44:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-29.20:44:20::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-29.20:44:20::SCWMssOS::doing bsp build ... 
TRACE::2020-10-29.20:44:20::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-29.20:44:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-29.20:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.20:44:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.20:44:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-29.20:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.20:44:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.20:44:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-29.20:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-29.20:44:20::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-29.20:44:20::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-29.20:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-29.20:44:20::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-29.20:44:20::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-29.20:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-29.20:44:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-29.20:44:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-29.20:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:44:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:44:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-29.20:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-29.20:44:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-29.20:44:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-29.20:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.20:44:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.20:44:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-29.20:44:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:44:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:44:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-29.20:44:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:44:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:44:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-29.20:44:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.20:44:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.20:44:21::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-29.20:44:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-29.20:44:22::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-29.20:44:22::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-29.20:44:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-29.20:44:22::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-29.20:44:22::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-29.20:44:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:44:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:44:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-29.20:44:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:44:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:44:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-29.20:44:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-29.20:44:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-29.20:44:22::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-29.20:44:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:44:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:44:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-29.20:44:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.20:44:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.20:44:22::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-29.20:44:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-29.20:44:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-29.20:44:22::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-29.20:44:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:44:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:44:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-29.20:44:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-29.20:44:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-29.20:44:23::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-29.20:44:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-29.20:44:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-29.20:44:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-29.20:44:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-29.20:44:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.20:44:23::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.20:44:23::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:23::SCWMssOS::"Compiling axivdma"

TRACE::2020-10-29.20:44:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-29.20:44:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.20:44:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.20:44:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:24::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-10-29.20:44:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-29.20:44:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-29.20:44:25::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-29.20:44:25::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:25::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-29.20:44:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-29.20:44:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-29.20:44:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-29.20:44:25::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:25::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-29.20:44:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-29.20:44:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-29.20:44:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-29.20:44:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:25::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-29.20:44:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-29.20:44:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:26::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-29.20:44:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-29.20:44:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-29.20:44:27::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-29.20:44:27::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:27::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-29.20:44:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-29.20:44:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.20:44:28::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.20:44:28::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:28::SCWMssOS::"Compiling emacps"

TRACE::2020-10-29.20:44:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-29.20:44:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:29::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-29.20:44:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-29.20:44:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:30::SCWMssOS::"Compiling iicps"

TRACE::2020-10-29.20:44:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-29.20:44:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-29.20:44:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-29.20:44:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:32::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-10-29.20:44:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-29.20:44:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-29.20:44:33::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-29.20:44:33::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:33::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-10-29.20:44:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-29.20:44:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-29.20:44:33::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-29.20:44:33::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:33::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-10-29.20:44:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-29.20:44:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:33::SCWMssOS::"Compiling qspips"

TRACE::2020-10-29.20:44:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-29.20:44:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:35::SCWMssOS::"Compiling scugic"

TRACE::2020-10-29.20:44:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-29.20:44:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-29.20:44:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-29.20:44:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:36::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-29.20:44:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-29.20:44:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:36::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-29.20:44:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-29.20:44:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-29.20:44:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-29.20:44:37::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-29.20:44:37::SCWMssOS::"Compiling sdps"

TRACE::2020-10-29.20:44:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-29.20:44:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-29.20:44:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-29.20:44:38::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:38::SCWMssOS::"Compiling standalone"

TRACE::2020-10-29.20:44:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-29.20:44:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:43::SCWMssOS::"Compiling uartps"

TRACE::2020-10-29.20:44:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-29.20:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-29.20:44:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-29.20:44:44::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-29.20:44:44::SCWMssOS::"Compiling usbps"

TRACE::2020-10-29.20:44:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-29.20:44:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-10-29.20:44:46::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-10-29.20:44:46::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-10-29.20:44:46::SCWMssOS::"Compiling video timing controller"

TRACE::2020-10-29.20:44:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-29.20:44:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-29.20:44:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-29.20:44:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-29.20:44:47::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-29.20:44:48::SCWMssOS::'Finished building libraries'

TRACE::2020-10-29.20:44:48::SCWMssOS::Copying to export directory.
TRACE::2020-10-29.20:44:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-29.20:44:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-29.20:44:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-29.20:44:49::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-29.20:44:49::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-29.20:44:49::SCWPlatform::Started preparing the platform 
TRACE::2020-10-29.20:44:49::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-29.20:44:49::SCWSystem::dir created 
TRACE::2020-10-29.20:44:49::SCWSystem::Writing the bif 
TRACE::2020-10-29.20:44:49::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-29.20:44:49::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-29.20:44:49::SCWPlatform::Completed generating the platform
TRACE::2020-10-29.20:44:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:44:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:44:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:44:49::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:44:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:44:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:44:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:44:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:44:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:44:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:44:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:44:49::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:44:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:44:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:44:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:44:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:44:49::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-29.20:44:49::SCWPlatform::updated the xpfm file.
TRACE::2020-10-29.20:44:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:44:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:44:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:44:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-29.20:44:49::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-29.20:44:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:44:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:44:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:44:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:21::SCWPlatform::Clearing the existing platform
TRACE::2020-10-29.20:45:21::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-29.20:45:21::SCWBDomain::clearing the fsbl build
TRACE::2020-10-29.20:45:21::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:21::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:21::SCWSystem::Clearing the domains completed.
TRACE::2020-10-29.20:45:21::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-29.20:45:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:21::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:21::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:21::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:21::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:21::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:21::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-10-29.20:45:25::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-10-29.20:45:25::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-29.20:45:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-29.20:45:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-29.20:45:25::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-29.20:45:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-29.20:45:25::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-29.20:45:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-29.20:45:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWReader::No isolation master present  
TRACE::2020-10-29.20:45:25::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-29.20:45:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-29.20:45:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:25::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-29.20:45:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-29.20:45:25::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-29.20:45:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:26::SCWReader::No isolation master present  
TRACE::2020-10-29.20:45:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-29.20:45:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-29.20:45:31::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa
TRACE::2020-10-29.20:45:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-29.20:45:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:34::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-29.20:45:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:34::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:34::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:34::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:34::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:34::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:34::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:34::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:34::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:34::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa
TRACE::2020-10-29.20:45:34::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:34::SCWPlatform::update - Opened existing hwdb system_wrapper_2
TRACE::2020-10-29.20:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:34::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-29.20:45:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:34::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:34::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:34::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:34::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:34::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-10-29.20:45:34::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-10-29.20:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:34::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:34::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:34::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa
TRACE::2020-10-29.20:45:34::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:34::SCWPlatform::update - Opened existing hwdb system_wrapper_2
TRACE::2020-10-29.20:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:34::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-29.20:45:34::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-29.20:45:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:34::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-29.20:45:38::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2020-10-29.20:45:38::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:38::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:38::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:38::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:38::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2020-10-29.20:45:38::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2020-10-29.20:45:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:38::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:38::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:38::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:38::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:38::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:38::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:38::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:38::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2020-10-29.20:45:38::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2020-10-29.20:45:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:38::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:38::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:38::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:45:38::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:38::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:38::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:38::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:45:38::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:45:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:45:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2020-10-29.20:45:38::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2020-10-29.20:45:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:45:38::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:38::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:45:38::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:45:38::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-29.20:49:23::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-29.20:49:23::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-29.20:49:24::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-29.20:49:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-29.20:49:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-29.20:49:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-29.20:49:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-29.20:49:24::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-29.20:49:24::SCWSystem::Not a boot domain 
LOG::2020-10-29.20:49:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-29.20:49:24::SCWDomain::Generating domain artifcats
TRACE::2020-10-29.20:49:24::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-29.20:49:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-29.20:49:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-29.20:49:24::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-29.20:49:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:49:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:49:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2020-10-29.20:49:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2020-10-29.20:49:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:49:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:49:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:49:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:49:24::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-29.20:49:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:49:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-29.20:49:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-29.20:49:24::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-29.20:49:24::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-29.20:49:24::SCWMssOS::Copying to export directory.
TRACE::2020-10-29.20:49:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-29.20:49:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-29.20:49:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-29.20:49:24::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-29.20:49:24::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-29.20:49:24::SCWPlatform::Started preparing the platform 
TRACE::2020-10-29.20:49:24::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-29.20:49:24::SCWSystem::dir created 
TRACE::2020-10-29.20:49:24::SCWSystem::Writing the bif 
TRACE::2020-10-29.20:49:24::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-29.20:49:24::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-29.20:49:24::SCWPlatform::Completed generating the platform
TRACE::2020-10-29.20:49:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:49:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:49:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2020-10-29.20:49:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2020-10-29.20:49:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:49:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:49:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:49:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-29.20:49:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:49:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:49:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2020-10-29.20:49:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2020-10-29.20:49:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:49:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:49:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:49:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:49:24::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-29.20:49:24::SCWPlatform::updated the xpfm file.
TRACE::2020-10-29.20:49:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-29.20:49:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-29.20:49:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-29.20:49:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2020-10-29.20:49:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2020-10-29.20:49:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-29.20:49:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-29.20:49:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-29.20:49:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:46::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:46::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:46::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:46::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:46::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-30.16:21:49::SCWPlatform::Opened new HwDB with name system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-10-30.16:21:49::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-10-30.16:21:49::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-30.16:21:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-30.16:21:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:49::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-30.16:21:49::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-30.16:21:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.16:21:49::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-30.16:21:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-30.16:21:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWReader::No isolation master present  
TRACE::2020-10-30.16:21:49::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-30.16:21:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-30.16:21:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:49::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-30.16:21:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.16:21:49::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:49::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:49::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:49::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:49::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-30.16:21:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:50::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:50::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:50::SCWReader::No isolation master present  
TRACE::2020-10-30.16:21:53::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.16:21:53::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.16:21:53::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa
TRACE::2020-10-30.16:21:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.16:21:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:57::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-30.16:21:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:57::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:57::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:21:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa
TRACE::2020-10-30.16:21:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:57::SCWPlatform::update - Opened existing hwdb system_wrapper_11
TRACE::2020-10-30.16:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-30.16:21:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:57::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2020-10-30.16:21:57::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2020-10-30.16:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:21:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:21:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa
TRACE::2020-10-30.16:21:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:57::SCWPlatform::update - Opened existing hwdb system_wrapper_11
TRACE::2020-10-30.16:21:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:21:57::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-30.16:21:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-30.16:21:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:21:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:21:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-30.16:22:00::SCWPlatform::Opened new HwDB with name system_wrapper_12
TRACE::2020-10-30.16:22:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:22:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:22:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:22:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:22:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:22:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:22:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2020-10-30.16:22:00::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2020-10-30.16:22:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:22:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:22:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:22:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:22:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:22:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:22:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:22:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:22:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:22:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:22:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2020-10-30.16:22:00::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2020-10-30.16:22:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:22:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:22:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:22:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:22:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:22:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:22:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:22:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:22:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:22:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:22:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2020-10-30.16:22:00::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2020-10-30.16:22:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:22:00::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:22:00::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:22:00::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:22:00::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-30.16:24:09::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-30.16:24:09::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-30.16:24:09::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-30.16:24:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-30.16:24:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-30.16:24:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-30.16:24:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-30.16:24:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-30.16:24:09::SCWSystem::Not a boot domain 
LOG::2020-10-30.16:24:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-30.16:24:09::SCWDomain::Generating domain artifcats
TRACE::2020-10-30.16:24:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-30.16:24:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-30.16:24:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-30.16:24:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-30.16:24:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:24:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:24:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2020-10-30.16:24:09::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2020-10-30.16:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:24:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:24:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:24:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:24:09::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-30.16:24:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:24:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-30.16:24:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-30.16:24:09::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-30.16:24:09::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-30.16:24:09::SCWMssOS::Copying to export directory.
TRACE::2020-10-30.16:24:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-30.16:24:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-30.16:24:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-30.16:24:09::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-30.16:24:09::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-30.16:24:09::SCWPlatform::Started preparing the platform 
TRACE::2020-10-30.16:24:09::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-30.16:24:09::SCWSystem::dir created 
TRACE::2020-10-30.16:24:09::SCWSystem::Writing the bif 
TRACE::2020-10-30.16:24:09::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-30.16:24:09::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-30.16:24:09::SCWPlatform::Completed generating the platform
TRACE::2020-10-30.16:24:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:24:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:24:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2020-10-30.16:24:09::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2020-10-30.16:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:24:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:24:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:24:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.16:24:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:24:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:24:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2020-10-30.16:24:09::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2020-10-30.16:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:24:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:24:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:24:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:24:09::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-30.16:24:09::SCWPlatform::updated the xpfm file.
TRACE::2020-10-30.16:24:09::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.16:24:09::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.16:24:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.16:24:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2020-10-30.16:24:09::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2020-10-30.16:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.16:24:09::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.16:24:09::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.16:24:09::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:20::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:20::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:20::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:20::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened new HwDB with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-10-30.21:54:24::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-10-30.21:54:24::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-30.21:54:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-30.21:54:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-30.21:54:24::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-30.21:54:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.21:54:24::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-30.21:54:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-30.21:54:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWReader::No isolation master present  
TRACE::2020-10-30.21:54:24::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-30.21:54:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-30.21:54:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:24::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-30.21:54:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.21:54:24::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-30.21:54:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWReader::No isolation master present  
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::In reload Mss file.
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-30.21:54:25::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-30.21:54:25::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-30.21:54:25::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-30.21:54:25::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-30.21:54:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.21:54:25::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::In reload Mss file.
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-30.21:54:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.21:54:26::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:27::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:27::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:27::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:27::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:27::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:54:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:54:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:54:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:54:27::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:54:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:54:27::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:54:27::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-30.21:54:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.21:54:27::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::In reload Mss file.
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-30.21:59:13::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-30.21:59:13::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-30.21:59:13::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-30.21:59:13::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-30.21:59:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.21:59:13::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:13::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:13::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:13::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:14::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.21:59:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.21:59:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.21:59:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.21:59:25::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.21:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.21:59:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.21:59:25::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:25::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:25::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.21:59:25::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-30.21:59:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.21:59:25::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::In reload Mss file.
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-30.22:00:14::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-30.22:00:14::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-30.22:00:14::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-30.22:00:14::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-30.22:00:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.22:00:14::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:00:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:00:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:00:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:00:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:00:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:00:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:00:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:00:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:00:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:00:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:00:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:00:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:00:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:00:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:00:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:00:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:00:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:00:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:00:15::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-10-30.22:10:06::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-30.22:10:06::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-30.22:10:06::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-30.22:10:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-30.22:10:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-30.22:10:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-30.22:10:06::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-30.22:10:06::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-30.22:10:06::SCWSystem::Not a boot domain 
LOG::2020-10-30.22:10:06::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-30.22:10:06::SCWDomain::Generating domain artifcats
TRACE::2020-10-30.22:10:06::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-30.22:10:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-30.22:10:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-30.22:10:06::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-30.22:10:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:10:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:10:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:10:06::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:10:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:10:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:10:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:10:06::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:10:06::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:10:06::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:10:06::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-30.22:10:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.22:10:06::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:10:06::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-30.22:10:06::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:10:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-30.22:10:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-30.22:10:06::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-30.22:10:06::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-30.22:10:06::SCWMssOS::Copying to export directory.
TRACE::2020-10-30.22:10:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-30.22:10:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-30.22:10:07::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-30.22:10:07::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-30.22:10:07::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-30.22:10:07::SCWPlatform::Started preparing the platform 
TRACE::2020-10-30.22:10:07::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-30.22:10:07::SCWSystem::dir created 
TRACE::2020-10-30.22:10:07::SCWSystem::Writing the bif 
TRACE::2020-10-30.22:10:07::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-30.22:10:07::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-30.22:10:07::SCWPlatform::Completed generating the platform
TRACE::2020-10-30.22:10:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:10:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:10:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:10:07::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:10:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:10:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:10:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:10:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:10:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:10:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:10:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:10:07::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:10:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:10:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:10:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:10:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:10:07::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-30.22:10:07::SCWPlatform::updated the xpfm file.
TRACE::2020-10-30.22:10:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:10:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:10:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:10:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2020-10-30.22:10:07::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2020-10-30.22:10:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:10:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:10:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:10:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:11::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:11::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:11::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:11::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:11::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened new HwDB with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-10-30.22:47:15::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-10-30.22:47:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-30.22:47:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-30.22:47:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-30.22:47:15::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-30.22:47:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.22:47:15::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-30.22:47:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-30.22:47:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWReader::No isolation master present  
TRACE::2020-10-30.22:47:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-30.22:47:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-30.22:47:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:15::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-30.22:47:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.22:47:15::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-30.22:47:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWReader::No isolation master present  
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:47:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:47:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:47:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:47:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-10-30.22:50:14::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-30.22:50:14::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-30.22:50:14::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-30.22:50:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-30.22:50:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-30.22:50:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-30.22:50:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-30.22:50:14::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-30.22:50:14::SCWSystem::Not a boot domain 
LOG::2020-10-30.22:50:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-30.22:50:14::SCWDomain::Generating domain artifcats
TRACE::2020-10-30.22:50:14::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-30.22:50:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-30.22:50:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-30.22:50:14::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-30.22:50:14::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:14::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:14::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:14::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:50:14::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:50:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:50:14::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:50:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:50:14::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:50:14::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:50:14::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:50:14::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-30.22:50:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:50:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-30.22:50:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-30.22:50:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-30.22:50:14::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-30.22:50:14::SCWMssOS::Copying to export directory.
TRACE::2020-10-30.22:50:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-30.22:50:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-30.22:50:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-30.22:50:15::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-30.22:50:15::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-30.22:50:15::SCWPlatform::Started preparing the platform 
TRACE::2020-10-30.22:50:15::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-30.22:50:15::SCWSystem::dir created 
TRACE::2020-10-30.22:50:15::SCWSystem::Writing the bif 
TRACE::2020-10-30.22:50:15::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-30.22:50:15::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-30.22:50:15::SCWPlatform::Completed generating the platform
TRACE::2020-10-30.22:50:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:50:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:50:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:50:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:50:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:50:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:50:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:50:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.22:50:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:50:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:50:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:50:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:50:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:50:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:50:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:50:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:50:15::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-30.22:50:15::SCWPlatform::updated the xpfm file.
TRACE::2020-10-30.22:50:15::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:15::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:15::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:15::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.22:50:15::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.22:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.22:50:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2020-10-30.22:50:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2020-10-30.22:50:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.22:50:15::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.22:50:15::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.22:50:15::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:38::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:38::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-30.23:04:41::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-10-30.23:04:41::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-10-30.23:04:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-30.23:04:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-30.23:04:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-30.23:04:41::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-30.23:04:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.23:04:41::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:41::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:41::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-30.23:04:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-30.23:04:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:41::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWReader::No isolation master present  
TRACE::2020-10-30.23:04:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-30.23:04:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-30.23:04:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:41::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:41::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:41::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:41::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-30.23:04:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-30.23:04:42::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-30.23:04:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:42::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:42::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:42::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:42::SCWReader::No isolation master present  
TRACE::2020-10-30.23:04:50::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.23:04:50::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.23:04:50::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa
TRACE::2020-10-30.23:04:50::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.23:04:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:53::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-30.23:04:53::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:53::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:53::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:53::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:53::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:53::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:53::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:53::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:53::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:53::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:53::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:53::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:53::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:53::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.23:04:53::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.23:04:53::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.23:04:53::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa
TRACE::2020-10-30.23:04:53::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.23:04:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:54::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2020-10-30.23:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-30.23:04:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-10-30.23:04:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-10-30.23:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa
TRACE::2020-10-30.23:04:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/tempdsa/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:54::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2020-10-30.23:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:54::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-30.23:04:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-30.23:04:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-30.23:04:57::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2020-10-30.23:04:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-30.23:04:57::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-30.23:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-30.23:04:57::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-30.23:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:57::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:57::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:57::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:57::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:57::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-30.23:04:57::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-30.23:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:57::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:57::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:57::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:57::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-30.23:04:57::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-30.23:04:57::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-30.23:04:57::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-30.23:04:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-30.23:04:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-30.23:04:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-30.23:04:57::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-30.23:04:57::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-30.23:04:58::SCWSystem::Not a boot domain 
LOG::2020-10-30.23:04:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-30.23:04:58::SCWDomain::Generating domain artifcats
TRACE::2020-10-30.23:04:58::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-30.23:04:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-30.23:04:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-30.23:04:58::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-30.23:04:58::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:58::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-30.23:04:58::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-30.23:04:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:58::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:58::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:58::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-30.23:04:58::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-30.23:04:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-30.23:04:58::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-30.23:04:58::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-30.23:04:58::SCWMssOS::Copying to export directory.
TRACE::2020-10-30.23:04:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-30.23:04:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-30.23:04:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-30.23:04:58::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-30.23:04:58::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-30.23:04:58::SCWPlatform::Started preparing the platform 
TRACE::2020-10-30.23:04:58::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-30.23:04:58::SCWSystem::dir created 
TRACE::2020-10-30.23:04:58::SCWSystem::Writing the bif 
TRACE::2020-10-30.23:04:58::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-30.23:04:58::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-30.23:04:58::SCWPlatform::Completed generating the platform
TRACE::2020-10-30.23:04:58::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:58::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-30.23:04:58::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-30.23:04:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:58::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:58::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:04:58::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:58::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-30.23:04:58::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-30.23:04:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:58::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:58::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:58::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-30.23:04:58::SCWPlatform::updated the xpfm file.
TRACE::2020-10-30.23:04:58::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:04:58::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:04:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:04:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-30.23:04:58::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-30.23:04:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:04:58::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:04:58::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:04:58::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-10-30.23:57:10::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-30.23:57:10::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-30.23:57:10::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-30.23:57:10::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-30.23:57:10::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-30.23:57:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-30.23:57:10::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-30.23:57:10::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-30.23:57:10::SCWSystem::Not a boot domain 
LOG::2020-10-30.23:57:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-30.23:57:10::SCWDomain::Generating domain artifcats
TRACE::2020-10-30.23:57:10::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-30.23:57:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-30.23:57:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-30.23:57:10::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-30.23:57:10::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:10::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:10::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:10::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:57:10::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:57:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-30.23:57:10::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-30.23:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:57:10::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:57:10::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:57:10::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:57:10::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-30.23:57:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:57:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-30.23:57:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-30.23:57:10::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-10-30.23:57:10::SCWMssOS::doing bsp build ... 
TRACE::2020-10-30.23:57:10::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-30.23:57:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-30.23:57:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-30.23:57:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-30.23:57:10::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-30.23:57:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-30.23:57:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-30.23:57:10::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-30.23:57:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-30.23:57:10::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-30.23:57:10::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-30.23:57:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-30.23:57:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-30.23:57:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-30.23:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-30.23:57:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-30.23:57:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-30.23:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-30.23:57:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-30.23:57:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-30.23:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-30.23:57:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-30.23:57:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-30.23:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-30.23:57:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-30.23:57:11::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-30.23:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-30.23:57:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-30.23:57:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-30.23:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-30.23:57:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-30.23:57:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-30.23:57:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-30.23:57:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-30.23:57:11::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-30.23:57:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-30.23:57:12::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-30.23:57:12::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-30.23:57:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-30.23:57:12::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-30.23:57:13::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-30.23:57:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-30.23:57:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-30.23:57:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-30.23:57:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-30.23:57:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-30.23:57:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-30.23:57:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-30.23:57:13::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-30.23:57:13::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-30.23:57:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-30.23:57:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-30.23:57:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-30.23:57:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-30.23:57:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-30.23:57:13::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-30.23:57:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-30.23:57:13::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-30.23:57:13::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-30.23:57:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-30.23:57:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-30.23:57:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-30.23:57:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-30.23:57:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-30.23:57:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-30.23:57:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-30.23:57:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-30.23:57:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-30.23:57:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-30.23:57:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-30.23:57:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-30.23:57:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-30.23:57:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-30.23:57:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-30.23:57:14::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:14::SCWMssOS::"Compiling axivdma"

TRACE::2020-10-30.23:57:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-30.23:57:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-30.23:57:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-30.23:57:15::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:15::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-10-30.23:57:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-30.23:57:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-30.23:57:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-30.23:57:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:16::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-30.23:57:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-30.23:57:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-30.23:57:16::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-30.23:57:16::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:16::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-30.23:57:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-30.23:57:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-30.23:57:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-30.23:57:16::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:16::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-30.23:57:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-30.23:57:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-30.23:57:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-30.23:57:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-30.23:57:16::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-30.23:57:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-30.23:57:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-30.23:57:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-30.23:57:17::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:17::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-30.23:57:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-30.23:57:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-30.23:57:18::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-30.23:57:18::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:18::SCWMssOS::"Compiling emacps"

TRACE::2020-10-30.23:57:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-30.23:57:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-30.23:57:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-30.23:57:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-30.23:57:20::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-30.23:57:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-30.23:57:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-30.23:57:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-30.23:57:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-30.23:57:21::SCWMssOS::"Compiling iicps"

TRACE::2020-10-30.23:57:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-30.23:57:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-30.23:57:23::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-30.23:57:23::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:23::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-10-30.23:57:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-30.23:57:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-30.23:57:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-30.23:57:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:24::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-10-30.23:57:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-30.23:57:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-30.23:57:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-30.23:57:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:24::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-10-30.23:57:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-30.23:57:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-30.23:57:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-30.23:57:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-30.23:57:24::SCWMssOS::"Compiling qspips"

TRACE::2020-10-30.23:57:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-30.23:57:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-30.23:57:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-30.23:57:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-30.23:57:25::SCWMssOS::"Compiling scugic"

TRACE::2020-10-30.23:57:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-30.23:57:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-30.23:57:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-30.23:57:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:27::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-30.23:57:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-30.23:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-30.23:57:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-30.23:57:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-30.23:57:27::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-30.23:57:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-30.23:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-30.23:57:28::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-30.23:57:28::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-30.23:57:28::SCWMssOS::"Compiling sdps"

TRACE::2020-10-30.23:57:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-30.23:57:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-30.23:57:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-30.23:57:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:29::SCWMssOS::"Compiling standalone"

TRACE::2020-10-30.23:57:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-30.23:57:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-30.23:57:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-30.23:57:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-30.23:57:34::SCWMssOS::"Compiling uartps"

TRACE::2020-10-30.23:57:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-30.23:57:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-30.23:57:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-30.23:57:35::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-30.23:57:35::SCWMssOS::"Compiling usbps"

TRACE::2020-10-30.23:57:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-30.23:57:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-10-30.23:57:36::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-10-30.23:57:36::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-10-30.23:57:36::SCWMssOS::"Compiling video timing controller"

TRACE::2020-10-30.23:57:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-30.23:57:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-30.23:57:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-30.23:57:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-30.23:57:38::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-30.23:57:39::SCWMssOS::'Finished building libraries'

TRACE::2020-10-30.23:57:39::SCWMssOS::Copying to export directory.
TRACE::2020-10-30.23:57:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-30.23:57:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-30.23:57:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-30.23:57:39::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-30.23:57:39::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-30.23:57:39::SCWPlatform::Started preparing the platform 
TRACE::2020-10-30.23:57:39::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-30.23:57:39::SCWSystem::dir created 
TRACE::2020-10-30.23:57:39::SCWSystem::Writing the bif 
TRACE::2020-10-30.23:57:39::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-30.23:57:39::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-30.23:57:39::SCWPlatform::Completed generating the platform
TRACE::2020-10-30.23:57:39::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:39::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:39::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:39::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:57:39::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:57:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-30.23:57:39::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-30.23:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:57:39::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:57:39::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:57:39::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-30.23:57:39::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:39::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:39::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:39::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:57:39::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:57:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-30.23:57:39::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-30.23:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:57:39::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:57:39::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:57:39::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:57:39::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-30.23:57:39::SCWPlatform::updated the xpfm file.
TRACE::2020-10-30.23:57:39::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:39::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:39::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:39::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-30.23:57:39::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-30.23:57:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-30.23:57:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2020-10-30.23:57:39::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2020-10-30.23:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-30.23:57:39::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-30.23:57:39::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-30.23:57:39::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:29::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:29::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:29::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-31.22:21:34::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2020-10-31.22:21:34::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-10-31.22:21:34::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-10-31.22:21:34::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-31.22:21:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-31.22:21:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-31.22:21:34::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:34::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:34::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:34::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:34::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:34::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:34::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-31.22:21:35::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-31.22:21:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-31.22:21:35::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-31.22:21:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-31.22:21:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWReader::No isolation master present  
TRACE::2020-10-31.22:21:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-31.22:21:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-31.22:21:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-31.22:21:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-31.22:21:35::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-31.22:21:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:35::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:35::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:35::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:35::SCWReader::No isolation master present  
LOG::2020-10-31.22:21:35::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-10-31.22:21:35::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-31.22:21:35::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-10-31.22:21:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-31.22:21:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-31.22:21:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-31.22:21:35::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2020-10-31.22:21:35::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:35::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:36::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:36::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:36::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:36::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:36::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:21:36::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-31.22:21:36::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-31.22:21:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-31.22:21:36::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl & make 
TRACE::2020-10-31.22:21:36::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-10-31.22:21:36::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-31.22:21:36::SCWSystem::Not a boot domain 
LOG::2020-10-31.22:21:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-31.22:21:36::SCWDomain::Generating domain artifcats
TRACE::2020-10-31.22:21:36::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-31.22:21:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-10-31.22:21:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-10-31.22:21:36::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-31.22:21:36::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:36::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:36::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:36::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:21:36::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:21:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:21:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:21:36::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:21:36::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:36::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:21:36::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:36::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-31.22:21:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:21:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-31.22:21:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-31.22:21:36::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-10-31.22:21:36::SCWMssOS::doing bsp build ... 
TRACE::2020-10-31.22:21:36::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-31.22:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-31.22:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-31.22:21:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-31.22:21:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-31.22:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-31.22:21:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-31.22:21:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-31.22:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-31.22:21:36::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-31.22:21:36::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-31.22:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-31.22:21:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-31.22:21:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-31.22:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-31.22:21:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-31.22:21:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-31.22:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-31.22:21:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-31.22:21:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-31.22:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-31.22:21:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-31.22:21:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-31.22:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-31.22:21:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-31.22:21:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-31.22:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-31.22:21:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-31.22:21:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-31.22:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-31.22:21:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-31.22:21:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-31.22:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-31.22:21:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-31.22:21:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-31.22:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-31.22:21:37::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-31.22:21:37::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-31.22:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-10-31.22:21:37::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-10-31.22:21:37::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-31.22:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-31.22:21:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-31.22:21:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-31.22:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-31.22:21:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-31.22:21:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-31.22:21:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-31.22:21:38::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-31.22:21:38::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-31.22:21:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-31.22:21:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-31.22:21:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-31.22:21:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-31.22:21:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-31.22:21:38::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-31.22:21:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-31.22:21:38::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-31.22:21:38::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-31.22:21:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-31.22:21:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-31.22:21:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-31.22:21:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-31.22:21:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-31.22:21:38::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-31.22:21:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-31.22:21:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-31.22:21:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-31.22:21:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-31.22:21:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-31.22:21:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-31.22:21:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-10-31.22:21:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-31.22:21:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-31.22:21:38::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:38::SCWMssOS::"Compiling axivdma"

TRACE::2020-10-31.22:21:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-10-31.22:21:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-31.22:21:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-31.22:21:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:40::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-10-31.22:21:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-31.22:21:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-31.22:21:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-31.22:21:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:40::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-31.22:21:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-31.22:21:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-31.22:21:40::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-31.22:21:40::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:40::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-31.22:21:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-31.22:21:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-31.22:21:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-31.22:21:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:41::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-31.22:21:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-31.22:21:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-31.22:21:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-31.22:21:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-31.22:21:41::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-31.22:21:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-31.22:21:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-31.22:21:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-31.22:21:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:42::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-31.22:21:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-31.22:21:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-31.22:21:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-31.22:21:43::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:43::SCWMssOS::"Compiling emacps"

TRACE::2020-10-31.22:21:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-31.22:21:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-31.22:21:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-31.22:21:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-31.22:21:44::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-31.22:21:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-10-31.22:21:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-31.22:21:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-31.22:21:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-31.22:21:45::SCWMssOS::"Compiling iicps"

TRACE::2020-10-31.22:21:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-10-31.22:21:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-31.22:21:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-31.22:21:47::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:47::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-10-31.22:21:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-10-31.22:21:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-31.22:21:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-31.22:21:47::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:48::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-10-31.22:21:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-10-31.22:21:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-31.22:21:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-31.22:21:48::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:48::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-10-31.22:21:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-31.22:21:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-31.22:21:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-31.22:21:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-31.22:21:48::SCWMssOS::"Compiling qspips"

TRACE::2020-10-31.22:21:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-31.22:21:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-31.22:21:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-31.22:21:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-31.22:21:49::SCWMssOS::"Compiling scugic"

TRACE::2020-10-31.22:21:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-31.22:21:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-31.22:21:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-31.22:21:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:50::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-31.22:21:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-31.22:21:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-31.22:21:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-31.22:21:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-31.22:21:51::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-31.22:21:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-31.22:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-31.22:21:52::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-31.22:21:52::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-31.22:21:52::SCWMssOS::"Compiling sdps"

TRACE::2020-10-31.22:21:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-31.22:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-31.22:21:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-31.22:21:53::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:53::SCWMssOS::"Compiling standalone"

TRACE::2020-10-31.22:21:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-31.22:21:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-31.22:21:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-31.22:21:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-31.22:21:58::SCWMssOS::"Compiling uartps"

TRACE::2020-10-31.22:21:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-31.22:21:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-31.22:21:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-31.22:21:59::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-31.22:21:59::SCWMssOS::"Compiling usbps"

TRACE::2020-10-31.22:22:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-10-31.22:22:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-10-31.22:22:00::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-10-31.22:22:00::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-10-31.22:22:00::SCWMssOS::"Compiling video timing controller"

TRACE::2020-10-31.22:22:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-31.22:22:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-31.22:22:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-31.22:22:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-31.22:22:01::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-31.22:22:02::SCWMssOS::'Finished building libraries'

TRACE::2020-10-31.22:22:03::SCWMssOS::Copying to export directory.
TRACE::2020-10-31.22:22:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-31.22:22:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-31.22:22:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-31.22:22:03::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-10-31.22:22:03::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-10-31.22:22:03::SCWPlatform::Started preparing the platform 
TRACE::2020-10-31.22:22:03::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-10-31.22:22:03::SCWSystem::dir created 
TRACE::2020-10-31.22:22:03::SCWSystem::Writing the bif 
TRACE::2020-10-31.22:22:03::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-31.22:22:03::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-31.22:22:03::SCWPlatform::Completed generating the platform
TRACE::2020-10-31.22:22:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:22:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:22:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:22:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:22:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:22:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:22:03::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:22:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:22:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:22:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-31.22:22:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:22:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:22:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:22:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:22:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:22:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:22:03::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:22:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:22:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:22:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:22:03::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-31.22:22:03::SCWPlatform::updated the xpfm file.
TRACE::2020-10-31.22:22:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:22:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:22:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:22:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-10-31.22:22:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-10-31.22:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-31.22:22:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-10-31.22:22:03::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-10-31.22:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-31.22:22:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-31.22:22:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-31.22:22:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:20::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:21::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-01.01:07:24::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2020-11-01.01:07:24::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-11-01.01:07:24::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-11-01.01:07:24::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-01.01:07:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-01.01:07:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:24::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-01.01:07:24::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-01.01:07:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.01:07:24::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-01.01:07:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-01.01:07:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:24::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWReader::No isolation master present  
TRACE::2020-11-01.01:07:24::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-01.01:07:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-01.01:07:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:24::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:24::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:24::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:24::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-01.01:07:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.01:07:25::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-01.01:07:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWReader::No isolation master present  
LOG::2020-11-01.01:07:25::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-11-01.01:07:25::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-01.01:07:25::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-11-01.01:07:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-01.01:07:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-01.01:07:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-01.01:07:25::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:25::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:25::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:25::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:25::SCWBDomain::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-01.01:07:25::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-01.01:07:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-01.01:07:25::SCWBDomain::System Command Ran  C:&  cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl & make 
TRACE::2020-11-01.01:07:25::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-11-01.01:07:25::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-01.01:07:25::SCWSystem::Not a boot domain 
LOG::2020-11-01.01:07:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-01.01:07:26::SCWDomain::Generating domain artifcats
TRACE::2020-11-01.01:07:26::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-01.01:07:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-11-01.01:07:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-11-01.01:07:26::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-01.01:07:26::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:26::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:26::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:26::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:26::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:26::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:26::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:26::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:26::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:26::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-01.01:07:26::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-01.01:07:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-01.01:07:26::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-11-01.01:07:26::SCWMssOS::doing bsp build ... 
TRACE::2020-11-01.01:07:26::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-01.01:07:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-01.01:07:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-01.01:07:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-01.01:07:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-01.01:07:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-01.01:07:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-01.01:07:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-01.01:07:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-01.01:07:26::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-01.01:07:26::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-01.01:07:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-01.01:07:26::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-01.01:07:26::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-01.01:07:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-01.01:07:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-01.01:07:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-01.01:07:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.01:07:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.01:07:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-01.01:07:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-01.01:07:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-01.01:07:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-01.01:07:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-01.01:07:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-01.01:07:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-01.01:07:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.01:07:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.01:07:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-01.01:07:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.01:07:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.01:07:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-01.01:07:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-01.01:07:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-01.01:07:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-01.01:07:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-01.01:07:27::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-01.01:07:27::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-01.01:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-01.01:07:28::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-01.01:07:28::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-01.01:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.01:07:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.01:07:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-01.01:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.01:07:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.01:07:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-01.01:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-01.01:07:28::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-01.01:07:28::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-01.01:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.01:07:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.01:07:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-01.01:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-01.01:07:28::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-01.01:07:28::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-01.01:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-01.01:07:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-01.01:07:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-01.01:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.01:07:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.01:07:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-01.01:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-01.01:07:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-01.01:07:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-01.01:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.01:07:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.01:07:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.01:07:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-01.01:07:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.01:07:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.01:07:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-01.01:07:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-01.01:07:29::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-01.01:07:29::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:29::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-01.01:07:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-01.01:07:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-01.01:07:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-01.01:07:31::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:31::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-11-01.01:07:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-01.01:07:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-01.01:07:31::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-01.01:07:31::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:31::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-01.01:07:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-01.01:07:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-01.01:07:32::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-01.01:07:32::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:32::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-01.01:07:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-01.01:07:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-01.01:07:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-01.01:07:32::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:32::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-01.01:07:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-01.01:07:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.01:07:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.01:07:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.01:07:32::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-01.01:07:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-01.01:07:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-01.01:07:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-01.01:07:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:33::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-01.01:07:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-01.01:07:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-01.01:07:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-01.01:07:34::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:34::SCWMssOS::"Compiling emacps"

TRACE::2020-11-01.01:07:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-01.01:07:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.01:07:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.01:07:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.01:07:35::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-01.01:07:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-01.01:07:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.01:07:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.01:07:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.01:07:36::SCWMssOS::"Compiling iicps"

TRACE::2020-11-01.01:07:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-01.01:07:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-01.01:07:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-01.01:07:38::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:38::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-11-01.01:07:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-01.01:07:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-01.01:07:38::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-01.01:07:38::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:39::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-11-01.01:07:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-01.01:07:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-01.01:07:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-01.01:07:39::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:39::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-11-01.01:07:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-01.01:07:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.01:07:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.01:07:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.01:07:39::SCWMssOS::"Compiling qspips"

TRACE::2020-11-01.01:07:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-01.01:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.01:07:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.01:07:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.01:07:40::SCWMssOS::"Compiling scugic"

TRACE::2020-11-01.01:07:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-01.01:07:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-01.01:07:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-01.01:07:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:41::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-01.01:07:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-01.01:07:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.01:07:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.01:07:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.01:07:42::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-01.01:07:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-01.01:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-01.01:07:43::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-01.01:07:43::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-01.01:07:43::SCWMssOS::"Compiling sdps"

TRACE::2020-11-01.01:07:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-01.01:07:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-01.01:07:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-01.01:07:44::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:44::SCWMssOS::"Compiling standalone"

TRACE::2020-11-01.01:07:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-01.01:07:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.01:07:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.01:07:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.01:07:49::SCWMssOS::"Compiling uartps"

TRACE::2020-11-01.01:07:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-01.01:07:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-01.01:07:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-01.01:07:50::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-01.01:07:50::SCWMssOS::"Compiling usbps"

TRACE::2020-11-01.01:07:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-01.01:07:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-11-01.01:07:51::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-11-01.01:07:51::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-11-01.01:07:51::SCWMssOS::"Compiling video timing controller"

TRACE::2020-11-01.01:07:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-01.01:07:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.01:07:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.01:07:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.01:07:52::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-01.01:07:54::SCWMssOS::'Finished building libraries'

TRACE::2020-11-01.01:07:54::SCWMssOS::Copying to export directory.
TRACE::2020-11-01.01:07:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-01.01:07:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-01.01:07:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-01.01:07:54::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-11-01.01:07:54::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-11-01.01:07:54::SCWPlatform::Started preparing the platform 
TRACE::2020-11-01.01:07:54::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-11-01.01:07:54::SCWSystem::dir created 
TRACE::2020-11-01.01:07:54::SCWSystem::Writing the bif 
TRACE::2020-11-01.01:07:54::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-01.01:07:54::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-01.01:07:54::SCWPlatform::Completed generating the platform
TRACE::2020-11-01.01:07:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.01:07:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:54::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-01.01:07:54::SCWPlatform::updated the xpfm file.
TRACE::2020-11-01.01:07:54::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:54::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:54::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:54::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.01:07:54::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.01:07:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.01:07:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2020-11-01.01:07:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2020-11-01.01:07:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.01:07:54::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.01:07:54::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.01:07:54::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:00::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:00::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:00::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:00::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:00::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-11-01.19:50:03::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-11-01.19:50:03::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-01.19:50:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-01.19:50:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-01.19:50:03::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-01.19:50:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.19:50:03::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-01.19:50:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-01.19:50:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWReader::No isolation master present  
TRACE::2020-11-01.19:50:03::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-01.19:50:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-01.19:50:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:03::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-01.19:50:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.19:50:03::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:03::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:03::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:03::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:03::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-01.19:50:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWReader::No isolation master present  
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:04::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:04::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:04::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:04::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::In reload Mss file.
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-11-01.19:50:06::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-11-01.19:50:06::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-11-01.19:50:06::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-01.19:50:06::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-01.19:50:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.19:50:06::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:06::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:06::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:06::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:06::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::In reload Mss file.
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-01.19:50:07::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.19:50:07::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.19:50:07::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.19:50:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2020-11-01.19:50:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.19:50:07::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.19:50:07::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.19:50:07::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:12::SCWPlatform::Clearing the existing platform
TRACE::2020-11-01.20:23:12::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-01.20:23:12::SCWBDomain::clearing the fsbl build
TRACE::2020-11-01.20:23:12::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:12::SCWSystem::Clearing the domains completed.
TRACE::2020-11-01.20:23:12::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-01.20:23:12::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:12::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:12::SCWPlatform:: Platform location is C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:12::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:12::SCWPlatform::Removing the HwDB with name C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:12::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:12::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:12::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:12::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:12::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWReader::Active system found as  Pcam2019_Validate
TRACE::2020-11-01.20:23:16::SCWReader::Handling sysconfig Pcam2019_Validate
TRACE::2020-11-01.20:23:16::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-01.20:23:16::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-01.20:23:16::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-01.20:23:16::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-01.20:23:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.20:23:16::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-01.20:23:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-01.20:23:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWReader::No isolation master present  
TRACE::2020-11-01.20:23:16::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-01.20:23:16::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-01.20:23:16::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:16::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-01.20:23:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.20:23:16::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:16::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:16::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:16::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:16::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-01.20:23:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWReader::No isolation master present  
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::In reload Mss file.
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-11-01.20:23:17::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-11-01.20:23:17::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-11-01.20:23:17::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-01.20:23:17::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-01.20:23:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.20:23:17::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:17::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:17::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:17::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:17::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::In reload Mss file.
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:18::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-01.20:23:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.20:23:18::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:18::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:18::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:18::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:18::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:19::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:19::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:19::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:19::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:23::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:23::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:23::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:23::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:23::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:23::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:23::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:23::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:23::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:31::SCWMssOS::In reload Mss file.
TRACE::2020-11-01.20:23:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:31::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-11-01.20:23:31::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-11-01.20:23:31::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-11-01.20:23:31::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-01.20:23:31::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:31::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:31::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:31::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-01.20:23:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.20:23:31::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:31::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:31::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:31::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-11-01.20:23:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:31::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:31::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:31::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-11-01.20:23:31::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:31::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:31::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:31::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:31::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-01.20:23:31::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:31::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:23:33::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:33::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:33::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:33::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:33::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:33::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:33::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-01.20:23:33::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:33::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:33::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:33::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-11-01.20:23:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.20:23:33::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::In reload Mss file.
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-11-01.20:23:45::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-11-01.20:23:45::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-11-01.20:23:45::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-01.20:23:45::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-11-01.20:23:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.20:23:45::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-01.20:23:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS:: library already available in sw design:  lwip211:1.1
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-01.20:23:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-01.20:23:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-01.20:23:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-01.20:23:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-01.20:23:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-01.20:23:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-01.20:23:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-01.20:23:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-01.20:23:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-01.20:23:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:23:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:23:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:23:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:23:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:23:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-01.20:23:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:23:45::SCWMssOS::Removing the swdes entry for  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-11-01.20:47:44::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-11-01.20:47:44::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-01.20:47:44::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-11-01.20:47:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-01.20:47:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-01.20:47:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-01.20:47:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-01.20:47:45::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-01.20:47:45::SCWSystem::Not a boot domain 
LOG::2020-11-01.20:47:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-01.20:47:45::SCWDomain::Generating domain artifcats
TRACE::2020-11-01.20:47:45::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-01.20:47:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-11-01.20:47:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-11-01.20:47:45::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-01.20:47:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:47:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:47:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:47:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:47:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:47:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:47:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-01.20:47:45::SCWMssOS::No sw design opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:47:45::SCWMssOS::mss exists loading the mss file  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:47:45::SCWMssOS::Opened the sw design from mss  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:47:45::SCWMssOS::Adding the swdes entry C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-11-01.20:47:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-01.20:47:45::SCWMssOS::Opened the sw design.  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:47:45::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-01.20:47:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:47:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-01.20:47:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-01.20:47:45::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-01.20:47:45::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-01.20:47:45::SCWMssOS::Copying to export directory.
TRACE::2020-11-01.20:47:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-01.20:47:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-01.20:47:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-01.20:47:45::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-11-01.20:47:45::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-11-01.20:47:45::SCWPlatform::Started preparing the platform 
TRACE::2020-11-01.20:47:45::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-11-01.20:47:45::SCWSystem::dir created 
TRACE::2020-11-01.20:47:45::SCWSystem::Writing the bif 
TRACE::2020-11-01.20:47:45::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-01.20:47:45::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-01.20:47:45::SCWPlatform::Completed generating the platform
TRACE::2020-11-01.20:47:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-11-01.20:47:45::SCWMssOS::Writing the mss file completed C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:47:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:47:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:47:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:47:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:47:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:47:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:47:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-11-01.20:47:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.20:47:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:47:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:47:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:47:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:47:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:47:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:47:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-11-01.20:47:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:47:45::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-01.20:47:45::SCWPlatform::updated the xpfm file.
TRACE::2020-11-01.20:47:45::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.20:47:45::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.20:47:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.20:47:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.20:47:45::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.20:47:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.20:47:45::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.20:47:45::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-11-01.20:47:45::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-11-01.21:57:27::SCWPlatform::Started generating the artifacts platform Pcam2019_Validate
TRACE::2020-11-01.21:57:27::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-01.21:57:27::SCWPlatform::Started generating the artifacts for system configuration Pcam2019_Validate
LOG::2020-11-01.21:57:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-01.21:57:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-01.21:57:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-01.21:57:27::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-01.21:57:27::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-01.21:57:27::SCWSystem::Not a boot domain 
LOG::2020-11-01.21:57:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-01.21:57:27::SCWDomain::Generating domain artifcats
TRACE::2020-11-01.21:57:27::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-01.21:57:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/qemu/
TRACE::2020-11-01.21:57:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/export/Pcam2019_Validate/sw/Pcam2019_Validate/standalone_domain/qemu/
TRACE::2020-11-01.21:57:27::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-01.21:57:27::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:27::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:27::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:27::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.21:57:27::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.21:57:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.21:57:27::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.21:57:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.21:57:27::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.21:57:27::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-11-01.21:57:27::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.21:57:27::SCWMssOS::Completed writing the mss file at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-01.21:57:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.21:57:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-01.21:57:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-01.21:57:27::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-11-01.21:57:27::SCWMssOS::doing bsp build ... 
TRACE::2020-11-01.21:57:27::SCWMssOS::System Command Ran  C: & cd  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-01.21:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-01.21:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-01.21:57:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-01.21:57:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-01.21:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-01.21:57:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-01.21:57:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-01.21:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-01.21:57:27::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-01.21:57:27::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-01.21:57:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-01.21:57:27::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-01.21:57:27::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-01.21:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-01.21:57:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-01.21:57:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-01.21:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.21:57:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.21:57:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-01.21:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-01.21:57:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-01.21:57:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-01.21:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-01.21:57:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-01.21:57:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-01.21:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.21:57:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.21:57:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-01.21:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.21:57:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.21:57:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-01.21:57:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-01.21:57:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-01.21:57:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-01.21:57:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-01.21:57:29::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-01.21:57:29::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-01.21:57:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-11-01.21:57:29::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-11-01.21:57:29::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-01.21:57:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.21:57:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.21:57:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-01.21:57:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.21:57:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.21:57:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-01.21:57:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-01.21:57:29::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-01.21:57:29::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-01.21:57:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.21:57:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.21:57:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-01.21:57:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-01.21:57:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-01.21:57:30::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-01.21:57:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-01.21:57:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-01.21:57:30::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-01.21:57:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.21:57:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.21:57:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-01.21:57:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-01.21:57:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-01.21:57:30::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-01.21:57:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.21:57:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.21:57:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.21:57:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-01.21:57:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-01.21:57:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-01.21:57:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2020-11-01.21:57:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-01.21:57:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-01.21:57:30::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:30::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-01.21:57:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src"

TRACE::2020-11-01.21:57:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-01.21:57:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-01.21:57:32::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:32::SCWMssOS::"Compiling Clkocking Wizard"

TRACE::2020-11-01.21:57:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-11-01.21:57:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-01.21:57:32::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-01.21:57:32::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:32::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-01.21:57:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-11-01.21:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-01.21:57:33::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-01.21:57:33::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:33::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-01.21:57:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-11-01.21:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-01.21:57:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-01.21:57:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:33::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-01.21:57:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-11-01.21:57:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.21:57:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.21:57:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.21:57:33::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-01.21:57:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-11-01.21:57:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-01.21:57:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-01.21:57:34::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:34::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-01.21:57:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-11-01.21:57:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-01.21:57:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-01.21:57:35::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:35::SCWMssOS::"Compiling emacps"

TRACE::2020-11-01.21:57:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-11-01.21:57:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.21:57:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.21:57:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.21:57:36::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-01.21:57:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-11-01.21:57:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.21:57:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.21:57:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.21:57:38::SCWMssOS::"Compiling iicps"

TRACE::2020-11-01.21:57:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_1/src"

TRACE::2020-11-01.21:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-01.21:57:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-01.21:57:39::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:39::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-11-01.21:57:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src"

TRACE::2020-11-01.21:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_CSI_2_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-01.21:57:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-01.21:57:40::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:40::SCWMssOS::"Compiling MIPI_CSI_2_RX..."

TRACE::2020-11-01.21:57:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src"

TRACE::2020-11-01.21:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/MIPI_D_PHY_RX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-01.21:57:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-01.21:57:40::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:40::SCWMssOS::"Compiling MIPI_D_PHY_RX..."

TRACE::2020-11-01.21:57:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-11-01.21:57:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.21:57:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.21:57:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.21:57:41::SCWMssOS::"Compiling qspips"

TRACE::2020-11-01.21:57:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-11-01.21:57:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.21:57:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.21:57:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.21:57:42::SCWMssOS::"Compiling scugic"

TRACE::2020-11-01.21:57:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-11-01.21:57:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-01.21:57:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-01.21:57:43::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:43::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-01.21:57:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-11-01.21:57:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.21:57:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.21:57:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.21:57:44::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-01.21:57:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-11-01.21:57:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-01.21:57:44::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-01.21:57:44::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-01.21:57:44::SCWMssOS::"Compiling sdps"

TRACE::2020-11-01.21:57:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-11-01.21:57:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-01.21:57:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-01.21:57:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:46::SCWMssOS::"Compiling standalone"

TRACE::2020-11-01.21:57:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-11-01.21:57:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.21:57:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.21:57:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.21:57:50::SCWMssOS::"Compiling uartps"

TRACE::2020-11-01.21:57:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-11-01.21:57:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-01.21:57:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-01.21:57:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-01.21:57:51::SCWMssOS::"Compiling usbps"

TRACE::2020-11-01.21:57:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_0/src"

TRACE::2020-11-01.21:57:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-11-01.21:57:53::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-11-01.21:57:53::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-11-01.21:57:53::SCWMssOS::"Compiling video timing controller"

TRACE::2020-11-01.21:57:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-11-01.21:57:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-01.21:57:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-01.21:57:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-01.21:57:54::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-01.21:57:55::SCWMssOS::'Finished building libraries'

TRACE::2020-11-01.21:57:55::SCWMssOS::Copying to export directory.
TRACE::2020-11-01.21:57:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-01.21:57:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-01.21:57:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-01.21:57:56::SCWSystem::Completed Processing the sysconfig Pcam2019_Validate
LOG::2020-11-01.21:57:56::SCWPlatform::Completed generating the artifacts for system configuration Pcam2019_Validate
TRACE::2020-11-01.21:57:56::SCWPlatform::Started preparing the platform 
TRACE::2020-11-01.21:57:56::SCWSystem::Writing the bif file for system config Pcam2019_Validate
TRACE::2020-11-01.21:57:56::SCWSystem::dir created 
TRACE::2020-11-01.21:57:56::SCWSystem::Writing the bif 
TRACE::2020-11-01.21:57:56::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-01.21:57:56::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-01.21:57:56::SCWPlatform::Completed generating the platform
TRACE::2020-11-01.21:57:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.21:57:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.21:57:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.21:57:56::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.21:57:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.21:57:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.21:57:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-11-01.21:57:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-01.21:57:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.21:57:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.21:57:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.21:57:56::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.21:57:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.21:57:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.21:57:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-11-01.21:57:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.21:57:56::SCWWriter::formatted JSON is {
	"platformName":	"Pcam2019_Validate",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Pcam2019_Validate",
	"platHandOff":	"C:/Github/Zybo_mipi/Pcam2019_Validate/project_1/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Pcam2019_Validate",
	"systems":	[{
			"systemName":	"Pcam2019_Validate",
			"systemDesc":	"Pcam2019_Validate",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Pcam2019_Validate",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a9a07a0ab1ed09c8d3a2a026668b55e2",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc5b1aacb777bc39b25c774a90d602d8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.1"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"pbuf_pool_size":	"16384",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "pbuf_pool_size"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-01.21:57:56::SCWPlatform::updated the xpfm file.
TRACE::2020-11-01.21:57:56::SCWPlatform::Trying to open the hw design at C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:56::SCWPlatform::DSA given C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:56::SCWPlatform::DSA absoulate path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:56::SCWPlatform::DSA directory C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw
TRACE::2020-11-01.21:57:56::SCWPlatform:: Platform Path C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/hw/system_wrapper.xsa
TRACE::2020-11-01.21:57:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-01.21:57:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2020-11-01.21:57:56::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2020-11-01.21:57:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-01.21:57:56::SCWMssOS::Checking the sw design at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-01.21:57:56::SCWMssOS::DEBUG:  swdes dump  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-11-01.21:57:56::SCWMssOS::Sw design exists and opened at  C:/Github/Zybo_mipi/Pcam2019_Validate/Vitis/Pcam2019_Validate/ps7_cortexa9_0/standalone_domain/bsp/system.mss
