GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\DFF.v'
Analyzing Verilog file 'C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\Debounce.v'
Analyzing Verilog file 'C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\Keypad.v'
Undeclared symbol 'flag', assumed default net type 'wire'("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\Keypad.v":21)
Analyzing Verilog file 'C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v'
Analyzing Verilog file 'C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\servo.v'
Analyzing Verilog file 'C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\turn_signal.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (EX2664) : Variable 'headlights' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":47)
WARN  (EX2664) : Variable 't_signal' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":51)
WARN  (EX2664) : Variable 't_signal' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":54)
WARN  (EX2664) : Variable 'brake' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":64)
WARN  (EX2664) : Variable 'hazard' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":68)
Compiling module 'top'("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":1)
Compiling module 'keypad'("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\Keypad.v":1)
Compiling module 'debounce'("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\Debounce.v":1)
Compiling module 'my_dff'("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\DFF.v":1)
Compiling module 'ts'("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\turn_signal.v":1)
WARN  (EX2420) : Latch inferred for net 'on'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":40)
WARN  (EX2420) : Latch inferred for net 'headlights'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":86)
Compiling module 'gw_gao'("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'headlights';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":86)
WARN  (DI0003) : Latch inferred for net 'brake';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":86)
WARN  (DI0003) : Latch inferred for net 'hazard';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":86)
WARN  (DI0003) : Latch inferred for net 't_signal[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":86)
WARN  (DI0003) : Latch inferred for net 't_signal[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":86)
WARN  (DI0003) : Latch inferred for net 'trans[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":86)
WARN  (DI0003) : Latch inferred for net 'trans[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":86)
WARN  (DI0003) : Latch inferred for net 'on';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\TopModule.v":40)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\impl\gwsynthesis\Tablero_Parcial.vg" completed
[100%] Generate report file "C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\impl\gwsynthesis\Tablero_Parcial_syn.rpt.html" completed
GowinSynthesis finish
