0.6
2019.1
May 24 2019
14:51:52
/home/it/Vivado_Projects/Lab2_Task4/Lab2_Task4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Vivado_Projects/Lab2_Task4/Lab2_Task4.srcs/sim_1/new/tb_full_adder.sv,1731411916,systemVerilog,,,,testbench,,,,,,,,
/home/it/Vivado_Projects/Lab2_Task4/Lab2_Task4.srcs/sources_1/new/full_4_adder.sv,1731412020,systemVerilog,,/home/it/Vivado_Projects/Lab2_Task4/Lab2_Task4.srcs/sources_1/new/full_adder.sv,,full_4_adder,,,,,,,,
/home/it/Vivado_Projects/Lab2_Task4/Lab2_Task4.srcs/sources_1/new/full_adder.sv,1731411525,systemVerilog,,/home/it/Vivado_Projects/Lab2_Task4/Lab2_Task4.srcs/sources_1/new/half_adder.sv,,full_adder,,,,,,,,
/home/it/Vivado_Projects/Lab2_Task4/Lab2_Task4.srcs/sources_1/new/half_adder.sv,1731411536,systemVerilog,,/home/it/Vivado_Projects/Lab2_Task4/Lab2_Task4.srcs/sim_1/new/tb_full_adder.sv,,half_adder,,,,,,,,
