timestamp 1749552768
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use tps3_switch_final_stage tps3_switch_final_stage_0 1 0 6315 0 1 5868
use tps3_switch_10 tps3_switch_10_0 1 0 8035 0 1 5711
use rseg_3_v3 rseg_3_v3_0 1 0 -6844 0 1 5644
use hpmos_9 hpmos_9_1 1 0 5793 0 1 3796
use hpmos_9 hpmos_9_0 1 0 3159 0 1 3796
port "VPB" 13 5477 4636 5477 4636 li
port "GND" 12 5706 3778 5706 3778 li
port "bb[6]" 9 5602 4912 5602 4912 m2
port "bb[5]" 8 9755 6084 9755 6084 m2
port "bb[4]" 7 6362 6090 6362 6090 m2
port "bb[3]" 6 5186 6099 5186 6099 m2
port "b[6]" 5 8177 4929 8177 4929 m2
port "b[5]" 4 8174 6097 8174 6097 m2
port "b[4]" 3 7199 6100 7199 6100 m2
port "b[3]" 2 5761 6098 5761 6098 m2
port "V16" 1 10558 3322 10558 3322 m2
port "V0" 0 5634 3322 5634 3322 m2
port "VL" 11 5501 6178 5501 6178 m2
port "VH" 10 5202 6266 5202 6266 m2
node "VPB" 0 0 5477 4636 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "GND" 0 0 5706 3778 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bb[6]" 0 0 5602 4912 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bb[5]" 0 0 9755 6084 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bb[4]" 0 0 6362 6090 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bb[3]" 0 0 5186 6099 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "b[6]" 0 0 8177 4929 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "b[5]" 0 0 8174 6097 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "b[4]" 0 0 7199 6100 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "b[3]" 0 0 5761 6098 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "V16" 0 0 10558 3322 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "V0" 0 0 5634 3322 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8990_3966#" 0 0 8990 3966 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8902_4026#" 0 0 8902 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8814_4026#" 0 0 8814 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8726_4026#" 0 0 8726 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8638_4026#" 0 0 8638 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8550_4026#" 0 0 8550 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8462_4026#" 0 0 8462 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8374_4026#" 0 0 8374 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8286_4010#" 0 0 8286 4010 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6882_4026#" 0 0 6882 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6794_4026#" 0 0 6794 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6706_4026#" 0 0 6706 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6618_4026#" 0 0 6618 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6530_4026#" 0 0 6530 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6442_4026#" 0 0 6442 4026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6282_4670#" 0 0 6282 4670 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6006_4582#" 0 0 6006 4582 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_5730_4494#" 0 0 5730 4494 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10551_5482#" 0 0 10551 5482 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10275_5570#" 0 0 10275 5570 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9999_5658#" 0 0 9999 5658 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9723_5746#" 0 0 9723 5746 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9455_5394#" 0 0 9455 5394 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9179_5306#" 0 0 9179 5306 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8903_5218#" 0 0 8903 5218 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8627_5130#" 0 0 8627 5130 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8351_5042#" 0 0 8351 5042 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_7957_5928#" 0 0 7957 5928 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_7681_5928#" 0 0 7681 5928 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_7101_5928#" 0 0 7101 5928 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6825_5928#" 0 0 6825 5928 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6245_5928#" 0 0 6245 5928 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VL" 0 0 5501 6178 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_5665_5928#" 0 0 5665 5928 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VH" 0 0 5202 6266 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_5389_5928#" 0 0 5389 5928 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6549_5928#" 0 0 6549 5928 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_10713_5028#" 0 0 10713 5028 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_8079_5051#" 0 0 8079 5051 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_5445_5062#" 0 0 5445 5062 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_final_stage_0/hpmos_2_1/hpmos_1_1/XM1/a_n108_n78#" "tps3_switch_final_stage_0/hpmos_2_0/hpmos_1_1/XM1/a_n108_n78#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_final_stage_0/hpmos_2_0/hpmos_1_1/XM1/a_n108_n78#" "tps3_switch_final_stage_0/hpmos_2_2/hpmos_1_0/XM1/a_50_n78#"
merge "tps3_switch_final_stage_0/hpmos_2_2/hpmos_1_0/XM1/a_50_n78#" "tps3_switch_final_stage_0/hpmos_2_3/hpmos_1_1/XM1/a_50_n78#"
merge "tps3_switch_final_stage_0/hpmos_2_3/hpmos_1_1/XM1/a_50_n78#" "m1_5665_5928#"
merge "hpmos_9_1/VSUBS" "tps3_switch_10_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_10_0/VSUBS" "hpmos_9_0/VSUBS"
merge "hpmos_9_0/VSUBS" "tps3_switch_final_stage_0/VSUBS"
merge "tps3_switch_final_stage_0/VSUBS" "rseg_3_v3_0/gnd"
merge "rseg_3_v3_0/gnd" "GND"
merge "GND" "VSUBS"
merge "tps3_switch_10_0/hpmos_5_1/hpmos_4_0/hpmos_2_1/hpmos_1_0/XM1/a_50_n78#" "hpmos_9_1/m1_4039_962#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "hpmos_9_1/m1_4039_962#" "hpmos_9_0/m1_4039_962#"
merge "hpmos_9_0/m1_4039_962#" "m1_10275_5570#"
merge "hpmos_9_1/hpmos_4_1/hpmos_2_1/hpmos_1_0/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_2543_3329#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_2543_3329#" "m1_8814_4026#"
merge "hpmos_9_0/hpmos_1_1/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_odd_ipo_0/m1_15007_n958#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_odd_ipo_0/m1_15007_n958#" "m1_6882_4026#"
merge "hpmos_9_0/hpmos_4_0/hpmos_2_1/hpmos_1_0/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_617_3065#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_617_3065#" "m1_6282_4670#"
merge "hpmos_9_0/hpmos_4_1/hpmos_2_0/hpmos_1_1/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_177_2955#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_177_2955#" "m1_6618_4026#"
merge "tps3_switch_final_stage_0/hpmos_2_1/hpmos_1_0/XM1/a_n108_n78#" "tps3_switch_final_stage_0/hpmos_2_0/hpmos_1_0/XM1/a_n108_n78#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_final_stage_0/hpmos_2_0/hpmos_1_0/XM1/a_n108_n78#" "tps3_switch_final_stage_0/hpmos_2_3/hpmos_1_0/XM1/a_50_n78#"
merge "tps3_switch_final_stage_0/hpmos_2_3/hpmos_1_0/XM1/a_50_n78#" "m1_5389_5928#"
merge "hpmos_9_0/hpmos_4_0/hpmos_2_0/hpmos_1_1/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_529_2955#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_529_2955#" "m1_6006_4582#"
merge "tps3_switch_10_0/hpmos_5_1/hpmos_4_0/hpmos_2_1/hpmos_1_1/XM1/a_50_n78#" "hpmos_9_1/m1_4315_962#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "hpmos_9_1/m1_4315_962#" "hpmos_9_0/m1_4315_962#"
merge "hpmos_9_0/m1_4315_962#" "m1_9999_5658#"
merge "tps3_switch_10_0/hpmos_5_1/m1_844_56#" "tps3_switch_10_0/hpmos_5_0/m1_844_56#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_10_0/hpmos_5_0/m1_844_56#" "tps3_switch_final_stage_0/hpmos_2_0/hpmos_1_1/XM1/a_50_n78#"
merge "tps3_switch_final_stage_0/hpmos_2_0/hpmos_1_1/XM1/a_50_n78#" "m1_6825_5928#"
merge "tps3_switch_10_0/hpmos_5_0/hpmos_4_0/hpmos_2_0/hpmos_1_0/XM1/a_50_n78#" "hpmos_9_1/m1_2383_962#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "hpmos_9_1/m1_2383_962#" "hpmos_9_0/m1_2383_962#"
merge "hpmos_9_0/m1_2383_962#" "m1_8351_5042#"
merge "tps3_switch_final_stage_0/hpmos_2_2/hpmos_1_1/XM1/a_n108_n78#" "tps3_switch_final_stage_0/hpmos_2_3/hpmos_1_1/XM1/a_n108_n78#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_final_stage_0/hpmos_2_3/hpmos_1_1/XM1/a_n108_n78#" "VL"
merge "hpmos_9_1/hpmos_4_1/hpmos_2_0/hpmos_1_1/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_1839_2955#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_1839_2955#" "m1_8726_4026#"
merge "hpmos_9_1/w_2208_736#" "tps3_switch_10_0/hpmos_5_1/w_n156_n170#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_10_0/hpmos_5_1/w_n156_n170#" "li_10713_5028#"
merge "li_10713_5028#" "tps3_switch_10_0/hpmos_5_0/w_n156_n170#"
merge "tps3_switch_10_0/hpmos_5_0/w_n156_n170#" "hpmos_9_0/w_2208_736#"
merge "hpmos_9_0/w_2208_736#" "li_8079_5051#"
merge "li_8079_5051#" "VPB"
merge "VPB" "tps3_switch_final_stage_0/w_n1308_n166#"
merge "tps3_switch_final_stage_0/w_n1308_n166#" "li_5445_5062#"
merge "hpmos_9_1/hpmos_4_0/hpmos_2_1/hpmos_1_0/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_2191_3241#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_2191_3241#" "m1_8462_4026#"
merge "tps3_switch_10_0/hpmos_5_1/hpmos_4_0/hpmos_2_0/hpmos_1_0/XM1/a_50_n78#" "tps3_switch_10_0/hpmos_5_0/hpmos_1_1/XM1/a_50_n78#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_10_0/hpmos_5_0/hpmos_1_1/XM1/a_50_n78#" "hpmos_9_1/m1_3487_962#"
merge "hpmos_9_1/m1_3487_962#" "hpmos_9_0/m1_3487_962#"
merge "hpmos_9_0/m1_3487_962#" "m1_9455_5394#"
merge "hpmos_9_0/hpmos_4_0/hpmos_2_1/hpmos_1_1/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_265_2955#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_265_2955#" "m1_6442_4026#"
merge "tps3_switch_10_0/hpmos_5_0/hpmos_4_0/hpmos_2_0/hpmos_1_0/m1_1998_n3033#" "b[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_10_0/hpmos_5_1/m1_1120_56#" "tps3_switch_10_0/hpmos_5_0/m1_1120_56#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_10_0/hpmos_5_0/m1_1120_56#" "tps3_switch_final_stage_0/hpmos_2_0/hpmos_1_0/XM1/a_50_n78#"
merge "tps3_switch_final_stage_0/hpmos_2_0/hpmos_1_0/XM1/a_50_n78#" "m1_6549_5928#"
merge "tps3_switch_10_0/hpmos_5_0/hpmos_4_0/hpmos_2_1/hpmos_1_1/XM1/a_50_n78#" "hpmos_9_1/m1_3211_962#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "hpmos_9_1/m1_3211_962#" "hpmos_9_0/m1_3211_962#"
merge "hpmos_9_0/m1_3211_962#" "m1_9179_5306#"
merge "hpmos_9_0/hpmos_4_1/hpmos_2_1/hpmos_1_0/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_969_3417#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_969_3417#" "m1_6706_4026#"
merge "tps3_switch_10_0/hpmos_5_1/hpmos_1_1/XM1/a_50_n78#" "hpmos_9_1/m1_4591_962#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "hpmos_9_1/m1_4591_962#" "hpmos_9_0/m1_4591_962#"
merge "hpmos_9_0/m1_4591_962#" "m1_9723_5746#"
merge "tps3_switch_final_stage_0/hpmos_2_2/hpmos_1_0/m1_1998_n3033#" "b[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_10_0/hpmos_5_1/m1_568_56#" "tps3_switch_10_0/hpmos_5_0/m1_568_56#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_10_0/hpmos_5_0/m1_568_56#" "tps3_switch_final_stage_0/hpmos_2_1/hpmos_1_0/XM1/a_50_n78#"
merge "tps3_switch_final_stage_0/hpmos_2_1/hpmos_1_0/XM1/a_50_n78#" "tps3_switch_final_stage_0/hpmos_1_1/XM1/a_50_n78#"
merge "tps3_switch_final_stage_0/hpmos_1_1/XM1/a_50_n78#" "m1_7101_5928#"
merge "hpmos_9_1/hpmos_4_0/hpmos_2_0/hpmos_1_1/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_1663_2955#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_1663_2955#" "m1_8374_4026#"
merge "tps3_switch_10_0/hpmos_5_1/m1_292_56#" "tps3_switch_10_0/hpmos_5_0/m1_292_56#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_10_0/hpmos_5_0/m1_292_56#" "tps3_switch_final_stage_0/hpmos_2_1/hpmos_1_1/XM1/a_50_n78#"
merge "tps3_switch_final_stage_0/hpmos_2_1/hpmos_1_1/XM1/a_50_n78#" "m1_7681_5928#"
merge "tps3_switch_final_stage_0/hpmos_1_0/XM1/a_n108_n78#" "tps3_switch_final_stage_0/hpmos_1_1/XM1/a_n108_n78#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_final_stage_0/hpmos_1_1/XM1/a_n108_n78#" "tps3_switch_final_stage_0/hpmos_2_2/hpmos_1_1/XM1/a_50_n78#"
merge "tps3_switch_final_stage_0/hpmos_2_2/hpmos_1_1/XM1/a_50_n78#" "m1_6245_5928#"
merge "tps3_switch_10_0/hpmos_5_1/hpmos_4_0/hpmos_2_0/hpmos_1_1/XM1/a_50_n78#" "hpmos_9_1/m1_3763_962#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "hpmos_9_1/m1_3763_962#" "hpmos_9_0/m1_3763_962#"
merge "hpmos_9_0/m1_3763_962#" "m1_10551_5482#"
merge "hpmos_9_1/hpmos_1_1/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_even_ipo_0/m1_17377_n1236#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_even_ipo_0/m1_17377_n1236#" "m1_8990_3966#"
merge "hpmos_9_1/hpmos_4_0/hpmos_2_0/hpmos_1_0/m1_1998_n3033#" "b[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "hpmos_9_0/hpmos_4_0/hpmos_2_0/hpmos_1_0/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_441_3065#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_441_3065#" "m1_5730_4494#"
merge "tps3_switch_10_0/hpmos_5_1/m1_16_56#" "tps3_switch_10_0/hpmos_5_0/m1_16_56#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_10_0/hpmos_5_0/m1_16_56#" "tps3_switch_final_stage_0/hpmos_1_0/XM1/a_50_n78#"
merge "tps3_switch_final_stage_0/hpmos_1_0/XM1/a_50_n78#" "m1_7957_5928#"
merge "tps3_switch_10_0/hpmos_5_0/hpmos_4_0/hpmos_2_0/hpmos_1_1/XM1/a_50_n78#" "hpmos_9_1/m1_2659_962#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "hpmos_9_1/m1_2659_962#" "hpmos_9_0/m1_2659_962#"
merge "hpmos_9_0/m1_2659_962#" "m1_8627_5130#"
merge "hpmos_9_1/hpmos_4_0/hpmos_2_0/hpmos_1_0/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_1575_2955#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_1575_2955#" "m1_8286_4010#"
merge "tps3_switch_10_0/hpmos_5_0/hpmos_4_0/hpmos_2_1/hpmos_1_0/XM1/a_50_n78#" "hpmos_9_1/m1_2935_962#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "hpmos_9_1/m1_2935_962#" "hpmos_9_0/m1_2935_962#"
merge "hpmos_9_0/m1_2935_962#" "m1_8903_5218#"
merge "hpmos_9_0/hpmos_4_1/hpmos_2_1/hpmos_1_1/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_89_2955#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_89_2955#" "m1_6794_4026#"
merge "hpmos_9_0/hpmos_4_1/hpmos_2_0/hpmos_1_0/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_793_3241#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_odd_ipo_0/pin_8_odd_0/m1_793_3241#" "m1_6530_4026#"
merge "hpmos_9_1/hpmos_4_1/hpmos_2_0/hpmos_1_0/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_2367_3153#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_2367_3153#" "m1_8638_4026#"
merge "tps3_switch_final_stage_0/hpmos_2_1/hpmos_1_0/m1_1998_n3033#" "b[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_final_stage_0/hpmos_2_2/hpmos_1_0/XM1/a_n108_n78#" "tps3_switch_final_stage_0/hpmos_2_3/hpmos_1_0/XM1/a_n108_n78#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_final_stage_0/hpmos_2_3/hpmos_1_0/XM1/a_n108_n78#" "VH"
merge "hpmos_9_1/hpmos_4_0/hpmos_2_1/hpmos_1_1/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_1751_2955#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_1751_2955#" "m1_8550_4026#"
merge "hpmos_9_1/hpmos_4_1/hpmos_2_1/hpmos_1_1/XM1/a_50_n78#" "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_2279_2955#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_v3_0/pin_8_even_ipo_0/pin_8_even_0/m1_2279_2955#" "m1_8902_4026#"
merge "hpmos_9_0/hpmos_4_0/hpmos_2_0/hpmos_1_0/m1_1998_n3033#" "bb[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_10_0/hpmos_5_1/hpmos_1_1/m1_1998_n3033#" "bb[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_final_stage_0/hpmos_2_0/hpmos_1_0/m1_1998_n3033#" "bb[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps3_switch_final_stage_0/hpmos_2_3/hpmos_1_0/m1_1998_n3033#" "bb[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
