

================================================================
== Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3'
================================================================
* Date:           Tue May 27 19:57:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.828 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       14|       14|  46.662 ns|  46.662 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3  |       12|       12|         6|          1|          1|     8|       yes|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:10->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 9 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_new_phi_0_i = alloca i32 1"   --->   Operation 10 'alloca' 'add_new_phi_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%qk = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 12 'alloca' 'qk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%qk_91 = alloca i32 1"   --->   Operation 13 'alloca' 'qk_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%qk_1 = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 14 'alloca' 'qk_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%qk_102 = alloca i32 1"   --->   Operation 15 'alloca' 'qk_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%qk_2 = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 16 'alloca' 'qk_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%qk_113 = alloca i32 1"   --->   Operation 17 'alloca' 'qk_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%qk_3 = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 18 'alloca' 'qk_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%qk_124 = alloca i32 1"   --->   Operation 19 'alloca' 'qk_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten34"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln8 = store i2 0, i2 %i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 26 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten10"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln9 = store i2 0, i2 %j" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 28 'store' 'store_ln9' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln11 = store i3 0, i3 %k" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 29 'store' 'store_ln11' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln10 = store i32 0, i32 %sum" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:10->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 30 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc.0.i"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i4 %indvar_flatten34" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 32 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%icmp_ln8 = icmp_eq  i4 %indvar_flatten34_load, i4 8" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 33 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln8 = add i4 %indvar_flatten34_load, i4 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 34 'add' 'add_ln8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc22.i, void %for.inc.preheader.exitStub" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 35 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i4 %indvar_flatten10" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 36 'load' 'indvar_flatten10_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%icmp_ln9 = icmp_eq  i4 %indvar_flatten10_load, i4 4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 37 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln9_1 = add i4 %indvar_flatten10_load, i4 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 38 'add' 'add_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.35ns)   --->   "%select_ln9_5 = select i1 %icmp_ln9, i4 1, i4 %add_ln9_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 39 'select' 'select_ln9_5' <Predicate = (!icmp_ln8)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %indvar_flatten34" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 40 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln9 = store i4 %select_ln9_5, i4 %indvar_flatten10" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 41 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cmp6_new_phi_0_i = phi i1 %icmp_ln11_1, void %for.inc22.i, i1 1, void %newFuncRoot" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 42 'phi' 'cmp6_new_phi_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%k_load = load i3 %k"   --->   Operation 43 'load' 'k_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln8 & !icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 45 'load' 'i_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.43ns)   --->   "%add_ln8_1 = add i2 %i_load, i2 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 46 'add' 'add_ln8_1' <Predicate = (!icmp_ln8 & icmp_ln9)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.27ns)   --->   "%select_ln22_4 = select i1 %icmp_ln9, i2 0, i2 %j_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 47 'select' 'select_ln22_4' <Predicate = (!icmp_ln8)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node k_1_mid2)   --->   "%select_ln22_5 = select i1 %icmp_ln9, i3 0, i3 %k_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 48 'select' 'select_ln22_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node cmp6_new_phi_0_i_mid2)   --->   "%or_ln22 = or i1 %icmp_ln9, i1 %cmp6_new_phi_0_i" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 49 'or' 'or_ln22' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.57ns)   --->   "%exit_cond_1_i1314 = icmp_ult  i3 %k_load, i3 3"   --->   Operation 50 'icmp' 'exit_cond_1_i1314' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.12ns)   --->   "%or_ln22_1 = or i1 %icmp_ln9, i1 %exit_cond_1_i1314" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 51 'or' 'or_ln22_1' <Predicate = (!icmp_ln8)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.27ns)   --->   "%select_ln8 = select i1 %icmp_ln9, i2 %add_ln8_1, i2 %i_load" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 52 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.43ns)   --->   "%add_ln9 = add i2 %select_ln22_4, i2 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 53 'add' 'add_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.27ns) (out node of the LUT)   --->   "%k_1_mid2 = select i1 %or_ln22_1, i3 %select_ln22_5, i3 0" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 54 'select' 'k_1_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node cmp6_new_phi_0_i_mid2)   --->   "%not_exit_cond_1_i13_mid233 = xor i1 %or_ln22_1, i1 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 55 'xor' 'not_exit_cond_1_i13_mid233' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%cmp6_new_phi_0_i_mid2 = or i1 %or_ln22, i1 %not_exit_cond_1_i13_mid233" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 56 'or' 'cmp6_new_phi_0_i_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.27ns)   --->   "%select_ln9_4 = select i1 %or_ln22_1, i2 %select_ln22_4, i2 %add_ln9" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 57 'select' 'select_ln9_4' <Predicate = (!icmp_ln8)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i2 %select_ln8" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 58 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln13, i2 0" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 59 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %select_ln8" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 60 'zext' 'zext_ln13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.57ns)   --->   "%sub_ln13 = sub i3 %tmp, i3 %zext_ln13" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 61 'sub' 'sub_ln13' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.43ns)   --->   "%cond = icmp_eq  i2 %select_ln8, i2 0" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 62 'icmp' 'cond' <Predicate = (!icmp_ln8)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%select_ln9_4_cast = zext i2 %select_ln9_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 63 'zext' 'select_ln9_4_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.57ns)   --->   "%add_ln13 = add i3 %sub_ln13, i3 %k_1_mid2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 64 'add' 'add_ln13' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i3 %add_ln13" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 65 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%q_addr = getelementptr i32 %q, i64 0, i64 %zext_ln13_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 66 'getelementptr' 'q_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_1)   --->   "%shl_ln13 = shl i3 %k_1_mid2, i3 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 67 'shl' 'shl_ln13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.57ns) (out node of the LUT)   --->   "%add_ln13_1 = add i3 %shl_ln13, i3 %select_ln9_4_cast" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 68 'add' 'add_ln13_1' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i3 %add_ln13_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 69 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%k_t_addr = getelementptr i32 %k_t, i64 0, i64 %zext_ln13_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 70 'getelementptr' 'k_t_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_1_mid2, i32 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 71 'bitselect' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_1, i1 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 72 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i2 %or_ln" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 73 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.57ns)   --->   "%add_ln13_2 = add i3 %sub_ln13, i3 %zext_ln13_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 74 'add' 'add_ln13_2' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i3 %add_ln13_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 75 'zext' 'zext_ln13_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%q_addr_1 = getelementptr i32 %q, i64 0, i64 %zext_ln13_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 76 'getelementptr' 'q_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_1, i2 2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 77 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.57ns)   --->   "%add_ln13_3 = add i3 %tmp_5, i3 %select_ln9_4_cast" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 78 'add' 'add_ln13_3' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i3 %add_ln13_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 79 'zext' 'zext_ln13_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%k_t_addr_1 = getelementptr i32 %k_t, i64 0, i64 %zext_ln13_5" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 80 'getelementptr' 'k_t_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (0.69ns)   --->   "%q_load = load i3 %q_addr" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 81 'load' 'q_load' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 82 [2/2] (0.69ns)   --->   "%k_t_load = load i3 %k_t_addr" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 82 'load' 'k_t_load' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 83 [1/1] (0.43ns)   --->   "%icmp_ln11 = icmp_ne  i2 %or_ln, i2 3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 83 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.57ns)   --->   "%k_1 = add i3 %k_1_mid2, i3 2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 84 'add' 'k_1' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [2/2] (0.69ns)   --->   "%q_load_1 = load i3 %q_addr_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 85 'load' 'q_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 86 [2/2] (0.69ns)   --->   "%k_t_load_1 = load i3 %k_t_addr_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 86 'load' 'k_t_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 87 [1/1] (0.57ns)   --->   "%icmp_ln11_1 = icmp_ult  i3 %k_1, i3 3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 87 'icmp' 'icmp_ln11_1' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.43ns)   --->   "%icmp_ln15 = icmp_eq  i2 %select_ln9_4, i2 0" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 88 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln8)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln8 = store i2 %select_ln8, i2 %i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 89 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_2 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln9 = store i2 %select_ln9_4, i2 %j" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 90 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_2 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln11 = store i3 %k_1, i3 %k" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 91 'store' 'store_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 92 [1/2] ( I:0.69ns O:0.69ns )   --->   "%q_load = load i3 %q_addr" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 92 'load' 'q_load' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 93 [1/2] ( I:0.69ns O:0.69ns )   --->   "%k_t_load = load i3 %k_t_addr" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 93 'load' 'k_t_load' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 94 [1/2] ( I:0.69ns O:0.69ns )   --->   "%q_load_1 = load i3 %q_addr_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 94 'load' 'q_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 95 [1/2] ( I:0.69ns O:0.69ns )   --->   "%k_t_load_1 = load i3 %k_t_addr_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 95 'load' 'k_t_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 96 [2/2] (2.29ns)   --->   "%mul_ln13 = mul i32 %k_t_load, i32 %q_load" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 96 'mul' 'mul_ln13' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [2/2] (2.29ns)   --->   "%mul_ln13_1 = mul i32 %k_t_load_1, i32 %q_load_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 97 'mul' 'mul_ln13_1' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 98 [1/2] (2.29ns)   --->   "%mul_ln13 = mul i32 %k_t_load, i32 %q_load" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 98 'mul' 'mul_ln13' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/2] (2.29ns)   --->   "%mul_ln13_1 = mul i32 %k_t_load_1, i32 %q_load_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 99 'mul' 'mul_ln13_1' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%qk_91_load = load i32 %qk_91"   --->   Operation 148 'load' 'qk_91_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%qk_102_load = load i32 %qk_102"   --->   Operation 149 'load' 'qk_102_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%qk_113_load = load i32 %qk_113"   --->   Operation 150 'load' 'qk_113_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%qk_124_load = load i32 %qk_124"   --->   Operation 151 'load' 'qk_124_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_124_out, i32 %qk_124_load"   --->   Operation 152 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_113_out, i32 %qk_113_load"   --->   Operation 153 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_102_out, i32 %qk_102_load"   --->   Operation 154 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_91_out, i32 %qk_91_load"   --->   Operation 155 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 156 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.82>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 100 'load' 'sum_load' <Predicate = (!icmp_ln8 & !icmp_ln9 & or_ln22_1)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%add_new_phi_0_i_load = load i32 %add_new_phi_0_i"   --->   Operation 101 'load' 'add_new_phi_0_i_load' <Predicate = (!icmp_ln8 & !icmp_ln11 & !cmp6_new_phi_0_i_mid2)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%qk_load = load i32 %qk" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 102 'load' 'qk_load' <Predicate = (!icmp_ln8 & !icmp_ln9 & or_ln22_1)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%qk_91_load_1 = load i32 %qk_91" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 103 'load' 'qk_91_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%qk_1_load = load i32 %qk_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 104 'load' 'qk_1_load' <Predicate = (!icmp_ln8 & !icmp_ln9 & or_ln22_1)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%qk_102_load_1 = load i32 %qk_102" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 105 'load' 'qk_102_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%qk_2_load = load i32 %qk_2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 106 'load' 'qk_2_load' <Predicate = (!icmp_ln8 & !icmp_ln9 & or_ln22_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%qk_113_load_1 = load i32 %qk_113" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 107 'load' 'qk_113_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%qk_3_load = load i32 %qk_3" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 108 'load' 'qk_3_load' <Predicate = (!icmp_ln8 & !icmp_ln9 & or_ln22_1)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%qk_124_load_1 = load i32 %qk_124" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 109 'load' 'qk_124_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln9)   --->   "%select_ln22 = select i1 %icmp_ln9, i32 %qk_124_load_1, i32 %qk_3_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 112 'select' 'select_ln22' <Predicate = (!icmp_ln8 & or_ln22_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln9_1)   --->   "%select_ln22_1 = select i1 %icmp_ln9, i32 %qk_113_load_1, i32 %qk_2_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 113 'select' 'select_ln22_1' <Predicate = (!icmp_ln8 & or_ln22_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln9_2)   --->   "%select_ln22_2 = select i1 %icmp_ln9, i32 %qk_102_load_1, i32 %qk_1_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 114 'select' 'select_ln22_2' <Predicate = (!icmp_ln8 & or_ln22_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln9_3)   --->   "%select_ln22_3 = select i1 %icmp_ln9, i32 %qk_91_load_1, i32 %qk_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 115 'select' 'select_ln22_3' <Predicate = (!icmp_ln8 & or_ln22_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sum_mid2)   --->   "%select_ln22_6 = select i1 %icmp_ln9, i32 0, i32 %sum_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 116 'select' 'select_ln22_6' <Predicate = (!icmp_ln8 & or_ln22_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.22ns) (out node of the LUT)   --->   "%sum_mid2 = select i1 %or_ln22_1, i32 %select_ln22_6, i32 0" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 117 'select' 'sum_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln9 = select i1 %or_ln22_1, i32 %select_ln22, i32 %qk_124_load_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 118 'select' 'select_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln9_1 = select i1 %or_ln22_1, i32 %select_ln22_1, i32 %qk_113_load_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 119 'select' 'select_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln9_2 = select i1 %or_ln22_1, i32 %select_ln22_2, i32 %qk_102_load_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 120 'select' 'select_ln9_2' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln9_3 = select i1 %or_ln22_1, i32 %select_ln22_3, i32 %qk_91_load_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 121 'select' 'select_ln9_3' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 122 'specpipeline' 'specpipeline_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.88ns)   --->   "%sum_1 = add i32 %mul_ln13, i32 %sum_mid2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 123 'add' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.22ns)   --->   "%sum_2 = select i1 %cmp6_new_phi_0_i_mid2, i32 %sum_1, i32 %sum_mid2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 124 'select' 'sum_2' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node qk_9)   --->   "%sum_3 = select i1 %cmp6_new_phi_0_i_mid2, i32 %sum_1, i32 %add_new_phi_0_i_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 125 'select' 'sum_3' <Predicate = (!icmp_ln8 & !icmp_ln11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.88ns)   --->   "%sum_4 = add i32 %mul_ln13_1, i32 %sum_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 126 'add' 'sum_4' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.22ns)   --->   "%sum_5 = select i1 %icmp_ln11, i32 %sum_4, i32 %sum_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 127 'select' 'sum_5' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_9 = select i1 %icmp_ln11, i32 %sum_4, i32 %sum_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 128 'select' 'qk_9' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node qk_7)   --->   "%select_ln15 = select i1 %icmp_ln15, i32 %select_ln9_2, i32 %qk_9" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 129 'select' 'select_ln15' <Predicate = (!icmp_ln8 & cond)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node qk_8)   --->   "%select_ln15_1 = select i1 %icmp_ln15, i32 %qk_9, i32 %select_ln9_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 130 'select' 'select_ln15_1' <Predicate = (!icmp_ln8 & cond)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node qk_5)   --->   "%select_ln15_2 = select i1 %icmp_ln15, i32 %select_ln9, i32 %qk_9" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 131 'select' 'select_ln15_2' <Predicate = (!icmp_ln8 & !cond)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node qk_6)   --->   "%select_ln15_3 = select i1 %icmp_ln15, i32 %qk_9, i32 %select_ln9_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 132 'select' 'select_ln15_3' <Predicate = (!icmp_ln8 & !cond)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_5 = select i1 %cond, i32 %select_ln9, i32 %select_ln15_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 133 'select' 'qk_5' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_6 = select i1 %cond, i32 %select_ln9_1, i32 %select_ln15_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 134 'select' 'qk_6' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_7 = select i1 %cond, i32 %select_ln15, i32 %select_ln9_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 135 'select' 'qk_7' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_8 = select i1 %cond, i32 %select_ln15_1, i32 %select_ln9_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 136 'select' 'qk_8' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %qk_5, i32 %qk_124" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 137 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %select_ln9, i32 %qk_3" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 138 'store' 'store_ln22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %qk_6, i32 %qk_113" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 139 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %select_ln9_1, i32 %qk_2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 140 'store' 'store_ln22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %qk_7, i32 %qk_102" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 141 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %select_ln9_2, i32 %qk_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 142 'store' 'store_ln22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %qk_8, i32 %qk_91" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 143 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %select_ln9_3, i32 %qk" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 144 'store' 'store_ln22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %qk_9, i32 %add_new_phi_0_i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 145 'store' 'store_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.38ns)   --->   "%store_ln10 = store i32 %sum_5, i32 %sum" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:10->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 146 'store' 'store_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc.0.i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 147 'br' 'br_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.400ns.

 <State 1>: 1.833ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten10' [25]  (0.387 ns)
	'load' operation 4 bit ('indvar_flatten10_load', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) on local variable 'indvar_flatten10' [49]  (0.000 ns)
	'add' operation 4 bit ('add_ln9_1', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) [124]  (0.708 ns)
	'select' operation 4 bit ('select_ln9_5', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) [125]  (0.351 ns)
	'store' operation 0 bit ('store_ln9', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) of variable 'select_ln9_5', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23 on local variable 'indvar_flatten10' [128]  (0.387 ns)

 <State 2>: 2.557ns
The critical path consists of the following:
	'load' operation 2 bit ('i_load', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) on local variable 'i', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23 [50]  (0.000 ns)
	'add' operation 2 bit ('add_ln8_1', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) [51]  (0.436 ns)
	'select' operation 2 bit ('select_ln8', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) [65]  (0.278 ns)
	'sub' operation 3 bit ('sub_ln13', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) [79]  (0.572 ns)
	'add' operation 3 bit ('add_ln13', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) [82]  (0.572 ns)
	'getelementptr' operation 3 bit ('q_addr', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) [84]  (0.000 ns)
	'load' operation 32 bit ('q_load', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) on array 'q' [100]  (0.699 ns)

 <State 3>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('q_load', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) on array 'q' [100]  (0.699 ns)

 <State 4>: 2.291ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln13', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) [102]  (2.291 ns)

 <State 5>: 2.291ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln13', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) [102]  (2.291 ns)

 <State 6>: 2.828ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_load', C:/Users/liuut/Desktop/Project/modules/attention.cpp:22) on local variable 'sum', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:10->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23 [37]  (0.000 ns)
	'select' operation 32 bit ('select_ln22_6', C:/Users/liuut/Desktop/Project/modules/attention.cpp:22) [62]  (0.000 ns)
	'select' operation 32 bit ('sum_mid2', C:/Users/liuut/Desktop/Project/modules/attention.cpp:22) [70]  (0.227 ns)
	'add' operation 32 bit ('sum', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) [103]  (0.880 ns)
	'select' operation 32 bit ('sum', C:/Users/liuut/Desktop/Project/modules/attention.cpp:22) [104]  (0.227 ns)
	'add' operation 32 bit ('sum', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) [111]  (0.880 ns)
	'select' operation 32 bit ('sum', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) [112]  (0.227 ns)
	'store' operation 0 bit ('store_ln10', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:10->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23) of variable 'sum', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23 on local variable 'sum', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:10->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23 [140]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
