# Reading pref.tcl
# do ProjetoFinal_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/ShiftRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:21 on May 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/ShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister
# -- Compiling architecture ShiftRegister_logic of ShiftRegister
# End time: 22:39:21 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/SerialReceiver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:21 on May 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/SerialReceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver
# -- Compiling architecture Behavioral of SerialReceiver
# End time: 22:39:21 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/SerialControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:21 on May 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SerialControl
# -- Compiling architecture behavioral of SerialControl
# End time: 22:39:21 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/ParityCheck.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:21 on May 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/ParityCheck.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck
# -- Compiling architecture Behavioral of ParityCheck
# End time: 22:39:21 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/IOS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:22 on May 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/IOS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity IOS
# -- Compiling architecture behavioral of IOS
# End time: 22:39:22 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:22 on May 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture Behavioral of FFD
# End time: 22:39:22 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/Dispatcher.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:22 on May 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/Dispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Dispatcher
# -- Compiling architecture behavioral of Dispatcher
# End time: 22:39:22 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:22 on May 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Counter
# -- Compiling architecture Counter_LOGIC of Counter
# End time: 22:39:22 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/IOS_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:30 on May 12,2022
# vcom -reportprogress 300 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/IOS_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity IOS_tb
# -- Compiling architecture behavior of IOS_tb
# End time: 22:39:30 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ios_tb
# vsim work.ios_tb 
# Start time: 22:39:36 on May 12,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ios_tb(behavior)
# Loading work.ios(behavioral)
# Loading work.serialreceiver(behavioral)
# Loading work.serialcontrol(behavioral)
# Loading work.counter(counter_logic)
# Loading work.ffd(behavioral)
# Loading work.paritycheck(behavioral)
# Loading work.shiftregister(shiftregister_logic)
# Loading work.dispatcher(behavioral)
add wave -position insertpoint  \
sim:/ios_tb/MCLK_tb \
sim:/ios_tb/SCLK_tb \
sim:/ios_tb/SDX_tb \
sim:/ios_tb/notSS_tb \
sim:/ios_tb/Reset_tb \
sim:/ios_tb/Fsh_tb \
sim:/ios_tb/busy_tb \
sim:/ios_tb/wrt_tb \
sim:/ios_tb/wrl_tb \
sim:/ios_tb/Dout_tb \
sim:/ios_tb/MCLK_PERIOD \
sim:/ios_tb/MCLK_HALF_PERIOD
run
run
restart
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
vcom -reportprogress 300 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/IOS_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:12 on May 12,2022
# vcom -reportprogress 300 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/IOS_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity IOS_tb
# -- Compiling architecture behavior of IOS_tb
# End time: 22:45:12 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ios_tb
# End time: 22:45:18 on May 12,2022, Elapsed time: 0:05:42
# Errors: 0, Warnings: 0
# vsim work.ios_tb 
# Start time: 22:45:18 on May 12,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ios_tb(behavior)
# Loading work.ios(behavioral)
# Loading work.serialreceiver(behavioral)
# Loading work.serialcontrol(behavioral)
# Loading work.counter(counter_logic)
# Loading work.ffd(behavioral)
# Loading work.paritycheck(behavioral)
# Loading work.shiftregister(shiftregister_logic)
# Loading work.dispatcher(behavioral)
add wave -position insertpoint  \
sim:/ios_tb/MCLK_tb \
sim:/ios_tb/SCLK_tb \
sim:/ios_tb/SDX_tb \
sim:/ios_tb/notSS_tb \
sim:/ios_tb/Reset_tb \
sim:/ios_tb/Fsh_tb \
sim:/ios_tb/busy_tb \
sim:/ios_tb/wrt_tb \
sim:/ios_tb/wrl_tb \
sim:/ios_tb/Dout_tb \
sim:/ios_tb/MCLK_PERIOD \
sim:/ios_tb/MCLK_HALF_PERIOD
run
vcom -reportprogress 300 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/IOS_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:22 on May 12,2022
# vcom -reportprogress 300 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/IOS_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity IOS_tb
# -- Compiling architecture behavior of IOS_tb
# End time: 22:47:22 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ios_tb
# End time: 22:47:29 on May 12,2022, Elapsed time: 0:02:11
# Errors: 0, Warnings: 0
# vsim work.ios_tb 
# Start time: 22:47:29 on May 12,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ios_tb(behavior)
# Loading work.ios(behavioral)
# Loading work.serialreceiver(behavioral)
# Loading work.serialcontrol(behavioral)
# Loading work.counter(counter_logic)
# Loading work.ffd(behavioral)
# Loading work.paritycheck(behavioral)
# Loading work.shiftregister(shiftregister_logic)
# Loading work.dispatcher(behavioral)
add wave -position insertpoint  \
sim:/ios_tb/MCLK_tb \
sim:/ios_tb/SCLK_tb \
sim:/ios_tb/SDX_tb \
sim:/ios_tb/notSS_tb \
sim:/ios_tb/Reset_tb \
sim:/ios_tb/Fsh_tb \
sim:/ios_tb/busy_tb \
sim:/ios_tb/wrt_tb \
sim:/ios_tb/wrl_tb \
sim:/ios_tb/Dout_tb \
sim:/ios_tb/MCLK_PERIOD \
sim:/ios_tb/MCLK_HALF_PERIOD
run
vcom -reportprogress 300 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/IOS_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:54 on May 12,2022
# vcom -reportprogress 300 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/IOS_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity IOS_tb
# -- Compiling architecture behavior of IOS_tb
# End time: 22:48:54 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ios_tb
# End time: 22:49:00 on May 12,2022, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# vsim work.ios_tb 
# Start time: 22:49:00 on May 12,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ios_tb(behavior)
# Loading work.ios(behavioral)
# Loading work.serialreceiver(behavioral)
# Loading work.serialcontrol(behavioral)
# Loading work.counter(counter_logic)
# Loading work.ffd(behavioral)
# Loading work.paritycheck(behavioral)
# Loading work.shiftregister(shiftregister_logic)
# Loading work.dispatcher(behavioral)
add wave -position insertpoint  \
sim:/ios_tb/MCLK_tb \
sim:/ios_tb/SCLK_tb \
sim:/ios_tb/SDX_tb \
sim:/ios_tb/notSS_tb \
sim:/ios_tb/Reset_tb \
sim:/ios_tb/Fsh_tb \
sim:/ios_tb/busy_tb \
sim:/ios_tb/wrt_tb \
sim:/ios_tb/wrl_tb \
sim:/ios_tb/Dout_tb \
sim:/ios_tb/MCLK_PERIOD \
sim:/ios_tb/MCLK_HALF_PERIOD
run
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/IOS_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:29 on May 12,2022
# vcom -reportprogress 300 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/IOS_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity IOS_tb
# -- Compiling architecture behavior of IOS_tb
# End time: 22:54:29 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ios_tb
# End time: 22:54:36 on May 12,2022, Elapsed time: 0:05:36
# Errors: 0, Warnings: 0
# vsim work.ios_tb 
# Start time: 22:54:36 on May 12,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ios_tb(behavior)
# Loading work.ios(behavioral)
# Loading work.serialreceiver(behavioral)
# Loading work.serialcontrol(behavioral)
# Loading work.counter(counter_logic)
# Loading work.ffd(behavioral)
# Loading work.paritycheck(behavioral)
# Loading work.shiftregister(shiftregister_logic)
# Loading work.dispatcher(behavioral)
add wave -position insertpoint  \
sim:/ios_tb/MCLK_tb \
sim:/ios_tb/SCLK_tb \
sim:/ios_tb/SDX_tb \
sim:/ios_tb/notSS_tb \
sim:/ios_tb/Reset_tb \
sim:/ios_tb/Fsh_tb \
sim:/ios_tb/busy_tb \
sim:/ios_tb/wrt_tb \
sim:/ios_tb/wrl_tb \
sim:/ios_tb/Dout_tb \
sim:/ios_tb/MCLK_PERIOD \
sim:/ios_tb/MCLK_HALF_PERIOD
run
restart
run
# End time: 22:55:34 on May 12,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
