#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 11 21:43:09 2024
# Process ID: 171871
# Current directory: /home/bee/Projects/16BitCPU/pipelined/16BitCPU.runs/synth_1
# Command line: vivado -log topLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source topLevel.tcl
# Log file: /home/bee/Projects/16BitCPU/pipelined/16BitCPU.runs/synth_1/topLevel.vds
# Journal file: /home/bee/Projects/16BitCPU/pipelined/16BitCPU.runs/synth_1/vivado.jou
# Running On        :Jake
# Platform          :Linuxmint
# Operating System  :Linux Mint 22
# Processor Detail  :Intel(R) Core(TM) i5-6300U CPU @ 2.40GHz
# CPU Frequency     :2800.007 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :12258 MB
# Swap memory       :2147 MB
# Total Virtual     :14406 MB
# Available Virtual :10271 MB
#-----------------------------------------------------------
source topLevel.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1416.930 ; gain = 0.027 ; free physical = 3473 ; free virtual = 9433
Command: read_checkpoint -auto_incremental -incremental /home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/utils_1/imports/synth_1/cpuTopLevel.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/utils_1/imports/synth_1/cpuTopLevel.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top topLevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 171918
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2128.746 ; gain = 412.715 ; free physical = 2479 ; free virtual = 8435
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topLevel' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/topLevel.vhd:45]
	Parameter DIVISOR bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'SSegClockDivider' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/imports/givenSources/clock_divider.vhd:23' bound to instance 'genClockDivider' of component 'clockDivider' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/topLevel.vhd:78]
INFO: [Synth 8-638] synthesizing module 'SSegClockDivider' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/imports/givenSources/clock_divider.vhd:34]
	Parameter DIVISOR bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SSegClockDivider' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/imports/givenSources/clock_divider.vhd:34]
INFO: [Synth 8-3491] module 'cpuTopLevel' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:30' bound to instance 'cpuCalc' of component 'cpuTopLevel' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/topLevel.vhd:83]
INFO: [Synth 8-638] synthesizing module 'cpuTopLevel' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:38]
INFO: [Synth 8-3491] module 'programCounter' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/programCounter.vhd:25' bound to instance 'programCounterCalc' of component 'programCounter' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:308]
INFO: [Synth 8-638] synthesizing module 'programCounter' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/programCounter.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'programCounter' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/programCounter.vhd:33]
INFO: [Synth 8-3491] module 'instructionMemory' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/instructionMemory.vhd:26' bound to instance 'instructionMemCalc' of component 'instructionMemory' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:317]
INFO: [Synth 8-638] synthesizing module 'instructionMemory' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/instructionMemory.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'instructionMemory' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/instructionMemory.vhd:32]
INFO: [Synth 8-3491] module 'adder2' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/adder2.vhd:35' bound to instance 'twoAdderCalc' of component 'twoAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:323]
INFO: [Synth 8-638] synthesizing module 'adder2' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/adder2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'adder2' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/adder2.vhd:41]
INFO: [Synth 8-3491] module 'jumpLeftShifter' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/shiftLeft2.vhd:25' bound to instance 'jumpShiftCalc' of component 'jumpLeftShifter' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:329]
INFO: [Synth 8-638] synthesizing module 'jumpLeftShifter' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/shiftLeft2.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'jumpLeftShifter' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/shiftLeft2.vhd:30]
INFO: [Synth 8-3491] module 'IFIDBuffer' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IFIDBuffer.vhd:34' bound to instance 'IFIDCalc' of component 'IFIDBuffer' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:336]
INFO: [Synth 8-638] synthesizing module 'IFIDBuffer' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IFIDBuffer.vhd:46]
WARNING: [Synth 8-614] signal 'IFIDWrite' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IFIDBuffer.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'IFIDBuffer' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IFIDBuffer.vhd:46]
INFO: [Synth 8-3491] module 'Sign_Extend' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Sign_Extend.vhd:25' bound to instance 'signExtendCalc' of component 'signExtender' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:346]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Sign_Extend.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Sign_Extend.vhd:31]
INFO: [Synth 8-3491] module 'branchLeftShifter' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/branchLeftShifter.vhd:25' bound to instance 'branchLeftShifterCalc' of component 'branchLeftShifter' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:351]
INFO: [Synth 8-638] synthesizing module 'branchLeftShifter' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/branchLeftShifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'branchLeftShifter' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/branchLeftShifter.vhd:30]
INFO: [Synth 8-3491] module 'adder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/adder.vhd:26' bound to instance 'adderCalc' of component 'adder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:355]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/adder.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'adder' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/adder.vhd:33]
INFO: [Synth 8-3491] module 'Mux' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Mux.vhd:25' bound to instance 'branchMuxCalc' of component 'SixteenBitMux' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:363]
INFO: [Synth 8-638] synthesizing module 'Mux' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Mux.vhd:34]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Mux.vhd:34]
INFO: [Synth 8-3491] module 'Mux' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Mux.vhd:25' bound to instance 'jumpMuxCalc' of component 'SixteenBitMux' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:366]
INFO: [Synth 8-3491] module 'Control_Unit' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Control_Unit.vhd:27' bound to instance 'controlUnitCalc' of component 'controlUnit' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Control_Unit.vhd:45]
INFO: [Synth 8-226] default block is never used [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Control_Unit.vhd:189]
WARNING: [Synth 8-614] signal 'branchSig' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Control_Unit.vhd:47]
WARNING: [Synth 8-614] signal 'func' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Control_Unit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Control_Unit.vhd:45]
INFO: [Synth 8-3491] module 'Stalling_Unit' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Stalling_Unit.vhd:34' bound to instance 'stallingUnitCalc' of component 'Stalling_Unit' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:385]
INFO: [Synth 8-638] synthesizing module 'Stalling_Unit' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Stalling_Unit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Stalling_Unit' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Stalling_Unit.vhd:40]
INFO: [Synth 8-3491] module 'registers' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/registers.vhd:25' bound to instance 'registerCalc' of component 'registers' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:394]
INFO: [Synth 8-638] synthesizing module 'registers' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/registers.vhd:34]
WARNING: [Synth 8-614] signal 'registerVals' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/registers.vhd:51]
WARNING: [Synth 8-614] signal 'registerVals' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/registers.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'registers' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/registers.vhd:34]
INFO: [Synth 8-3491] module 'regComparator' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/regComparator.vhd:34' bound to instance 'regComaratorCalc' of component 'regComparator' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:407]
INFO: [Synth 8-638] synthesizing module 'regComparator' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/regComparator.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'regComparator' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/regComparator.vhd:39]
INFO: [Synth 8-3491] module 'Stall_Mux' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Stall_Mux.vhd:34' bound to instance 'IDEXControlSignalMux' of component 'Stall_Mux' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:412]
INFO: [Synth 8-638] synthesizing module 'Stall_Mux' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Stall_Mux.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Stall_Mux' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Stall_Mux.vhd:41]
INFO: [Synth 8-3491] module 'IDEXBuffer' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:34' bound to instance 'IDEXBufferCalc' of component 'IDEXBuffer' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:433]
INFO: [Synth 8-638] synthesizing module 'IDEXBuffer' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:51]
WARNING: [Synth 8-614] signal 'rData1In' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'rData2In' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'nextIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'signExtendIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'rtIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'rdIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'rsIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'regDstIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'jumpIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'branchIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'memReadIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'memToRegIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'ALUOpIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'memWriteIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'ALUSrcIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
WARNING: [Synth 8-614] signal 'regWriteIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'IDEXBuffer' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd:51]
INFO: [Synth 8-3491] module 'Forward_Mux' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Forward_Mux.vhd:34' bound to instance 'forwardMux1Calc' of component 'Forward_Mux' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:474]
INFO: [Synth 8-638] synthesizing module 'Forward_Mux' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Forward_Mux.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Forward_Mux' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Forward_Mux.vhd:40]
INFO: [Synth 8-3491] module 'Forward_Mux' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Forward_Mux.vhd:34' bound to instance 'forwardMux2Calc' of component 'Forward_Mux' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:481]
INFO: [Synth 8-3491] module 'Mux' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Mux.vhd:25' bound to instance 'aluSrcMuxCalc' of component 'SixteenBitMux' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:488]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/aluDesign.vhd:23' bound to instance 'aluCalc' of component 'alu' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:491]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/aluDesign.vhd:57]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'nBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:26' bound to instance 'adder' of component 'nBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/aluDesign.vhd:82]
INFO: [Synth 8-638] synthesizing module 'nBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:36]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'zeroBitAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:46]
INFO: [Synth 8-638] synthesizing module 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'oneBitAdder' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:34]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-3491] module 'oneBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd:26' bound to instance 'iAdder' of component 'oneBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'nBitAdder' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:36]
INFO: [Synth 8-3491] module 'nBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:26' bound to instance 'subtractor' of component 'nBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/aluDesign.vhd:85]
INFO: [Synth 8-3491] module 'nBitAdder' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd:26' bound to instance 'twoCompliment' of component 'nBitAdder' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/aluDesign.vhd:89]
INFO: [Synth 8-3491] module 'comparator' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/comparator.vhd:26' bound to instance 'compare' of component 'comparator' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/aluDesign.vhd:92]
INFO: [Synth 8-638] synthesizing module 'comparator' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/comparator.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'comparator' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/comparator.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/aluDesign.vhd:57]
INFO: [Synth 8-3491] module 'Mux' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Mux.vhd:25' bound to instance 'writeRegMux' of component 'ThreeBitMux' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:501]
INFO: [Synth 8-638] synthesizing module 'Mux__parameterized0' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Mux.vhd:34]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux__parameterized0' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Mux.vhd:34]
INFO: [Synth 8-3491] module 'Forwarding_Unit' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Forwarding_Unit.vhd:34' bound to instance 'forwardUnitCalc' of component 'Forwarding_Unit' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:509]
INFO: [Synth 8-638] synthesizing module 'Forwarding_Unit' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Forwarding_Unit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Forwarding_Unit' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Forwarding_Unit.vhd:41]
INFO: [Synth 8-3491] module 'EXMEMBuffer' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/EXMEMBuffer.vhd:34' bound to instance 'EXMemCalc' of component 'EXMEMBuffer' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:520]
INFO: [Synth 8-638] synthesizing module 'EXMEMBuffer' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/EXMEMBuffer.vhd:46]
WARNING: [Synth 8-614] signal 'aluResultIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/EXMEMBuffer.vhd:50]
WARNING: [Synth 8-614] signal 'dMemWriteDataIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/EXMEMBuffer.vhd:50]
WARNING: [Synth 8-614] signal 'rdIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/EXMEMBuffer.vhd:50]
WARNING: [Synth 8-614] signal 'memReadIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/EXMEMBuffer.vhd:50]
WARNING: [Synth 8-614] signal 'memWriteIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/EXMEMBuffer.vhd:50]
WARNING: [Synth 8-614] signal 'regWriteIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/EXMEMBuffer.vhd:50]
WARNING: [Synth 8-614] signal 'memToRegIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/EXMEMBuffer.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'EXMEMBuffer' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/EXMEMBuffer.vhd:46]
INFO: [Synth 8-3491] module 'Data_Memory' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Data_Memory.vhd:34' bound to instance 'dataMemoryCalc' of component 'dataMemory' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:539]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Data_Memory.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Data_Memory.vhd:45]
INFO: [Synth 8-3491] module 'MEMWBBuffer' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/MEMWBBuffer.vhd:34' bound to instance 'MEMWBBufferCalc' of component 'MEMWBBuffer' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:550]
INFO: [Synth 8-638] synthesizing module 'MEMWBBuffer' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/MEMWBBuffer.vhd:46]
WARNING: [Synth 8-614] signal 'dMemReadDataIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/MEMWBBuffer.vhd:50]
WARNING: [Synth 8-614] signal 'aluResultIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/MEMWBBuffer.vhd:50]
WARNING: [Synth 8-614] signal 'rdIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/MEMWBBuffer.vhd:50]
WARNING: [Synth 8-614] signal 'memToRegIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/MEMWBBuffer.vhd:50]
WARNING: [Synth 8-614] signal 'regWriteIn' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/MEMWBBuffer.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'MEMWBBuffer' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/MEMWBBuffer.vhd:46]
INFO: [Synth 8-3491] module 'Mux' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Mux.vhd:25' bound to instance 'WBMuxCalc' of component 'SixteenBitMux' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cpuTopLevel' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:38]
	Parameter DIVISOR bound to: 250000 - type: integer 
INFO: [Synth 8-3491] module 'SSegClockDivider' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/imports/givenSources/clock_divider.vhd:23' bound to instance 'ssClockDivider' of component 'clockDivider' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/topLevel.vhd:86]
INFO: [Synth 8-638] synthesizing module 'SSegClockDivider__parameterized0' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/imports/givenSources/clock_divider.vhd:34]
	Parameter DIVISOR bound to: 250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SSegClockDivider__parameterized0' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/imports/givenSources/clock_divider.vhd:34]
INFO: [Synth 8-3491] module 'sevenSegmentDriver' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/sevenSegmentDriver.vhd:34' bound to instance 'sevenSegPC' of component 'sevenSegmentDriver' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/topLevel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'sevenSegmentDriver' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/sevenSegmentDriver.vhd:43]
INFO: [Synth 8-226] default block is never used [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/sevenSegmentDriver.vhd:76]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/sevenSegmentDriver.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sevenSegmentDriver' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/sevenSegmentDriver.vhd:43]
INFO: [Synth 8-3491] module 'sevenSegmentDriver' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/sevenSegmentDriver.vhd:34' bound to instance 'sevenSegDMem' of component 'sevenSegmentDriver' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/topLevel.vhd:94]
INFO: [Synth 8-3491] module 'sevenSegmentDriver' declared at '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/sevenSegmentDriver.vhd:34' bound to instance 'sevenSegReg' of component 'sevenSegmentDriver' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/topLevel.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'topLevel' (0#1) [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/topLevel.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element clock_cycle_reg was removed.  [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Data_Memory.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element ccCounter_reg was removed.  [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd:571]
WARNING: [Synth 8-3917] design topLevel has port dp driven by constant 0
WARNING: [Synth 8-7129] Port switchAddress[11] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port switchAddress[10] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port switchAddress[9] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port switchAddress[8] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port switchAddress[7] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port switchAddress[6] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port switchAddress[5] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port switchAddress[4] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port switchAddress[3] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port switchAddress[2] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port switchAddress[1] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port switchAddress[0] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module instructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cpuTopLevel is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2282.355 ; gain = 566.324 ; free physical = 2312 ; free virtual = 8270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.230 ; gain = 578.199 ; free physical = 2312 ; free virtual = 8270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.230 ; gain = 578.199 ; free physical = 2312 ; free virtual = 8270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2294.230 ; gain = 0.000 ; free physical = 2312 ; free virtual = 8270
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.980 ; gain = 0.000 ; free physical = 2315 ; free virtual = 8247
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2434.980 ; gain = 0.000 ; free physical = 2315 ; free virtual = 8247
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2305 ; free virtual = 8237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2305 ; free virtual = 8237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2305 ; free virtual = 8237
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'stall_reg' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Stalling_Unit.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/aluDesign.vhd:101]
WARNING: [Synth 8-327] inferring latch for variable 'Zero_reg' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/aluDesign.vhd:103]
WARNING: [Synth 8-327] inferring latch for variable 'forward1_reg' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Forwarding_Unit.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'forward2_reg' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Forwarding_Unit.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'ReadData_reg' [/home/bee/Projects/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Data_Memory.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2303 ; free virtual = 8237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 96    
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 21    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 6     
	   3 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design topLevel has port dp driven by constant 0
WARNING: [Synth 8-7129] Port clk in module instructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port readAddr[0] in module instructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cpuTopLevel is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2283 ; free virtual = 8231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+-----------------+---------------+----------------+
|Module Name       | RTL Object      | Depth x Width | Implemented As | 
+------------------+-----------------+---------------+----------------+
|instructionMemory | instructionVals | 65536x16      | LUT            | 
+------------------+-----------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|topLevel    | cpuCalc/dataMemoryCalc/dm_reg | 64 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2308 ; free virtual = 8257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2308 ; free virtual = 8257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|topLevel    | cpuCalc/dataMemoryCalc/dm_reg | 64 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
+------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpuCalc/dataMemoryCalc/dm_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2308 ; free virtual = 8257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2308 ; free virtual = 8257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2308 ; free virtual = 8257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2308 ; free virtual = 8257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2308 ; free virtual = 8257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2308 ; free virtual = 8257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2308 ; free virtual = 8257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |CARRY4   |    71|
|3     |LUT1     |    13|
|4     |LUT2     |    80|
|5     |LUT3     |    60|
|6     |LUT4     |   133|
|7     |LUT5     |   213|
|8     |LUT6     |   321|
|9     |MUXF7    |    40|
|10    |RAMB36E1 |    32|
|17    |FDPE     |    33|
|18    |FDRE     |   472|
|19    |FDSE     |     4|
|20    |LD       |    50|
|21    |LDC      |     2|
|22    |LDP      |     2|
|23    |IBUF     |    18|
|24    |OBUF     |    28|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2434.980 ; gain = 718.949 ; free physical = 2308 ; free virtual = 8257
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2434.980 ; gain = 578.199 ; free physical = 2313 ; free virtual = 8262
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2434.988 ; gain = 718.949 ; free physical = 2313 ; free virtual = 8262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2434.988 ; gain = 0.000 ; free physical = 2593 ; free virtual = 8541
INFO: [Netlist 29-17] Analyzing 197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.988 ; gain = 0.000 ; free physical = 2593 ; free virtual = 8541
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  LD => LDCE: 50 instances
  LDC => LDCE: 2 instances
  LDP => LDPE: 2 instances

Synth Design complete | Checksum: 461e4d88
INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2434.988 ; gain = 1018.059 ; free physical = 2593 ; free virtual = 8541
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2010.748; main = 1636.871; forked = 422.521
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3468.453; main = 2434.984; forked = 1033.469
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.992 ; gain = 0.000 ; free physical = 2593 ; free virtual = 8541
INFO: [Common 17-1381] The checkpoint '/home/bee/Projects/16BitCPU/pipelined/16BitCPU.runs/synth_1/topLevel.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file topLevel_utilization_synth.rpt -pb topLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 21:44:12 2024...
