$date
	Thu Nov  8 16:19:51 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tflipflop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # t $end
$scope module tff $end
$var wire 1 $ clk $end
$var wire 1 % t $end
$var reg 1 & q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#3
1"
1$
#5
1#
1%
#6
0"
0$
#9
1&
1!
1"
1$
#10
0#
0%
#12
0"
0$
#15
0&
0!
1"
1$
1#
1%
#18
0"
0$
#20
0#
0%
#21
1"
1$
#24
0"
0$
#25
1#
1%
#27
1&
1!
1"
1$
#30
0"
0$
0#
0%
#33
1"
1$
#35
1#
1%
#36
0"
0$
#39
0&
0!
1"
1$
#40
0#
0%
#42
0"
0$
#45
1&
1!
1"
1$
1#
1%
#48
0"
0$
#50
0#
0%
#51
1"
1$
#54
0"
0$
#55
1#
1%
#57
0&
0!
1"
1$
#60
0"
0$
0#
0%
#63
1"
1$
#65
1#
1%
#66
0"
0$
#69
1&
1!
1"
1$
#70
0#
0%
#72
0"
0$
#75
0&
0!
1"
1$
1#
1%
#78
0"
0$
#80
0#
0%
#81
1"
1$
#84
0"
0$
#85
1#
1%
#87
1&
1!
1"
1$
#90
0"
0$
0#
0%
#93
1"
1$
#95
1#
1%
#96
0"
0$
#99
0&
0!
1"
1$
#100
0#
0%
#102
0"
0$
#105
1&
1!
1"
1$
1#
1%
