Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L hnicx -L cpm5n --snapshot tb_riscv_soc_behav xil_defaultlib.tb_riscv_soc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/param/.Xilinx/RISC-V/RISC-V.srcs/sources_1/new/riscv_soc.v" Line 1. Module riscv_soc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/param/.Xilinx/RISC-V/RISC-V.srcs/sources_1/new/riscv_core.v" Line 1. Module riscv_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/param/.Xilinx/RISC-V/RISC-V.srcs/sources_1/new/memory.v" Line 1. Module memory(ADDR_WIDTH=12,MEM_FILE="program.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/param/.Xilinx/RISC-V/RISC-V.srcs/sources_1/new/memory.v" Line 1. Module memory(ADDR_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/param/.Xilinx/RISC-V/RISC-V.srcs/sources_1/new/matrix_mul_accel.v" Line 1. Module matrix_mult_accel doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.memory(ADDR_WIDTH=12,MEM_FILE="p...
Compiling module xil_defaultlib.memory(ADDR_WIDTH=12)
Compiling module xil_defaultlib.matrix_mult_accel
Compiling module xil_defaultlib.riscv_soc
Compiling module xil_defaultlib.tb_riscv_soc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_soc_behav
