
---------- Begin Simulation Statistics ----------
final_tick                                  720367000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79371                       # Simulator instruction rate (inst/s)
host_mem_usage                                 900616                       # Number of bytes of host memory used
host_op_rate                                    96709                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.60                       # Real time elapsed on the host
host_tick_rate                               57175143                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000003                       # Number of instructions simulated
sim_ops                                       1218460                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000720                       # Number of seconds simulated
sim_ticks                                   720367000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.450678                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  119168                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               128899                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 96                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11153                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            203869                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1793                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5067                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3274                       # Number of indirect misses.
system.cpu.branchPred.lookups                  265182                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21448                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          982                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    423444                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   421186                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7534                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     220013                       # Number of branches committed
system.cpu.commit.bw_lim_events                 54269                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          128792                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1001879                       # Number of instructions committed
system.cpu.commit.committedOps                1220336                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1147449                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.063521                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.093737                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       778704     67.86%     67.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       119149     10.38%     78.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        80332      7.00%     85.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        37622      3.28%     88.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        26815      2.34%     90.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        24440      2.13%     92.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18781      1.64%     94.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7337      0.64%     95.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        54269      4.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1147449                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16807                       # Number of function calls committed.
system.cpu.commit.int_insts                   1116086                       # Number of committed integer instructions.
system.cpu.commit.loads                        172392                       # Number of loads committed
system.cpu.commit.membars                         554                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           845283     69.27%     69.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1323      0.11%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               95      0.01%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             57      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          172392     14.13%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         201103     16.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1220336                       # Class of committed instruction
system.cpu.commit.refs                         373495                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1122                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000003                       # Number of Instructions Simulated
system.cpu.committedOps                       1218460                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.440733                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.440733                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                392885                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  3699                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               119728                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1395672                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   483759                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    267928                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7708                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 12641                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 15773                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      265182                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    211768                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        595709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6572                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1204310                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           158                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   22702                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.184060                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             560538                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             142409                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.835899                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1168053                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.246852                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.533334                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   847362     72.54%     72.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    83539      7.15%     79.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    32999      2.83%     82.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    24427      2.09%     84.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    23235      1.99%     86.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    21602      1.85%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14742      1.26%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    17007      1.46%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   103140      8.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1168053                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        78714                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       327851                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       464473                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        17481                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       8323297                       # number of prefetches that crossed the page
system.cpu.idleCycles                          272684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 8945                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   233750                       # Number of branches executed
system.cpu.iew.exec_nop                          2095                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.912838                       # Inst execution rate
system.cpu.iew.exec_refs                       410975                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     210549                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18600                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                196356                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                622                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3181                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               217931                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1350786                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                200426                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11091                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1315159                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     54                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 45878                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7708                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 45959                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           729                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3597                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          105                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        10839                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        23954                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        16809                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            105                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6068                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2877                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1171488                       # num instructions consuming a value
system.cpu.iew.wb_count                       1294547                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.538535                       # average fanout of values written-back
system.cpu.iew.wb_producers                    630887                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.898531                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1298884                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1615961                       # number of integer regfile reads
system.cpu.int_regfile_writes                  883544                       # number of integer regfile writes
system.cpu.ipc                               0.694091                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.694091                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                32      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                909218     68.56%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1335      0.10%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   131      0.01%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   6      0.00%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  6      0.00%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  6      0.00%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  70      0.01%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               202881     15.30%     83.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              212476     16.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1326251                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       10408                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007848                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3026     29.07%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     29.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     29.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.02%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     29.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4007     38.50%     67.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3372     32.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1334910                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3828457                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1293173                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1476195                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1348069                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1326251                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 622                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          130135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               961                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             60                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        77306                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1168053                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.135437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.875955                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              720289     61.67%     61.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              141436     12.11%     73.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               89158      7.63%     81.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               62092      5.32%     86.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               52016      4.45%     91.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               39136      3.35%     94.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               40805      3.49%     98.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               13319      1.14%     99.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9802      0.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1168053                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.920537                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1717                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               3466                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1374                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2730                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              9267                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12036                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               196356                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              217931                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  928926                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2172                       # number of misc regfile writes
system.cpu.numCycles                          1440737                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   69035                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1231019                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   6623                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   495086                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2670                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   102                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2169181                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1378200                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1383675                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    271247                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 147720                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7708                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                165857                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   152537                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1695684                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         159120                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               5565                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     83408                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            633                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2018                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2441021                       # The number of ROB reads
system.cpu.rob.rob_writes                     2719120                       # The number of ROB writes
system.cpu.timesIdled                           10969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1381                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     187                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7812                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        93343                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4091                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3541                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3541                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4091                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           180                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       488448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  488448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7812                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10069000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           40406250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             43448                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3263                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        41966                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             866                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3620                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3619                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         42094                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1354                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          180                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       126154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                140590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      5379840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       527104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5906944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            47248                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000233                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015257                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  47237     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              47248                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           98967623                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7571456                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          63141000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                13127                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  383                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        25925                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39435                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               13127                       # number of overall hits
system.l2.overall_hits::.cpu.data                 383                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        25925                       # number of overall hits
system.l2.overall_hits::total                   39435                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3042                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4591                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7633                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3042                       # number of overall misses
system.l2.overall_misses::.cpu.data              4591                       # number of overall misses
system.l2.overall_misses::total                  7633                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    242663000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    359170000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        601833000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    242663000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    359170000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       601833000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            16169                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        25925                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47068                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           16169                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        25925                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47068                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.188138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.923000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162170                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.188138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.923000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162170                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79770.874425                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78233.500327                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78846.194157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79770.874425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78233.500327                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78846.194157                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          3042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7633                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7633                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    212243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    313269501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    525512501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    212243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    313269501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    525512501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.188138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.923000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162170                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.188138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.923000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162170                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69770.874425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68235.569810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68847.438884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69770.874425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68235.569810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68847.438884                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3263                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3263                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        41955                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            41955                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        41955                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        41955                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    78                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3542                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    273850500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     273850500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.978453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77315.217391                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77315.217391                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    238440001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    238440001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.978453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67317.899774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67317.899774                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          13127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        25925                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              39052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3042                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3042                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    242663000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    242663000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        16169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        25925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          42094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.188138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.072267                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79770.874425                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79770.874425                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3042                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3042                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    212243000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    212243000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.188138                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.072267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69770.874425                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69770.874425                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     85319500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     85319500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.774742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.774742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81334.127741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81334.127741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1049                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1049                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     74829500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     74829500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.774742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.774742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71334.127741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71334.127741                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          180                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             180                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          180                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           180                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          180                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          180                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3428500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3428500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19047.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19047.222222                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3651.716371                       # Cycle average of tags in use
system.l2.tags.total_refs                       93151                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7812                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.924091                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      75.753320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1846.819322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1729.143729                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.056360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.052769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.111442                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6496                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.238403                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    754468                       # Number of tag accesses
system.l2.tags.data_accesses                   754468                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         194688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         293760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             488448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       194688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        194688                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            3042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7632                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         270262241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         407792139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             678054381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    270262241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        270262241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        270262241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        407792139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            678054381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      3042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000587000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15274                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7632                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7632                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     68181250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   38160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               211281250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8933.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27683.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6131                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7632                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    325.169559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.065995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.867189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          495     33.04%     33.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          379     25.30%     58.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          180     12.02%     70.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           86      5.74%     76.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46      3.07%     79.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           70      4.67%     83.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           28      1.87%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.34%     87.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          194     12.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1498                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 488448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  488448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       678.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    678.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     720287500                       # Total gap between requests
system.mem_ctrls.avgGap                      94377.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       194688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       293760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 270262241.329766631126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 407792139.284559130669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     87072750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    124208500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28623.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27060.68                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4048380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2147970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            25218480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     56546880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        216600570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         94220640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          398782920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.582993                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    242599250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     23920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    453847750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6668760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3536940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            29274000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     56546880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        311563140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         14252160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          421841880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.593010                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     32677750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     23920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    663769250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       192097                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           192097                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       192097                       # number of overall hits
system.cpu.icache.overall_hits::total          192097                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        19669                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          19669                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        19669                       # number of overall misses
system.cpu.icache.overall_misses::total         19669                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    516404989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    516404989                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    516404989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    516404989                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       211766                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       211766                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       211766                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       211766                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.092881                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.092881                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.092881                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.092881                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26254.765824                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26254.765824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26254.765824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26254.765824                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3193                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               269                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.869888                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             18794                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        41966                       # number of writebacks
system.cpu.icache.writebacks::total             41966                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3500                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3500                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3500                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3500                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        16169                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16169                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        25925                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42094                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    414814491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    414814491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    414814491                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    312183832                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    726998323                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.076353                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.076353                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.076353                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.198776                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25654.925537                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25654.925537                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25654.925537                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12041.806442                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17270.830118                       # average overall mshr miss latency
system.cpu.icache.replacements                  41966                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       192097                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          192097                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        19669                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         19669                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    516404989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    516404989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       211766                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       211766                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.092881                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.092881                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26254.765824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26254.765824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3500                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3500                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    414814491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    414814491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.076353                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.076353                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25654.925537                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25654.925537                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        25925                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        25925                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    312183832                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    312183832                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12041.806442                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12041.806442                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.870219                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              234191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.563524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.296848                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    63.573371                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.494507                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.496667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           90                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            465626                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           465626                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       339348                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           339348                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       339888                       # number of overall hits
system.cpu.dcache.overall_hits::total          339888                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        45592                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          45592                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        45595                       # number of overall misses
system.cpu.dcache.overall_misses::total         45595                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2795404822                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2795404822                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2795404822                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2795404822                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       384940                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       384940                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       385483                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       385483                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.118439                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118439                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.118280                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.118280                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61313.494078                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61313.494078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61309.459853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61309.459853                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31932                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2511                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               825                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.705455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   114.136364                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3263                       # number of writebacks
system.cpu.dcache.writebacks::total              3263                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40442                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40442                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40442                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40442                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5153                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5153                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    376206400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    376206400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    376490900                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    376490900                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013379                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013379                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013368                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013368                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73049.786408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73049.786408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73062.468465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73062.468465                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4129                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       173605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          173605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    618590500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    618590500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       184288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       184288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57904.193579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57904.193579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     90271500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     90271500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66867.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66867.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        34767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2172247405                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2172247405                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       200507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       200507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.173395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.173395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62480.150861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62480.150861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        31109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        31109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    281509983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    281509983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76957.349098                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76957.349098                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          540                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           540                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          543                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          543                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005525                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005525                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       284500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       284500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005525                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005525                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 94833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          142                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          142                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4566917                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4566917                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          145                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          145                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.979310                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.979310                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32161.387324                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32161.387324                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          142                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          142                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4424917                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4424917                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.979310                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.979310                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31161.387324                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31161.387324                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          573                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          573                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       239000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       239000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005208                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005208                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       101500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       101500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.001736                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001736                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       101500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       101500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           843.520137                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              346156                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5153                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.175626                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   843.520137                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.823750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.823750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            778355                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           778355                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    720367000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    720367000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
