<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p714" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_714{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_714{left:648px;bottom:48px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t3_714{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_714{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_714{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t6_714{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t7_714{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-1.07px;}
#t8_714{left:96px;bottom:974px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t9_714{left:96px;bottom:939px;letter-spacing:0.14px;word-spacing:-0.45px;}
#ta_714{left:96px;bottom:918px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tb_714{left:96px;bottom:896px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tc_714{left:96px;bottom:875px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_714{left:96px;bottom:840px;letter-spacing:0.13px;word-spacing:-0.45px;}
#te_714{left:96px;bottom:809px;}
#tf_714{left:124px;bottom:809px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tg_714{left:96px;bottom:782px;}
#th_714{left:124px;bottom:782px;letter-spacing:0.14px;word-spacing:-0.46px;}
#ti_714{left:96px;bottom:754px;}
#tj_714{left:124px;bottom:754px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tk_714{left:96px;bottom:727px;}
#tl_714{left:124px;bottom:727px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tm_714{left:96px;bottom:699px;}
#tn_714{left:124px;bottom:699px;letter-spacing:0.14px;word-spacing:-0.45px;}
#to_714{left:96px;bottom:672px;}
#tp_714{left:124px;bottom:672px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tq_714{left:96px;bottom:636px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tr_714{left:96px;bottom:615px;letter-spacing:0.12px;word-spacing:-0.43px;}
#ts_714{left:96px;bottom:579px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tt_714{left:276px;bottom:578px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tu_714{left:96px;bottom:557px;letter-spacing:0.07px;word-spacing:-0.37px;}
#tv_714{left:96px;bottom:520px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tw_714{left:242px;bottom:519px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_714{left:96px;bottom:498px;letter-spacing:0.1px;word-spacing:-0.46px;}
#ty_714{left:96px;bottom:458px;letter-spacing:0.12px;}
#tz_714{left:157px;bottom:458px;letter-spacing:0.13px;word-spacing:0.07px;}
#t10_714{left:96px;bottom:423px;letter-spacing:0.11px;word-spacing:-0.89px;}
#t11_714{left:96px;bottom:402px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t12_714{left:96px;bottom:371px;}
#t13_714{left:124px;bottom:371px;letter-spacing:0.13px;word-spacing:0.12px;}
#t14_714{left:124px;bottom:350px;letter-spacing:0.13px;}
#t15_714{left:96px;bottom:322px;}
#t16_714{left:124px;bottom:322px;letter-spacing:0.1px;word-spacing:0.53px;}
#t17_714{left:124px;bottom:301px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t18_714{left:96px;bottom:273px;}
#t19_714{left:124px;bottom:273px;letter-spacing:0.11px;word-spacing:0.06px;}
#t1a_714{left:124px;bottom:252px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1b_714{left:96px;bottom:224px;}
#t1c_714{left:124px;bottom:224px;letter-spacing:0.1px;word-spacing:-0.61px;}
#t1d_714{left:124px;bottom:203px;letter-spacing:0.15px;}
#t1e_714{left:96px;bottom:168px;letter-spacing:0.11px;word-spacing:-0.41px;}
#t1f_714{left:273px;bottom:168px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1g_714{left:96px;bottom:147px;letter-spacing:0.13px;word-spacing:-0.43px;}
#t1h_714{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_714{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_714{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_714{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_714{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_714{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s6_714{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_714{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts714" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg714Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg714" style="-webkit-user-select: none;"><object width="935" height="1210" data="714/714.svg" type="image/svg+xml" id="pdf714" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_714" class="t s1_714">259 </span><span id="t2_714" class="t s2_714">Exceptions and Interrupts </span>
<span id="t3_714" class="t s1_714">AMD64 Technology </span><span id="t4_714" class="t s1_714">24593—Rev. 3.41—June 2023 </span>
<span id="t5_714" class="t s3_714">The exception-mask bits are used by software to specify the handling of SSE floating-point </span>
<span id="t6_714" class="t s3_714">exceptions. When the corresponding mask bit is cleared to 0, an exception occurs under the control of </span>
<span id="t7_714" class="t s3_714">the CR4.OSXMMEXCPT bit. However, if the mask bit is set to 1, the SSE floating-point unit responds </span>
<span id="t8_714" class="t s3_714">in a default manner and execution proceeds normally. </span>
<span id="t9_714" class="t s3_714">The CR4.OSXMMEXCPT bit specifies the interrupt vector to be taken when an unmasked SSE </span>
<span id="ta_714" class="t s3_714">floating-point exception occurs. When CR4.OSXMMEXCPT=1, the #XF interrupt vector is taken </span>
<span id="tb_714" class="t s3_714">when an exception occurs. When CR4.OSXMMEXCPT=0, the #UD (undefined opcode) interrupt </span>
<span id="tc_714" class="t s3_714">vector is taken when an exception occurs. </span>
<span id="td_714" class="t s3_714">The SSE floating-point exceptions reported by the #XF exception are (including mnemonics): </span>
<span id="te_714" class="t s4_714">• </span><span id="tf_714" class="t s3_714">IE—Invalid-operation exception (also called #I). </span>
<span id="tg_714" class="t s4_714">• </span><span id="th_714" class="t s3_714">DE—Denormalized-operand exception (also called #D). </span>
<span id="ti_714" class="t s4_714">• </span><span id="tj_714" class="t s3_714">ZE—Zero-divide exception (also called #Z). </span>
<span id="tk_714" class="t s4_714">• </span><span id="tl_714" class="t s3_714">OE—Overflow exception (also called #O). </span>
<span id="tm_714" class="t s4_714">• </span><span id="tn_714" class="t s3_714">UE—Underflow exception (also called #U). </span>
<span id="to_714" class="t s4_714">• </span><span id="tp_714" class="t s3_714">PE—Precision exception (also called #P or inexact-result exception). </span>
<span id="tq_714" class="t s3_714">Each type of SSE floating-point exception can be masked by setting the appropriate bits in the </span>
<span id="tr_714" class="t s3_714">MXCSR register. #XF can also be disabled by clearing the CR4.OSXMMEXCPT bit to 0. </span>
<span id="ts_714" class="t s5_714">Error Code Returned. </span><span id="tt_714" class="t s3_714">None. Exception information is provided by the SSE floating-point MXCSR </span>
<span id="tu_714" class="t s3_714">register. See “Instruction Reference” in Volume 4 for more information on using this register. </span>
<span id="tv_714" class="t s5_714">Program Restart. </span><span id="tw_714" class="t s3_714">#XF is a fault-type exception. Unlike the #MF exception, the #XF exception is </span>
<span id="tx_714" class="t s3_714">precise. The saved instruction pointer points to the instruction that caused the #XF. </span>
<span id="ty_714" class="t s6_714">8.2.20 </span><span id="tz_714" class="t s6_714">#CP—Control-Protection Exception (Vector 21) </span>
<span id="t10_714" class="t s3_714">A #CP exception is generated when shadow stacks are enabled (CR4.CET=1) and any of the following </span>
<span id="t11_714" class="t s3_714">situations occur: </span>
<span id="t12_714" class="t s4_714">• </span><span id="t13_714" class="t s3_714">For RET or IRET instructions, the return addresses on the shadow stack and the data stack do not </span>
<span id="t14_714" class="t s3_714">match. </span>
<span id="t15_714" class="t s4_714">• </span><span id="t16_714" class="t s3_714">An invalid supervisor shadow stack token is encountered by the CALL, RET, IRET, SETSSBSY </span>
<span id="t17_714" class="t s3_714">or RSTORSSP instructions or during the delivery of an interrupt or exception. </span>
<span id="t18_714" class="t s4_714">• </span><span id="t19_714" class="t s3_714">For inter-privilege RET and IRET instructions, the SSP is not 8-byte aligned, or the previous SSP </span>
<span id="t1a_714" class="t s3_714">from shadow stack is not 4-byte aligned or, in legacy or compatibility mode, is not less than 4GB. </span>
<span id="t1b_714" class="t s4_714">• </span><span id="t1c_714" class="t s3_714">A task switch initiated by IRET where the incoming SSP is not aligned to 4 bytes or is not less than </span>
<span id="t1d_714" class="t s3_714">4GB. </span>
<span id="t1e_714" class="t s4_714">Error Code Returned. </span><span id="t1f_714" class="t s3_714">The #CP error code is pushed onto the control-protection exception-handler </span>
<span id="t1g_714" class="t s3_714">stack. See Section “Control-Protection Error Code” on page 262 for a description of this error code. </span>
<span id="t1h_714" class="t s7_714">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
