

================================================================
== Vitis HLS Report for 'cache_access'
================================================================
* Date:           Wed May  8 03:01:12 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        caches
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.432 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      142|  60.000 ns|  1.420 us|    7|  143|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226   |cache_access_Pipeline_VITIS_LOOP_24_1   |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_cache_access_Pipeline_VITIS_LOOP_24_11_fu_238  |cache_access_Pipeline_VITIS_LOOP_24_11  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      75|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      35|     184|    -|
|Memory           |        1|     -|       5|       3|    0|
|Multiplexer      |        -|     -|       -|     290|    -|
|Register         |        -|     -|     107|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|     147|     552|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226   |cache_access_Pipeline_VITIS_LOOP_24_1   |        0|   0|  16|   83|    0|
    |grp_cache_access_Pipeline_VITIS_LOOP_24_11_fu_238  |cache_access_Pipeline_VITIS_LOOP_24_11  |        0|   0|  19|  101|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |Total                                              |                                        |        0|   0|  35|  184|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cache_U        |cache_RAM_AUTO_1R1W        |        1|  0|   0|    0|   512|   32|     1|        16384|
    |cache_tag_U    |cache_tag_RAM_AUTO_1R1W    |        0|  3|   1|    0|     8|    3|     1|           24|
    |cache_valid_U  |cache_valid_RAM_AUTO_1R1W  |        0|  1|   1|    0|     8|    1|     1|            8|
    |cache_dirty_U  |cache_valid_RAM_AUTO_1R1W  |        0|  1|   1|    0|     8|    1|     1|            8|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        1|  5|   3|    0|   536|   37|     4|        16424|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |address_1_fu_293_p2              |         -|   0|  0|  18|          11|          11|
    |ap_block_state7_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |grp_fu_248_p2                    |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln9_1_fu_337_p2             |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln9_2_fu_350_p2             |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln9_fu_324_p2               |      icmp|   0|  0|   9|           2|           1|
    |oned_fu_298_p2                   |        or|   0|  0|   3|           3|           1|
    |or_ln57_fu_420_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln9_1_fu_342_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln9_2_fu_355_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln9_fu_329_p3             |    select|   0|  0|   2|           1|           1|
    |xor_ln52_fu_371_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln57_fu_414_p2               |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  75|          31|          30|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  65|         13|    1|         13|
    |ap_phi_mux_cache_index_1_phi_fu_191_p6  |  14|          3|    3|          9|
    |ap_phi_mux_ret_value_1_phi_fu_219_p4    |   9|          2|   32|         64|
    |cache_address0                          |  20|          4|    9|         36|
    |cache_ce0                               |  20|          4|    1|          4|
    |cache_d0                                |  14|          3|   32|         96|
    |cache_dirty_address0                    |  20|          4|    3|         12|
    |cache_dirty_d0                          |  14|          3|    1|          3|
    |cache_index_1_reg_188                   |  14|          3|    3|          9|
    |cache_tag_address0                      |  26|          5|    3|         15|
    |cache_valid_address0                    |  14|          3|    3|          9|
    |cache_we0                               |  14|          3|    1|          3|
    |mymem_address0                          |  14|          3|   11|         33|
    |mymem_ce0                               |  14|          3|    1|          3|
    |mymem_we0                               |   9|          2|    1|          2|
    |ret_value_1_reg_216                     |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 290|         60|  137|        375|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |address_1_reg_485                                               |  11|   0|   11|          0|
    |ap_CS_fsm                                                       |  12|   0|   12|          0|
    |cache_addr_reg_549                                              |   9|   0|    9|          0|
    |cache_dirty_addr_reg_530                                        |   3|   0|    3|          0|
    |cache_dirty_load_reg_535                                        |   1|   0|    1|          0|
    |cache_index_1_reg_188                                           |   3|   0|    3|          0|
    |cache_tag_load_2_reg_544                                        |   3|   0|    3|          0|
    |cache_valid_addr_reg_515                                        |   3|   0|    3|          0|
    |grp_cache_access_Pipeline_VITIS_LOOP_24_11_fu_238_ap_start_reg  |   1|   0|    1|          0|
    |grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln43_reg_495                                               |   1|   0|    1|          0|
    |index_reg_449                                                   |   2|   0|    2|          0|
    |not_in_cache_reg_200                                            |   1|   0|    1|          0|
    |offset_reg_458                                                  |   6|   0|    6|          0|
    |oned_reg_490                                                    |   2|   0|    3|          1|
    |or_ln57_reg_526                                                 |   1|   0|    1|          0|
    |ret_value_1_reg_216                                             |  32|   0|   32|          0|
    |set_old_0                                                       |   1|   0|    1|          0|
    |set_old_1                                                       |   1|   0|    1|          0|
    |set_old_2                                                       |   1|   0|    1|          0|
    |set_old_3                                                       |   1|   0|    1|          0|
    |tag_reg_443                                                     |   3|   0|    3|          0|
    |tmp_1_reg_520                                                   |   3|   0|    9|          6|
    |zerod_reg_464                                                   |   2|   0|    3|          1|
    |zext_ln57_reg_507                                               |   3|   0|   64|         61|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 107|   0|  176|         69|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  cache_access|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  cache_access|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  cache_access|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  cache_access|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  cache_access|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  cache_access|  return value|
|ap_return       |  out|   32|  ap_ctrl_hs|  cache_access|  return value|
|address         |   in|   11|     ap_none|       address|        scalar|
|value_r         |   in|   32|     ap_none|       value_r|        scalar|
|action          |   in|    1|     ap_none|        action|        scalar|
|mymem_address0  |  out|   11|   ap_memory|         mymem|         array|
|mymem_ce0       |  out|    1|   ap_memory|         mymem|         array|
|mymem_we0       |  out|    1|   ap_memory|         mymem|         array|
|mymem_d0        |  out|   32|   ap_memory|         mymem|         array|
|mymem_q0        |   in|   32|   ap_memory|         mymem|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 9 
5 --> 6 7 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 12 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%address_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %address" [cache.cpp:6]   --->   Operation 13 'read' 'address_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tag = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %address_read, i32 8, i32 10" [cache.cpp:35]   --->   Operation 14 'partselect' 'tag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%index = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %address_read, i32 6, i32 7" [cache.cpp:36]   --->   Operation 15 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%offset = trunc i11 %address_read" [cache.cpp:37]   --->   Operation 16 'trunc' 'offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zerod = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %index, i1 0" [cache.cpp:39]   --->   Operation 17 'bitconcatenate' 'zerod' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i3 %zerod" [cache.cpp:43]   --->   Operation 18 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cache_tag_addr = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln43" [cache.cpp:43]   --->   Operation 19 'getelementptr' 'cache_tag_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.61ns)   --->   "%cache_tag_load = load i3 %cache_tag_addr" [cache.cpp:43]   --->   Operation 20 'load' 'cache_tag_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [cache.cpp:6]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i11 %address"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %address, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %value_r"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %value_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %action"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %action, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mymem, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mymem"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%action_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %action" [cache.cpp:6]   --->   Operation 31 'read' 'action_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%value_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %value_r" [cache.cpp:6]   --->   Operation 32 'read' 'value_r_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i6 %offset" [cache.cpp:38]   --->   Operation 33 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.75ns)   --->   "%address_1 = sub i11 %address_read, i11 %zext_ln38" [cache.cpp:38]   --->   Operation 34 'sub' 'address_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%oned = or i3 %zerod, i3 1" [cache.cpp:40]   --->   Operation 35 'or' 'oned' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.61ns)   --->   "%cache_tag_load = load i3 %cache_tag_addr" [cache.cpp:43]   --->   Operation 36 'load' 'cache_tag_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln43 = icmp_eq  i3 %cache_tag_load, i3 %tag" [cache.cpp:43]   --->   Operation 37 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.44ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %if.else, void %if.end52" [cache.cpp:43]   --->   Operation 38 'br' 'br_ln43' <Predicate = true> <Delay = 0.44>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %oned" [cache.cpp:46]   --->   Operation 39 'zext' 'zext_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%cache_tag_addr_1 = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln46" [cache.cpp:46]   --->   Operation 40 'getelementptr' 'cache_tag_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.61ns)   --->   "%cache_tag_load_1 = load i3 %cache_tag_addr_1" [cache.cpp:46]   --->   Operation 41 'load' 'cache_tag_load_1' <Predicate = (!icmp_ln43)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 42 [1/2] (0.61ns)   --->   "%cache_tag_load_1 = load i3 %cache_tag_addr_1" [cache.cpp:46]   --->   Operation 42 'load' 'cache_tag_load_1' <Predicate = (!icmp_ln43)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_3 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln46 = icmp_eq  i3 %cache_tag_load_1, i3 %tag" [cache.cpp:46]   --->   Operation 43 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.44ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %if.else41, void %if.end52" [cache.cpp:46]   --->   Operation 44 'br' 'br_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.44>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%set_old_3_load = load i1 %set_old_3" [aesl_mux_load.4i1P0A.i2:7->cache.cpp:51]   --->   Operation 45 'load' 'set_old_3_load' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%set_old_0_load = load i1 %set_old_0" [aesl_mux_load.4i1P0A.i2:1->cache.cpp:51]   --->   Operation 46 'load' 'set_old_0_load' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%set_old_1_load = load i1 %set_old_1" [aesl_mux_load.4i1P0A.i2:3->cache.cpp:51]   --->   Operation 47 'load' 'set_old_1_load' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%set_old_2_load = load i1 %set_old_2" [aesl_mux_load.4i1P0A.i2:5->cache.cpp:51]   --->   Operation 48 'load' 'set_old_2_load' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.50ns)   --->   "%icmp_ln9 = icmp_eq  i2 %index, i2 0" [aesl_mux_load.4i1P0A.i2:9->cache.cpp:51]   --->   Operation 49 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln9_1)   --->   "%select_ln9 = select i1 %icmp_ln9, i1 %set_old_0_load, i1 %set_old_3_load" [aesl_mux_load.4i1P0A.i2:9->cache.cpp:51]   --->   Operation 50 'select' 'select_ln9' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.50ns)   --->   "%icmp_ln9_1 = icmp_eq  i2 %index, i2 1" [aesl_mux_load.4i1P0A.i2:9->cache.cpp:51]   --->   Operation 51 'icmp' 'icmp_ln9_1' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.15ns) (out node of the LUT)   --->   "%select_ln9_1 = select i1 %icmp_ln9_1, i1 %set_old_1_load, i1 %select_ln9" [aesl_mux_load.4i1P0A.i2:9->cache.cpp:51]   --->   Operation 52 'select' 'select_ln9_1' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.50ns)   --->   "%icmp_ln9_2 = icmp_eq  i2 %index, i2 2" [aesl_mux_load.4i1P0A.i2:9->cache.cpp:51]   --->   Operation 53 'icmp' 'icmp_ln9_2' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.15ns) (out node of the LUT)   --->   "%select_ln9_2 = select i1 %icmp_ln9_2, i1 %set_old_2_load, i1 %select_ln9_1" [aesl_mux_load.4i1P0A.i2:9->cache.cpp:51]   --->   Operation 54 'select' 'select_ln9_2' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%cache_index = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %index, i1 %select_ln9_2" [cache.cpp:51]   --->   Operation 55 'bitconcatenate' 'cache_index' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.25ns)   --->   "%xor_ln52 = xor i1 %select_ln9_2, i1 1" [cache.cpp:52]   --->   Operation 56 'xor' 'xor_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.69ns)   --->   "%switch_ln52 = switch i2 %index, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [cache.cpp:52]   --->   Operation 57 'switch' 'switch_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.69>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln52 = store i1 %xor_ln52, i1 %set_old_2" [cache.cpp:52]   --->   Operation 58 'store' 'store_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.else416" [cache.cpp:52]   --->   Operation 59 'br' 'br_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln52 = store i1 %xor_ln52, i1 %set_old_1" [cache.cpp:52]   --->   Operation 60 'store' 'store_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.else416" [cache.cpp:52]   --->   Operation 61 'br' 'br_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln52 = store i1 %xor_ln52, i1 %set_old_0" [cache.cpp:52]   --->   Operation 62 'store' 'store_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 0)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.else416" [cache.cpp:52]   --->   Operation 63 'br' 'br_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln52 = store i1 %xor_ln52, i1 %set_old_3" [cache.cpp:52]   --->   Operation 64 'store' 'store_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.else416" [cache.cpp:52]   --->   Operation 65 'br' 'br_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.44ns)   --->   "%br_ln0 = br void %if.end52"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.44>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%cache_index_1 = phi i3 %cache_index, void %if.else416, i3 %zerod, void %entry, i3 %oned, void %if.else"   --->   Operation 67 'phi' 'cache_index_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i3 %cache_index_1" [cache.cpp:57]   --->   Operation 68 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%cache_valid_addr = getelementptr i1 %cache_valid, i64 0, i64 %zext_ln57" [cache.cpp:57]   --->   Operation 69 'getelementptr' 'cache_valid_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (0.61ns)   --->   "%cache_valid_load = load i3 %cache_valid_addr" [cache.cpp:57]   --->   Operation 70 'load' 'cache_valid_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.87>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln57)   --->   "%not_in_cache = phi i1 1, void %if.else416, i1 0, void %entry, i1 0, void %if.else"   --->   Operation 71 'phi' 'not_in_cache' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %cache_index_1, i6 0" [writeback.cpp:26->cache.cpp:62]   --->   Operation 72 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (0.61ns)   --->   "%cache_valid_load = load i3 %cache_valid_addr" [cache.cpp:57]   --->   Operation 73 'load' 'cache_valid_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln57)   --->   "%xor_ln57 = xor i1 %cache_valid_load, i1 1" [cache.cpp:57]   --->   Operation 74 'xor' 'xor_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln57 = or i1 %not_in_cache, i1 %xor_ln57" [cache.cpp:57]   --->   Operation 75 'or' 'or_ln57' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %or_ln57, void %if.end84, void %if.then57" [cache.cpp:57]   --->   Operation 76 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%cache_dirty_addr = getelementptr i1 %cache_dirty, i64 0, i64 %zext_ln57" [cache.cpp:58]   --->   Operation 77 'getelementptr' 'cache_dirty_addr' <Predicate = (or_ln57)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (0.61ns)   --->   "%cache_dirty_load = load i3 %cache_dirty_addr" [cache.cpp:58]   --->   Operation 78 'load' 'cache_dirty_load' <Predicate = (or_ln57)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 0.61>
ST_5 : Operation 79 [1/2] (0.61ns)   --->   "%cache_dirty_load = load i3 %cache_dirty_addr" [cache.cpp:58]   --->   Operation 79 'load' 'cache_dirty_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %cache_dirty_load, void %if.end71, void %if.then61" [cache.cpp:58]   --->   Operation 80 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%cache_tag_addr_2 = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln57" [cache.cpp:60]   --->   Operation 81 'getelementptr' 'cache_tag_addr_2' <Predicate = (cache_dirty_load)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (0.61ns)   --->   "%cache_tag_load_2 = load i3 %cache_tag_addr_2" [cache.cpp:60]   --->   Operation 82 'load' 'cache_tag_load_2' <Predicate = (cache_dirty_load)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 83 [1/2] (0.61ns)   --->   "%cache_tag_load_2 = load i3 %cache_tag_addr_2" [cache.cpp:60]   --->   Operation 83 'load' 'cache_tag_load_2' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_6 : Operation 84 [2/2] (1.81ns)   --->   "%call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_1, i9 %tmp_1, i3 %cache_tag_load_2, i2 %index, i32 %mymem, i32 %cache" [writeback.cpp:26->cache.cpp:62]   --->   Operation 84 'call' 'call_ln26' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.61>
ST_7 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_1, i9 %tmp_1, i3 %cache_tag_load_2, i2 %index, i32 %mymem, i32 %cache" [writeback.cpp:26->cache.cpp:62]   --->   Operation 85 'call' 'call_ln26' <Predicate = (cache_dirty_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end71"   --->   Operation 86 'br' 'br_ln0' <Predicate = (cache_dirty_load)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.61ns)   --->   "%store_ln66 = store i1 0, i3 %cache_dirty_addr" [cache.cpp:66]   --->   Operation 87 'store' 'store_ln66' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 88 [1/1] (0.61ns)   --->   "%store_ln67 = store i1 1, i3 %cache_valid_addr" [cache.cpp:67]   --->   Operation 88 'store' 'store_ln67' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%cache_tag_addr_3 = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln57" [cache.cpp:68]   --->   Operation 89 'getelementptr' 'cache_tag_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.61ns)   --->   "%store_ln68 = store i3 %tag, i3 %cache_tag_addr_3" [cache.cpp:68]   --->   Operation 90 'store' 'store_ln68' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 1.85>
ST_8 : Operation 91 [2/2] (1.85ns)   --->   "%call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_11, i9 %tmp_1, i11 %address_1, i32 %mymem, i32 %cache" [writeback.cpp:26->cache.cpp:62]   --->   Operation 91 'call' 'call_ln26' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.61>
ST_9 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_11, i9 %tmp_1, i11 %address_1, i32 %mymem, i32 %cache" [writeback.cpp:26->cache.cpp:62]   --->   Operation 92 'call' 'call_ln26' <Predicate = (or_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln69 = br void %if.end84" [cache.cpp:69]   --->   Operation 93 'br' 'br_ln69' <Predicate = (or_ln57)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %cache_index_1, i6 %offset" [cache.cpp:72]   --->   Operation 94 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i9 %tmp_2" [cache.cpp:72]   --->   Operation 95 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%cache_addr = getelementptr i32 %cache, i64 0, i64 %zext_ln72" [cache.cpp:72]   --->   Operation 96 'getelementptr' 'cache_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %action_read, void %if.else90, void %if.then85" [cache.cpp:70]   --->   Operation 97 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%cache_dirty_addr_1 = getelementptr i1 %cache_dirty, i64 0, i64 %zext_ln57" [cache.cpp:76]   --->   Operation 98 'getelementptr' 'cache_dirty_addr_1' <Predicate = (!action_read)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.61ns)   --->   "%store_ln76 = store i1 1, i3 %cache_dirty_addr_1" [cache.cpp:76]   --->   Operation 99 'store' 'store_ln76' <Predicate = (!action_read)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 1.09>
ST_10 : Operation 100 [1/1] (1.09ns)   --->   "%store_ln75 = store i32 %value_r_read, i9 %cache_addr" [cache.cpp:75]   --->   Operation 100 'store' 'store_ln75' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 101 [1/1] (0.40ns)   --->   "%br_ln0 = br void %if.end98"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.40>

State 11 <SV = 9> <Delay = 1.09>
ST_11 : Operation 102 [2/2] (1.09ns)   --->   "%ret_value = load i9 %cache_addr" [cache.cpp:72]   --->   Operation 102 'load' 'ret_value' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 12 <SV = 10> <Delay = 1.50>
ST_12 : Operation 103 [1/2] (1.09ns)   --->   "%ret_value = load i9 %cache_addr" [cache.cpp:72]   --->   Operation 103 'load' 'ret_value' <Predicate = (action_read)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_12 : Operation 104 [1/1] (0.40ns)   --->   "%br_ln73 = br void %if.end98" [cache.cpp:73]   --->   Operation 104 'br' 'br_ln73' <Predicate = (action_read)> <Delay = 0.40>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%ret_value_1 = phi i32 %ret_value, void %if.then85, i32 %value_r_read, void %if.else90"   --->   Operation 105 'phi' 'ret_value_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln79 = ret i32 %ret_value_1" [cache.cpp:79]   --->   Operation 106 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ value_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ action]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mymem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cache_tag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ set_old_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ set_old_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ set_old_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ set_old_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ cache_valid]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cache_dirty]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cache]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
address_read       (read          ) [ 0010000000000]
tag                (partselect    ) [ 0011111100000]
index              (partselect    ) [ 0011111100000]
offset             (trunc         ) [ 0011111111000]
zerod              (bitconcatenate) [ 0011000000000]
zext_ln43          (zext          ) [ 0000000000000]
cache_tag_addr     (getelementptr ) [ 0010000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
spectopmodule_ln6  (spectopmodule ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
action_read        (read          ) [ 0001111111111]
value_r_read       (read          ) [ 0001111111111]
zext_ln38          (zext          ) [ 0000000000000]
address_1          (sub           ) [ 0001111111000]
oned               (or            ) [ 0011000000000]
cache_tag_load     (load          ) [ 0000000000000]
icmp_ln43          (icmp          ) [ 0011000000000]
br_ln43            (br            ) [ 0011100000000]
zext_ln46          (zext          ) [ 0000000000000]
cache_tag_addr_1   (getelementptr ) [ 0001000000000]
cache_tag_load_1   (load          ) [ 0000000000000]
icmp_ln46          (icmp          ) [ 0001000000000]
br_ln46            (br            ) [ 0011100000000]
set_old_3_load     (load          ) [ 0000000000000]
set_old_0_load     (load          ) [ 0000000000000]
set_old_1_load     (load          ) [ 0000000000000]
set_old_2_load     (load          ) [ 0000000000000]
icmp_ln9           (icmp          ) [ 0000000000000]
select_ln9         (select        ) [ 0000000000000]
icmp_ln9_1         (icmp          ) [ 0000000000000]
select_ln9_1       (select        ) [ 0000000000000]
icmp_ln9_2         (icmp          ) [ 0000000000000]
select_ln9_2       (select        ) [ 0000000000000]
cache_index        (bitconcatenate) [ 0000000000000]
xor_ln52           (xor           ) [ 0000000000000]
switch_ln52        (switch        ) [ 0000000000000]
store_ln52         (store         ) [ 0000000000000]
br_ln52            (br            ) [ 0000000000000]
store_ln52         (store         ) [ 0000000000000]
br_ln52            (br            ) [ 0000000000000]
store_ln52         (store         ) [ 0000000000000]
br_ln52            (br            ) [ 0000000000000]
store_ln52         (store         ) [ 0000000000000]
br_ln52            (br            ) [ 0000000000000]
br_ln0             (br            ) [ 0011100000000]
cache_index_1      (phi           ) [ 0001111111000]
zext_ln57          (zext          ) [ 0000111111000]
cache_valid_addr   (getelementptr ) [ 0000111100000]
not_in_cache       (phi           ) [ 0000100000000]
tmp_1              (bitconcatenate) [ 0000011111000]
cache_valid_load   (load          ) [ 0000000000000]
xor_ln57           (xor           ) [ 0000000000000]
or_ln57            (or            ) [ 0000111111000]
br_ln57            (br            ) [ 0000000000000]
cache_dirty_addr   (getelementptr ) [ 0000011100000]
cache_dirty_load   (load          ) [ 0000011100000]
br_ln58            (br            ) [ 0000000000000]
cache_tag_addr_2   (getelementptr ) [ 0000001000000]
cache_tag_load_2   (load          ) [ 0000000100000]
call_ln26          (call          ) [ 0000000000000]
br_ln0             (br            ) [ 0000000000000]
store_ln66         (store         ) [ 0000000000000]
store_ln67         (store         ) [ 0000000000000]
cache_tag_addr_3   (getelementptr ) [ 0000000000000]
store_ln68         (store         ) [ 0000000000000]
call_ln26          (call          ) [ 0000000000000]
br_ln69            (br            ) [ 0000000000000]
tmp_2              (bitconcatenate) [ 0000000000000]
zext_ln72          (zext          ) [ 0000000000000]
cache_addr         (getelementptr ) [ 0000000000111]
br_ln70            (br            ) [ 0000000000000]
cache_dirty_addr_1 (getelementptr ) [ 0000000000000]
store_ln76         (store         ) [ 0000000000000]
store_ln75         (store         ) [ 0000000000000]
br_ln0             (br            ) [ 0000000000101]
ret_value          (load          ) [ 0000000000000]
br_ln73            (br            ) [ 0000000000000]
ret_value_1        (phi           ) [ 0000000000001]
ret_ln79           (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="address">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="address"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="value_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="action">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mymem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mymem"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cache_tag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_tag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="set_old_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_old_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="set_old_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_old_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="set_old_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_old_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="set_old_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_old_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cache_valid">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_valid"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cache_dirty">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_dirty"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cache">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_access_Pipeline_VITIS_LOOP_24_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_access_Pipeline_VITIS_LOOP_24_11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="address_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="0" index="1" bw="11" slack="0"/>
<pin id="87" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="address_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="action_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="action_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="value_r_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_r_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cache_tag_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_tag_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="6"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cache_tag_load/1 cache_tag_load_1/2 cache_tag_load_2/5 store_ln68/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="cache_tag_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_tag_addr_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="cache_valid_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_valid_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cache_valid_load/3 store_ln67/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="cache_dirty_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="3" slack="1"/>
<pin id="140" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_dirty_addr/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cache_dirty_load/4 store_ln66/7 store_ln76/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="cache_tag_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="2"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_tag_addr_2/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="cache_tag_addr_3_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="3" slack="4"/>
<pin id="163" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_tag_addr_3/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="cache_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="9" slack="0"/>
<pin id="171" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_addr/9 "/>
</bind>
</comp>

<comp id="174" class="1004" name="cache_dirty_addr_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="3" slack="6"/>
<pin id="178" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_dirty_addr_1/9 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="1"/>
<pin id="185" dir="0" index="1" bw="32" slack="8"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln75/10 ret_value/11 "/>
</bind>
</comp>

<comp id="188" class="1005" name="cache_index_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="1"/>
<pin id="190" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cache_index_1 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="cache_index_1_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="3" slack="2"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="4" bw="3" slack="1"/>
<pin id="197" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cache_index_1/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="not_in_cache_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_in_cache (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="not_in_cache_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="2"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="4" bw="1" slack="1"/>
<pin id="211" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="not_in_cache/4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="ret_value_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="ret_value_1 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="ret_value_1_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="32" slack="9"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ret_value_1/12 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="9" slack="2"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="2" slack="5"/>
<pin id="231" dir="0" index="4" bw="32" slack="0"/>
<pin id="232" dir="0" index="5" bw="32" slack="0"/>
<pin id="233" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_cache_access_Pipeline_VITIS_LOOP_24_11_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="9" slack="4"/>
<pin id="241" dir="0" index="2" bw="11" slack="6"/>
<pin id="242" dir="0" index="3" bw="32" slack="0"/>
<pin id="243" dir="0" index="4" bw="32" slack="0"/>
<pin id="244" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="1"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 icmp_ln46/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tag_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="11" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="0" index="3" bw="5" slack="0"/>
<pin id="258" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tag/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="index_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="0" index="3" bw="4" slack="0"/>
<pin id="268" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="offset_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zerod_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="0" index="1" bw="2" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zerod/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln43_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln38_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="1"/>
<pin id="292" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="address_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="1"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="1" index="2" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="address_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="oned_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="1"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="oned/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln46_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="set_old_3_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="set_old_3_load/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="set_old_0_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="set_old_0_load/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="set_old_1_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="set_old_1_load/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="set_old_2_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="set_old_2_load/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln9_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="2"/>
<pin id="326" dir="0" index="1" bw="2" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln9_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln9_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="2"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln9_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln9_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="2"/>
<pin id="352" dir="0" index="1" bw="2" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_2/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="select_ln9_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_2/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="cache_index_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="2"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="cache_index/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="xor_ln52_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln52_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln52_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln52_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln52_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln57_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="3" slack="1"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="xor_ln57_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_ln57_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="0" index="1" bw="3" slack="6"/>
<pin id="429" dir="0" index="2" bw="6" slack="8"/>
<pin id="430" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln72_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/9 "/>
</bind>
</comp>

<comp id="438" class="1005" name="address_read_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="1"/>
<pin id="440" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="address_read "/>
</bind>
</comp>

<comp id="443" class="1005" name="tag_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="1"/>
<pin id="445" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tag "/>
</bind>
</comp>

<comp id="449" class="1005" name="index_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="2"/>
<pin id="451" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="458" class="1005" name="offset_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="1"/>
<pin id="460" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="464" class="1005" name="zerod_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="1"/>
<pin id="466" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="zerod "/>
</bind>
</comp>

<comp id="470" class="1005" name="cache_tag_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="1"/>
<pin id="472" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cache_tag_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="action_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="7"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="action_read "/>
</bind>
</comp>

<comp id="479" class="1005" name="value_r_read_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="8"/>
<pin id="481" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="value_r_read "/>
</bind>
</comp>

<comp id="485" class="1005" name="address_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="6"/>
<pin id="487" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="address_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="oned_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="1"/>
<pin id="492" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="oned "/>
</bind>
</comp>

<comp id="495" class="1005" name="icmp_ln43_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="499" class="1005" name="cache_tag_addr_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="1"/>
<pin id="501" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cache_tag_addr_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="zext_ln57_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="515" class="1005" name="cache_valid_addr_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="1"/>
<pin id="517" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cache_valid_addr "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="2"/>
<pin id="522" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="or_ln57_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="5"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln57 "/>
</bind>
</comp>

<comp id="530" class="1005" name="cache_dirty_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="1"/>
<pin id="532" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cache_dirty_addr "/>
</bind>
</comp>

<comp id="535" class="1005" name="cache_dirty_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="2"/>
<pin id="537" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cache_dirty_load "/>
</bind>
</comp>

<comp id="539" class="1005" name="cache_tag_addr_2_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="1"/>
<pin id="541" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cache_tag_addr_2 "/>
</bind>
</comp>

<comp id="544" class="1005" name="cache_tag_load_2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="1"/>
<pin id="546" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cache_tag_load_2 "/>
</bind>
</comp>

<comp id="549" class="1005" name="cache_addr_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="9" slack="1"/>
<pin id="551" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="cache_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="158"><net_src comp="74" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="74" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="182"><net_src comp="174" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="199"><net_src comp="191" pin="6"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="74" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="200" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="200" pin="1"/><net_sink comp="205" pin=4"/></net>

<net id="225"><net_src comp="183" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="80" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="109" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="245"><net_src comp="82" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="252"><net_src comp="109" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="84" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="84" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="276"><net_src comp="84" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="263" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="66" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="298" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="12" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="14" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="16" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="312" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="308" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="316" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="329" pin="3"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="72" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="320" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="342" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="355" pin="3"/><net_sink comp="363" pin=2"/></net>

<net id="370"><net_src comp="363" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="375"><net_src comp="355" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="74" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="16" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="371" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="371" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="12" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="371" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="10" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="191" pin="6"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="188" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="78" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="130" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="74" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="205" pin="6"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="76" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="188" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="441"><net_src comp="84" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="446"><net_src comp="253" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="452"><net_src comp="263" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="226" pin=3"/></net>

<net id="461"><net_src comp="273" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="467"><net_src comp="277" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="473"><net_src comp="102" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="478"><net_src comp="90" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="96" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="488"><net_src comp="293" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="493"><net_src comp="298" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="191" pin=4"/></net>

<net id="498"><net_src comp="248" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="115" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="510"><net_src comp="401" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="518"><net_src comp="123" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="523"><net_src comp="406" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="529"><net_src comp="420" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="136" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="538"><net_src comp="143" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="149" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="547"><net_src comp="109" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="552"><net_src comp="167" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="183" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mymem | {6 7 }
	Port: cache_tag | {7 }
	Port: set_old_3 | {3 }
	Port: set_old_0 | {3 }
	Port: set_old_1 | {3 }
	Port: set_old_2 | {3 }
	Port: cache_valid | {7 }
	Port: cache_dirty | {7 9 }
	Port: cache | {8 9 10 }
 - Input state : 
	Port: cache_access : address | {1 }
	Port: cache_access : value_r | {2 }
	Port: cache_access : action | {2 }
	Port: cache_access : mymem | {8 9 }
	Port: cache_access : cache_tag | {1 2 3 5 6 }
	Port: cache_access : set_old_3 | {3 }
	Port: cache_access : set_old_0 | {3 }
	Port: cache_access : set_old_1 | {3 }
	Port: cache_access : set_old_2 | {3 }
	Port: cache_access : cache_valid | {3 4 }
	Port: cache_access : cache_dirty | {4 5 }
	Port: cache_access : cache | {6 7 11 12 }
  - Chain level:
	State 1
		zerod : 1
		zext_ln43 : 2
		cache_tag_addr : 3
		cache_tag_load : 4
	State 2
		address_1 : 1
		icmp_ln43 : 1
		br_ln43 : 2
		cache_tag_addr_1 : 1
		cache_tag_load_1 : 2
	State 3
		icmp_ln46 : 1
		br_ln46 : 2
		select_ln9 : 1
		select_ln9_1 : 2
		select_ln9_2 : 3
		cache_index : 4
		xor_ln52 : 4
		store_ln52 : 4
		store_ln52 : 4
		store_ln52 : 4
		store_ln52 : 4
		cache_index_1 : 5
		zext_ln57 : 6
		cache_valid_addr : 7
		cache_valid_load : 8
	State 4
		xor_ln57 : 1
		or_ln57 : 1
		br_ln57 : 1
		cache_dirty_load : 1
	State 5
		br_ln58 : 1
		cache_tag_load_2 : 1
	State 6
		call_ln26 : 1
	State 7
		store_ln68 : 1
	State 8
	State 9
		zext_ln72 : 1
		cache_addr : 2
		store_ln76 : 1
	State 10
	State 11
	State 12
		ret_value_1 : 1
		ret_ln79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   |  grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226 |  0.402  |    27   |    53   |
|          | grp_cache_access_Pipeline_VITIS_LOOP_24_11_fu_238 |  0.402  |    27   |    71   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                     grp_fu_248                    |    0    |    0    |    10   |
|   icmp   |                  icmp_ln9_fu_324                  |    0    |    0    |    9    |
|          |                 icmp_ln9_1_fu_337                 |    0    |    0    |    9    |
|          |                 icmp_ln9_2_fu_350                 |    0    |    0    |    9    |
|----------|---------------------------------------------------|---------|---------|---------|
|    sub   |                  address_1_fu_293                 |    0    |    0    |    18   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 select_ln9_fu_329                 |    0    |    0    |    2    |
|  select  |                select_ln9_1_fu_342                |    0    |    0    |    2    |
|          |                select_ln9_2_fu_355                |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|    xor   |                  xor_ln52_fu_371                  |    0    |    0    |    2    |
|          |                  xor_ln57_fu_414                  |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|    or    |                    oned_fu_298                    |    0    |    0    |    0    |
|          |                   or_ln57_fu_420                  |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |              address_read_read_fu_84              |    0    |    0    |    0    |
|   read   |               action_read_read_fu_90              |    0    |    0    |    0    |
|          |              value_r_read_read_fu_96              |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|partselect|                     tag_fu_253                    |    0    |    0    |    0    |
|          |                    index_fu_263                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   trunc  |                   offset_fu_273                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                    zerod_fu_277                   |    0    |    0    |    0    |
|bitconcatenate|                 cache_index_fu_363                |    0    |    0    |    0    |
|          |                    tmp_1_fu_406                   |    0    |    0    |    0    |
|          |                    tmp_2_fu_426                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  zext_ln43_fu_285                 |    0    |    0    |    0    |
|          |                  zext_ln38_fu_290                 |    0    |    0    |    0    |
|   zext   |                  zext_ln46_fu_303                 |    0    |    0    |    0    |
|          |                  zext_ln57_fu_401                 |    0    |    0    |    0    |
|          |                  zext_ln72_fu_433                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  0.804  |    54   |   191   |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|   cache   |    1   |    0   |    0   |    0   |
|cache_dirty|    0   |    1   |    1   |    0   |
| cache_tag |    0   |    3   |    1   |    0   |
|cache_valid|    0   |    1   |    1   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |    3   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   action_read_reg_475  |    1   |
|    address_1_reg_485   |   11   |
|  address_read_reg_438  |   11   |
|   cache_addr_reg_549   |    9   |
|cache_dirty_addr_reg_530|    3   |
|cache_dirty_load_reg_535|    1   |
|  cache_index_1_reg_188 |    3   |
|cache_tag_addr_1_reg_499|    3   |
|cache_tag_addr_2_reg_539|    3   |
| cache_tag_addr_reg_470 |    3   |
|cache_tag_load_2_reg_544|    3   |
|cache_valid_addr_reg_515|    3   |
|    icmp_ln43_reg_495   |    1   |
|      index_reg_449     |    2   |
|  not_in_cache_reg_200  |    1   |
|     offset_reg_458     |    6   |
|      oned_reg_490      |    3   |
|     or_ln57_reg_526    |    1   |
|   ret_value_1_reg_216  |   32   |
|       tag_reg_443      |    3   |
|      tmp_1_reg_520     |    9   |
|  value_r_read_reg_479  |   32   |
|      zerod_reg_464     |    3   |
|    zext_ln57_reg_507   |   64   |
+------------------------+--------+
|          Total         |   211  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_access_fu_109                |  p0  |   7  |   3  |   21   ||    37   |
|                 grp_access_fu_130                |  p0  |   2  |   3  |    6   ||    9    |
|                 grp_access_fu_143                |  p0  |   3  |   3  |    9   ||    14   |
|                 grp_access_fu_143                |  p1  |   2  |   1  |    2   |
|               not_in_cache_reg_200               |  p0  |   2  |   1  |    2   |
| grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226 |  p2  |   2  |   3  |    6   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   46   || 2.67771 ||    69   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   54   |   191  |    -   |
|   Memory  |    1   |    -   |    5   |    3   |    0   |
|Multiplexer|    -   |    2   |    -   |   69   |    -   |
|  Register |    -   |    -   |   211  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   270  |   263  |    0   |
+-----------+--------+--------+--------+--------+--------+
