<?xml version="1.0" encoding="UTF-8"?>
<index version="1.0">
  <indexitem target="hb_dspb_std_ug_managing.html#1025189">.hex file</indexitem>
  <indexitem target="hb_dspb_std_ug_about_product.html#1012597">.mdl file</indexitem>
  <indexitem target="hb_dspb_std_ug_managing.html#1026047">.mdlxml file</indexitem>
  <indexitem target="hb_dspb_std_ug_managing.html#1025166">.qar file</indexitem>
  <indexitem target="hb_dspb_std_ug_managing.html#1028608">.qip file</indexitem>
  <indexitem target="hb_dspb_std_ug_about_product.html#1027145">Advanced blockset interoperability</indexitem>
  <indexitem>alt_dspbuilder_createComponentLibrary<indexitem target="hb_dspb_std_ug_board_library.html#1027159">Create component library command</indexitem>
  </indexitem>
  <indexitem target="hb_dspb_std_ug_managing.html#1025422">alt_dspbuilder_exportHDL command</indexitem>
  <indexitem>alt_dspbuilder_refresh_hdlimport<indexitem target="hb_dspb_std_ug_design_rules.html#1103886">Update HDL command</indexitem>
  </indexitem>
  <indexitem>alt_dspbuilder_refresh_megacore<indexitem target="hb_dspb_std_ug_megacore.html#1062488">Update MegaCore command</indexitem>
  </indexitem>
  <indexitem>alt_dspbuilder_refresh_user_library_blocks<indexitem target="hb_dspb_std_ug_custom_blocks.html#1026354">Update user libraries command</indexitem>
  </indexitem>
  <indexitem>alt_dspbuilder_setup_megacore<indexitem target="hb_dspb_std_ug_megacore.html#1008088">Setup MegaCore command</indexitem>
  </indexitem>
  <indexitem>alt_dspbuilder_verifymodel<indexitem target="hb_dspb_std_ug_design_rules.html#1087254">Comparision command</indexitem>
  </indexitem>
  <indexitem target="AltBus.html#1086277">AltBus block</indexitem>
  <indexitem
      target="hb_dspb_std_ug_about_product.html#1016080">Altera Quartus II software<indexitem target="hb_dspb_std_ug_about_product.html#1016102">Integration with MATLAB</indexitem>
  </indexitem>
  <indexitem target="hb_dspb_std_lib_altlab.18.01.html#1129190">AltLab library</indexitem>
  <indexitem target="hb_dspb_std_lib_arithmetic.19.01.html#1032561">Arithmetic library</indexitem>
  <indexitem>asynchronous clear signal<indexitem target="hb_dspb_std_ug_troubleshooting.html#1026535">wiring</indexitem>
  </indexitem>
  <indexitem target="hb_dspb_std_ug_design_rules.html#1056466">Automatic flow</indexitem>
  <indexitem>Avalon-MM interface<indexitem target="hb_dspb_std_ug_about_product.html#1015936">Features</indexitem>
    <indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1029957">FIFO walkthrough</indexitem>
    <indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1012555">Interface blocks walkthrough</indexitem>
    <indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1023395">Master block</indexitem>
    <indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1024540">Read FIFO</indexitem>
    <indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1022664">Slave block</indexitem>
    <indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1022338">SOPC Builder integration</indexitem>
    <indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1069326">Write FIFO</indexitem>
  </indexitem>
  <indexitem target="AvalonMaster.html#1017867">Avalon-MM Master block</indexitem>
  <indexitem target="AvalonReadFIFO.html#1022036">Avalon-MM Read FIFO block</indexitem>
  <indexitem target="AvalonSlave.html#1019421">Avalon-MM Slave block</indexitem>
  <indexitem target="AvalonWriteFifo.html#1022845">Avalon-MM Write FIFO block</indexitem>
  <indexitem>Avalon-ST interface<indexitem target="hb_dspb_std_ug_about_product.html#1012582">Features</indexitem>
    <indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1050125">Packet Format Converter</indexitem>
    <indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1050112">Packet formats</indexitem>
    <indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1070811">SOPC Builder integration</indexitem>
  </indexitem>
  <indexitem target="PacketFormatConverter.html#1047085">Avalon-ST Packet Format Converter block</indexitem>
  <indexitem target="AvalonSTSink.html#1045004">Avalon-ST Sink block</indexitem>
  <indexitem target="AvalonSTSource.html#1045595">Avalon-ST Source block<indexitem>B</indexitem>
  </indexitem>
  <indexitem target="BarrelShifter.html#1190675">Barrel Shifter block</indexitem>
  <indexitem target="BinaryPointCasting.html#1012806">Binary Point Casting block</indexitem>
  <indexitem target="BinarytoSevenSegmentsDisplay.html#1095209">Binary to Seven Segments block</indexitem>
  <indexitem target="BitLevelSumofProducts.html#1012675">Bit Level Sum of Products block</indexitem>
  <indexitem target="hb_dspb_std_ug_design_rules.html#1101413">Bit width design rule</indexitem>
  <indexitem target="BitwiseLogicalBusOperator.html#1096377">Bitwise Logical Bus Operator block</indexitem>
  <indexitem
      target="hb_dspb_std_ug_design_rules.html#1132298">Black box<indexitem
          target="hb_dspb_std_ug_blackbox.html#1007245">Explicit<indexitem>HDL import<indexitem target="hb_dspb_std_ug_blackbox.html#1029631">Walkthrough</indexitem>
      </indexitem>
    </indexitem>
    <indexitem
          target="hb_dspb_std_ug_blackbox.html#1028572">Implicit<indexitem>Subsystem Builder<indexitem target="hb_dspb_std_ug_blackbox.html#1029518">Walkthrough</indexitem>
      </indexitem>
    </indexitem>
    <indexitem target="hb_dspb_std_ug_blackbox.html#1028572">Using HDL import</indexitem>
    <indexitem target="hb_dspb_std_ug_blackbox.html#1007245">Using SubSystem Builder</indexitem>
  </indexitem>
  <indexitem target="hb_dspb_std_lib_dsp_boards.28.01.html#1017708">Boards library</indexitem>
  <indexitem target="BusBuild.html#1012925">Bus Builder block</indexitem>
  <indexitem target="BusConcatenation.html#1013035">Bus Concatenation block</indexitem>
  <indexitem target="BusConversion.html#1090390">Bus Conversion block</indexitem>
  <indexitem target="BusProbe.html#1081098">Bus Probe (BP) block</indexitem>
  <indexitem target="BusSplitter.html#1060853">Bus Splitter block</indexitem>
  <indexitem target="ButterflyOperator.html#1092003">Butterfly block<indexitem>C</indexitem>
  </indexitem>
  <indexitem target="CaseStatement.html#1022936">Case Statement block</indexitem>
  <indexitem>Clock<indexitem target="hb_dspb_std_ug_tutorial.html#1061556">Setting a derived clock</indexitem>
    <indexitem target="hb_dspb_std_ug_tutorial.html#1061554">Setting the base clock</indexitem>
  </indexitem>
  <indexitem target="BaseClock.html#1179783">Clock block</indexitem>
  <indexitem target="Clock.html#1124498">Clock_Derived block</indexitem>
  <indexitem
      target="hb_dspb_std_ug_design_rules.html#1058582">Clocking<indexitem target="hb_dspb_std_ug_design_rules.html#1102358">Assignment</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1102365">Categories</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1097290">Clock enable signal</indexitem>
    <indexitem target="hb_dspb_std_ug_tutorial.html#1061561">Configuration parameters</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1023431">Global reset</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1023425">HDL simulation models</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1036582">Multiple clock domains</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1097807">Sampling period</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1023421">Simulink simulation model</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1012700">Single clock domain</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1025728">Timing relationships</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1055381">Using a PLL block</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1012826">Using advanced PLL features</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1055362">Using Clock and Clock_Derived blocks</indexitem>
  </indexitem>
  <indexitem>Comments<indexitem target="hb_dspb_std_ug_design_rules.html#1094070">Adding to a block</indexitem>
  </indexitem>
  <indexitem target="Comparator.html#1302988">Comparator block</indexitem>
  <indexitem target="ComplexAddSub.html#1012690">Complex AddSub block</indexitem>
  <indexitem target="ComplexConjugate.html#1024874">Complex Conjugate block</indexitem>
  <indexitem target="ComplexConstant.html#1025012">Complex Constant block</indexitem>
  <indexitem target="ComplexDelay.html#1025247">Complex Delay block</indexitem>
  <indexitem target="ComplexMultiplexer.html#1025477">Complex Multiplexer block</indexitem>
  <indexitem target="ComplexProduct.html#1050741">Complex Product block</indexitem>
  <indexitem target="ComplextoRealImag.html#1093735">Complex to Real-Imag block</indexitem>
  <indexitem target="hb_dspb_std_lib_complex_signals.20.01.html#1098920">Complex Type library</indexitem>
  <indexitem target="Constant.html#1013282">Constant block</indexitem>
  <indexitem target="hb_dspb_std_ug_design_rules.html#1056463">Controlling synthesis and compilation</indexitem>
  <indexitem target="Counter.html#1012836">Counter block</indexitem>
  <indexitem>Custom library<indexitem target="hb_dspb_std_ug_custom_blocks.html#1021219">Adding to the library browser</indexitem>
    <indexitem target="hb_dspb_std_ug_custom_blocks.html#1012576">Creating a library model file</indexitem>
    <indexitem target="hb_dspb_std_ug_custom_blocks.html#1012576">Walkthrough</indexitem>
  </indexitem>
  <indexitem target="CycloneIIDE2.html#1043416">Cyclone II DE2 DSP board</indexitem>
  <indexitem target="CycloneIIEP2C35.html#1049224">Cyclone II EP2C35 DSP board</indexitem>
  <indexitem target="CycloneIIEP2C70.html#1026684">Cyclone II EP2C70 DSP board</indexitem>
  <indexitem target="CycloneIIIEP3C120.html#1074628">Cyclone III EP3C120 DSP board</indexitem>
  <indexitem target="CycloneIIIEP3C25.html#1062715">Cyclone III EP3C25 DSP board<indexitem>D</indexitem>
  </indexitem>
  <indexitem target="hb_dspb_std_ug_design_rules.html#1101642">Data width propagation</indexitem>
  <indexitem target="Decoder.html#1098121">Decoder block</indexitem>
  <indexitem target="Delay.html#1012552">Delay block</indexitem>
  <indexitem target="OnetonDemultiplexer.html#1110994">Demultiplexer block</indexitem>
  <indexitem
      target="hb_dspb_std_ug_tutorial.html#1061533">Design flow<indexitem target="hb_dspb_std_ug_design_rules.html#1056463">Control using Signal Compiler</indexitem>
    <indexitem target="hb_dspb_std_ug_tutorial.html#1061533">Overview</indexitem>
    <indexitem target="hb_dspb_std_ug_using_state_machine.html#1023619">Using a State Machine Editor block</indexitem>
    <indexitem target="hb_dspb_std_ug_using_state_machine.html#1015310">Using a State Machine Table Block</indexitem>
    <indexitem target="hb_dspb_std_ug_hil.html#1012076">Using Hardware in the loop</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1005821">Using MegaCore functions</indexitem>
  </indexitem>
  <indexitem
      target="hb_dspb_std_ug_design_rules.html#1139492">Design rules<indexitem target="hb_dspb_std_ug_design_rules.html#1101413">Bit width</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1058582">Frequency</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1056023">Signal Compiler</indexitem>
  </indexitem>
  <indexitem>Device family support<indexitem target="hb_dspb_std_ug_about_product.html#1018150">Standard blockset</indexitem>
  </indexitem>
  <indexitem target="Differentiator.html#1034107">Differentiator block</indexitem>
  <indexitem target="hb_dspb_std_ug_about_product.html#1012589">Digital signal processing (DSP)</indexitem>
  <indexitem target="DisplayLatency.html#1141280">Display Pipeline Depth block</indexitem>
  <indexitem target="Divider.html#1033866">Divider block</indexitem>
  <indexitem target="DownSampling.html#1040424">Down Sampling block</indexitem>
  <indexitem target="StratixIIIDSP.html#1215011">DSP block</indexitem>
  <indexitem>DSP development board<indexitem target="hb_dspb_std_ug_board_library.html#1026367">Board description file</indexitem>
    <indexitem target="hb_dspb_std_ug_board_library.html#1028622">Component description file</indexitem>
    <indexitem target="hb_dspb_std_ug_board_library.html#1027158">Creating a board library</indexitem>
    <indexitem target="hb_dspb_std_ug_board_library.html#1032641">Creating a new board description</indexitem>
    <indexitem target="hb_dspb_std_ug_board_library.html#1032350">predefined components</indexitem>
    <indexitem target="hb_dspb_std_ug_board_library.html#1026016">Supported boards</indexitem>
    <indexitem target="hb_dspb_std_ug_troubleshooting.html#1042581">Troubleshooting</indexitem>
  </indexitem>
  <indexitem target="DualClockFIFO.html#1105271">Dual-Clock FIFO block</indexitem>
  <indexitem target="DualPortRAM.html#1012767">Dual-Port RAM block<indexitem>E</indexitem>
  </indexitem>
  <indexitem>Error message<indexitem target="hb_dspb_std_ug_troubleshooting.html#1025387">Data type mismatch</indexitem>
    <indexitem target="hb_dspb_std_ug_troubleshooting.html#1025383">Design includes pre-v7.1 blocks</indexitem>
    <indexitem target="hb_dspb_std_ug_troubleshooting.html#1039968">Loop while propagating bit widths</indexitem>
    <indexitem target="hb_dspb_std_ug_troubleshooting.html#1027751">Output connected to Altera block</indexitem>
    <indexitem target="hb_dspb_std_ug_troubleshooting.html#1039478">Unexpected end of file</indexitem>
    <indexitem target="hb_dspb_std_ug_troubleshooting.html#1027085">When generating blocks</indexitem>
  </indexitem>
  <indexitem>Example designs<indexitem target="FIRFilter.html#1012569">32 tap FIR filter</indexitem>
    <indexitem target="DSPBuilderTutorial.html#1096898">Amplitude modulation</indexitem>
    <indexitem target="SOPCBuilderPeripheral.html#1047256">Avalon-MM Blocks</indexitem>
    <indexitem target="AvalonMMFIFOExample.html#1048926">Avalon-MM FIFO</indexitem>
    <indexitem target="CICDecimate.html#1012562">CIC decimation</indexitem>
    <indexitem target="CICInterpolate.html#1012560">CIC interpolation</indexitem>
    <indexitem target="ColorSpaceConverter.html#1020367">Color space converter</indexitem>
    <indexitem target="CombinedBlocksetExample.html#1060639">Combined blocksets</indexitem>
    <indexitem target="ConvolutionInterleaverDeinterleaver.html#1012564">Convolution interleaver deinterleaver</indexitem>
    <indexitem target="Cordic.html#1019098">CORDIC, 20 bits rotation mode</indexitem>
    <indexitem target="CustomLibraryExample.html#1088445">Custom Library</indexitem>
    <indexitem target="hb_dspb_std_ug_custom_blocks.html#1012558">Custom library block</indexitem>
    <indexitem target="CycloneDE2.html#1030433">Cyclone II DE2 board</indexitem>
    <indexitem target="CycloneEP2C35.html#1054159">Cyclone II EP2C35 board</indexitem>
    <indexitem target="CycloneEP2C70.html#1034249">Cyclone II EP2C70 board</indexitem>
    <indexitem target="CycloneEP3C120_7seg.html#1057862">Cyclone III EP3C120 board (7-seg display)</indexitem>
    <indexitem target="CycloneEP3C120_HSMA.html#1057906">Cyclone III EP3C120 board (HSMC A)</indexitem>
    <indexitem target="CycloneEP3C120_HSMB.html#1057945">Cyclone III EP3C120 board (HSMC B)</indexitem>
    <indexitem target="CycloneEP3C120_LED.html#1057619">Cyclone III EP3C120 board (LED/PB)</indexitem>
    <indexitem target="CycloneEP3C25.html#1054777">Cyclone III EP3C25 starter board</indexitem>
    <indexitem target="FarrowResample.html#1014201">Farrow based resampler</indexitem>
    <indexitem target="hb_dspb_std_ug_tutorial.html#1061519">Getting started tutorial</indexitem>
    <indexitem target="hb_dspb_std_ug_hil.html#1050412">Hardware in the loop</indexitem>
    <indexitem target="hb_dspb_std_ug_blackbox.html#1018985">HDL import</indexitem>
    <indexitem target="HDLImportExample.html#1088009">HDL Import</indexitem>
    <indexitem target="FrequencySweep.html#1097144">HIL frequency sweep</indexitem>
    <indexitem target="IIRFilter.html#1018999">IIR filter</indexitem>
    <indexitem target="EdgeDetection.html#1019323">Imaging edge detection</indexitem>
    <indexitem target="MAC32FIRFilter.html#1027132">MAC based 32 tap FIR filter</indexitem>
    <indexitem target="QuartusAssignmentSetting.html#1019316">Quartus II assignment setting</indexitem>
    <indexitem target="hb_dspb_std_ug_signaltap.html#1028026">SignalTap II</indexitem>
    <indexitem target="SignalTapFilteringLab.html#1020722">SignalTap II filtering lab</indexitem>
    <indexitem target="SignalTapFilteringLabWithLoopback.html#1030410">SignalTap II filtering lab with loopback</indexitem>
    <indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1041360">SOPC Builder peripheral</indexitem>
    <indexitem target="hb_dspb_std_ug_using_state_machine.html#1021655">State machine example</indexitem>
    <indexitem target="StateMachineExample.html#1051566">State Machine Table</indexitem>
    <indexitem target="StratixEP1S25Demo.html#1023846">Stratix EP1S25 board</indexitem>
    <indexitem target="StratixEP1S80Demo.html#1027547">Stratix EP1S80 board</indexitem>
    <indexitem target="StratixEP2S180Demo.html#1025784">Stratix II EP2S180 board</indexitem>
    <indexitem target="StratixEP2S60.html#1023864">Stratix II EP2S60 board</indexitem>
    <indexitem target="StratixEP2S90GXPCIDemo.html#1054305">Stratix II EP2S90GX PCI Express board</indexitem>
    <indexitem target="StratixEP3SL150_7seg.html#1059448">Stratix III EP3SL150 board (7-seg display)</indexitem>
    <indexitem target="StratixEP3SL150_HSMA.html#1059459">Stratix III EP3SL150 board (HSMC A)</indexitem>
    <indexitem target="StratixEP3SL150_HSMB.html#1059470">Stratix III EP3SL150 board (HSMC B)</indexitem>
    <indexitem target="StratixEP3SL150_LED.html#1059437">Stratix III EP3SL150 board (LED/PB)</indexitem>
    <indexitem target="SubsystemBuilderExample.html#1088165">Subsystem Builder</indexitem>
    <indexitem target="SwitchControl.html#1050471">Switch Control</indexitem>
  </indexitem>
  <indexitem target="ExternalRAM.html#1021887">External RAM block</indexitem>
  <indexitem target="ExtractBit.html#1013330">Extract Bit block<indexitem>F</indexitem>
  </indexitem>
  <indexitem target="FIFO.html#1012886">FIFO block</indexitem>
  <indexitem target="FlipFlop.html#1099152">Flipflop block</indexitem>
  <indexitem>Frequency<indexitem target="hb_dspb_std_ug_design_rules.html#1058582">Design Rules<indexitem>G</indexitem>
    </indexitem>
  </indexitem>
  <indexitem target="Gain.html#1013024">Gain block</indexitem>
  <indexitem target="hb_dspb_std_lib_gates.21.01.html#1037777">Gate &amp; Control library</indexitem>
  <indexitem target="hb_dspb_std_ug_tutorial.html#1038315">Generating a Testbench</indexitem>
  <indexitem target="GlobalRst.html#1023181">Global Reset (or SCLR) block</indexitem>
  <indexitem target="GND.html#1031671">GND block<indexitem>H</indexitem>
  </indexitem>
  <indexitem
      target="hb_dspb_std_ug_about_product.html#1016060">Hardware in the loop (HIL)<indexitem target="hb_dspb_std_ug_hil.html#1037500">Burst &amp; frame modes</indexitem>
    <indexitem target="hb_dspb_std_ug_hil.html#1012076">Design flow</indexitem>
    <indexitem target="hb_dspb_std_ug_hil.html#1017189">Overview</indexitem>
    <indexitem target="hb_dspb_std_ug_hil.html#1017295">Requirements</indexitem>
    <indexitem target="hb_dspb_std_ug_hil.html#1034708">Troubleshooting</indexitem>
    <indexitem target="hb_dspb_std_ug_hil.html#1058353">Walkthrough</indexitem>
  </indexitem>
  <indexitem>HDL<indexitem target="hb_dspb_std_ug_design_rules.html#1023426">Simulation model</indexitem>
  </indexitem>
  <indexitem target="HDLEntity.html#1131757">HDL Entity block</indexitem>
  <indexitem target="hb_dspb_std_ug_managing.html#1025193">HDL export</indexitem>
  <indexitem>HDL import<indexitem target="hb_dspb_std_ug_blackbox.html#1028572">Black box</indexitem>
    <indexitem target="hb_dspb_std_ug_about_product.html#1016062">Features</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1103885">Updating</indexitem>
    <indexitem target="hb_dspb_std_ug_blackbox.html#1029631">Walkthrough</indexitem>
  </indexitem>
  <indexitem target="HDLImport.html#1084834">HDL Import block</indexitem>
  <indexitem target="HDLInput.html#1110365">HDL Input block</indexitem>
  <indexitem target="HDLOutput.html#1110451">HDL Output block</indexitem>
  <indexitem target="hb_dspb_std_ug_design_rules.html#1069077">Hierarchical design</indexitem>
  <indexitem target="HIL.html#1048076">HIL (Hardware in the Loop) block<indexitem>I</indexitem>
  </indexitem>
  <indexitem target="IfStatement.html#1012782">If Statement block</indexitem>
  <indexitem target="IncrementDecrement.html#1142765">Increment Decrement block</indexitem>
  <indexitem target="Input.html#1013490">Input block</indexitem>
  <indexitem target="Integrator.html#1125465">Integrator block</indexitem>
  <indexitem target="AvalonBlocks.html#1089357">Interfaces library</indexitem>
  <indexitem target="hb_dspb_std_lib_bus_manipulation.23.01.html#1021202">IO &amp; Bus library<indexitem>L</indexitem>
  </indexitem>
  <indexitem target="LFSRSequence.html#1090434">LFSR Sequence block</indexitem>
  <indexitem>Library<indexitem target="hb_dspb_std_lib_altlab.18.01.html#1129190">AltLab</indexitem>
    <indexitem target="hb_dspb_std_lib_arithmetic.19.01.html#1032561">Arithmetic</indexitem>
    <indexitem target="hb_dspb_std_lib_dsp_boards.28.01.html#1017708">Boards</indexitem>
    <indexitem target="hb_dspb_std_lib_complex_signals.20.01.html#1098920">Complex Type</indexitem>
    <indexitem target="hb_dspb_std_lib_gates.21.01.html#1037777">Gate &amp; Control</indexitem>
    <indexitem target="AvalonBlocks.html#1089357">Interfaces</indexitem>
    <indexitem target="hb_dspb_std_lib_bus_manipulation.23.01.html#1021202">IO &amp; Bus</indexitem>
    <indexitem target="MegaCore.html#1016053">MegaCore Functions</indexitem>
    <indexitem target="hb_dspb_std_lib_rate_change.24.1.html#1016053">Rate Change</indexitem>
    <indexitem target="hb_dspb_std_lib_simulation.25.1.html#1020949">Simulation</indexitem>
    <indexitem target="hb_dspb_std_lib_state_machine.27.1.html#1020949">State Machine Functions</indexitem>
    <indexitem target="hb_dspb_std_lib_storage.26.01.html#1044592">Storage</indexitem>
  </indexitem>
  <indexitem target="LogicalBitOperator.html#1012938">Logical Bit Operator block</indexitem>
  <indexitem target="LogicalBusOperator.html#1102523">Logical Bus Operator block</indexitem>
  <indexitem target="LogicalReduceOp.html#1103034">Logical Reduce Operator block</indexitem>
  <indexitem target="LUT.html#1091326">LUT (Look-Up Table) block<indexitem>M</indexitem>
  </indexitem>
  <indexitem target="Magnitude.html#1029513">Magnitude block</indexitem>
  <indexitem target="hb_dspb_std_ug_design_rules.html#1056531">Manual flow</indexitem>
  <indexitem
      target="hb_dspb_std_ug_about_product.html#1016080">MATLAB<indexitem target="hb_dspb_std_ug_about_product.html#1016102">Integration with</indexitem>
    <indexitem target="hb_dspb_std_ug_tutorial.html#1021713">Opening the Simulink library browser</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1162146">Using a base or masked subsystem variable</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1075383">Using a MATLAB array to initilize a block</indexitem>
  </indexitem>
  <indexitem
      target="hb_dspb_std_ug_about_product.html#1018607">MegaCore function<indexitem target="hb_dspb_std_ug_megacore.html#1005821">Design flow</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1057729">Design issues</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1057755">Device family</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1005797">Generating a variation</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1049985">Installing</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1005782">Instantiating</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1022191">OpenCore Plus evaluation</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1035111">Optimizing</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1033010">Parameterizing</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1057755">Signal Compiler</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1005806">Simulating</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1007119">Simulating in the tutorial design</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1029991">Updating variations</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1021881">Version numbers</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1033232">Walkthrough</indexitem>
  </indexitem>
  <indexitem target="MegaCore.html#1016053">MegaCore Functions library</indexitem>
  <indexitem target="MemoryDelay.html#1036628">Memory Delay block</indexitem>
  <indexitem>Model<indexitem target="hb_dspb_std_ug_tutorial.html#1018516">Creating</indexitem>
    <indexitem target="hb_dspb_std_ug_tutorial.html#1038315">Performing RTL simulation</indexitem>
    <indexitem target="hb_dspb_std_ug_tutorial.html#1038080">Simulating in Simulink</indexitem>
  </indexitem>
  <indexitem>ModelSim<indexitem target="hb_dspb_std_ug_design_rules.html#1087266">Comparison with Simulink</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1056468">Simulation fllow</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1165279">Using a Tcl file to add commands</indexitem>
  </indexitem>
  <indexitem target="MultiRateDFF.html#1018759">Multi-Rate DFF block<indexitem>N</indexitem>
  </indexitem>
  <indexitem target="MultiplePortExternalRAM.html#1026718">Multiple Port External RAM block</indexitem>
  <indexitem target="nto1Multiplexer.html#1039667">Multiplexer block</indexitem>
  <indexitem target="Multiplier.html#1013424">Multiplier block</indexitem>
  <indexitem target="MultiplyAccumulate.html#1013532">Multiply Accumulate block</indexitem>
  <indexitem target="MultiplyAdd.html#1155855">Multiply Add block</indexitem>
  <indexitem target="hb_dspb_std_ug_design_rules.html#1139492">Naming conventions</indexitem>
  <indexitem>Nios II<indexitem target="hb_dspb_std_ug_about_product.html#1015936">Support</indexitem>
    <indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1076790">Using the Nios II IDE</indexitem>
  </indexitem>
  <indexitem target="nonsynthinput.html#1070256">Non-synthesizable Input block</indexitem>
  <indexitem target="nonsynthoutput.html#1113650">Non-synthesizable Output block</indexitem>
  <indexitem>Notation<indexitem target="hb_dspb_std_ug_design_rules.html#1012682">Binary point location</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1012670">Fixed-point<indexitem>O</indexitem>
    </indexitem>
  </indexitem>
  <indexitem target="Output.html#1013532">Output block<indexitem>P</indexitem>
  </indexitem>
  <indexitem>Packet Format Converter<indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1050125">Avalon-ST</indexitem>
  </indexitem>
  <indexitem target="ParallelAdderSubtractor.html#1013847">Parallel Adder Subtractor</indexitem>
  <indexitem target="ParalleltoSerial.html#1100299">Parallel To Serial block</indexitem>
  <indexitem target="Pattern.html#1090926">Pattern block</indexitem>
  <indexitem>Pipeline depth<indexitem target="hb_dspb_std_ug_design_rules.html#1098930">display</indexitem>
  </indexitem>
  <indexitem target="PipelinedAdder.html#1013975">Pipelined Adder block</indexitem>
  <indexitem target="PLL.html#1012601">PLL block</indexitem>
  <indexitem>PLL clocks<indexitem target="hb_dspb_std_ug_design_rules.html#1055381">device support</indexitem>
  </indexitem>
  <indexitem>Port data type<indexitem target="hb_dspb_std_ug_design_rules.html#1098866">display format</indexitem>
  </indexitem>
  <indexitem target="Product.html#1156355">Product block<indexitem>Q</indexitem>
  </indexitem>
  <indexitem>Quartus II assignments<indexitem target="hb_dspb_std_ug_design_rules.html#1104822">Adding to block entity names</indexitem>
  </indexitem>
  <indexitem>Quartus II constraints<indexitem target="hb_dspb_std_ug_design_rules.html#1103298">Adding to a model</indexitem>
  </indexitem>
  <indexitem>Quartus II project<indexitem target="hb_dspb_std_ug_tutorial.html#1038965">Adding a DSP Builder design</indexitem>
    <indexitem target="hb_dspb_std_ug_managing.html#1025236">Integration of multiple models</indexitem>
  </indexitem>
  <indexitem target="QuartusIIGlobalProjectAssignment.html#1178371">Quartus II Project Global Assignment block</indexitem>
  <indexitem target="QuartusIIPinoutAssignment.html#1035628">Quartus II Project Pinout Assignments block<indexitem>R</indexitem>
  </indexitem>
  <indexitem target="hb_dspb_std_lib_rate_change.24.1.html#1016053">Rate Change library</indexitem>
  <indexitem target="RealImagtoComplex.html#1015792">Real-Imag to Complex block</indexitem>
  <indexitem>Reset<indexitem target="hb_dspb_std_ug_design_rules.html#1086196">Asynchronous</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1023431">global</indexitem>
  </indexitem>
  <indexitem>Resource usage<indexitem target="hb_dspb_std_ug_design_rules.html#1099183">Analyzing</indexitem>
  </indexitem>
  <indexitem target="ResourceUsage.html#1136196">Resource Usage block</indexitem>
  <indexitem target="ROM.html#1100397">ROM block</indexitem>
  <indexitem target="Round.html#1075085">Round block<indexitem>S</indexitem>
  </indexitem>
  <indexitem target="Saturate.html#1013635">Saturate block</indexitem>
  <indexitem target="SerialtoParallel.html#1100745">Serial To Parallel block</indexitem>
  <indexitem target="ShiftTaps.html#1013689">Shift Taps block</indexitem>
  <indexitem
      target="hb_dspb_std_ug_design_rules.html#1056023">Signal Compiler<indexitem target="hb_dspb_std_ug_tutorial.html#1038214">Adding to a model</indexitem>
    <indexitem target="hb_dspb_std_ug_signaltap.html#1012685">Enabling SignalTap II options</indexitem>
    <indexitem target="hb_dspb_std_ug_troubleshooting.html#1040027">License</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1056463">Synthesis and compilation flows</indexitem>
  </indexitem>
  <indexitem target="SignalCompiler.html#1012656">Signal Compiler block</indexitem>
  <indexitem>Signal data type<indexitem target="hb_dspb_std_ug_design_rules.html#1098866">display format</indexitem>
  </indexitem>
  <indexitem>SignalTap II<indexitem target="hb_dspb_std_ug_signaltap.html#1026303">Design flow</indexitem>
    <indexitem target="hb_dspb_std_ug_signaltap.html#1028026">Walkthrough</indexitem>
  </indexitem>
  <indexitem
      target="hb_dspb_std_ug_signaltap.html#1014289">SignalTap II logic analyzer<indexitem target="hb_dspb_std_ug_about_product.html#1012579">Features</indexitem>
    <indexitem target="hb_dspb_std_ug_signaltap.html#1014289">Performing logic analysis</indexitem>
    <indexitem target="hb_dspb_std_ug_signaltap.html#1012685">Signal Compiler options</indexitem>
    <indexitem target="hb_dspb_std_ug_signaltap.html#1012714">Trigger conditions</indexitem>
  </indexitem>
  <indexitem target="SignalTapIIAnalysis.html#1013083">SignalTap II Logic Analyzer block</indexitem>
  <indexitem target="Node.html#1104345">SignalTap II Node block</indexitem>
  <indexitem>Simulation<indexitem target="hb_dspb_std_ug_tutorial.html#1061559">Setting the Simulink solver</indexitem>
    <indexitem target="hb_dspb_std_ug_tutorial.html#1038315">Using ModelSim</indexitem>
    <indexitem target="hb_dspb_std_ug_tutorial.html#1038080">Using Simulink</indexitem>
  </indexitem>
  <indexitem target="hb_dspb_std_ug_design_rules.html#1056468">Simulation flow</indexitem>
  <indexitem target="hb_dspb_std_lib_simulation.25.1.html#1020949">Simulation library</indexitem>
  <indexitem>Simulation model<indexitem target="hb_dspb_std_ug_design_rules.html#1023426">HDL</indexitem>
  </indexitem>
  <indexitem>Simulink<indexitem target="hb_dspb_std_ug_design_rules.html#1087266">Comparison with ModelSim</indexitem>
    <indexitem target="hb_dspb_std_ug_about_product.html#1016102">Integration with</indexitem>
    <indexitem target="hb_dspb_std_ug_design_rules.html#1023422">Solver</indexitem>
  </indexitem>
  <indexitem target="SinglePulse.html#1086200">Single Pulse block</indexitem>
  <indexitem target="SingleRAM.html#1101298">Single-Port RAM block</indexitem>
  <indexitem>Solver<indexitem target="hb_dspb_std_ug_tutorial.html#1061559">Setting simulation parameters</indexitem>
  </indexitem>
  <indexitem target="SOPTAP.html#1215702">SOP Tap block</indexitem>
  <indexitem>SOPC builder<indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1012614">Instantiating your design</indexitem>
  </indexitem>
  <indexitem>SOPC Builder<indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1038874">Interfaces library</indexitem>
    <indexitem target="hb_dspb_std_ug_about_product.html#1015936">Support</indexitem>
  </indexitem>
  <indexitem target="SquareRoot.html#1193103">Square Root block</indexitem>
  <indexitem>State machine<indexitem target="hb_dspb_std_ug_using_state_machine.html#1015298">Implementing</indexitem>
  </indexitem>
  <indexitem>State Machine Editor<indexitem target="hb_dspb_std_ug_using_state_machine.html#1023619">Walkthrough</indexitem>
  </indexitem>
  <indexitem target="StateMachineEditor.html#1022714">State Machine Editor block</indexitem>
  <indexitem target="hb_dspb_std_lib_state_machine.27.1.html#1020949">State Machine Functions library</indexitem>
  <indexitem>State Machine table<indexitem target="hb_dspb_std_ug_using_state_machine.html#1015310">Walkthrough</indexitem>
  </indexitem>
  <indexitem target="StateMachineTable.html#1021096">State Machine Table block</indexitem>
  <indexitem target="hb_dspb_std_lib_storage.26.01.html#1044592">Storage library</indexitem>
  <indexitem target="StratixEP1S25.html#1052658">Stratix EP1S25 DSP board</indexitem>
  <indexitem target="StratixEP1S80.html#1054745">Stratix EP1S80 DSP board</indexitem>
  <indexitem target="StratixIIEP2S180.html#1056256">Stratix II EP2S180 DSP board</indexitem>
  <indexitem target="StratixIIEP2S60.html#1056432">Stratix II EP2S60 DSP board</indexitem>
  <indexitem target="StratixIIEP2S90GXPCI.html#1059506">Stratix II EP2S90GX PCI Express board</indexitem>
  <indexitem target="StratixIIIEP3SL150.html#1083374">Stratix III EP3SL150 DSP board</indexitem>
  <indexitem>Subsystem Builder<indexitem target="hb_dspb_std_ug_blackbox.html#1029518">Walkthrough</indexitem>
  </indexitem>
  <indexitem target="SubSystemBuilder.html#1128153">Subsystem Builder block</indexitem>
  <indexitem>Sum of Products block</indexitem>
  <indexitem target="SOPTAP.html#1215702">Sum of Products Tap block<indexitem>T</indexitem>
  </indexitem>
  <indexitem>TestBench<indexitem target="hb_dspb_std_ug_tutorial.html#1038315">Adding to a model</indexitem>
  </indexitem>
  <indexitem target="Testbench.html#1104506">TestBench block</indexitem>
  <indexitem target="TrueDualRAM.html#1101374">True Dual-Port RAM block</indexitem>
  <indexitem target="Tsamp.html#1029013">Tsamp block</indexitem>
  <indexitem>Tutorial<indexitem target="hb_dspb_std_ug_tutorial.html#1061519">Getting started<indexitem>U</indexitem>
    </indexitem>
  </indexitem>
  <indexitem target="UpSampling.html#1113776">Up Sampling block<indexitem>V</indexitem>
  </indexitem>
  <indexitem target="VCC.html#1013695">VCC block</indexitem>
  <indexitem target="VCDSink.html#1013403">VCD Sink block</indexitem>
  <indexitem target="VirtualPins.html#1184491">Virtual Pins block<indexitem>W</indexitem>
  </indexitem>
  <indexitem>Walkthrough<indexitem target="hb_dspb_std_ug_using_sopc_ports.html#1029957">Avalon-MM FIFO</indexitem>
    <indexitem
          target="hb_dspb_std_ug_using_sopc_ports.html#1012555">Avalon-MM interface blocks<indexitem>Black box<indexitem target="hb_dspb_std_ug_blackbox.html#1029631">HDL import</indexitem>
        <indexitem target="hb_dspb_std_ug_blackbox.html#1029518">Subsystem Builder</indexitem>
      </indexitem>
    </indexitem>
    <indexitem target="hb_dspb_std_ug_custom_blocks.html#1012576">Custom library</indexitem>
    <indexitem target="hb_dspb_std_ug_hil.html#1058353">Hardware in the loop</indexitem>
    <indexitem target="hb_dspb_std_ug_megacore.html#1033232">MegaCore function</indexitem>
    <indexitem target="hb_dspb_std_ug_signaltap.html#1028026">SignalTap II</indexitem>
    <indexitem target="hb_dspb_std_ug_using_state_machine.html#1023619">State Machine Editor</indexitem>
    <indexitem target="hb_dspb_std_ug_using_state_machine.html#1015310">State Machine Table</indexitem>
  </indexitem>
  <indexitem>Warning message<indexitem target="hb_dspb_std_ug_troubleshooting.html#1026514">I/O blocks conflict with clock or aclr ports<indexitem>Symbols</indexitem>
    </indexitem>
  </indexitem>
</index>
