module FF(input D, clock, output reg Q, notQ)
	always @(clock)
		if (posedge clock)
			Q <= D
			notQ <= ~Q
endmodule
