// Seed: 402974188
`define pp_1 0
`celldefine
`define pp_2 0
`define pp_3 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps `timescale 1 ps / 1ps
`define pp_4 0
`resetall
module module_0 (
    input id_0
    , id_1
);
  logic   id_2;
  integer id_3;
  type_7(
      1, id_0, 1, 1 - 1, 1
  );
  logic id_4;
  logic id_5;
  type_10(
      1'h0 - id_4, (1), id_3
  );
  always @(posedge (id_4));
endmodule
