,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/nukeykt/Nuked-MD-FPGA.git,2023-06-20 10:48:40+00:00,Mega Drive/Genesis core written in Verilog,8,nukeykt/Nuked-MD-FPGA,656147255,Verilog,Nuked-MD-FPGA,5099,282,2024-04-12 10:09:54+00:00,"['68000', 'emulation', 'fpga', 'verilog', 'ym2612', 'ym3438', 'ym6045', 'ym6046', 'ym7101', 'z80', 'genesis', 'mega-drive', 'megadrive', 'reverse-engineering', 'sega-genesis', 'sega-megadrive', 'yamaha']",https://api.github.com/licenses/gpl-2.0
1,https://github.com/bunny965/yolov5-fpga-hardware-acceleration.git,2023-06-13 15:41:47+00:00,网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR,6,bunny965/yolov5-fpga-hardware-acceleration,653204147,Verilog,yolov5-fpga-hardware-acceleration,1643,36,2024-03-29 07:29:01+00:00,[],https://api.github.com/licenses/gpl-3.0
2,https://github.com/FelipeFFerreira/ITA-CORES.git,2023-06-13 21:25:25+00:00,RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32,1,FelipeFFerreira/ITA-CORES,653334239,Verilog,ITA-CORES,194572,33,2024-04-02 04:06:59+00:00,"['chip', 'framework', 'physical-design', 'physical-design-automation', 'risc-v', 'rv32i', 'asic', 'femtorv32']",
3,https://github.com/Omid-Zahed/8-bit-computer.git,2023-06-06 11:26:32+00:00,This project is a simple simulator for an 8-bit computer that operates using a few basic instructions.,0,Omid-Zahed/8-bit-computer,650117307,Verilog,8-bit-computer,5,18,2024-02-03 21:02:47+00:00,[],None
4,https://github.com/QingXia-Ela/gdou-curriculum-design-collect.git,2023-06-12 08:51:53+00:00,一个为解决gdou所有同学们课设问题的仓库，点点star谢谢喵🥰,5,QingXia-Ela/gdou-curriculum-design-collect,652526510,Verilog,gdou-curriculum-design-collect,19418,18,2024-01-16 14:18:42+00:00,[],https://api.github.com/licenses/mit
5,https://github.com/somhi/FlappyBird.git,2023-06-18 13:02:10+00:00,"Flappy Bird core for MiSTer, MiST, DeMiSTify, Pocket, Xilinx, GoWin, ...",7,somhi/FlappyBird,655286765,Verilog,FlappyBird,1843,16,2024-02-06 08:33:55+00:00,[],None
6,https://github.com/nukeykt/Nuked-OPN2-FPGA.git,2023-06-14 17:36:35+00:00,YM3438 verilog,0,nukeykt/Nuked-OPN2-FPGA,653768095,Verilog,Nuked-OPN2-FPGA,2167,13,2024-03-24 18:55:22+00:00,"['fpga', 'genesis', 'megadrive', 'verilog', 'ym2612', 'ym3438']",https://api.github.com/licenses/gpl-2.0
7,https://github.com/Misaka-N/TJCS-SingleCircleCPU54.git,2023-06-05 13:32:09+00:00,同济大学2021级计算机科学与技术系 计算机组成与原理实验 单周期54条指令CPU,0,Misaka-N/TJCS-SingleCircleCPU54,649716005,Verilog,TJCS-SingleCircleCPU54,5808,13,2024-04-03 06:47:14+00:00,[],None
8,https://github.com/bol-edu/soclab-nthusp23.git,2023-06-19 07:01:10+00:00,,5,bol-edu/soclab-nthusp23,655567455,Verilog,soclab-nthusp23,44636,12,2024-02-11 06:34:13+00:00,[],None
9,https://github.com/DSJAHNAVI/100-Days-Of-RTL.git,2023-06-05 14:45:58+00:00,,2,DSJAHNAVI/100-Days-Of-RTL,649747862,Verilog,100-Days-Of-RTL,184,9,2024-01-07 05:58:31+00:00,[],None
10,https://github.com/joswinemmanuel/Verilog-LAB-S4.git,2023-06-09 10:31:23+00:00,,0,joswinemmanuel/Verilog-LAB-S4,651482027,Verilog,Verilog-LAB-S4,37,9,2024-03-27 06:45:15+00:00,[],None
11,https://github.com/chili-chips-ba/openXC7-TetriSaraj.git,2023-06-12 06:30:27+00:00,"Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our own.",1,chili-chips-ba/openXC7-TetriSaraj,652472402,Verilog,openXC7-TetriSaraj,9366,8,2024-01-28 22:47:34+00:00,"['basys3', 'fpga', 'gamedev', 'nextpnr', 'open-source', 'rtl', 'tetris-game', 'verilog-hdl', 'xc7a35t', 'xilinx', 'yosys', 'soc']",None
12,https://github.com/falakian/Extract-text-from-image.git,2023-06-07 10:53:26+00:00,Image processing and extracting text from the image (fpga lesson project) Here Verilog code receives the image from the input and recognizes the text from the image and separates the text from the image and delivers it to the output.,0,falakian/Extract-text-from-image,650570660,Verilog,Extract-text-from-image,533,8,2023-12-09 17:41:13+00:00,[],None
13,https://github.com/Hashmi-Vardhan/100-Days-Of-RTL.git,2023-06-06 16:00:52+00:00,"Greetings, fellow VLSI enthusiasts! I'm Hashmi Vardhan,  VLSI enthusiast, engaging in RTL design with Verilog HDL using Intel's Quartus Prime 17.1 and ModelSim for synthesis and simulation. Join the journey as 100 days are dedicated to mastering RTL design and honing Verilog skills.",0,Hashmi-Vardhan/100-Days-Of-RTL,650226337,Verilog,100-Days-Of-RTL,161,6,2024-02-01 13:49:10+00:00,[],None
14,https://github.com/siliconcompiler/scgallery.git,2023-06-10 18:00:21+00:00,SiliconCompiler Design Gallery,0,siliconcompiler/scgallery,651987281,Verilog,scgallery,204375,6,2024-04-04 02:13:43+00:00,[],https://api.github.com/licenses/apache-2.0
15,https://github.com/Manistein/let-us-build-a-computer-system.git,2023-06-09 01:57:15+00:00,This is a teaching project of building a simple computer system from scratch.,0,Manistein/let-us-build-a-computer-system,651320618,Verilog,let-us-build-a-computer-system,42028,6,2024-03-27 10:53:57+00:00,[],https://api.github.com/licenses/mit
16,https://github.com/Subhashpadamata/100-DAYS-OF-RTL.git,2023-06-08 17:31:03+00:00,,1,Subhashpadamata/100-DAYS-OF-RTL,651185460,Verilog,100-DAYS-OF-RTL,7772,5,2024-01-09 08:17:36+00:00,[],None
17,https://github.com/Escapeey/CpuDesign-.git,2023-06-21 02:51:38+00:00,计算机组成原理 十条指令CPU设计,0,Escapeey/CpuDesign-,656469221,Verilog,CpuDesign-,367,4,2023-06-24 13:02:55+00:00,[],None
18,https://github.com/mahdizynali/verilog-digital-circuit-codes.git,2023-06-06 14:37:52+00:00,"simple verilog digital circuits sampels (halfAdder, fullAdder, ALSU , ...)",1,mahdizynali/verilog-digital-circuit-codes,650192017,Verilog,verilog-digital-circuit-codes,14,4,2023-12-02 09:55:38+00:00,"['arithmatic', 'fulladder', 'fullsubtractor', 'halfadder', 'halfsubtractor', 'logic', 'multiplexer', 'mux', 'shift-left', 'shift-register', 'shift-right', 'verilog', 'verilog-code']",None
19,https://github.com/dh219/IDE_Adapter_Autoswap.git,2023-06-21 10:45:32+00:00,Auto-byteswitching IDE adapter,1,dh219/IDE_Adapter_Autoswap,656640695,Verilog,IDE_Adapter_Autoswap,65,3,2023-11-14 11:50:20+00:00,[],https://api.github.com/licenses/gpl-2.0
20,https://github.com/STARS-Design-Track-2023/MatrixMonSTARS.git,2023-06-15 19:08:12+00:00,Calculator Final Project (Vishnu Lagudu's Team),1,STARS-Design-Track-2023/MatrixMonSTARS,654275631,Verilog,MatrixMonSTARS,2979,3,2023-07-09 06:10:24+00:00,[],None
21,https://github.com/TAlmeida003/Sistema-de-Gestao-Digital-de-Acesso-Veicular.git,2023-06-20 18:37:46+00:00,"Projeto demandado pelo componente curricular TEC 498 MI - Projeto de Circuito Digitais, utilizando a metodologia Problem Based Learning (PBL).",0,TAlmeida003/Sistema-de-Gestao-Digital-de-Acesso-Veicular,656337754,Verilog,Sistema-de-Gestao-Digital-de-Acesso-Veicular,3083,3,2024-03-03 02:18:53+00:00,[],None
22,https://github.com/kanna-akshay/100-DAYS-OF-RTL.git,2023-06-12 13:14:15+00:00,"Salutations to my fellow VLSI enthusiasts! I'm Kanna Akshay, a fan of VLSI who designs RTL in Verilog HDL using Intel's Quartus Prime 17.1 and ModelSim for simulation and synthesis. Come along for the ride as 100 days are devoted to perfecting RTL design and developing Verilog abilities.",2,kanna-akshay/100-DAYS-OF-RTL,652627813,Verilog,100-DAYS-OF-RTL,75,3,2023-09-12 06:47:30+00:00,[],None
23,https://github.com/efabless/openlane-ci-designs.git,2023-06-20 12:27:59+00:00,,0,efabless/openlane-ci-designs,656185776,Verilog,openlane-ci-designs,91058,3,2024-04-02 11:03:33+00:00,[],None
24,https://github.com/Melmaphother/ustc-codh-2023.git,2023-06-10 15:55:04+00:00,ustc codH in 2023,0,Melmaphother/ustc-codh-2023,651954343,Verilog,ustc-codh-2023,210651,3,2023-07-12 14:47:37+00:00,[],None
25,https://github.com/adhilsalim/CSL202.git,2023-06-18 23:46:01+00:00,some damn verilog,2,adhilsalim/CSL202,655453500,Verilog,CSL202,24253,3,2024-04-12 07:08:14+00:00,"['digital-lab', 'electronics', 'ktu', 'verilog', 'csl202']",https://api.github.com/licenses/mit
26,https://github.com/Yahooyuan/ICALB-2023_sp.git,2023-06-10 12:02:04+00:00,,0,Yahooyuan/ICALB-2023_sp,651889658,Verilog,ICALB-2023_sp,118,3,2024-03-10 15:51:19+00:00,[],None
27,https://github.com/MakarenaLabs/NES-KR260.git,2023-06-08 20:22:09+00:00,fpgaNES porting on KR260,0,MakarenaLabs/NES-KR260,651239258,Verilog,NES-KR260,250,2,2023-12-13 14:49:03+00:00,[],None
28,https://github.com/jcgs2503/FPGA-Based-Minecraft-Theme-3D-Arrow-Shooting-Game.git,2023-06-06 17:28:21+00:00,,0,jcgs2503/FPGA-Based-Minecraft-Theme-3D-Arrow-Shooting-Game,650259815,Verilog,FPGA-Based-Minecraft-Theme-3D-Arrow-Shooting-Game,14238,2,2024-04-02 03:05:39+00:00,[],None
29,https://github.com/TinyTapeout/tinytapeout-04.git,2023-06-15 14:25:01+00:00,Tiny Tapeout 04 submission repository,8,TinyTapeout/tinytapeout-04,654168628,Verilog,tinytapeout-04,135322,2,2023-11-18 03:11:29+00:00,[],https://api.github.com/licenses/apache-2.0
30,https://github.com/jhead96/FPGA-based-NMR_spectrometer.git,2023-06-13 13:55:41+00:00,Verilog source code for FPGA-based NMR Spectrometer,0,jhead96/FPGA-based-NMR_spectrometer,653152640,Verilog,FPGA-based-NMR_spectrometer,75,2,2024-01-03 22:24:41+00:00,[],None
31,https://github.com/punzik/simbench.git,2023-06-11 13:17:37+00:00,Simple HDL simulators benchmark,0,punzik/simbench,652218127,Verilog,simbench,98,2,2023-06-21 15:23:25+00:00,[],None
32,https://github.com/PRAGATI-0102/Router-Synchronizer-Day-071-.git,2023-06-19 17:37:41+00:00,This module serves as a synchronization mechanism between the router's finite state machine (FSM) and the router FIFO. The synchronizer ensures smooth and coordinated communication between these two components.,0,PRAGATI-0102/Router-Synchronizer-Day-071-,655832683,Verilog,Router-Synchronizer-Day-071-,103,2,2023-06-29 07:20:30+00:00,[],None
33,https://github.com/SougataDe1/100daysofRTL.git,2023-06-08 19:51:00+00:00,,0,SougataDe1/100daysofRTL,651229842,Verilog,100daysofRTL,4069,2,2023-12-28 20:46:19+00:00,[],None
34,https://github.com/PRAGATI-0102/Pulse-Generator-Day-073-.git,2023-06-21 18:06:24+00:00,,0,PRAGATI-0102/Pulse-Generator-Day-073-,656824718,Verilog,Pulse-Generator-Day-073-,51,2,2023-07-03 13:52:46+00:00,[],None
35,https://github.com/DuBirdFly/Dissertation.git,2023-06-06 07:09:35+00:00,本科的毕业设计，图像边缘检测在FPGA中的设计与实现(Otus),0,DuBirdFly/Dissertation,650025471,Verilog,Dissertation,107296,2,2024-02-20 06:29:08+00:00,[],None
36,https://github.com/cirofabianbermudez/curso_fpga.git,2023-06-05 23:34:25+00:00,"Códigos de verilog, plantillas y proyectos terminados",1,cirofabianbermudez/curso_fpga,649916366,Verilog,curso_fpga,8612,2,2023-08-03 23:42:39+00:00,[],None
37,https://github.com/Gugugugugutian/WHU-CPU-RISC-V.git,2023-06-10 14:27:09+00:00,武汉大学计算机组成与设计课程单周期CPU处理器实现，使用RISC-V语言实现。,1,Gugugugugutian/WHU-CPU-RISC-V,651929252,Verilog,WHU-CPU-RISC-V,44,2,2024-04-07 06:29:52+00:00,[],None
38,https://github.com/yuuuuuuan/FPGA_Snake.git,2023-06-08 04:18:33+00:00,,0,yuuuuuuan/FPGA_Snake,650904929,Verilog,FPGA_Snake,16,2,2023-08-02 13:43:22+00:00,[],None
39,https://github.com/chengquan/riscv_openocd.git,2023-06-21 02:33:27+00:00,,2,chengquan/riscv_openocd,656463949,Verilog,riscv_openocd,16747,2,2023-10-28 16:46:03+00:00,[],None
40,https://github.com/Paranoia-Code/SPI.git,2023-06-13 13:46:34+00:00,SPI编写编译及仿真,0,Paranoia-Code/SPI,653147815,Verilog,SPI,5641,2,2023-06-25 08:06:47+00:00,[],None
41,https://github.com/tangzihengtzh/statemachine.git,2023-06-19 05:10:55+00:00,,0,tangzihengtzh/statemachine,655532598,Verilog,statemachine,4486,2,2023-08-24 13:33:30+00:00,[],None
42,https://github.com/MobinaAbf/Logical-circuit-laboratory.git,2023-06-10 06:58:36+00:00,verilog exercises ,0,MobinaAbf/Logical-circuit-laboratory,651810894,Verilog,Logical-circuit-laboratory,5,2,2023-09-23 07:16:24+00:00,[],None
43,https://github.com/johnwinans/2067-Z8S180.git,2023-06-17 16:29:37+00:00,Z8S180 Breakout Board,0,johnwinans/2067-Z8S180,655021465,Verilog,2067-Z8S180,2026,2,2024-02-17 19:49:11+00:00,[],None
44,https://github.com/Wissance/QmtechCycloneIVBoardDemos.git,2023-06-13 10:00:46+00:00,A set of additional non-official demo projects for Cyclone4 (EP4CE15F23C8) core boards,0,Wissance/QmtechCycloneIVBoardDemos,653048295,Verilog,QmtechCycloneIVBoardDemos,3833,2,2024-02-05 22:18:24+00:00,"['cyclone-iv', 'qmtech-board', 'ep4ce15', 'verilog-demo-projects', 'altera-uart', 'qmtech']",https://api.github.com/licenses/gpl-3.0
45,https://github.com/prodhan2/DSD_verilog.git,2023-06-05 19:20:06+00:00,,0,prodhan2/DSD_verilog,649849958,Verilog,DSD_verilog,86,1,2023-07-30 17:33:39+00:00,[],None
46,https://github.com/spacistor0408/MIPS_CPU.git,2023-06-05 13:08:33+00:00,,0,spacistor0408/MIPS_CPU,649706184,Verilog,MIPS_CPU,327,1,2023-06-08 12:18:35+00:00,[],None
47,https://github.com/Vinayak1409/Pipelined_Processor.git,2023-06-07 02:35:40+00:00,,0,Vinayak1409/Pipelined_Processor,650409674,Verilog,Pipelined_Processor,897,1,2023-07-11 18:07:03+00:00,[],None
48,https://github.com/ludiwangfpga/foc-verilog.git,2023-06-12 08:59:16+00:00,,0,ludiwangfpga/foc-verilog,652529226,Verilog,foc-verilog,39337,1,2023-06-28 13:58:56+00:00,[],None
49,https://github.com/GeorgeDong32/FIADS.git,2023-06-11 15:41:23+00:00,"An FPGA-based image acquisition and display system, referred to as FIADS.",0,GeorgeDong32/FIADS,652260752,Verilog,FIADS,43,1,2023-09-03 03:14:03+00:00,"['fpga', 'nexys-a7', 'ov7670', 'verilog']",
50,https://github.com/wind4110/SystemDesignLab.git,2023-06-07 05:20:30+00:00,大二春夏，数字系统设计实验,0,wind4110/SystemDesignLab,650451086,Verilog,SystemDesignLab,74089,1,2024-03-18 09:05:34+00:00,[],None
51,https://github.com/DrEden33773/single_cycle_cpu.git,2023-06-13 10:09:41+00:00,,0,DrEden33773/single_cycle_cpu,653052004,Verilog,single_cycle_cpu,62,1,2023-06-24 12:36:20+00:00,[],None
52,https://github.com/1111394/didital-ic.git,2023-06-16 13:51:28+00:00,This is a digital integrated circuit design process for simple processors,0,1111394/didital-ic,654604780,Verilog,didital-ic,5,1,2023-06-16 13:52:40+00:00,[],None
53,https://github.com/TheSonders/SDRAM_SVGA.git,2023-06-11 18:15:03+00:00,Tests of SVGA and a CPU accessing to a SDRAM,0,TheSonders/SDRAM_SVGA,652303655,Verilog,SDRAM_SVGA,18,1,2024-02-02 00:31:26+00:00,[],None
54,https://github.com/Karagatharavishal/Verilog-Decoded.git,2023-06-14 17:02:54+00:00,🔬 Gain In-Depth Knowledge 💬 Engage and Connect 💡 Practical Examples,0,Karagatharavishal/Verilog-Decoded,653755496,Verilog,Verilog-Decoded,62,1,2024-03-22 00:23:12+00:00,"['digital-design', 'verilog', 'verilog-examples', 'verilog-project', 'vlsi']",https://api.github.com/licenses/gpl-3.0
55,https://github.com/jerrita/refemv.git,2023-06-10 03:31:40+00:00,,0,jerrita/refemv,651769494,Verilog,refemv,839,1,2023-06-13 03:47:26+00:00,[],None
56,https://github.com/FoolgryGamer/multiplier_16-16.git,2023-06-06 06:47:32+00:00,,0,FoolgryGamer/multiplier_16-16,650017963,Verilog,multiplier_16-16,32,1,2023-06-22 06:02:40+00:00,[],None
57,https://github.com/amrkhalid-star902/FPGA_LORENZ_ATTRACTOR.git,2023-06-11 15:43:16+00:00,"In this project Lorenz attractor which consists of three coupled differential equations , that their solution gives a shape of butterfly effect in 3d space , is solved on FPGA using numerical integrators , then the digital output is converted into analog signal using Sigma-Delta modulator and displayed on the oscilloscope in X-Y mode.",0,amrkhalid-star902/FPGA_LORENZ_ATTRACTOR,652261260,Verilog,FPGA_LORENZ_ATTRACTOR,4,1,2024-01-29 12:23:58+00:00,[],None
58,https://github.com/avdssrk/Sigmoid_Appr_on_FPGA.git,2023-06-12 06:19:57+00:00,Implementation of Piece-wise Linear Sigmoid Function approximation of Virtex-6,0,avdssrk/Sigmoid_Appr_on_FPGA,652468733,Verilog,Sigmoid_Appr_on_FPGA,112,1,2024-04-12 03:28:58+00:00,[],None
59,https://github.com/abdelazeem201/DTMF.git,2023-06-08 10:05:26+00:00,Design and Implementation of Goertzel Algorithm for DTMF application on ASIC.,0,abdelazeem201/DTMF,651018777,Verilog,DTMF,480,1,2023-08-09 01:34:17+00:00,"['asic', 'dtmf', 'dtmf-tones', 'fpga', 'pnr', 'soc', 'synthesis', 'verilog', 'vhdl']",https://api.github.com/licenses/mit
60,https://github.com/ElTheScreeps/Fifo.git,2023-06-21 22:09:50+00:00,,0,ElTheScreeps/Fifo,656901368,Verilog,Fifo,32,1,2023-06-29 15:18:36+00:00,[],None
61,https://github.com/amir-hossein-shahgholi/CA-CA1.git,2023-06-04 11:53:00+00:00,,0,amir-hossein-shahgholi/CA-CA1,649290253,Verilog,CA-CA1,174,1,2023-07-07 15:21:59+00:00,[],None
62,https://github.com/amir-hossein-shahgholi/CA-CA4.git,2023-06-04 12:15:06+00:00,,0,amir-hossein-shahgholi/CA-CA4,649296034,Verilog,CA-CA4,429,1,2023-07-07 15:21:25+00:00,[],None
63,https://github.com/Sravanth-M/Radix-4-Booth-Multipler-Verilog-HDL.git,2023-06-14 18:00:00+00:00,Implementation of 8-bit Radix-4 Booth Multiplier using Verilog HDL. Design utilizes Data path and Control path Flow. Control Path designed using Moore FSM.,0,Sravanth-M/Radix-4-Booth-Multipler-Verilog-HDL,653776520,Verilog,Radix-4-Booth-Multipler-Verilog-HDL,578,1,2023-12-23 09:07:54+00:00,[],None
64,https://github.com/Visruat/VSD-TCL.git,2023-06-13 11:42:00+00:00,TCL Script automating the frontend of ASIC design,2,Visruat/VSD-TCL,653090278,Verilog,VSD-TCL,899,1,2023-12-26 14:26:23+00:00,"['asic-design', 'static-timing-analysis', 'synthesis', 'tcl']",None
65,https://github.com/yousefkhaled1750/Digital_system.git,2023-06-17 00:49:45+00:00,"Implemented a general digital system that consists of a controller and an ALU where commands are received and results are transmitted through UART. In addition to externals like register file, clock gating, synchronizers and clock divider",0,yousefkhaled1750/Digital_system,654786725,Verilog,Digital_system,1153,1,2024-03-11 02:36:52+00:00,[],None
66,https://github.com/PickleCoop/SimpleCPU.git,2023-06-21 22:39:41+00:00,Simple CPU created in System Verilog.,0,PickleCoop/SimpleCPU,656908701,Verilog,SimpleCPU,2565,1,2023-08-19 01:06:44+00:00,[],https://api.github.com/licenses/mit
67,https://github.com/mobslayer202/CSE145-FrankenServer.git,2023-06-06 01:24:59+00:00,Webpresence for CSE 145,1,mobslayer202/CSE145-FrankenServer,649939485,Verilog,CSE145-FrankenServer,21380,1,2023-06-08 06:52:53+00:00,[],https://api.github.com/licenses/gpl-3.0
68,https://github.com/01sharanshetty/gitpractice.git,2023-06-06 06:57:16+00:00,,0,01sharanshetty/gitpractice,650021221,Verilog,gitpractice,3641,1,2023-06-12 05:19:24+00:00,[],None
69,https://github.com/tommy73594/cardinal_CMP.git,2023-06-17 05:25:56+00:00,Cardinal NIC and Chip Multiprocessor. Project from EE577b-VLSI System Design,0,tommy73594/cardinal_CMP,654841346,Verilog,cardinal_CMP,17,1,2024-03-11 03:30:05+00:00,[],None
70,https://github.com/capt-FROSTY/PWM_Generator.git,2023-06-05 10:50:44+00:00,Created a PWM generator with adjustable Duty Cycle ,0,capt-FROSTY/PWM_Generator,649653736,Verilog,PWM_Generator,2,1,2023-06-06 07:20:46+00:00,[],None
71,https://github.com/NarasimhaInamdar/16BIT-MAC-UNIT.git,2023-06-06 13:11:35+00:00,"A 16-bit MAC unit is a component used in DSP systems and microcontrollers. It performs multiplication of two 16-bit inputs and adds the result to a 32-bit accumulator. It is commonly used for signal processing applications, providing efficient multiply-accumulate operations. ",0,NarasimhaInamdar/16BIT-MAC-UNIT,650156324,Verilog,16BIT-MAC-UNIT,9,1,2023-09-25 10:29:10+00:00,[],None
72,https://github.com/PRAGATI-0102/Johnson-Counter-Day-070-.git,2023-06-18 18:02:50+00:00," The Johnson counter is a digital sequential circuit that cyclically shifts its outputs in a specific pattern. By implementing this circuit, I aimed to create a rotating sequence of 1's, where only one output bit changes at a time.",0,PRAGATI-0102/Johnson-Counter-Day-070-,655379232,Verilog,Johnson-Counter-Day-070-,81,1,2023-06-29 07:20:22+00:00,[],None
73,https://github.com/sunil6309/100daysofverilog.git,2023-06-06 16:30:26+00:00,,1,sunil6309/100daysofverilog,650237598,Verilog,100daysofverilog,44,1,2023-08-02 06:57:20+00:00,[],None
74,https://github.com/RIOSMPW/GreenRio-V2.0.git,2023-06-20 11:11:11+00:00,Open source RISC-V CPU,1,RIOSMPW/GreenRio-V2.0,656155883,Verilog,GreenRio-V2.0,22706,1,2023-12-04 10:32:13+00:00,[],https://api.github.com/licenses/unlicense
75,https://github.com/PawelZieba01/FPGA_WARSHIPS.git,2023-06-14 19:07:44+00:00,Repozytorium na potrzeby zajęć projektowych z przedmiotu Układy Elektroniki Cyfrowej 2 - MTM semestr 4 - 2023,0,PawelZieba01/FPGA_WARSHIPS,653801341,Verilog,FPGA_WARSHIPS,7378,1,2023-08-31 13:02:00+00:00,[],None
76,https://github.com/michalmonday/xohw23-121.git,2023-06-15 10:22:28+00:00,PYNQ wrapper for Flute RISC-V: Anomaly detection oriented runtime monitoring system,0,michalmonday/xohw23-121,654070483,Verilog,xohw23-121,171027,1,2024-03-19 00:14:05+00:00,[],None
77,https://github.com/whb04/RISCV-pipeline-cpu.git,2023-06-15 05:21:11+00:00,,0,whb04/RISCV-pipeline-cpu,653956069,Verilog,RISCV-pipeline-cpu,14,1,2023-06-15 05:23:49+00:00,[],None
78,https://github.com/laishuzhong/LzuCourseResource.git,2023-06-18 04:06:43+00:00,There are some resources for Lzu Student to learn better for your current course,0,laishuzhong/LzuCourseResource,655155767,Verilog,LzuCourseResource,399977,1,2023-06-18 14:13:58+00:00,[],https://api.github.com/licenses/mit
79,https://github.com/hemanthdogga/-Experimentally-determining-the-peak-DDR-bandwidth-of-HLS-FPGA-accelerators.git,2023-06-13 21:05:26+00:00,,0,hemanthdogga/-Experimentally-determining-the-peak-DDR-bandwidth-of-HLS-FPGA-accelerators,653328036,Verilog,-Experimentally-determining-the-peak-DDR-bandwidth-of-HLS-FPGA-accelerators,2097,1,2024-02-14 07:50:20+00:00,[],None
80,https://github.com/SagarSorathiya2002/APB_RTL.git,2023-06-08 15:17:18+00:00,Config files for my GitHub profile.,0,SagarSorathiya2002/APB_RTL,651136818,Verilog,APB_RTL,4,1,2024-02-19 02:42:24+00:00,"['config', 'github-config']",None
81,https://github.com/AEmreEser/Sobel-Edge-Detection-FPGA.git,2023-06-14 09:59:05+00:00,Sobel Edge Detection on Spartan 3E board,0,AEmreEser/Sobel-Edge-Detection-FPGA,653570689,Verilog,Sobel-Edge-Detection-FPGA,318,1,2024-03-20 16:50:13+00:00,"['digital-design', 'fpga', 'image-processing', 'verilog']",None
82,https://github.com/Sarcasticdude/RISC-V-FPGA.git,2023-06-05 18:59:11+00:00,RISC-V (RV32I) Implementation on FPGA using Verilog ,0,Sarcasticdude/RISC-V-FPGA,649842890,Verilog,RISC-V-FPGA,8,1,2023-06-23 05:26:00+00:00,[],None
83,https://github.com/MateusPincho/Bomba-Verilog.git,2023-06-17 14:46:38+00:00,Desenvolvimento de jogo eletrônico utilizando a linguagem verilog e a placa de desenvolvimento Altera DE2,1,MateusPincho/Bomba-Verilog,654991370,Verilog,Bomba-Verilog,5057,1,2023-06-18 15:20:39+00:00,[],None
84,https://github.com/maochiyu1111/miniRV-SoC-Design.git,2023-06-07 05:12:35+00:00,course code for HITSZ Computer Design and Practice (SoC Design),0,maochiyu1111/miniRV-SoC-Design,650448864,Verilog,miniRV-SoC-Design,1612,1,2023-07-17 02:49:07+00:00,[],None
85,https://github.com/Luan-Daniel/verilog-prj.git,2023-06-14 20:05:32+00:00,,0,Luan-Daniel/verilog-prj,653819326,Verilog,verilog-prj,9801,1,2023-08-29 00:21:55+00:00,[],None
86,https://github.com/MYNAMEHOLO/fx_pt_add.git,2023-06-07 13:31:05+00:00,fix point adder by 4 different mode.,0,MYNAMEHOLO/fx_pt_add,650633387,Verilog,fx_pt_add,302,1,2023-09-06 13:41:41+00:00,[],None
87,https://github.com/richa-singh01/vedic_multiplier.git,2023-06-20 07:09:27+00:00,"16x16 Vedic Multiplier with Kogge-Stone Adder and Reversible Gates.This project implements a 16x16 Vedic multiplier using a Kogge-Stone adder for addition and reversible gates for multiplication. The Vedic multiplier is a high-speed, parallel multiplication algorithm based on ancient Indian mathematics.",0,richa-singh01/vedic_multiplier,656054532,Verilog,vedic_multiplier,30,1,2023-10-27 15:55:30+00:00,[],None
88,https://github.com/rahulk29/delay_line_sky130_macros.git,2023-06-05 02:26:04+00:00,,0,rahulk29/delay_line_sky130_macros,649499547,Verilog,delay_line_sky130_macros,665,1,2023-10-28 04:34:13+00:00,[],https://api.github.com/licenses/bsd-3-clause
89,https://github.com/johnforgit/Verilog-Programs-Digital-Lab.git,2023-06-05 15:05:51+00:00,Verilog programs for digital lab experiments,0,johnforgit/Verilog-Programs-Digital-Lab,649756606,Verilog,Verilog-Programs-Digital-Lab,389,1,2023-06-08 11:31:55+00:00,[],https://api.github.com/licenses/gpl-3.0
90,https://github.com/HebaBoudy/AES-encryption-and-decryption.git,2023-06-16 13:37:22+00:00,AES (128-256-192) encryption and decryption algorithms implemented in Verilog programming language designed with a serial interface to read the inputs bit-by-bit over multiple clock cycles following the SPI specification,2,HebaBoudy/AES-encryption-and-decryption,654599065,Verilog,AES-encryption-and-decryption,18,1,2023-06-16 15:01:41+00:00,[],None
91,https://github.com/Gemidge/update_flash.git,2023-06-10 09:15:15+00:00,Update the program of FPGA in a SPI flash,1,Gemidge/update_flash,651844851,Verilog,update_flash,13,1,2024-03-22 09:20:08+00:00,[],None
92,https://github.com/niklasekstrom/a314-1000-gateware.git,2023-06-10 18:33:11+00:00,Gateware for the A314-1000 board,1,niklasekstrom/a314-1000-gateware,651995129,Verilog,a314-1000-gateware,13,1,2023-06-11 21:26:46+00:00,[],None
93,https://github.com/goktugkorkulu/Logic-and-Digital-System-Design-Project.git,2023-06-11 22:36:16+00:00,Sabanci University CS303 Logic and Digital System Design Course Term Project,0,goktugkorkulu/Logic-and-Digital-System-Design-Project,652361159,Verilog,Logic-and-Digital-System-Design-Project,2700,1,2023-06-18 21:35:11+00:00,[],None
94,https://github.com/ronaldofreitas41/OAC-2.git,2023-06-13 22:01:21+00:00,Códigos em verilog implementados durante a disciplina de Organização e arquitetura de computadores 2.,0,ronaldofreitas41/OAC-2,653343400,Verilog,OAC-2,9,1,2023-08-16 14:05:59+00:00,[],None
95,https://github.com/PRAGATI-0102/router_fifo-Day-056-.git,2023-06-04 17:40:39+00:00, A FIFO buffer is a fundamental component often used in digital systems to manage and store data temporarily.,0,PRAGATI-0102/router_fifo-Day-056-,649390711,Verilog,router_fifo-Day-056-,283,1,2023-06-21 05:21:03+00:00,[],None
96,https://github.com/Essenceia/ITCH.git,2023-06-05 05:57:21+00:00,RTL implementation of the ITCH protocol decoder.,3,Essenceia/ITCH,649548768,Verilog,ITCH,2095,1,2023-11-05 17:47:55+00:00,"['hft', 'hft-network', 'rtl', 'totalview', 'totalview-itch', 'verilog']",
97,https://github.com/atharvaagiwal2/HDLBits-solution.git,2023-06-10 08:11:15+00:00,HDLBits is a collection of 180+ circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL),0,atharvaagiwal2/HDLBits-solution,651829052,Verilog,HDLBits-solution,198,1,2023-06-15 09:32:03+00:00,"['digital-design', 'verilog-hdl']",None
98,https://github.com/ksareen123/369-Lab1.git,2023-06-21 03:36:39+00:00,Verilog / C embedded & FPGA application.,0,ksareen123/369-Lab1,656482388,Verilog,369-Lab1,4987,1,2023-06-21 04:02:04+00:00,[],None
99,https://github.com/Peter-Herrmann/obi-lib.git,2023-06-06 23:05:31+00:00,A collection of OBI memory architecture design blocks,0,Peter-Herrmann/obi-lib,650362042,Verilog,obi-lib,49,1,2024-01-14 12:49:27+00:00,[],https://api.github.com/licenses/apache-2.0
100,https://github.com/amir-hossein-shahgholi/CA-CA2.git,2023-06-04 11:58:00+00:00,,0,amir-hossein-shahgholi/CA-CA2,649291572,Verilog,CA-CA2,743,1,2023-07-07 15:21:37+00:00,[],None
101,https://github.com/amir-hossein-shahgholi/CA-CA3.git,2023-06-04 12:08:33+00:00,,0,amir-hossein-shahgholi/CA-CA3,649294380,Verilog,CA-CA3,682,1,2023-07-07 15:21:30+00:00,[],None
102,https://github.com/nango2000/flappybird-verilog.git,2023-06-12 12:30:15+00:00,使用verilog实现的flappybird小游戏,0,nango2000/flappybird-verilog,652609445,Verilog,flappybird-verilog,20511,1,2023-06-12 13:37:22+00:00,[],None
103,https://github.com/efabless/caravel_aes_example.git,2023-06-05 09:39:28+00:00,A user project example for caravel that uses https://github.com/secworks/aes,0,efabless/caravel_aes_example,649627331,Verilog,caravel_aes_example,260442,1,2024-03-26 18:07:11+00:00,[],https://api.github.com/licenses/apache-2.0
104,https://github.com/sh7078/verilog_project.git,2023-06-11 16:36:33+00:00,,0,sh7078/verilog_project,652276846,Verilog,verilog_project,51,1,2023-08-23 17:51:01+00:00,[],None
105,https://github.com/112101011/Signals-and-systems-Designing-24Hr-clock-and-alarm..git,2023-06-06 09:09:11+00:00,,0,112101011/Signals-and-systems-Designing-24Hr-clock-and-alarm.,650067700,Verilog,Signals-and-systems-Designing-24Hr-clock-and-alarm.,1228,1,2023-07-09 06:26:39+00:00,[],None
106,https://github.com/BHa2R00/fp_gen.git,2023-06-12 06:46:21+00:00,Generator of synthesizable float point operators in Verilog HDL,0,BHa2R00/fp_gen,652477869,Verilog,fp_gen,147,1,2024-04-01 10:42:48+00:00,[],https://api.github.com/licenses/bsd-3-clause
107,https://github.com/rodrigorcz/ProjetoSistemasDigitais_SEL0628.git,2023-06-20 01:03:16+00:00,Repositório utilizado para a hospedagem dos arquivos e codigos utilizados no projeto final da disciplina de Sistemas Digitais (SEL0628) cursada no primeiro semestre de 2023.,0,rodrigorcz/ProjetoSistemasDigitais_SEL0628,655950967,Verilog,ProjetoSistemasDigitais_SEL0628,1582,1,2023-08-26 19:18:31+00:00,[],None
108,https://github.com/1111394/Digital-ic.git,2023-06-16 12:46:24+00:00,This is a digital integrated circuit design process for simple processors,0,1111394/Digital-ic,654579673,Verilog,Digital-ic,19,1,2023-06-16 13:36:49+00:00,[],https://api.github.com/licenses/gpl-3.0
109,https://github.com/Plutoisy/8_and_16_point_fft.git,2023-06-12 05:34:43+00:00,8_and_16_point_fft,0,Plutoisy/8_and_16_point_fft,652452512,Verilog,8_and_16_point_fft,634,1,2023-06-12 05:50:42+00:00,[],None
110,https://github.com/ARJinturkar/Convolution-encoder-and-Viterbi-Decoder.git,2023-06-15 09:47:18+00:00,,0,ARJinturkar/Convolution-encoder-and-Viterbi-Decoder,654056523,Verilog,Convolution-encoder-and-Viterbi-Decoder,218,1,2023-08-31 10:34:15+00:00,[],None
111,https://github.com/farid03/circuit_design.git,2023-06-10 21:17:52+00:00,,0,farid03/circuit_design,652027860,Verilog,circuit_design,220,1,2023-06-11 08:57:32+00:00,[],None
112,https://github.com/zzhaire/31SinglePeriodMipsCpu.git,2023-06-10 15:46:11+00:00,31条单周期指令cpu,0,zzhaire/31SinglePeriodMipsCpu,651951898,Verilog,31SinglePeriodMipsCpu,24358,1,2023-10-17 02:09:23+00:00,[],None
113,https://github.com/VELIDIPRADEEPKUMAR/-Low-Memory-Onboard-Convolution-Engine-using-verilog-.git,2023-06-06 05:15:56+00:00,,0,VELIDIPRADEEPKUMAR/-Low-Memory-Onboard-Convolution-Engine-using-verilog-,649992608,Verilog,-Low-Memory-Onboard-Convolution-Engine-using-verilog-,25,1,2024-02-15 06:23:18+00:00,[],None
114,https://github.com/AnjPR/iVerilog-ktu.git,2023-06-18 15:54:35+00:00,Icarus Verilog programs for S4 Digital Lab KTU,0,AnjPR/iVerilog-ktu,655341511,Verilog,iVerilog-ktu,51,1,2024-03-19 16:52:28+00:00,[],None
115,https://github.com/STARS-Design-Track-2023/synthsurgeons.git,2023-06-20 12:26:50+00:00,Synth Surgeons Team Synthesizer and Sound Generator HDL Project,0,STARS-Design-Track-2023/synthsurgeons,656185309,Verilog,synthsurgeons,1338,1,2023-06-30 19:16:39+00:00,[],
116,https://github.com/PundlikAnantNayak/4x4-Noc-Router-Mesh.git,2023-06-19 12:24:40+00:00,,0,PundlikAnantNayak/4x4-Noc-Router-Mesh,655700870,Verilog,4x4-Noc-Router-Mesh,6,1,2023-09-10 08:26:56+00:00,[],None
117,https://github.com/Ethereal1679/GreedySnake_base_on_LEDArray.git,2023-06-05 14:10:15+00:00,"Many projects are based on VGA or other peripheral, so owing to my hand-by FPGA device and 5*7 LED arrays, I improve the algorithm of it, so u can easily use it for many parts",0,Ethereal1679/GreedySnake_base_on_LEDArray,649732437,Verilog,GreedySnake_base_on_LEDArray,84,1,2023-06-05 14:21:54+00:00,[],https://api.github.com/licenses/gpl-3.0
118,https://github.com/Wangyxht/NUAA_Single_Cycle_Processor.git,2023-06-06 14:15:17+00:00,南京航空航天大学计算机组成原理实验——单周期CPU设计,0,Wangyxht/NUAA_Single_Cycle_Processor,650182418,Verilog,NUAA_Single_Cycle_Processor,1799,1,2024-01-27 10:59:22+00:00,[],None
119,https://github.com/robot-acceleration/rbd-accelerator-harness.git,2023-06-19 11:06:22+00:00,Build+simulation harness for RoboShape code generator.,0,robot-acceleration/rbd-accelerator-harness,655670138,Verilog,rbd-accelerator-harness,518,1,2024-01-03 17:21:52+00:00,[],https://api.github.com/licenses/mit
120,https://github.com/Urvesh2510/UART.git,2023-06-06 12:40:35+00:00,UART is one of the most used device-to-device communication protocols.  UART is a hardware communication protocol that uses asynchronous serial communication with configurable speed. ,0,Urvesh2510/UART,650144163,Verilog,UART,3,1,2023-12-11 06:41:16+00:00,[],None
121,https://github.com/visvaldas01/functional-schematics-2.git,2023-06-09 17:27:37+00:00,"Functional schematics, LW 2",0,visvaldas01/functional-schematics-2,651635089,Verilog,functional-schematics-2,12,1,2023-06-22 18:28:47+00:00,[],None
122,https://github.com/Eason-Kuo/NCTU_ICLAB_2023_Spring.git,2023-06-08 04:54:43+00:00,,0,Eason-Kuo/NCTU_ICLAB_2023_Spring,650913719,Verilog,NCTU_ICLAB_2023_Spring,13975,1,2023-10-13 07:24:21+00:00,[],None
123,https://github.com/saikumargadde2807/HDLBITS_solutions.git,2023-06-19 11:41:30+00:00,This is a repository containing solutions to the problem statements given in HDL Bits website.,0,saikumargadde2807/HDLBITS_solutions,655683811,Verilog,HDLBITS_solutions,58,1,2023-08-08 12:05:28+00:00,"['digital-electronics', 'verilog-hdl']",None
124,https://github.com/flare-sandy/SoC_project.git,2023-06-15 01:50:11+00:00,self-attention acceleration,0,flare-sandy/SoC_project,653901083,Verilog,SoC_project,231,1,2023-06-25 14:29:55+00:00,[],None
125,https://github.com/RIOSMPW/GreenRio-V1.0.git,2023-06-20 10:13:57+00:00,Open source RISC-V CPU,1,RIOSMPW/GreenRio-V1.0,656133898,Verilog,GreenRio-V1.0,306862,1,2023-12-04 10:33:43+00:00,[],https://api.github.com/licenses/apache-2.0
126,https://github.com/Sevenqi7/ysyx_22040814.git,2023-06-11 19:05:27+00:00,,0,Sevenqi7/ysyx_22040814,652316591,Verilog,ysyx_22040814,8469,1,2023-12-07 16:09:16+00:00,[],None
127,https://github.com/Alan123alan/hardware.git,2023-06-06 00:16:21+00:00,,0,Alan123alan/hardware,649924708,Verilog,hardware,114,0,2023-06-06 00:19:58+00:00,[],None
128,https://github.com/S1rEBrum/step_motor_controller.git,2023-06-06 07:52:10+00:00,Step Motor Controller In Verilog,0,S1rEBrum/step_motor_controller,650039930,Verilog,step_motor_controller,1478,0,2023-06-06 17:06:01+00:00,[],None
129,https://github.com/2wodms/fifo.git,2023-06-04 09:02:17+00:00,for hojjai,0,2wodms/fifo,649247788,Verilog,fifo,2,0,2023-06-04 09:10:17+00:00,[],None
130,https://github.com/imranmd9018/ALU.git,2023-06-05 13:48:04+00:00,,0,imranmd9018/ALU,649722589,Verilog,ALU,35,0,2023-06-05 17:00:30+00:00,[],None
131,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-13-SR-LATCH.git,2023-06-09 13:47:33+00:00,,0,rajitha0119/100-DAYS-OF-RTL-DAY-13-SR-LATCH,651552240,Verilog,100-DAYS-OF-RTL-DAY-13-SR-LATCH,286,0,2023-06-09 13:50:30+00:00,[],None
132,https://github.com/danielforever/RISC_Vesp.git,2023-06-21 19:23:19+00:00,,0,danielforever/RISC_Vesp,656852729,Verilog,RISC_Vesp,116,0,2023-06-21 19:25:45+00:00,[],None
133,https://github.com/tzuwen0925/RISC_16-Bit-Single-Cycle-CPU.git,2023-06-20 02:07:13+00:00,,0,tzuwen0925/RISC_16-Bit-Single-Cycle-CPU,655966586,Verilog,RISC_16-Bit-Single-Cycle-CPU,411,0,2023-06-20 02:07:22+00:00,[],None
134,https://github.com/Yasara-Hasini/32-bit-RISCV-Processor.git,2023-06-20 17:18:28+00:00,,0,Yasara-Hasini/32-bit-RISCV-Processor,656307129,Verilog,32-bit-RISCV-Processor,1040,0,2023-06-20 17:18:45+00:00,[],None
135,https://github.com/WazaAbdulkadir/Direct-Mapped-Cache.git,2023-06-18 13:02:18+00:00,,0,WazaAbdulkadir/Direct-Mapped-Cache,655286809,Verilog,Direct-Mapped-Cache,8,0,2023-06-18 13:03:02+00:00,[],None
136,https://github.com/vbyash/FIFO_Memory.git,2023-06-17 09:54:26+00:00,,0,vbyash/FIFO_Memory,654909446,Verilog,FIFO_Memory,152,0,2023-06-17 10:05:57+00:00,[],None
137,https://github.com/ambroseling/ARM-Processor.git,2023-06-19 06:23:10+00:00,,0,ambroseling/ARM-Processor,655553978,Verilog,ARM-Processor,10,0,2023-06-19 06:24:43+00:00,[],None
138,https://github.com/sprsr/boolean.git,2023-06-18 22:30:11+00:00,Common Modules for Boolean Logic,0,sprsr/boolean,655440247,Verilog,boolean,4,0,2023-06-18 23:41:11+00:00,[],None
139,https://github.com/LucasHJesus/Elementos-de-sistemas-computacionais.git,2023-06-15 18:17:35+00:00,Repositório da matéria de sistemas computacionais,0,LucasHJesus/Elementos-de-sistemas-computacionais,654258828,Verilog,Elementos-de-sistemas-computacionais,3255,0,2023-06-15 18:44:05+00:00,[],None
140,https://github.com/F64081169/NCKU_DIC_2023.git,2023-06-15 05:32:23+00:00,,0,F64081169/NCKU_DIC_2023,653959246,Verilog,NCKU_DIC_2023,5933,0,2023-06-15 05:38:07+00:00,[],None
141,https://github.com/Disat/helloFPGA.git,2023-06-19 01:13:03+00:00,the steps of learning  Digital Logic Design and FPGA,0,Disat/helloFPGA,655470054,Verilog,helloFPGA,8,0,2023-06-19 08:18:15+00:00,[],None
142,https://github.com/DaliaEl-Sayed/CSE620_ASU_Advanced_CO_Assignment_DFT.git,2023-06-13 00:20:40+00:00,,0,DaliaEl-Sayed/CSE620_ASU_Advanced_CO_Assignment_DFT,652862095,Verilog,CSE620_ASU_Advanced_CO_Assignment_DFT,514,0,2023-06-13 00:20:51+00:00,[],None
143,https://github.com/vendraDp/AES_Vendra_Durgaprasad-.git,2023-06-14 11:25:01+00:00,,0,vendraDp/AES_Vendra_Durgaprasad-,653606584,Verilog,AES_Vendra_Durgaprasad-,390,0,2023-06-14 11:32:42+00:00,[],None
144,https://github.com/yaryaja/y86_Processor_verilog_design.git,2023-06-08 04:26:24+00:00,,0,yaryaja/y86_Processor_verilog_design,650906804,Verilog,y86_Processor_verilog_design,184,0,2023-06-08 04:31:20+00:00,[],None
145,https://github.com/krystRe/ParityGenerator.git,2023-06-07 08:11:14+00:00,,0,krystRe/ParityGenerator,650509002,Verilog,ParityGenerator,0,0,2023-06-07 08:43:55+00:00,[],None
146,https://github.com/yyywwa/RISC_V_CPU_DEMO.git,2023-06-05 05:57:43+00:00,,0,yyywwa/RISC_V_CPU_DEMO,649548873,Verilog,RISC_V_CPU_DEMO,1788,0,2023-11-05 07:36:31+00:00,[],None
147,https://github.com/Qertile/NAND-Flash-Controller.git,2023-06-14 03:15:55+00:00,,0,Qertile/NAND-Flash-Controller,653427050,Verilog,NAND-Flash-Controller,1029,0,2023-06-14 03:25:31+00:00,[],https://api.github.com/licenses/gpl-3.0
148,https://github.com/nitheeshgowdasm/risc_v.git,2023-06-12 06:29:09+00:00,,0,nitheeshgowdasm/risc_v,652471953,Verilog,risc_v,5,0,2023-06-12 07:05:54+00:00,[],None
149,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-17.git,2023-06-14 04:25:25+00:00,T FLIPFLOP,0,rajitha0119/100-DAYS-OF-RTL-DAY-17,653445542,Verilog,100-DAYS-OF-RTL-DAY-17,225,0,2023-06-14 04:28:53+00:00,[],None
150,https://github.com/htkddt/Encoder_Verilog.git,2023-06-11 05:48:58+00:00,,0,htkddt/Encoder_Verilog,652110731,Verilog,Encoder_Verilog,571,0,2023-06-11 05:50:08+00:00,[],None
151,https://github.com/neha-sawant03/N-Bit-Multiplier-Using-Verilog.git,2023-06-12 08:55:57+00:00,,0,neha-sawant03/N-Bit-Multiplier-Using-Verilog,652527991,Verilog,N-Bit-Multiplier-Using-Verilog,723,0,2023-06-12 08:58:34+00:00,[],None
152,https://github.com/Dhruva-Sahani/16-1MUX.git,2023-06-13 07:00:55+00:00,,0,Dhruva-Sahani/16-1MUX,652974949,Verilog,16-1MUX,1200,0,2023-06-13 07:03:17+00:00,[],None
153,https://github.com/devchadha-jmi/Design-of-Router-1x3.git,2023-06-13 17:01:47+00:00,,0,devchadha-jmi/Design-of-Router-1x3,653239341,Verilog,Design-of-Router-1x3,1606,0,2023-08-03 18:42:29+00:00,[],None
154,https://github.com/NipunDharmarathne/8-Bit-Single-Cycle-Processor.git,2023-06-13 18:02:51+00:00,,1,NipunDharmarathne/8-Bit-Single-Cycle-Processor,653264152,Verilog,8-Bit-Single-Cycle-Processor,1545,0,2023-06-13 18:05:52+00:00,[],None
155,https://github.com/aidancapaldi/arm-processor.git,2023-06-12 15:38:38+00:00,This is a Verilog implementation of a 5-stage CPU pipeline which uses the ARM LEGV8 instruction set. ,0,aidancapaldi/arm-processor,652691523,Verilog,arm-processor,2280,0,2023-11-15 19:08:35+00:00,[],None
156,https://github.com/danielyu925/Trapezoid_Randering_Engine.git,2023-06-12 03:25:22+00:00,,0,danielyu925/Trapezoid_Randering_Engine,652420389,Verilog,Trapezoid_Randering_Engine,1054,0,2023-07-05 03:36:17+00:00,[],None
157,https://github.com/calint/riscv.git,2023-06-11 06:36:48+00:00,experiments implementing a risc-v cpu to gain experience with verilog and minimalistic cpu design,0,calint/riscv,652120430,Verilog,riscv,942,0,2023-08-07 14:41:22+00:00,"['cmod-s7', 'cpu', 'fpga', 'iverilog', 'riscv32i', 'verilog', 'vivado', 'risc-v']",None
158,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-11.git,2023-06-07 14:54:03+00:00,4 BIT CARRY LOOK AHEAD ADDER,0,rajitha0119/100-DAYS-OF-RTL-DAY-11,650669572,Verilog,100-DAYS-OF-RTL-DAY-11,318,0,2023-06-07 14:55:31+00:00,[],None
159,https://github.com/sushakam/cocotb_backup.git,2023-06-08 06:46:57+00:00,,0,sushakam/cocotb_backup,650946931,Verilog,cocotb_backup,44,0,2023-06-08 06:51:23+00:00,[],None
160,https://github.com/wngxirui/calendar.git,2023-06-09 05:51:40+00:00,,0,wngxirui/calendar,651381706,Verilog,calendar,1220,0,2023-06-09 06:49:12+00:00,[],None
161,https://github.com/Ninhvt/Verilog.git,2023-06-09 09:59:30+00:00,,0,Ninhvt/Verilog,651470430,Verilog,Verilog,573,0,2023-06-10 15:31:42+00:00,[],None
162,https://github.com/Co1dmountain/Sdram_Controler_pro.git,2023-06-08 07:56:23+00:00,Sdram_Controler_pro,0,Co1dmountain/Sdram_Controler_pro,650971108,Verilog,Sdram_Controler_pro,2069,0,2023-06-09 14:24:23+00:00,[],None
163,https://github.com/gavaskark/caravel1.git,2023-06-10 09:41:13+00:00,,0,gavaskark/caravel1,651852056,Verilog,caravel1,41725,0,2023-06-10 09:41:46+00:00,[],https://api.github.com/licenses/apache-2.0
164,https://github.com/MirceaTT8/BoothVerilog.git,2023-06-05 14:09:21+00:00,,0,MirceaTT8/BoothVerilog,649732030,Verilog,BoothVerilog,898,0,2023-06-05 14:11:12+00:00,[],None
165,https://github.com/Kishok-S/Improvised_Exploring_Device_Vision.git,2023-06-05 13:11:35+00:00,Vision Section for 2023 Balancing Rover Project,0,Kishok-S/Improvised_Exploring_Device_Vision,649707530,Verilog,Improvised_Exploring_Device_Vision,8,0,2023-06-05 13:45:16+00:00,[],None
166,https://github.com/boranunal/triangles-vs.-circles.git,2023-06-14 13:55:21+00:00,Game designed in verilog hdl to be played on fpga board. METU EE314 Term Project 2022s term.,0,boranunal/triangles-vs.-circles,653672501,Verilog,triangles-vs.-circles,4,0,2023-06-14 13:56:42+00:00,[],None
167,https://github.com/yasmiinezaki/FIFO_Synchronizer.git,2023-06-13 08:05:13+00:00,,0,yasmiinezaki/FIFO_Synchronizer,652999178,Verilog,FIFO_Synchronizer,4,0,2023-06-13 08:10:19+00:00,[],None
168,https://github.com/cidoca/MAX7219-LEDS.git,2023-06-13 17:43:00+00:00,8-Digit LED Display driver for FPGA,0,cidoca/MAX7219-LEDS,653256481,Verilog,MAX7219-LEDS,109,0,2023-06-14 20:24:14+00:00,"['debug', 'fpga', 'spi', 'verilog']",https://api.github.com/licenses/gpl-3.0
169,https://github.com/ellen-wood/caravel_user_project_final_mixed_signal_top_OLD.git,2023-06-14 09:20:17+00:00,,0,ellen-wood/caravel_user_project_final_mixed_signal_top_OLD,653554185,Verilog,caravel_user_project_final_mixed_signal_top_OLD,45152,0,2023-09-14 08:44:32+00:00,[],https://api.github.com/licenses/apache-2.0
170,https://github.com/JJJOSH/FPGA-7-Segment-Display.git,2023-06-14 10:22:58+00:00,,0,JJJOSH/FPGA-7-Segment-Display,653581356,Verilog,FPGA-7-Segment-Display,29884,0,2023-06-18 23:42:13+00:00,[],None
171,https://github.com/ericjessee/sm83-fpga.git,2023-06-14 01:25:15+00:00,An attempt at creating an rtl simulation of the original gameboy cpu,0,ericjessee/sm83-fpga,653395971,Verilog,sm83-fpga,4296,0,2023-06-23 22:45:57+00:00,[],None
172,https://github.com/jeffdi/my_new_project.git,2023-06-14 20:30:46+00:00,,0,jeffdi/my_new_project,653827240,Verilog,my_new_project,35283,0,2023-06-14 20:31:38+00:00,[],https://api.github.com/licenses/apache-2.0
173,https://github.com/ZaniAndrei/relogioVerilog.git,2023-06-12 14:56:51+00:00,,0,ZaniAndrei/relogioVerilog,652672811,Verilog,relogioVerilog,0,0,2023-06-19 14:06:23+00:00,[],None
174,https://github.com/yashwant4756/Traffic_Light_Controller.git,2023-06-14 14:34:26+00:00,,0,yashwant4756/Traffic_Light_Controller,653693090,Verilog,Traffic_Light_Controller,2,0,2023-06-14 14:46:08+00:00,[],https://api.github.com/licenses/mit
175,https://github.com/cmxuu/NCTU-DCD-2021.git,2023-06-15 13:50:57+00:00,,0,cmxuu/NCTU-DCD-2021,654153410,Verilog,NCTU-DCD-2021,8,0,2023-06-15 13:51:03+00:00,[],None
176,https://github.com/9389lalit/Ichip_ps1_ALU.git,2023-06-20 14:38:38+00:00,,0,9389lalit/Ichip_ps1_ALU,656242168,Verilog,Ichip_ps1_ALU,292,0,2023-07-20 16:48:23+00:00,[],None
177,https://github.com/erkmenx/RISCV-Project.git,2023-06-19 18:39:04+00:00,These are the RTL of our RISC-V core,0,erkmenx/RISCV-Project,655853947,Verilog,RISCV-Project,2229,0,2023-06-19 18:40:30+00:00,[],None
178,https://github.com/GeekyDev2002DG/PWM_shift_register_using_verilog.git,2023-06-19 19:25:14+00:00,Here we create PWM shift register using Verilog,0,GeekyDev2002DG/PWM_shift_register_using_verilog,655868956,Verilog,PWM_shift_register_using_verilog,5,0,2023-06-20 07:06:17+00:00,[],https://api.github.com/licenses/mit
179,https://github.com/ThreeMonth03/Computer-Organization.git,2023-06-11 12:46:24+00:00,,0,ThreeMonth03/Computer-Organization,652209292,Verilog,Computer-Organization,6718,0,2023-06-11 12:53:31+00:00,[],None
180,https://github.com/Hotwater17/CortexM0-Core-EE511.git,2023-06-20 07:32:38+00:00,,0,Hotwater17/CortexM0-Core-EE511,656063862,Verilog,CortexM0-Core-EE511,511,0,2023-06-20 07:52:55+00:00,[],None
181,https://github.com/rudrajyotiroy/Karatsuba_Multiplier.git,2023-06-11 06:40:39+00:00,,0,rudrajyotiroy/Karatsuba_Multiplier,652121265,Verilog,Karatsuba_Multiplier,2787,0,2023-06-11 06:40:49+00:00,[],None
182,https://github.com/ANKITASO/ankita.git,2023-06-11 10:53:53+00:00,,0,ANKITASO/ankita,652180836,Verilog,ankita,15,0,2023-06-15 07:12:07+00:00,[],None
183,https://github.com/KJLdefeated/NYCU_Computer_Organization.git,2023-06-16 06:37:25+00:00,,0,KJLdefeated/NYCU_Computer_Organization,654446603,Verilog,NYCU_Computer_Organization,51758,0,2023-06-16 06:43:56+00:00,[],None
184,https://github.com/qinweizhang2333/ee2rovercamera.git,2023-06-16 16:30:17+00:00,,0,qinweizhang2333/ee2rovercamera,654664670,Verilog,ee2rovercamera,81942,0,2023-06-18 15:07:05+00:00,[],None
185,https://github.com/Yuta1004/GenControllerV.git,2023-06-19 06:15:25+00:00,AXIバス経由で回路を制御するための中間回路を生成するプログラム（Rust -> Verilog/AXI4-Lite）,0,Yuta1004/GenControllerV,655551406,Verilog,GenControllerV,16,0,2023-06-21 12:03:55+00:00,[],None
186,https://github.com/Awesama-T/Gate_Driver_Controller.git,2023-06-11 18:39:13+00:00,FPGA-based gate driver for dead-time insertion with an independent PWM source and an embedded sigma-delta ADC,0,Awesama-T/Gate_Driver_Controller,652309860,Verilog,Gate_Driver_Controller,4937,0,2023-12-14 17:45:58+00:00,[],None
187,https://github.com/AjinkyaGY21/Single-Precision-Floating-Point-Adder-Subtractor-Verilog.git,2023-06-14 15:50:36+00:00,,0,AjinkyaGY21/Single-Precision-Floating-Point-Adder-Subtractor-Verilog,653727641,Verilog,Single-Precision-Floating-Point-Adder-Subtractor-Verilog,1134,0,2023-06-14 16:18:50+00:00,[],None
188,https://github.com/STARS-Design-Track-2023/Setup.git,2023-06-11 21:19:48+00:00,Installs skypdk 130A,0,STARS-Design-Track-2023/Setup,652346950,Verilog,Setup,2260,0,2023-06-12 12:27:54+00:00,[],None
189,https://github.com/htkddt/CNC_Verilog.git,2023-06-11 05:53:26+00:00,,0,htkddt/CNC_Verilog,652111623,Verilog,CNC_Verilog,752,0,2023-06-11 05:55:24+00:00,[],None
190,https://github.com/spiraloo/CSE-Bubble-Processor.git,2023-06-10 06:18:37+00:00,Processor from scratch using Verilog and MIPS,1,spiraloo/CSE-Bubble-Processor,651801552,Verilog,CSE-Bubble-Processor,360,0,2023-06-10 07:14:17+00:00,[],None
191,https://github.com/nicedayd/yu.git,2023-06-10 13:43:23+00:00,,0,nicedayd/yu,651916825,Verilog,yu,41731,0,2023-06-10 13:44:06+00:00,[],https://api.github.com/licenses/apache-2.0
192,https://github.com/anjelogana/7Segment-Counter.git,2023-06-11 01:47:55+00:00,"Inspired by Nandland.com, this uses 7-segment-display, and switches to count from 0-9 using verilog.",0,anjelogana/7Segment-Counter,652070331,Verilog,7Segment-Counter,4,0,2023-06-11 01:48:41+00:00,[],None
193,https://github.com/mariamrakka/updown_counter_openlane.git,2023-06-12 23:58:27+00:00,,0,mariamrakka/updown_counter_openlane,652856911,Verilog,updown_counter_openlane,235876,0,2023-06-12 23:59:10+00:00,[],https://api.github.com/licenses/apache-2.0
194,https://github.com/oriod-malo/MyVerilogLibrary.git,2023-06-13 09:27:26+00:00,My Library of Verilog Modules and Functions,0,oriod-malo/MyVerilogLibrary,653033039,Verilog,MyVerilogLibrary,188,0,2023-06-13 09:29:55+00:00,[],None
195,https://github.com/MagusDev/Digital-Logic-Circuits.git,2023-06-17 14:45:17+00:00,Digital Logic Circuits course projects,0,MagusDev/Digital-Logic-Circuits,654990947,Verilog,Digital-Logic-Circuits,7594,0,2023-06-17 14:48:57+00:00,[],None
196,https://github.com/ShubhamDas13/HDL_Bits_Solutions.git,2023-06-17 15:43:41+00:00,,0,ShubhamDas13/HDL_Bits_Solutions,655008438,Verilog,HDL_Bits_Solutions,7,0,2023-06-17 15:45:19+00:00,[],None
197,https://github.com/S1rEBrum/multi_cycle_processor.git,2023-06-17 15:21:13+00:00,This is the multi-cycle processor simulation using Verilog.,0,S1rEBrum/multi_cycle_processor,655001912,Verilog,multi_cycle_processor,14,0,2023-06-17 15:22:24+00:00,[],None
198,https://github.com/SyedMIrtazaHyder/Basic-Verilog.git,2023-06-20 16:24:36+00:00,Few Verilog Programs I had wrote for EC-220 Computer System Architecture,0,SyedMIrtazaHyder/Basic-Verilog,656286180,Verilog,Basic-Verilog,12,0,2023-09-30 16:45:00+00:00,"['dld', 'single-cycle-processor', 'verilog']",None
199,https://github.com/swrp97/Verilog-Projects.git,2023-06-20 10:28:57+00:00,,0,swrp97/Verilog-Projects,656139601,Verilog,Verilog-Projects,298,0,2023-06-20 10:29:06+00:00,[],None
200,https://github.com/ronnygranados/SYNCH.git,2023-06-18 09:08:45+00:00,,0,ronnygranados/SYNCH,655223521,Verilog,SYNCH,3,0,2023-06-18 09:38:52+00:00,[],None
201,https://github.com/Dhruva-Sahani/VendingMachineProj.git,2023-06-13 06:41:37+00:00,,0,Dhruva-Sahani/VendingMachineProj,652967914,Verilog,VendingMachineProj,254,0,2023-06-13 06:46:46+00:00,[],None
202,https://github.com/curious-harshit/Basys-3-7-Segment-Counter.git,2023-06-13 17:35:54+00:00,A BCD counter for Basys-3 Board with 4 7 Segment Display. The code consists of 2 sub modules: One for slow clock generation and one for BCD counting. No modulus operator has been used in the code.,0,curious-harshit/Basys-3-7-Segment-Counter,653253638,Verilog,Basys-3-7-Segment-Counter,4,0,2023-06-13 17:40:55+00:00,[],None
203,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-16.git,2023-06-12 12:46:07+00:00,D FLIOFLOP,0,rajitha0119/100-DAYS-OF-RTL-DAY-16,652615763,Verilog,100-DAYS-OF-RTL-DAY-16,295,0,2023-06-12 12:48:45+00:00,[],None
204,https://github.com/shreyas0770/TCL.git,2023-06-14 17:36:41+00:00,,0,shreyas0770/TCL,653768129,Verilog,TCL,159,0,2023-06-20 18:20:24+00:00,[],None
205,https://github.com/parkerluxu/RePlAce.git,2023-06-05 07:48:14+00:00,,0,parkerluxu/RePlAce,649585646,Verilog,RePlAce,67589,0,2023-06-06 04:19:20+00:00,[],https://api.github.com/licenses/bsd-3-clause
206,https://github.com/AhmedAbdelaal2001/Advanced-Encryption-Standard.git,2023-06-05 17:54:04+00:00,"A full hardware implementation of the AES using Verilog, supporting SPI communication between all modules.",1,AhmedAbdelaal2001/Advanced-Encryption-Standard,649819506,Verilog,Advanced-Encryption-Standard,23,0,2023-06-05 17:59:20+00:00,"['aes-encryption', 'cryptography', 'fpga-soc', 'sequential-circuits', 'spi', 'verilog-hdl']",None
207,https://github.com/Megna1703/Verilog-codes-.git,2023-06-07 15:19:20+00:00,,0,Megna1703/Verilog-codes-,650680648,Verilog,Verilog-codes-,3,0,2023-06-07 15:28:06+00:00,[],None
208,https://github.com/TCLaurentiu/cpu.git,2023-06-09 20:06:21+00:00,RISC CPU,0,TCLaurentiu/cpu,651683172,Verilog,cpu,319,0,2023-06-09 20:06:47+00:00,[],None
209,https://github.com/Kaushik0468/MIPS-Processor.git,2023-06-07 08:15:11+00:00,,0,Kaushik0468/MIPS-Processor,650510560,Verilog,MIPS-Processor,14986,0,2023-07-21 14:58:27+00:00,[],https://api.github.com/licenses/bsd-3-clause
210,https://github.com/xjh2000/TemperatureCipher.git,2023-06-06 07:17:31+00:00,,0,xjh2000/TemperatureCipher,650028100,Verilog,TemperatureCipher,10870,0,2023-07-04 02:03:25+00:00,[],https://api.github.com/licenses/apache-2.0
211,https://github.com/akashsaraswatt/codess.git,2023-06-12 11:58:12+00:00,,0,akashsaraswatt/codess,652597211,Verilog,codess,2488,0,2023-07-09 17:52:59+00:00,[],None
212,https://github.com/AmirEfi/Digital-Logic-Lab.git,2023-06-07 13:11:35+00:00,Digital Logic Laboratory course - Spring 2022,0,AmirEfi/Digital-Logic-Lab,650625132,Verilog,Digital-Logic-Lab,24,0,2023-06-07 13:20:03+00:00,[],None
213,https://github.com/YZchen3467/HDLbits.git,2023-06-08 05:49:17+00:00,,0,YZchen3467/HDLbits,650928496,Verilog,HDLbits,18,0,2023-06-08 05:50:36+00:00,[],None
214,https://github.com/CaseyHackerMan/Temple-Dash.git,2023-06-15 08:50:00+00:00,"A simplified clone of the classic app ""Temple Run"" written in SystemVerilog for the DE1_SoC",0,CaseyHackerMan/Temple-Dash,654033002,Verilog,Temple-Dash,18,0,2023-06-15 08:52:04+00:00,[],None
215,https://github.com/EliasFChaves/ProjetoSistemasDigitais.git,2023-06-16 18:23:30+00:00,Desenvolvimento do trabalho da N2 de ELTD05/ELT15,0,EliasFChaves/ProjetoSistemasDigitais,654701715,Verilog,ProjetoSistemasDigitais,87670,0,2023-06-16 18:30:29+00:00,[],None
216,https://github.com/rperryA342/asic_dtmf_top.git,2023-06-14 20:31:10+00:00,,0,rperryA342/asic_dtmf_top,653827343,Verilog,asic_dtmf_top,35283,0,2023-06-14 20:32:03+00:00,[],https://api.github.com/licenses/apache-2.0
217,https://github.com/paggeo/chiselvlsi.git,2023-06-17 17:07:29+00:00,,0,paggeo/chiselvlsi,655031945,Verilog,chiselvlsi,491,0,2023-06-17 17:08:41+00:00,[],None
218,https://github.com/julianamitie/RISCV_FloatingPoint.git,2023-06-20 18:03:03+00:00,,1,julianamitie/RISCV_FloatingPoint,656324140,Verilog,RISCV_FloatingPoint,59,0,2023-06-20 18:21:48+00:00,[],None
219,https://github.com/AutoCONFIG/verilog_washer.git,2023-06-19 00:46:32+00:00,The realization of washing machine controller with verilog,0,AutoCONFIG/verilog_washer,655464612,Verilog,verilog_washer,24,0,2023-06-19 00:48:20+00:00,[],https://api.github.com/licenses/gpl-2.0
220,https://github.com/yliu921/open_silicon.git,2023-06-18 03:50:39+00:00,,0,yliu921/open_silicon,655152717,Verilog,open_silicon,248999,0,2023-06-18 03:51:24+00:00,[],https://api.github.com/licenses/apache-2.0
221,https://github.com/nicedayd/feng.git,2023-06-18 02:52:32+00:00,,0,nicedayd/feng,655141782,Verilog,feng,35284,0,2023-06-18 02:53:25+00:00,[],https://api.github.com/licenses/apache-2.0
222,https://github.com/anandsime/UART.git,2023-06-21 03:48:59+00:00,,0,anandsime/UART,656485938,Verilog,UART,2,0,2023-06-21 03:49:40+00:00,[],None
223,https://github.com/nadabadawi/spm_caravel_project.git,2023-06-08 21:15:17+00:00,,0,nadabadawi/spm_caravel_project,651255514,Verilog,spm_caravel_project,41725,0,2023-06-08 21:16:02+00:00,[],https://api.github.com/licenses/apache-2.0
224,https://github.com/usama-qadoos/32-Bit-MicroProcessor-Design-Using-FPGA.git,2023-06-12 10:14:43+00:00,32-bit Microprocessor design with efficient instruction execution and register handling.,0,usama-qadoos/32-Bit-MicroProcessor-Design-Using-FPGA,652559122,Verilog,32-Bit-MicroProcessor-Design-Using-FPGA,45,0,2023-06-12 10:33:29+00:00,[],None
225,https://github.com/neha-sawant03/Washing-Machine-Using-Verilog.git,2023-06-12 06:39:08+00:00,,0,neha-sawant03/Washing-Machine-Using-Verilog,652475350,Verilog,Washing-Machine-Using-Verilog,476,0,2023-06-12 06:42:24+00:00,[],None
226,https://github.com/Youssefhassan1717/Virtual-Memory-Using-Verilog.git,2023-06-12 20:20:47+00:00,,0,Youssefhassan1717/Virtual-Memory-Using-Verilog,652797075,Verilog,Virtual-Memory-Using-Verilog,3279,0,2023-06-12 20:34:13+00:00,[],None
227,https://github.com/YZchen3467/NYCU_ic_lab.git,2023-06-08 05:59:58+00:00,,0,YZchen3467/NYCU_ic_lab,650931790,Verilog,NYCU_ic_lab,6238,0,2023-06-08 06:02:20+00:00,[],None
228,https://github.com/htkddt/Ultrasonic_Verilog.git,2023-06-11 05:51:45+00:00,,0,htkddt/Ultrasonic_Verilog,652111303,Verilog,Ultrasonic_Verilog,412,0,2023-06-11 05:53:03+00:00,[],None
229,https://github.com/mwael2002/4-bit-ALU-semi-and-full-custom-implementation.git,2023-06-11 14:13:42+00:00,,0,mwael2002/4-bit-ALU-semi-and-full-custom-implementation,652234492,Verilog,4-bit-ALU-semi-and-full-custom-implementation,238,0,2023-06-11 14:42:45+00:00,[],None
230,https://github.com/eliasalvarado2023/Proyecto-Circuitos-Digitales-II.git,2023-06-10 17:01:56+00:00,,0,eliasalvarado2023/Proyecto-Circuitos-Digitales-II,651972220,Verilog,Proyecto-Circuitos-Digitales-II,16,0,2023-06-12 03:54:10+00:00,[],https://api.github.com/licenses/cc0-1.0
231,https://github.com/Suanronglajiaojiang/RVSBC.git,2023-06-10 03:17:59+00:00,,0,Suanronglajiaojiang/RVSBC,651766908,Verilog,RVSBC,115,0,2023-06-10 04:25:13+00:00,[],None
232,https://github.com/parsonlee2006/vending_machine-on-FPGA.git,2023-06-05 10:48:33+00:00,,0,parsonlee2006/vending_machine-on-FPGA,649652976,Verilog,vending_machine-on-FPGA,11313,0,2023-06-05 11:01:13+00:00,[],None
233,https://github.com/kevinjantw/fsic_validation_dev.git,2023-06-05 03:24:50+00:00,,0,kevinjantw/fsic_validation_dev,649512724,Verilog,fsic_validation_dev,12997,0,2023-06-05 03:56:02+00:00,[],None
234,https://github.com/shusteven110/EE6470_Final.git,2023-06-05 20:54:56+00:00,,0,shusteven110/EE6470_Final,649878709,Verilog,EE6470_Final,11262,0,2023-06-05 20:55:11+00:00,[],None
235,https://github.com/hugthebee/processor-project.git,2023-06-05 19:54:55+00:00,,0,hugthebee/processor-project,649860914,Verilog,processor-project,926,0,2023-06-05 19:57:49+00:00,[],None
236,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-36.git,2023-06-04 04:56:57+00:00,RIPPLE CARRY ADDER,0,rajitha0119/100-DAYS-OF-RTL-DAY-36,649194910,Verilog,100-DAYS-OF-RTL-DAY-36,301,0,2023-06-04 05:01:35+00:00,[],None
237,https://github.com/cameronslee/UART.git,2023-06-20 17:53:28+00:00,UART Implementation,0,cameronslee/UART,656320432,Verilog,UART,3,0,2024-02-14 22:02:53+00:00,[],None
238,https://github.com/andreeapascociu/afisare_7segmente.git,2023-06-09 06:43:27+00:00,,0,andreeapascociu/afisare_7segmente,651398414,Verilog,afisare_7segmente,18,0,2023-06-09 06:45:43+00:00,[],None
239,https://github.com/aalniak/UART.git,2023-06-08 14:01:06+00:00,A simple UART implementation using Verilog HDL.,0,aalniak/UART,651105792,Verilog,UART,3,0,2023-06-08 14:02:13+00:00,[],None
240,https://github.com/9389lalit/8X8RAM.git,2023-06-07 16:30:45+00:00,It's a digital circuit of 8X8 RAM implemented on proteus professional software. The circuit is working properly and working properly with read and write operations.,0,9389lalit/8X8RAM,650709453,Verilog,8X8RAM,236,0,2023-06-22 11:59:19+00:00,[],None
241,https://github.com/DimivanWell/Computer-Architecture.git,2023-06-10 03:11:53+00:00,This repo holds projects for that outline MIPS (ARM) programming for different elements in computer architecture.,0,DimivanWell/Computer-Architecture,651765767,Verilog,Computer-Architecture,6,0,2023-06-10 03:22:25+00:00,[],None
242,https://github.com/PRAGATI-0102/N-Bit-Comparator-Day-062-.git,2023-06-10 18:09:05+00:00,"I took on the challenge of designing a comparator circuit using Verilog. The goal was to create a circuit that compares two inputs, A and B, and provides three output signals: A > B, A = B, and A < B.",0,PRAGATI-0102/N-Bit-Comparator-Day-062-,651989428,Verilog,N-Bit-Comparator-Day-062-,102,0,2023-06-10 18:17:23+00:00,[],None
243,https://github.com/ppqppl/prj7620_beep_seg.git,2023-06-09 04:28:24+00:00,,0,ppqppl/prj7620_beep_seg,651359359,Verilog,prj7620_beep_seg,9099,0,2023-06-09 04:29:37+00:00,[],None
244,https://github.com/linyuansup/iverilog.git,2023-06-20 12:58:43+00:00,,0,linyuansup/iverilog,656198821,Verilog,iverilog,23,0,2023-08-17 07:07:07+00:00,[],https://api.github.com/licenses/gpl-3.0
245,https://github.com/STARS-Design-Track-2023/OpenLane-flow-TA.git,2023-06-20 20:57:08+00:00,OpenLane flow makefile and sample code,0,STARS-Design-Track-2023/OpenLane-flow-TA,656382522,Verilog,OpenLane-flow-TA,187644,0,2023-06-26 04:15:53+00:00,[],None
246,https://github.com/kert114/MIPS-CPU-Project.git,2023-06-18 13:24:28+00:00,,0,kert114/MIPS-CPU-Project,655293521,Verilog,MIPS-CPU-Project,23895,0,2023-06-18 13:36:41+00:00,[],None
247,https://github.com/ts05427955/Using-Verilog-and-ModelSim-simulator-to-design-a-Pipelined-MIPS-Lite-CPU.git,2023-06-17 00:26:54+00:00,Using-Verilog-and-ModelSim-simulator to design-a-Pipelined-MIPS-Lite-CPU,0,ts05427955/Using-Verilog-and-ModelSim-simulator-to-design-a-Pipelined-MIPS-Lite-CPU,654783084,Verilog,Using-Verilog-and-ModelSim-simulator-to-design-a-Pipelined-MIPS-Lite-CPU,21,0,2023-06-17 00:34:14+00:00,[],None
248,https://github.com/juevn/CSED273.git,2023-06-17 14:34:32+00:00,POSTECH 2022-1 Digital system design,0,juevn/CSED273,654987681,Verilog,CSED273,15087,0,2023-06-17 15:44:52+00:00,[],None
249,https://github.com/CertifiedGitPlayer/ca-final-project.git,2023-06-05 14:00:49+00:00,2023 spring CA Final Project,0,CertifiedGitPlayer/ca-final-project,649728102,Verilog,ca-final-project,21,0,2023-06-08 18:45:29+00:00,[],None
250,https://github.com/rahulk29/tdc_sky130_macros.git,2023-06-05 02:18:45+00:00,,0,rahulk29/tdc_sky130_macros,649497918,Verilog,tdc_sky130_macros,880,0,2023-06-05 02:23:19+00:00,[],https://api.github.com/licenses/bsd-3-clause
251,https://github.com/nainshree-raj/Flight-Data-Acquisition-System.git,2023-06-16 14:20:20+00:00,Design and Verification of Flight Data  Acquisition System using UVM (Universal Verification Methodology).,0,nainshree-raj/Flight-Data-Acquisition-System,654616285,Verilog,Flight-Data-Acquisition-System,2029,0,2023-06-16 17:55:03+00:00,[],None
252,https://github.com/pm-yinl/PCIE-IMPLEMENT.git,2023-06-14 07:01:05+00:00,,0,pm-yinl/PCIE-IMPLEMENT,653494573,Verilog,PCIE-IMPLEMENT,21,0,2023-06-14 07:01:19+00:00,[],None
253,https://github.com/xohw/MD6-FPGA-implementation.git,2023-06-18 05:54:33+00:00," In our project, we have  implemented a single compression function of the MD6 algorithm using the Basys3 FPGA board by Digilent Inc.",0,xohw/MD6-FPGA-implementation,655176645,Verilog,MD6-FPGA-implementation,51675,0,2023-06-19 19:06:16+00:00,[],None
254,https://github.com/KunYu1/ICCAD.git,2023-06-18 07:59:56+00:00,,0,KunYu1/ICCAD,655206220,Verilog,ICCAD,1292,0,2023-07-12 06:42:44+00:00,[],None
255,https://github.com/zeynepturkmen/Digital-Combination-Lock-With-UserID.git,2023-06-14 16:32:18+00:00,Sabanci University CS303 (Logic and Digital System Design) Term Project,1,zeynepturkmen/Digital-Combination-Lock-With-UserID,653744279,Verilog,Digital-Combination-Lock-With-UserID,44,0,2023-07-10 18:09:54+00:00,"['circuit', 'digital', 'digital-lock', 'verilog']",None
256,https://github.com/jmk0/ise_projects.git,2023-06-15 03:33:27+00:00,Various Xilinx FGPA projects,0,jmk0/ise_projects,653928047,Verilog,ise_projects,11,0,2023-06-15 03:33:46+00:00,[],None
257,https://github.com/afsana-rahman-priya/CSE460_PROJECT.git,2023-06-08 13:12:07+00:00,VLSI Design,0,afsana-rahman-priya/CSE460_PROJECT,651086428,Verilog,CSE460_PROJECT,1,0,2023-06-08 13:13:18+00:00,[],None
258,https://github.com/ChiYuan9/Hummingbird.git,2023-06-05 17:44:18+00:00,,0,ChiYuan9/Hummingbird,649815964,Verilog,Hummingbird,5,0,2023-06-05 17:44:30+00:00,[],None
259,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-10.git,2023-06-06 06:48:32+00:00,ENCODER8_3,0,rajitha0119/100-DAYS-OF-RTL-DAY-10,650018279,Verilog,100-DAYS-OF-RTL-DAY-10,235,0,2023-06-06 06:50:22+00:00,[],None
260,https://github.com/matthewyu01/fpga-sudoku.git,2023-06-15 18:38:25+00:00,Sudoku variants for a Nexys3 board,0,matthewyu01/fpga-sudoku,654265851,Verilog,fpga-sudoku,2130,0,2023-10-13 06:23:06+00:00,[],None
261,https://github.com/CY0807/Shaking_Patting.git,2023-06-13 15:18:56+00:00,,0,CY0807/Shaking_Patting,653193360,Verilog,Shaking_Patting,183,0,2023-06-13 15:20:39+00:00,[],None
262,https://github.com/angelocguerra/csarch1-hdl1.git,2023-06-12 18:36:04+00:00,CSARCH1 Major Course Output 1: HDL Project 1,0,angelocguerra/csarch1-hdl1,652760360,Verilog,csarch1-hdl1,122,0,2023-07-17 06:58:12+00:00,[],None
263,https://github.com/sumanthbs17/HEXACUBE_6.git,2023-06-14 14:20:38+00:00,,4,sumanthbs17/HEXACUBE_6,653685716,Verilog,HEXACUBE_6,3,0,2023-06-15 06:49:33+00:00,[],None
264,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-19.git,2023-06-17 12:18:19+00:00,CARRY SKIPADDER,0,rajitha0119/100-DAYS-OF-RTL-DAY-19,654947124,Verilog,100-DAYS-OF-RTL-DAY-19,278,0,2023-06-19 11:04:54+00:00,[],None
265,https://github.com/viniciusAAferreira/TP02-3748-4242.git,2023-06-14 12:58:49+00:00,,0,viniciusAAferreira/TP02-3748-4242,653645923,Verilog,TP02-3748-4242,484,0,2023-12-16 08:13:14+00:00,[],None
266,https://github.com/MikhaelKaa/Double_ym2149_epm3032.git,2023-06-18 21:34:05+00:00,,0,MikhaelKaa/Double_ym2149_epm3032,655429782,Verilog,Double_ym2149_epm3032,1809,0,2023-06-18 21:34:26+00:00,[],None
267,https://github.com/loris19905/projects.git,2023-06-20 17:26:43+00:00,,0,loris19905/projects,656310398,Verilog,projects,23208,0,2024-01-09 12:02:07+00:00,[],None
268,https://github.com/sanjulagathsarauom/NanoProcessor.git,2023-06-13 18:34:23+00:00,"This is a NonoProcessor designed for project in the second semester module, CS1050 - Computer Orgaization and Digital Design of University of Moratuwa",0,sanjulagathsarauom/NanoProcessor,653276909,Verilog,NanoProcessor,2310,0,2024-02-24 05:44:47+00:00,[],None
269,https://github.com/KT0331/NCHU_2023_Spring_SOC_Lab.git,2023-06-17 20:16:20+00:00,Professor: C.B. Wu,0,KT0331/NCHU_2023_Spring_SOC_Lab,655077532,Verilog,NCHU_2023_Spring_SOC_Lab,24545,0,2024-03-11 09:40:13+00:00,[],None
270,https://github.com/firatkula/caravel_test.git,2023-06-05 13:35:48+00:00,,0,firatkula/caravel_test,649717527,Verilog,caravel_test,41725,0,2023-06-05 13:36:22+00:00,[],https://api.github.com/licenses/apache-2.0
271,https://github.com/linuspauling1/RV32I.git,2023-06-05 13:53:28+00:00,,0,linuspauling1/RV32I,649724975,Verilog,RV32I,6,0,2023-11-05 22:01:25+00:00,[],None
272,https://github.com/avdssrk/Image_to_BRAM_through_UART.git,2023-06-05 09:33:54+00:00,,0,avdssrk/Image_to_BRAM_through_UART,649625174,Verilog,Image_to_BRAM_through_UART,441,0,2023-06-05 09:44:36+00:00,[],None
273,https://github.com/krystRe/Port-RS-232.git,2023-06-07 09:00:58+00:00,,0,krystRe/Port-RS-232,650528006,Verilog,Port-RS-232,1,0,2023-06-07 09:09:45+00:00,[],None
274,https://github.com/gustavoscardino/Processador_RISCV.git,2023-06-07 03:33:31+00:00,Projeto de processador escrito em verilog inspirado no RISC-V,0,gustavoscardino/Processador_RISCV,650424048,Verilog,Processador_RISCV,23,0,2023-06-07 03:48:51+00:00,[],None
275,https://github.com/AliGhAliGh/Risc_v_MultiCycle.git,2023-06-05 18:50:02+00:00,,0,AliGhAliGh/Risc_v_MultiCycle,649839694,Verilog,Risc_v_MultiCycle,155,0,2023-06-27 14:47:23+00:00,[],None
276,https://github.com/sai-sudo/RISC_V-Simulator.git,2023-06-08 11:56:41+00:00,Design and implementation of the basic RISC-V ISAs using Verilog.,0,sai-sudo/RISC_V-Simulator,651057801,Verilog,RISC_V-Simulator,15,0,2023-06-08 11:59:56+00:00,[],None
277,https://github.com/ShubhamGupta577/Design-and-Comparative-Analysis-of-Different-LFSRs-using-Verilog-for-VLSI-Testing.git,2023-06-14 13:57:57+00:00,,0,ShubhamGupta577/Design-and-Comparative-Analysis-of-Different-LFSRs-using-Verilog-for-VLSI-Testing,653673835,Verilog,Design-and-Comparative-Analysis-of-Different-LFSRs-using-Verilog-for-VLSI-Testing,22,0,2023-06-14 14:10:37+00:00,[],None
278,https://github.com/Shubham6359/Vending_Machine.git,2023-06-15 07:21:58+00:00,"This project in Verilog is a digital design that emulates the functionality of a real-world vending machine. It allows users to buy a product and make a payment using a specific amount of money. Once the payment is verified, the product is dispensed, and change, if any, is returned to the user.",0,Shubham6359/Vending_Machine,653997893,Verilog,Vending_Machine,2,0,2023-06-15 07:34:08+00:00,[],None
279,https://github.com/Apostle-lemon/xpart.git,2023-06-06 16:30:15+00:00,,0,Apostle-lemon/xpart,650237517,Verilog,xpart,278291,0,2023-07-04 06:57:22+00:00,[],None
280,https://github.com/shubhamgarg1299/QFlow_Example.git,2023-06-08 19:51:08+00:00,,0,shubhamgarg1299/QFlow_Example,651229884,Verilog,QFlow_Example,4,0,2023-06-08 19:54:09+00:00,[],None
281,https://github.com/yxgi5/it6801_demo.git,2023-06-12 03:08:56+00:00,,0,yxgi5/it6801_demo,652416457,Verilog,it6801_demo,34086,0,2023-06-12 03:10:33+00:00,[],None
282,https://github.com/PatrickJohnDavies/Alchitry-AU-DDR3.git,2023-06-11 23:11:47+00:00,Example project using DDR3 on an Alchitry AU FPGA,0,PatrickJohnDavies/Alchitry-AU-DDR3,652367286,Verilog,Alchitry-AU-DDR3,1584,0,2023-06-11 23:13:04+00:00,[],None
283,https://github.com/mahapatrosaga123/DigitalClock.git,2023-06-20 00:23:39+00:00,,0,mahapatrosaga123/DigitalClock,655942206,Verilog,DigitalClock,8384,0,2023-06-20 00:35:20+00:00,[],None
284,https://github.com/900818chuang/Distance-Transform.git,2023-06-19 06:44:51+00:00,2017 IC Design Contest Preliminary,0,900818chuang/Distance-Transform,655561430,Verilog,Distance-Transform,16,0,2023-06-19 06:46:42+00:00,[],None
285,https://github.com/srohith03/Summer_Internship_2023.git,2023-06-18 10:05:16+00:00,,0,srohith03/Summer_Internship_2023,655238837,Verilog,Summer_Internship_2023,524,0,2023-08-17 01:23:30+00:00,[],None
286,https://github.com/SagarSorathiya2002/SPI_RTL.git,2023-06-18 05:14:18+00:00,SPI RTL DESIGN using Verilog HDL,0,SagarSorathiya2002/SPI_RTL,655168648,Verilog,SPI_RTL,134,0,2023-06-18 05:19:13+00:00,[],None
287,https://github.com/prerna-sarkar/Traffic-Light-Controller-using-Spartan-3E-FPGA-Board.git,2023-06-18 16:11:20+00:00,,0,prerna-sarkar/Traffic-Light-Controller-using-Spartan-3E-FPGA-Board,655346674,Verilog,Traffic-Light-Controller-using-Spartan-3E-FPGA-Board,547,0,2023-06-18 16:16:47+00:00,[],None
288,https://github.com/Lelezinski/SODS-Contest.git,2023-06-10 15:18:19+00:00,Repository for the SODS 2023 Low Power Contest,0,Lelezinski/SODS-Contest,651943894,Verilog,SODS-Contest,53887,0,2023-11-06 09:17:52+00:00,[],None
289,https://github.com/juevn/CSED311.git,2023-06-17 13:48:49+00:00,POSTECH 2023-1 Computer Architecture,1,juevn/CSED311,654973338,Verilog,CSED311,31,0,2023-06-17 15:44:28+00:00,[],None
290,https://github.com/harikrishnan4697/Unit1.git,2023-06-19 10:49:23+00:00,,0,harikrishnan4697/Unit1,655663708,Verilog,Unit1,14,0,2023-06-19 10:51:10+00:00,[],None
291,https://github.com/SMath0510/CS2610-Labs-and-Codes.git,2023-06-19 17:48:36+00:00,This contains all the relevant codes to the project done under the courses CS2310 and CS2610,0,SMath0510/CS2610-Labs-and-Codes,655836689,Verilog,CS2610-Labs-and-Codes,1118,0,2023-06-27 15:39:40+00:00,[],None
292,https://github.com/P-YI/COSE222.git,2023-06-19 19:20:28+00:00,2022 KU Computer Architecture,0,P-YI/COSE222,655867462,Verilog,COSE222,5,0,2023-06-19 19:23:27+00:00,[],None
293,https://github.com/a0911078037/verilog_final.git,2023-06-20 06:34:23+00:00,for final demo perpose,0,a0911078037/verilog_final,656041117,Verilog,verilog_final,3302,0,2023-06-20 06:36:07+00:00,[],None
294,https://github.com/dubey-sukhsagar/Implementation-of-Quantum-Circuits-for-Cryptanalysis.git,2023-06-18 07:07:15+00:00,,0,dubey-sukhsagar/Implementation-of-Quantum-Circuits-for-Cryptanalysis,655192556,Verilog,Implementation-of-Quantum-Circuits-for-Cryptanalysis,1818,0,2023-09-07 13:42:43+00:00,[],None
295,https://github.com/eleven5150/cordic.git,2023-06-17 21:04:41+00:00,Homework 3 for Verilog course,0,eleven5150/cordic,655086947,Verilog,cordic,495,0,2023-12-17 17:18:29+00:00,[],None
296,https://github.com/ZJWatters/ELEC374-.git,2023-06-07 21:53:32+00:00,Digital Systems Engineering course. Designing a simple RISC Computer (Mini SRC) with the use of Quartus II (Verilog coding) and ModelSim-Altera (simulations).,0,ZJWatters/ELEC374-,650817277,Verilog,ELEC374-,862,0,2023-06-07 22:04:02+00:00,[],None
297,https://github.com/Dlxxx/ICE2303.git,2023-06-08 10:25:26+00:00,SJTU | 2022-2023-2-ICE2303 计算机组成 实验大作业,0,Dlxxx/ICE2303,651026078,Verilog,ICE2303,30,0,2023-07-09 09:06:37+00:00,[],None
298,https://github.com/bercats/CNG232-FibonacciSeriesCalculator.git,2023-06-06 09:50:54+00:00,A fibonacci series calculator written using Verilog,0,bercats/CNG232-FibonacciSeriesCalculator,650083150,Verilog,CNG232-FibonacciSeriesCalculator,646,0,2024-04-06 19:44:53+00:00,[],None
299,https://github.com/Wangyxht/NUAA_PipeLine_CPU.git,2023-06-07 02:53:35+00:00,南京航空航天大学计算机组成原理课程设计——流水线CPU设计,0,Wangyxht/NUAA_PipeLine_CPU,650414166,Verilog,NUAA_PipeLine_CPU,14063,0,2023-06-26 07:24:23+00:00,"['cpu', 'nuaa', 'verilog']",None
300,https://github.com/jaysoni-8599/jaysoni.git,2023-06-11 14:29:34+00:00,RISC-V pipelined,0,jaysoni-8599/jaysoni,652239641,Verilog,jaysoni,824,0,2023-06-11 14:32:24+00:00,[],None
301,https://github.com/dnjayasinghe/Zedboard.git,2023-06-15 00:42:48+00:00,,0,dnjayasinghe/Zedboard,653885143,Verilog,Zedboard,3474,0,2023-07-21 03:52:06+00:00,[],None
302,https://github.com/Salma-me/automatic-irrigation-system.git,2023-06-12 20:10:03+00:00,Verilog code of an automatic irrigation system,0,Salma-me/automatic-irrigation-system,652793445,Verilog,automatic-irrigation-system,203,0,2023-06-12 20:10:33+00:00,[],None
303,https://github.com/Pipe5542/Eth_Embebidos.git,2023-06-18 02:05:30+00:00,,0,Pipe5542/Eth_Embebidos,655134005,Verilog,Eth_Embebidos,3318,0,2023-06-18 02:21:20+00:00,[],None
304,https://github.com/Hikipeko/ECE470.git,2023-06-18 08:34:39+00:00,ECE470 Final Project,0,Hikipeko/ECE470,655215059,Verilog,ECE470,1719,0,2023-08-21 16:00:27+00:00,[],None
305,https://github.com/sethferrell/m16_final_design.git,2023-06-16 16:22:10+00:00,,0,sethferrell/m16_final_design,654662107,Verilog,m16_final_design,5,0,2023-06-16 16:23:33+00:00,[],None
306,https://github.com/ArmanGhafarnia/Traffic-light-system.git,2023-06-13 06:14:31+00:00,Traffic light system implement with Verilog,0,ArmanGhafarnia/Traffic-light-system,652958757,Verilog,Traffic-light-system,1,0,2023-06-13 09:39:04+00:00,[],None
307,https://github.com/UrvishJani/32-bit-floating-point-adder-subtractor-in-verilog.git,2023-06-12 10:12:23+00:00,,0,UrvishJani/32-bit-floating-point-adder-subtractor-in-verilog,652558269,Verilog,32-bit-floating-point-adder-subtractor-in-verilog,8,0,2023-06-12 10:16:37+00:00,[],None
308,https://github.com/jelle-verest/caravan-test-project.git,2023-06-13 15:33:45+00:00,Analog variant of Caravel efabless design flow.,0,jelle-verest/caravan-test-project,653200406,Verilog,caravan-test-project,2871,0,2023-06-13 16:39:14+00:00,[],https://api.github.com/licenses/apache-2.0
309,https://github.com/linoil/snake_game.git,2023-06-13 20:08:04+00:00,,0,linoil/snake_game,653309213,Verilog,snake_game,9454,0,2023-06-13 20:11:52+00:00,[],None
310,https://github.com/farukyld/sort-circuit.git,2023-06-21 11:25:44+00:00,an RTL circuit that sorts the integer values in a momory unit connected with AXI-Lite,0,farukyld/sort-circuit,656657092,Verilog,sort-circuit,2640,0,2023-07-18 09:32:18+00:00,"['axi-lite', 'insertion-sort', 'rtl-design', 'state-machine', 'verilog']",None
311,https://github.com/JJacobs1618/2022-Digital-Logic-Final.git,2023-06-06 14:31:24+00:00,Digital Logic Final Project files,0,JJacobs1618/2022-Digital-Logic-Final,650189215,Verilog,2022-Digital-Logic-Final,5951,0,2023-06-06 14:31:38+00:00,[],None
312,https://github.com/zhongweidee/caravel_wei_project.git,2023-06-05 03:51:19+00:00,,0,zhongweidee/caravel_wei_project,649518595,Verilog,caravel_wei_project,41725,0,2023-06-05 03:51:53+00:00,[],https://api.github.com/licenses/apache-2.0
313,https://github.com/Coreyhang/mips_processor.git,2023-06-06 07:00:24+00:00,,0,Coreyhang/mips_processor,650022332,Verilog,mips_processor,2249,0,2023-06-06 07:01:32+00:00,[],None
314,https://github.com/Huntarman/Project-OIAK.git,2023-06-06 22:21:08+00:00,project about modular adders,0,Huntarman/Project-OIAK,650351999,Verilog,Project-OIAK,63,0,2023-06-26 10:13:13+00:00,[],None
315,https://github.com/Hebbar72/vortex_tut2.git,2023-06-10 18:49:12+00:00,,0,Hebbar72/vortex_tut2,651998851,Verilog,vortex_tut2,345100,0,2023-06-10 18:59:16+00:00,[],https://api.github.com/licenses/bsd-3-clause
316,https://github.com/urielcho/test.git,2023-06-13 03:34:04+00:00,,0,urielcho/test,652912750,Verilog,test,41725,0,2023-06-13 03:34:49+00:00,[],https://api.github.com/licenses/apache-2.0
317,https://github.com/sakshamssy/VGAInterfacing_FPGA.git,2023-06-13 12:02:35+00:00,,0,sakshamssy/VGAInterfacing_FPGA,653099094,Verilog,VGAInterfacing_FPGA,2236,0,2023-06-13 12:03:49+00:00,[],None
318,https://github.com/Niksolaj/UART_simple.git,2023-06-14 06:13:56+00:00,,0,Niksolaj/UART_simple,653477147,Verilog,UART_simple,411,0,2023-06-14 07:27:33+00:00,[],None
319,https://github.com/WongYuetYee/CPU34.git,2023-06-14 08:07:44+00:00,实现一个34指令cpu。,0,WongYuetYee/CPU34,653522104,Verilog,CPU34,207,0,2023-09-05 07:47:27+00:00,[],None
320,https://github.com/evandr022/Digital-Electronics-II.git,2023-06-16 13:49:43+00:00,,0,evandr022/Digital-Electronics-II,654604077,Verilog,Digital-Electronics-II,49817,0,2023-09-23 16:33:13+00:00,[],None
321,https://github.com/18341A04A6/caravel_dwt.git,2023-06-20 10:41:25+00:00,,0,18341A04A6/caravel_dwt,656144324,Verilog,caravel_dwt,35290,0,2023-06-20 10:42:25+00:00,[],https://api.github.com/licenses/apache-2.0
322,https://github.com/ZhanUPing/final.git,2023-06-05 14:43:28+00:00,,0,ZhanUPing/final,649746772,Verilog,final,11470,0,2023-06-05 14:57:28+00:00,[],None
323,https://github.com/boyliker/test.git,2023-06-05 13:56:45+00:00,,0,boyliker/test,649726336,Verilog,test,41725,0,2023-06-05 13:57:32+00:00,[],https://api.github.com/licenses/apache-2.0
324,https://github.com/sans-1701/verilog-ADC-Half_Adder-Full_Adder-implementation.git,2023-06-20 04:40:20+00:00,"This repository contains the implementation of Half Adder, Full Adder and ADC in verilog; moreover it contains test bench codes which are simulated in the vcd files contained. The simulations can be performed on gtkwave",0,sans-1701/verilog-ADC-Half_Adder-Full_Adder-implementation,656006445,Verilog,verilog-ADC-Half_Adder-Full_Adder-implementation,11,0,2023-06-20 04:43:17+00:00,[],None
325,https://github.com/Jiwhan-Kim/SD_Lab04_MNIST.git,2023-06-16 10:23:25+00:00,Yonsei University System Semiconductor Engineering - System Semiconductor Designs Lab04,0,Jiwhan-Kim/SD_Lab04_MNIST,654527937,Verilog,SD_Lab04_MNIST,75,0,2023-06-16 15:01:49+00:00,[],https://api.github.com/licenses/gpl-3.0
326,https://github.com/KumarSauravv/projects.git,2023-06-11 18:17:00+00:00,,0,KumarSauravv/projects,652304168,Verilog,projects,845,0,2023-06-11 18:20:07+00:00,[],None
327,https://github.com/marco-milanesi/FlybackConverter-FPGA-based-Digital-Twin.git,2023-06-08 17:43:39+00:00,"Repository containing code, libraries, schematics, and 3D models from the paper 'FPGA-Based Digital Twin Implementation for Power Converter System Monitoring.",0,marco-milanesi/FlybackConverter-FPGA-based-Digital-Twin,651189775,Verilog,FlybackConverter-FPGA-based-Digital-Twin,221017,0,2024-01-21 10:54:43+00:00,"['digital-twin', 'fpga-programming', 'power-converters']",https://api.github.com/licenses/mit
328,https://github.com/ahgahgjflshfa/final-project.git,2023-06-05 04:36:27+00:00,final,0,ahgahgjflshfa/final-project,649528512,Verilog,final-project,51,0,2023-06-05 04:37:26+00:00,[],None
329,https://github.com/Nagaraj3181/project_physical_design.git,2023-06-05 13:13:23+00:00,,0,Nagaraj3181/project_physical_design,649708278,Verilog,project_physical_design,7024,0,2023-06-05 13:16:00+00:00,[],None
330,https://github.com/linD026/basic-cpu.git,2023-06-05 05:42:37+00:00,,0,linD026/basic-cpu,649544825,Verilog,basic-cpu,10,0,2023-06-05 06:15:02+00:00,[],None
331,https://github.com/lavinia0724/Fundamentals-of-Logic-Design-Course-Codes.git,2023-06-05 06:51:49+00:00,,0,lavinia0724/Fundamentals-of-Logic-Design-Course-Codes,649566233,Verilog,Fundamentals-of-Logic-Design-Course-Codes,3,0,2023-06-05 15:56:15+00:00,[],None
332,https://github.com/Stanlazy/ckv3b.git,2023-06-06 01:43:45+00:00,,0,Stanlazy/ckv3b,649943890,Verilog,ckv3b,2625,0,2023-06-06 02:24:59+00:00,[],None
333,https://github.com/NouranAbdelaziz/user_proj_spm.git,2023-06-06 07:40:56+00:00,,0,NouranAbdelaziz/user_proj_spm,650036112,Verilog,user_proj_spm,41725,0,2023-06-06 07:41:40+00:00,[],https://api.github.com/licenses/apache-2.0
334,https://github.com/MikeAnj/CSE293_Final_Project.git,2023-06-09 00:17:06+00:00,,0,MikeAnj/CSE293_Final_Project,651297044,Verilog,CSE293_Final_Project,867,0,2023-06-09 00:29:50+00:00,[],None
335,https://github.com/MagicHeng-001/TestV3_5_slots_0607.git,2023-06-07 22:00:16+00:00,,0,MagicHeng-001/TestV3_5_slots_0607,650818893,Verilog,TestV3_5_slots_0607,199317,0,2023-06-07 22:00:46+00:00,[],None
336,https://github.com/rajaabdullahjaved98/CPU-Design-using-Verilog-HDL.git,2023-06-09 22:48:42+00:00,"While studying Computer Architecture, I developed many modules such as an ALU, Program Counter, Memory, Registers etc. In the end, I merged all of these modules together as a project to make it work like a small CPU.",0,rajaabdullahjaved98/CPU-Design-using-Verilog-HDL,651720180,Verilog,CPU-Design-using-Verilog-HDL,8,0,2023-06-09 22:49:22+00:00,[],None
337,https://github.com/rportocarrero/RaptorV.git,2023-06-19 13:02:56+00:00,RISC-V Processor Core,0,rportocarrero/RaptorV,655716685,Verilog,RaptorV,42,0,2023-08-17 11:43:25+00:00,[],https://api.github.com/licenses/mit
338,https://github.com/Jayachanadra-Jagarlamudi/UART-peripheral-in-Verilog.git,2023-06-14 07:16:37+00:00,,0,Jayachanadra-Jagarlamudi/UART-peripheral-in-Verilog,653500354,Verilog,UART-peripheral-in-Verilog,5,0,2023-06-14 07:55:25+00:00,[],None
339,https://github.com/sprsr/counter.git,2023-06-18 04:40:46+00:00,basic counter module,0,sprsr/counter,655162130,Verilog,counter,2,0,2023-06-18 04:44:57+00:00,[],None
340,https://github.com/wakawa13/fpga-note.git,2023-06-17 04:45:23+00:00,FPGA入門のための備忘録,0,wakawa13/fpga-note,654832476,Verilog,fpga-note,595,0,2023-06-18 09:24:07+00:00,[],None
341,https://github.com/khizaralishah1/risc-v.git,2023-06-19 09:08:32+00:00,,0,khizaralishah1/risc-v,655621626,Verilog,risc-v,4489,0,2023-06-19 09:12:44+00:00,[],None
342,https://github.com/Lain-Iwakuro/Pipeline.srcs.git,2023-06-19 04:32:36+00:00,,0,Lain-Iwakuro/Pipeline.srcs,655521926,Verilog,Pipeline.srcs,11,0,2023-06-19 05:02:26+00:00,[],None
343,https://github.com/krystRe/FrequencyDivider.git,2023-06-07 08:49:59+00:00,,0,krystRe/FrequencyDivider,650523725,Verilog,FrequencyDivider,0,0,2023-06-07 08:57:32+00:00,[],None
344,https://github.com/wanshika99/RISCV-32-bit-Processor.git,2023-06-20 17:19:13+00:00,,0,wanshika99/RISCV-32-bit-Processor,656307406,Verilog,RISCV-32-bit-Processor,1040,0,2023-06-20 17:19:30+00:00,[],None
345,https://github.com/HayatoKimura22/caravel_fiarst.git,2023-06-15 02:36:40+00:00,,0,HayatoKimura22/caravel_fiarst,653913394,Verilog,caravel_fiarst,35283,0,2023-06-15 02:37:30+00:00,[],https://api.github.com/licenses/apache-2.0
346,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-15.git,2023-06-11 01:32:01+00:00,JK FLIPFLOP,0,rajitha0119/100-DAYS-OF-RTL-DAY-15,652068036,Verilog,100-DAYS-OF-RTL-DAY-15,225,0,2023-06-12 01:22:00+00:00,[],None
347,https://github.com/muhammedTarek001/Temsah-training-final-project.git,2023-06-11 12:06:56+00:00,FINAL PROJECT: “RTL TO GDS IMPLEMENTATION OF LOW POWER CONFIGURABLE MULTI CLOCK DIGITAL SYSTEM”,0,muhammedTarek001/Temsah-training-final-project,652198997,Verilog,Temsah-training-final-project,21,0,2023-06-11 12:17:47+00:00,[],None
348,https://github.com/Shubham6359/Verilog_Modules.git,2023-06-15 07:52:20+00:00,This folder contains different modules created by me for practise during learning the Verilog HDL.,0,Shubham6359/Verilog_Modules,654010119,Verilog,Verilog_Modules,10,0,2023-07-22 07:59:31+00:00,[],None
349,https://github.com/PrimozSmog/SFCW_radar.git,2023-06-15 10:10:15+00:00,SFCW radar FPGA software,2,PrimozSmog/SFCW_radar,654065872,Verilog,SFCW_radar,5206,0,2023-06-15 10:48:03+00:00,[],None
350,https://github.com/Shanate/Ubuntu_Linux.git,2023-06-20 04:40:25+00:00,Verilog Coding Note,0,Shanate/Ubuntu_Linux,656006479,Verilog,Ubuntu_Linux,5959,0,2023-08-02 04:06:35+00:00,"['ubuntu', 'verilog', 'wsl']",None
351,https://github.com/BhargaviGN/RTL-Codes.git,2023-06-14 04:03:39+00:00,,0,BhargaviGN/RTL-Codes,653439712,Verilog,RTL-Codes,116,0,2024-01-26 11:56:19+00:00,[],None
352,https://github.com/saumyatshah/RISC-Machine-Design.git,2023-06-05 18:46:07+00:00,Design of a CISC based 8-bit microprocessor,0,saumyatshah/RISC-Machine-Design,649838234,Verilog,RISC-Machine-Design,16,0,2024-03-31 05:42:55+00:00,[],https://api.github.com/licenses/mit
353,https://github.com/itu-itis21-ilker20/BLG222E-Computer-Organization.git,2023-06-13 22:17:43+00:00,ITU Computer Engineering Department BLG222E (Computer Organization) project assignments,0,itu-itis21-ilker20/BLG222E-Computer-Organization,653347455,Verilog,BLG222E-Computer-Organization,86,0,2023-06-13 22:18:14+00:00,[],None
354,https://github.com/Su-Jena/CSE549_Lightweight-Helper-Thread.git,2023-06-10 05:25:47+00:00,,0,Su-Jena/CSE549_Lightweight-Helper-Thread,651790517,Verilog,CSE549_Lightweight-Helper-Thread,52,0,2023-06-10 16:34:23+00:00,[],None
355,https://github.com/encumbrance/lab5.git,2023-06-10 18:55:43+00:00,,0,encumbrance/lab5,652000262,Verilog,lab5,10,0,2023-06-10 19:04:30+00:00,[],None
356,https://github.com/emersonmaddock/caravel.git,2023-06-19 15:49:26+00:00,,0,emersonmaddock/caravel,655790608,Verilog,caravel,35283,0,2023-06-19 15:50:17+00:00,[],https://api.github.com/licenses/apache-2.0
357,https://github.com/Henry9999999/RISC_V.git,2023-06-18 15:57:01+00:00,,0,Henry9999999/RISC_V,655342263,Verilog,RISC_V,5540,0,2023-06-18 15:59:33+00:00,[],None
358,https://github.com/01sharanshetty/C3_Music_Notes.git,2023-06-05 06:36:07+00:00,,2,01sharanshetty/C3_Music_Notes,649561022,Verilog,C3_Music_Notes,12,0,2023-06-05 06:44:01+00:00,[],None
359,https://github.com/sai-na/verilog.git,2023-06-05 08:02:28+00:00,,0,sai-na/verilog,649590859,Verilog,verilog,29,0,2023-06-05 08:03:25+00:00,[],None
360,https://github.com/krystRe/Simple-calculator-with-PS-2-keyboard.git,2023-06-07 09:21:35+00:00,,0,krystRe/Simple-calculator-with-PS-2-keyboard,650535995,Verilog,Simple-calculator-with-PS-2-keyboard,3,0,2023-06-07 09:32:35+00:00,[],None
361,https://github.com/kert114/Project-MIPS-CPU-.git,2023-06-18 19:45:08+00:00,,0,kert114/Project-MIPS-CPU-,655405693,Verilog,Project-MIPS-CPU-,23895,0,2023-06-18 19:49:54+00:00,[],None
362,https://github.com/mito200/most_updated_version.git,2023-06-12 15:49:55+00:00,,0,mito200/most_updated_version,652696216,Verilog,most_updated_version,95728,0,2023-06-12 15:54:13+00:00,[],https://api.github.com/licenses/apache-2.0
363,https://github.com/minhsmart2k1/De10_SoC.git,2023-06-12 14:35:18+00:00,,0,minhsmart2k1/De10_SoC,652662653,Verilog,De10_SoC,71055,0,2023-10-04 15:43:16+00:00,[],None
364,https://github.com/Youssefhassan1717/Single-Cycle-Mips-Using-Verilog.git,2023-06-12 19:51:01+00:00,"This repository contains a Single Cycle MIPS processor implemented using Vivado. The MIPS processor is a simplified version that supports a subset of the MIPS instruction set architecture (ISA). It is implemented as a single-cycle processor, meaning that each instruction is executed in a single clock cycle.",0,Youssefhassan1717/Single-Cycle-Mips-Using-Verilog,652786882,Verilog,Single-Cycle-Mips-Using-Verilog,18,0,2023-06-12 19:53:23+00:00,[],None
365,https://github.com/sicajc/SOC_ZYNQ.git,2023-06-16 05:27:17+00:00,My SOC course notes taken from VIPIN,1,sicajc/SOC_ZYNQ,654425531,Verilog,SOC_ZYNQ,28968,0,2023-06-16 05:29:38+00:00,[],None
366,https://github.com/hemu33662/Power_Efficiant_FloatingPoint_Adder.git,2023-06-16 03:49:52+00:00,Low Power Floating Point Adder using  hybrid RCA-CLA,1,hemu33662/Power_Efficiant_FloatingPoint_Adder,654402199,Verilog,Power_Efficiant_FloatingPoint_Adder,188,0,2023-06-16 06:22:18+00:00,[],None
367,https://github.com/dhananjayawmt/8-bit_single_cycle_CPU.git,2023-06-20 15:47:02+00:00,"8-bit single-cycle CPU using Verilog. This CPU executes instructions within a single clock cycle and includes essential components like an instruction fetch unit, ALU, and control unit.",0,dhananjayawmt/8-bit_single_cycle_CPU,656271241,Verilog,8-bit_single_cycle_CPU,49,0,2023-06-20 15:49:11+00:00,[],None
368,https://github.com/itscubist/dipoleFPGA.git,2023-06-19 18:47:44+00:00,A variant of Dipole game in FPGA with Verilog HDL,0,itscubist/dipoleFPGA,655856763,Verilog,dipoleFPGA,7462,0,2023-06-19 18:56:01+00:00,[],None
369,https://github.com/SykpeWookal/PMSI.git,2023-06-04 13:47:25+00:00,,0,SykpeWookal/PMSI,649321884,Verilog,PMSI,203141,0,2023-06-04 14:03:09+00:00,[],None
370,https://github.com/Dyumnin-Interns/interfaces-Raj-55.git,2023-06-09 18:33:31+00:00,interfaces-Raj-55 created by GitHub Classroom,0,Dyumnin-Interns/interfaces-Raj-55,651656702,Verilog,interfaces-Raj-55,10,0,2023-06-11 04:20:20+00:00,[],None
371,https://github.com/MMurphy98/Giraffe_ADC_Temperature.git,2023-06-09 03:26:23+00:00,Testing ENOB of Giraffe ADC over temperature varying,0,MMurphy98/Giraffe_ADC_Temperature,651343822,Verilog,Giraffe_ADC_Temperature,953,0,2023-06-09 04:08:17+00:00,[],None
372,https://github.com/visionvlsi/demo.git,2023-06-06 14:23:12+00:00,,0,visionvlsi/demo,650185866,Verilog,demo,2703,0,2023-06-06 14:29:40+00:00,[],None
373,https://github.com/RamizSaud/RISC-V-Processor.git,2023-06-06 10:23:03+00:00,,0,RamizSaud/RISC-V-Processor,650094691,Verilog,RISC-V-Processor,223,0,2023-07-04 08:13:21+00:00,[],None
374,https://github.com/YZchen3467/Topic-Instance.git,2023-06-08 05:57:50+00:00,,0,YZchen3467/Topic-Instance,650931123,Verilog,Topic-Instance,2278,0,2023-06-08 05:59:03+00:00,[],None
375,https://github.com/JIAMAOXU/Internship_repo.git,2023-06-07 01:19:56+00:00,,0,JIAMAOXU/Internship_repo,650391068,Verilog,Internship_repo,101532,0,2023-08-05 07:14:00+00:00,[],None
376,https://github.com/b06705001/Pipeline-CPU-with-Cache.git,2023-06-07 06:22:07+00:00,,0,b06705001/Pipeline-CPU-with-Cache,650469547,Verilog,Pipeline-CPU-with-Cache,16,0,2023-06-07 06:23:35+00:00,[],None
377,https://github.com/ykamila/SysarchProject.git,2023-06-09 11:33:37+00:00,,0,ykamila/SysarchProject,651502988,Verilog,SysarchProject,4196,0,2023-06-09 12:39:54+00:00,[],None
378,https://github.com/taekeee/Digital-System-Design.git,2023-06-08 05:31:38+00:00,디지털시스템설계 베릴로그,0,taekeee/Digital-System-Design,650923515,Verilog,Digital-System-Design,7,0,2023-06-08 07:27:18+00:00,[],None
379,https://github.com/M0stafaRady/7-segment.git,2023-06-12 10:43:15+00:00,,0,M0stafaRady/7-segment,652569637,Verilog,7-segment,105998,0,2023-06-12 10:43:53+00:00,[],https://api.github.com/licenses/apache-2.0
380,https://github.com/ianzin30/MIPS_Implementation.git,2023-06-17 03:44:56+00:00,,0,ianzin30/MIPS_Implementation,654819987,Verilog,MIPS_Implementation,157,0,2023-06-17 03:45:15+00:00,[],None
381,https://github.com/iygnay123/apb_interface.git,2023-06-13 10:36:25+00:00,,0,iygnay123/apb_interface,653062898,Verilog,apb_interface,6,0,2023-06-13 10:43:48+00:00,[],None
382,https://github.com/jelle-verest/caravel_test_project.git,2023-06-14 13:58:31+00:00,test project for caravel efabless harnass for 130nm Skywater,0,jelle-verest/caravel_test_project,653674124,Verilog,caravel_test_project,35279,0,2023-06-14 13:59:22+00:00,[],https://api.github.com/licenses/apache-2.0
383,https://github.com/davis-hoover/opencpi.git,2023-06-17 14:48:18+00:00,,0,davis-hoover/opencpi,654991889,Verilog,opencpi,454912,0,2023-06-17 15:40:40+00:00,[],
384,https://github.com/RyanDeKoninck/256-bit_crypto_5G.git,2023-06-05 09:21:52+00:00,"Repository to support the master's thesis ""Enhancing 5G Security: A Comparison of 256-bit Symmetric-key Cryptosystems on FPGA""",0,RyanDeKoninck/256-bit_crypto_5G,649620582,Verilog,256-bit_crypto_5G,159,0,2023-06-07 21:48:47+00:00,[],https://api.github.com/licenses/cern-ohl-w-2.0
385,https://github.com/poulamiM25/Fir_Filter.git,2023-06-21 14:14:37+00:00,,0,poulamiM25/Fir_Filter,656729212,Verilog,Fir_Filter,1857,0,2024-02-19 14:38:27+00:00,[],None
386,https://github.com/ccgarcia99/elevator_fsm.git,2023-06-07 11:40:35+00:00,"Repo for an elevator FSM and other .v modules. WIP, for accomplishment in CPE3101L",0,ccgarcia99/elevator_fsm,650588474,Verilog,elevator_fsm,4521,0,2024-03-05 07:58:04+00:00,[],None
387,https://github.com/jamalabouhaibeh/Calculations.git,2023-06-13 00:38:09+00:00,,0,jamalabouhaibeh/Calculations,652866216,Verilog,Calculations,544262,0,2023-06-13 01:15:09+00:00,[],None
388,https://github.com/joonho3020/sha3-fireaxe.git,2023-06-07 02:33:52+00:00,,0,joonho3020/sha3-fireaxe,650409216,Verilog,sha3-fireaxe,943,0,2024-03-25 03:31:17+00:00,[],
389,https://github.com/Nanthakumar2k3/Verilog.git,2023-06-09 06:41:42+00:00,,0,Nanthakumar2k3/Verilog,651397813,Verilog,Verilog,4,0,2024-03-17 03:44:18+00:00,[],None
390,https://github.com/PoChuan994/Image_Demosaicing.git,2023-06-19 08:52:18+00:00,,0,PoChuan994/Image_Demosaicing,655614208,Verilog,Image_Demosaicing,22907,0,2023-06-19 08:54:08+00:00,[],None
391,https://github.com/0sama-Mirza/Single-Cycle-16-Bit-MIPS.git,2023-06-12 12:23:32+00:00,"Only Does R-Type Instruction of add,sub,and,or And I-Type Instruction of lw,sw",0,0sama-Mirza/Single-Cycle-16-Bit-MIPS,652606875,Verilog,Single-Cycle-16-Bit-MIPS,5311,0,2023-06-19 20:35:20+00:00,[],None
392,https://github.com/Mahima-150/exploratory_project.git,2023-06-18 07:16:29+00:00,,0,Mahima-150/exploratory_project,655194821,Verilog,exploratory_project,3087,0,2023-06-18 07:28:14+00:00,[],https://api.github.com/licenses/gpl-2.0
393,https://github.com/ZaighamKH/FPGA-SAP-Computer.git,2023-06-21 06:36:47+00:00,FPGA implementation of a SAP (Simple as possible) Computer,0,ZaighamKH/FPGA-SAP-Computer,656537132,Verilog,FPGA-SAP-Computer,8,0,2023-06-22 02:30:09+00:00,[],None
394,https://github.com/Sourav365/Finite-State-Machine.git,2023-06-17 18:18:31+00:00,,0,Sourav365/Finite-State-Machine,655051198,Verilog,Finite-State-Machine,21,0,2023-06-17 18:19:00+00:00,[],None
395,https://github.com/yacobUW/Verilog-Projects.git,2023-06-18 23:55:03+00:00,,0,yacobUW/Verilog-Projects,655455009,Verilog,Verilog-Projects,2975,0,2023-08-07 20:25:33+00:00,[],None
396,https://github.com/Pro890065/Processing-unit.git,2023-06-19 15:21:57+00:00,,0,Pro890065/Processing-unit,655779052,Verilog,Processing-unit,579,0,2023-06-19 15:57:24+00:00,[],None
397,https://github.com/chelson-5665/-.git,2023-06-19 14:54:05+00:00,,0,chelson-5665/-,655767058,Verilog,-,32347,0,2023-06-19 14:55:16+00:00,[],https://api.github.com/licenses/mit
398,https://github.com/Yusufkilic-sw/cs303-ElevatorSystem.git,2023-06-09 22:01:57+00:00,,0,Yusufkilic-sw/cs303-ElevatorSystem,651710922,Verilog,cs303-ElevatorSystem,155,0,2023-06-10 12:10:48+00:00,[],None
399,https://github.com/MYNAMEHOLO/One-Hot-FSM.git,2023-06-07 13:13:20+00:00,This is a simple one hot machine FSM practice.,0,MYNAMEHOLO/One-Hot-FSM,650625863,Verilog,One-Hot-FSM,582,0,2023-06-07 13:26:18+00:00,[],None
400,https://github.com/Dyumnin-Interns/interfaces-BhargaviGN.git,2023-06-05 12:35:47+00:00,interfaces-BhargaviGN created by GitHub Classroom,0,Dyumnin-Interns/interfaces-BhargaviGN,649692835,Verilog,interfaces-BhargaviGN,7,0,2023-06-09 04:37:08+00:00,[],None
401,https://github.com/wngxirui/Drug-counter.git,2023-06-09 06:27:07+00:00,,0,wngxirui/Drug-counter,651393031,Verilog,Drug-counter,13,0,2023-06-09 06:51:19+00:00,[],None
402,https://github.com/PradeepKrGupta/Verilog_COA--PKG.git,2023-06-08 19:11:38+00:00,,0,PradeepKrGupta/Verilog_COA--PKG,651217703,Verilog,Verilog_COA--PKG,13,0,2023-06-08 19:14:45+00:00,[],None
403,https://github.com/Puneeth254/CS2310.git,2023-06-16 04:33:45+00:00,,0,Puneeth254/CS2310,654412401,Verilog,CS2310,1047,0,2023-06-16 04:36:54+00:00,[],None
404,https://github.com/DaliaEl-Sayed/CSE620_Architecture_RegisterFile_Bonus_Project.git,2023-06-16 19:01:25+00:00,,0,DaliaEl-Sayed/CSE620_Architecture_RegisterFile_Bonus_Project,654712711,Verilog,CSE620_Architecture_RegisterFile_Bonus_Project,269,0,2023-06-16 22:23:25+00:00,[],None
405,https://github.com/V-19/Proyecto1-Verificacion.git,2023-06-07 18:53:57+00:00,,0,V-19/Proyecto1-Verificacion,650763326,Verilog,Proyecto1-Verificacion,860,0,2023-06-07 18:59:56+00:00,[],None
406,https://github.com/himanshushah05/VLSI_design_adders.git,2023-06-08 04:46:29+00:00,,0,himanshushah05/VLSI_design_adders,650911563,Verilog,VLSI_design_adders,5,0,2023-06-08 14:04:55+00:00,[],None
407,https://github.com/madmaxieee/bmatch-bus.git,2023-06-16 11:51:38+00:00,,0,madmaxieee/bmatch-bus,654560339,Verilog,bmatch-bus,8358,0,2023-06-16 12:51:05+00:00,[],None
408,https://github.com/zeynepdukk/224Project.git,2023-06-17 14:23:42+00:00,Verilog,0,zeynepdukk/224Project,654984229,Verilog,224Project,2,0,2023-06-17 14:25:01+00:00,[],None
409,https://github.com/jddjk/6_digit_DoorLock.git,2023-06-17 14:30:40+00:00,"This is a doorlock implementation using verilog. Some features are added to make a physical connection. I initially planned to connect to the 4x4 keypad, but I had a minor problem and changed it to getting input to the switch on the FPGA. The FPGA board used is Xilinx's Basys 3 Artix-7 FPGA Board.",0,jddjk/6_digit_DoorLock,654986426,Verilog,6_digit_DoorLock,4,0,2023-06-17 14:31:18+00:00,[],None
410,https://github.com/cmxuu/NCTU-CO-2021.git,2023-06-15 14:20:24+00:00,,0,cmxuu/NCTU-CO-2021,654166580,Verilog,NCTU-CO-2021,7665,0,2023-06-15 14:21:27+00:00,[],None
411,https://github.com/adideva98/HDLBits_Solutions.git,2023-06-04 03:24:53+00:00,My solutions to Verilog practice problems on HDLBits.,0,adideva98/HDLBits_Solutions,649179624,Verilog,HDLBits_Solutions,6,0,2023-06-04 03:34:15+00:00,[],None
412,https://github.com/AmirEfi/3-bit-multiplier-in-Verilog.git,2023-06-07 08:56:11+00:00,Simple 3-bit multiplier ,0,AmirEfi/3-bit-multiplier-in-Verilog,650526115,Verilog,3-bit-multiplier-in-Verilog,2,0,2023-06-07 09:09:31+00:00,[],None
413,https://github.com/Athishpranav2003/8-Bit-ALU.git,2023-06-07 07:22:38+00:00,CS2300 Course project,0,Athishpranav2003/8-Bit-ALU,650491326,Verilog,8-Bit-ALU,754,0,2023-06-07 08:07:27+00:00,[],None
414,https://github.com/krystRe/Real-Time-Clock.git,2023-06-07 09:10:39+00:00,,0,krystRe/Real-Time-Clock,650531695,Verilog,Real-Time-Clock,2,0,2023-06-07 09:16:25+00:00,[],None
415,https://github.com/inc-code-42/GIFT-128-Hardware-Design.git,2023-06-10 16:43:59+00:00,,0,inc-code-42/GIFT-128-Hardware-Design,651967406,Verilog,GIFT-128-Hardware-Design,10,0,2023-06-11 12:59:05+00:00,[],None
416,https://github.com/PieF68/effab_001.git,2023-06-11 01:43:40+00:00,Primer Proyecto Efabless de pief68 del 2023_06_10,0,PieF68/effab_001,652069732,Verilog,effab_001,41725,0,2023-06-11 01:44:18+00:00,[],https://api.github.com/licenses/apache-2.0
417,https://github.com/BlitherBoom812/NSCSCC2023-MIPS.git,2023-06-12 15:12:02+00:00,Code for NSCSCC2023-MIPS,0,BlitherBoom812/NSCSCC2023-MIPS,652679705,Verilog,NSCSCC2023-MIPS,977,0,2023-06-30 05:47:09+00:00,[],https://api.github.com/licenses/mit
418,https://github.com/hemu33662/ALU_8_BIT.git,2023-06-19 04:34:37+00:00,,0,hemu33662/ALU_8_BIT,655522521,Verilog,ALU_8_BIT,104,0,2023-06-19 04:36:22+00:00,[],None
419,https://github.com/Kaushik0468/Light-Control-Circuit-Design-With-Clock-Division.git,2023-06-20 09:38:57+00:00,,0,Kaushik0468/Light-Control-Circuit-Design-With-Clock-Division,656118100,Verilog,Light-Control-Circuit-Design-With-Clock-Division,2063,0,2023-07-21 14:59:17+00:00,[],https://api.github.com/licenses/bsd-3-clause
420,https://github.com/nuudlman/miniature-sniffle.git,2023-06-20 17:03:55+00:00,,0,nuudlman/miniature-sniffle,656301504,Verilog,miniature-sniffle,35290,0,2023-06-20 17:04:50+00:00,[],https://api.github.com/licenses/apache-2.0
421,https://github.com/Kolossql/copyOF_caravel_user_project.git,2023-06-21 21:52:01+00:00,,0,Kolossql/copyOF_caravel_user_project,656896725,Verilog,copyOF_caravel_user_project,35289,0,2023-06-21 21:52:52+00:00,[],https://api.github.com/licenses/apache-2.0
422,https://github.com/DayDayKim/aiccadproject2daehui.git,2023-06-05 08:34:54+00:00,,0,DayDayKim/aiccadproject2daehui,649602593,Verilog,aiccadproject2daehui,70,0,2023-06-07 10:56:33+00:00,[],None
423,https://github.com/kersnl/gray_shift.git,2023-06-05 02:48:54+00:00,"fpga design,hardware",0,kersnl/gray_shift,649504638,Verilog,gray_shift,11,0,2023-06-05 03:10:16+00:00,[],None
424,https://github.com/negedger/ABH_Cube.git,2023-06-21 17:19:30+00:00,,0,negedger/ABH_Cube,656806804,Verilog,ABH_Cube,1097,0,2023-08-16 19:30:03+00:00,[],None
425,https://github.com/xjh2000/CipherSystem.git,2023-06-11 12:58:06+00:00,this is a system for cipher,0,xjh2000/CipherSystem,652212645,Verilog,CipherSystem,17971,0,2023-12-02 03:12:35+00:00,[],https://api.github.com/licenses/apache-2.0
426,https://github.com/AmirmahdiJoudi/HIRMA-Microcontroller.git,2023-06-10 18:28:45+00:00,CADLAB 2023 - Project,0,AmirmahdiJoudi/HIRMA-Microcontroller,651994122,Verilog,HIRMA-Microcontroller,376120,0,2024-01-24 09:35:15+00:00,[],None
427,https://github.com/whensungoesdown/cpu7b.git,2023-06-14 15:15:57+00:00,,0,whensungoesdown/cpu7b,653712361,Verilog,cpu7b,685,0,2024-02-05 14:27:38+00:00,[],None
428,https://github.com/SalvaMur/SimpleMipsCPUModel.git,2023-06-07 16:58:45+00:00,Project for Computer Architecture course at Cleveland State University.,0,SalvaMur/SimpleMipsCPUModel,650720382,Verilog,SimpleMipsCPUModel,3,0,2023-06-07 18:09:45+00:00,[],None
429,https://github.com/malikshanaah1999/802.11h.git,2023-06-07 15:37:03+00:00,,0,malikshanaah1999/802.11h,650688107,Verilog,802.11h,41725,0,2023-06-07 15:37:48+00:00,[],https://api.github.com/licenses/apache-2.0
430,https://github.com/sgabrani/CS-M152A.git,2023-06-07 21:48:11+00:00,UCLA Introductory Digital Design Laboratory,0,sgabrani/CS-M152A,650815964,Verilog,CS-M152A,3341,0,2023-06-10 10:06:14+00:00,[],None
431,https://github.com/itu-itis21-ilker20/BLG242E--Logic-Circuits-Laboratory.git,2023-06-13 22:04:17+00:00,ITU Computer Engineering Department BLG242E ( Logic Circuits Laboratory) project assignments,0,itu-itis21-ilker20/BLG242E--Logic-Circuits-Laboratory,653344044,Verilog,BLG242E--Logic-Circuits-Laboratory,345,0,2023-06-13 22:04:35+00:00,[],None
432,https://github.com/ibrahimmansur4/4-bit-Microprocessor-using-Verilog-HDL.git,2023-06-08 14:08:34+00:00,,0,ibrahimmansur4/4-bit-Microprocessor-using-Verilog-HDL,651108751,Verilog,4-bit-Microprocessor-using-Verilog-HDL,5,0,2023-09-20 00:58:00+00:00,[],None
433,https://github.com/obaidmcs/4-bit-ALU-on-Spartan-3E-FPGA.git,2023-06-11 05:04:25+00:00,"This project is an implementation of an Arithmetic Logic Unit (ALU) on the Spartan 3E FPGA Starter Kit. The ALU takes 4-bit inputs A and B, along with a 4-bit opcode, to perform various arithmetic and logical operations. The project incorporates a register memory module to latch the inputs and opcode due to limited input switches.",0,obaidmcs/4-bit-ALU-on-Spartan-3E-FPGA,652102420,Verilog,4-bit-ALU-on-Spartan-3E-FPGA,1761,0,2023-06-11 05:56:40+00:00,[],None
434,https://github.com/JStidham02/Systolic_Array_Plus.git,2023-06-11 16:27:22+00:00,A Systolic Array based on Berkley's Gemmini project with an expanded feature set to support low power model tuning,0,JStidham02/Systolic_Array_Plus,652274279,Verilog,Systolic_Array_Plus,17,0,2023-06-11 16:32:26+00:00,[],None
435,https://github.com/YiZhi-W813/myriscv.git,2023-06-11 02:46:47+00:00,try to design a riscv cpu,0,YiZhi-W813/myriscv,652079480,Verilog,myriscv,387,0,2023-07-05 09:40:28+00:00,[],None
436,https://github.com/D1S3LPH/LabDig2023-projeto-final-projeto-12.git,2023-06-14 23:58:48+00:00,,0,D1S3LPH/LabDig2023-projeto-final-projeto-12,653876000,Verilog,LabDig2023-projeto-final-projeto-12,9797,0,2023-06-15 00:07:20+00:00,[],None
437,https://github.com/MaxwellLim/IntroToVLSIDesignProject.git,2023-06-15 19:45:19+00:00,,0,MaxwellLim/IntroToVLSIDesignProject,654286893,Verilog,IntroToVLSIDesignProject,1746,0,2023-06-15 19:54:36+00:00,[],None
438,https://github.com/varunmadhavam/riscv_single_cycle.git,2023-06-17 10:34:53+00:00,A single cycle riscv rv32i cpu,0,varunmadhavam/riscv_single_cycle,654920582,Verilog,riscv_single_cycle,0,0,2023-06-17 11:19:06+00:00,[],None
439,https://github.com/AyaHusein2001/Multipliers-MANIA.git,2023-06-17 14:48:37+00:00,,1,AyaHusein2001/Multipliers-MANIA,654991985,Verilog,Multipliers-MANIA,4,0,2023-06-17 14:58:02+00:00,[],None
440,https://github.com/andreili/FlexRV32_ASIC.git,2023-06-18 11:50:14+00:00,"Hardware implementation for RISC-V core, step-by-step.",0,andreili/FlexRV32_ASIC,655266346,Verilog,FlexRV32_ASIC,1220,0,2023-06-26 19:35:28+00:00,[],None
441,https://github.com/TristanV1/TristanV1-FPGA-RISCV32I-Processor.git,2023-06-04 12:15:12+00:00,,0,TristanV1/TristanV1-FPGA-RISCV32I-Processor,649296059,Verilog,TristanV1-FPGA-RISCV32I-Processor,5,0,2023-06-04 12:21:51+00:00,[],None
442,https://github.com/muratbayindir/ee446_project.git,2023-06-04 12:22:13+00:00,,0,muratbayindir/ee446_project,649297856,Verilog,ee446_project,12578,0,2023-06-04 12:23:01+00:00,[],None
443,https://github.com/112101011/Computer-Architecture-5-stage-RISC-V-pipeline..git,2023-06-06 09:08:35+00:00,,0,112101011/Computer-Architecture-5-stage-RISC-V-pipeline.,650067457,Verilog,Computer-Architecture-5-stage-RISC-V-pipeline.,134,0,2023-07-09 11:37:25+00:00,[],None
444,https://github.com/nicedayd/milk.git,2023-06-06 13:46:25+00:00,,0,nicedayd/milk,650170338,Verilog,milk,41725,0,2023-06-06 13:47:05+00:00,[],https://api.github.com/licenses/apache-2.0
445,https://github.com/rajaabdullahjaved98/Traffic-Controller.git,2023-06-09 23:19:14+00:00,Digital System Design project which controls the flow of traffic within an intersection. Read the text files and report for thorough explanantion.,0,rajaabdullahjaved98/Traffic-Controller,651725670,Verilog,Traffic-Controller,776,0,2023-06-09 23:20:23+00:00,[],None
446,https://github.com/D0745867/Sync_FIFO.git,2023-06-09 18:29:33+00:00,Practice to make a Sync FIFO with RTL code.,0,D0745867/Sync_FIFO,651655467,Verilog,Sync_FIFO,1087,0,2023-06-10 14:26:55+00:00,[],None
447,https://github.com/jeffdi/openframe_demo.git,2023-06-09 18:45:15+00:00,,0,jeffdi/openframe_demo,651660223,Verilog,openframe_demo,6090,0,2023-06-09 18:45:24+00:00,[],https://api.github.com/licenses/apache-2.0
448,https://github.com/shalan/ip_test.git,2023-06-04 18:57:34+00:00,,0,shalan/ip_test,649411683,Verilog,ip_test,41725,0,2023-06-04 18:58:07+00:00,[],https://api.github.com/licenses/apache-2.0
449,https://github.com/Prathamsahu52/CS220_IITK_2022-2023.git,2023-06-21 08:32:41+00:00,,0,Prathamsahu52/CS220_IITK_2022-2023,656584668,Verilog,CS220_IITK_2022-2023,212,0,2023-06-27 06:44:10+00:00,[],None
450,https://github.com/pottaMuniAsheesh/EE2003-Single-Cycle-CPU.git,2023-06-16 13:19:13+00:00,,0,pottaMuniAsheesh/EE2003-Single-Cycle-CPU,654592094,Verilog,EE2003-Single-Cycle-CPU,40,0,2023-06-16 13:30:30+00:00,[],None
451,https://github.com/Ping3227/CPU.git,2023-06-16 02:20:01+00:00,,0,Ping3227/CPU,654379817,Verilog,CPU,14,0,2023-06-16 02:21:49+00:00,[],None
452,https://github.com/mAnirudh13/Basic-Verilog-projects.git,2023-06-21 07:07:36+00:00,,0,mAnirudh13/Basic-Verilog-projects,656549666,Verilog,Basic-Verilog-projects,152,0,2023-07-01 13:30:58+00:00,[],None
453,https://github.com/Birminness/FPGA-MSB-Seek.git,2023-06-16 22:17:44+00:00,,0,Birminness/FPGA-MSB-Seek,654760032,Verilog,FPGA-MSB-Seek,3,0,2023-06-16 22:23:04+00:00,[],None
454,https://github.com/ckt77/NYCU-Computer-Organization.git,2023-06-17 17:28:22+00:00,NYCU 2023 Spring Computer Organization / 蔡文錦教授,0,ckt77/NYCU-Computer-Organization,655037715,Verilog,NYCU-Computer-Organization,79641,0,2023-06-19 12:37:29+00:00,"['computer-organization', 'nycu']",None
455,https://github.com/yahiya003/Internship_2023.git,2023-06-17 17:37:22+00:00,,0,yahiya003/Internship_2023,655040193,Verilog,Internship_2023,6951,0,2023-07-05 10:21:00+00:00,[],None
456,https://github.com/ayushid543/intelunnati_techgirls.git,2023-06-20 09:13:27+00:00,,0,ayushid543/intelunnati_techgirls,656105467,Verilog,intelunnati_techgirls,24421,0,2023-07-20 13:18:15+00:00,[],None
457,https://github.com/neha-sawant03/Vending-Machine-Using-Verilog.git,2023-06-12 05:48:31+00:00,,0,neha-sawant03/Vending-Machine-Using-Verilog,652457754,Verilog,Vending-Machine-Using-Verilog,237,0,2023-06-12 05:52:03+00:00,[],None
458,https://github.com/SaltyfishAlpha/CPU.git,2023-06-20 07:31:28+00:00,A Simple CPU Write by Chisel for PBL Lectures.,0,SaltyfishAlpha/CPU,656063444,Verilog,CPU,784,0,2023-06-20 07:31:59+00:00,[],None
459,https://github.com/achamdudhat/Verilog.git,2023-06-19 15:07:22+00:00,32 Bit Pipelined CPU,0,achamdudhat/Verilog,655772911,Verilog,Verilog,39,0,2023-06-19 15:10:08+00:00,[],None
460,https://github.com/RijulKakar/Processor-in-ARM-Assembly.git,2023-06-20 17:52:41+00:00,Built a working CPU in ARM Assembly and Verilog over a few weeks.,0,RijulKakar/Processor-in-ARM-Assembly,656320111,Verilog,Processor-in-ARM-Assembly,58,0,2023-06-20 17:54:34+00:00,[],None
461,https://github.com/abc12354a/FPGA.git,2023-06-20 05:51:51+00:00,FPGA项目和HDL_Bits刷题,0,abc12354a/FPGA,656026702,Verilog,FPGA,156619,0,2023-06-20 06:19:24+00:00,[],None
462,https://github.com/Rodrigo-Reis/pblfinal3.git,2023-06-21 00:58:26+00:00,,0,Rodrigo-Reis/pblfinal3,656438535,Verilog,pblfinal3,523,0,2023-06-21 01:02:21+00:00,[],None
463,https://github.com/bee0511/Computer-Organization.git,2023-06-20 06:55:29+00:00,Assignment codes in computer organization at NYCU in 2023.,0,bee0511/Computer-Organization,656049262,Verilog,Computer-Organization,9354,0,2023-10-09 14:13:49+00:00,"['computer-organization', 'nycu']",None
464,https://github.com/serkannkoc/MIPS-Datapath-Addition.git,2023-06-06 09:06:46+00:00,,0,serkannkoc/MIPS-Datapath-Addition,650066733,Verilog,MIPS-Datapath-Addition,803,0,2024-02-25 11:14:12+00:00,[],None
465,https://github.com/Meowcc/WhackAMole.git,2023-06-17 10:46:46+00:00,,0,Meowcc/WhackAMole,654923616,Verilog,WhackAMole,34,0,2024-03-23 12:19:25+00:00,[],None
466,https://github.com/Bharathreddy02/apb_protocol.git,2023-06-04 17:55:39+00:00,,1,Bharathreddy02/apb_protocol,649395005,Verilog,apb_protocol,124,0,2023-07-16 13:42:02+00:00,[],None
467,https://github.com/marishimane/FPGA-DRFA.git,2023-06-20 18:59:22+00:00,TP de FPGA - Desert rain frog architecture,0,marishimane/FPGA-DRFA,656345429,Verilog,FPGA-DRFA,127,0,2023-07-24 22:28:20+00:00,[],None
468,https://github.com/MostafaDorrah/Multi-Cycle-MIPS-Processor.git,2023-06-17 07:33:52+00:00,,0,MostafaDorrah/Multi-Cycle-MIPS-Processor,654871717,Verilog,Multi-Cycle-MIPS-Processor,1037,0,2023-06-17 07:51:58+00:00,[],None
469,https://github.com/Linnea030/MIPS_CPU.git,2023-06-15 09:23:23+00:00,Developed a MIPS CPU by Verilog. It supports 16 ISA instructions.,0,Linnea030/MIPS_CPU,654046829,Verilog,MIPS_CPU,163,0,2023-06-15 09:24:54+00:00,[],None
470,https://github.com/marijaklaraodak/synthesizer.git,2023-06-16 13:48:52+00:00,a simple fpga synthesizer that plays 4 sounds ,0,marijaklaraodak/synthesizer,654603745,Verilog,synthesizer,5,0,2023-06-16 13:52:59+00:00,[],None
471,https://github.com/WHU-HZY/piplined_cpu.git,2023-06-18 15:53:38+00:00,A logic implementation of a piplined_cpu with risc-v instruction architecture,0,WHU-HZY/piplined_cpu,655341233,Verilog,piplined_cpu,51,0,2023-06-21 05:24:32+00:00,[],None
472,https://github.com/sunanda690/KGP-RISC.git,2023-06-05 03:52:58+00:00,,0,sunanda690/KGP-RISC,649518967,Verilog,KGP-RISC,1304,0,2023-06-05 03:54:28+00:00,[],None
473,https://github.com/usrlibzy/w5100s-verilog.git,2023-06-09 05:49:26+00:00,W5100S Driver on FPGA Platform.,0,usrlibzy/w5100s-verilog,651380992,Verilog,w5100s-verilog,19,0,2023-06-09 05:51:03+00:00,[],None
474,https://github.com/yuuungch/CSARCH1-HDL1.git,2023-06-13 16:59:49+00:00,Verilog Dataflow model of the Boolean Function F=(AB' + A'B) (C+D'),0,yuuungch/CSARCH1-HDL1,653238432,Verilog,CSARCH1-HDL1,36,0,2023-06-13 17:02:14+00:00,[],None
475,https://github.com/White-Sunday/MIPS_CPU.git,2023-06-13 14:42:50+00:00,,0,White-Sunday/MIPS_CPU,653176739,Verilog,MIPS_CPU,79545,0,2023-06-22 15:38:03+00:00,[],None
476,https://github.com/Ricky0917/CPEN311.git,2023-06-09 05:58:46+00:00,UBC cpen 311 2023/0517~0626,0,Ricky0917/CPEN311,651383996,Verilog,CPEN311,160875,0,2023-07-16 10:09:40+00:00,[],None
477,https://github.com/Areshkew/verilog-clock_alarm.git,2023-06-09 23:25:11+00:00,"An implementation of a verilog clock, with capacity of n alarms.",0,Areshkew/verilog-clock_alarm,651726700,Verilog,verilog-clock_alarm,4,0,2023-06-09 23:26:18+00:00,[],https://api.github.com/licenses/mit
478,https://github.com/patrickh567/hit_under_miss.git,2023-06-12 03:46:01+00:00,,0,patrickh567/hit_under_miss,652425092,Verilog,hit_under_miss,4513,0,2023-06-12 03:48:37+00:00,[],
479,https://github.com/junukwon7/ldlab-test.git,2023-06-11 11:02:46+00:00,Sample Instruction Test Code,0,junukwon7/ldlab-test,652182935,Verilog,ldlab-test,25,0,2023-06-11 11:08:17+00:00,[],None
480,https://github.com/pointarcher02/Table-Tennis-Game-Simulation.git,2023-06-11 11:10:56+00:00,"The project was a hardware implemented project with the backend coded in Verilog which is an HDL language,a 2 player table tennis game was designed in which it involved use of PYNQ-Z2 Board , while creating features like Difficult button, smash button and Score counter etc.",0,pointarcher02/Table-Tennis-Game-Simulation,652185069,Verilog,Table-Tennis-Game-Simulation,2563,0,2023-06-11 11:16:41+00:00,[],None
481,https://github.com/YoussefEmad02/ATM-based-bank-system.git,2023-06-11 15:51:57+00:00,The project aims at practicing the complete ASIC flow by implementing the core of the bank ,0,YoussefEmad02/ATM-based-bank-system,652263698,Verilog,ATM-based-bank-system,1775,0,2023-06-11 15:53:32+00:00,[],None
482,https://github.com/lavanya-lankalapilli/pipelined_mips.git,2023-06-07 00:11:17+00:00,Verilog code for pipelined MIPS processor desgin with data and control hazard handling logic,0,lavanya-lankalapilli/pipelined_mips,650375922,Verilog,pipelined_mips,1782,0,2023-10-14 17:22:12+00:00,[],None
483,https://github.com/MendelWells/DES_encryption_algorithm.git,2023-06-06 17:15:11+00:00,"This is a whole class exercise, on implementing the DES encryption algorithm, as specified in FIPS-46-3. Implementing an algorithm by the whole team is a project,",3,MendelWells/DES_encryption_algorithm,650254832,Verilog,DES_encryption_algorithm,2656,0,2023-06-06 17:16:26+00:00,[],None
484,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-09.git,2023-06-06 06:10:17+00:00,BCD_7SEGMENT,0,rajitha0119/100-DAYS-OF-RTL-DAY-09,650006721,Verilog,100-DAYS-OF-RTL-DAY-09,153,0,2023-06-06 06:46:11+00:00,[],None
485,https://github.com/spydermonke/Y86_Processor.git,2023-06-05 16:00:55+00:00,,0,spydermonke/Y86_Processor,649778152,Verilog,Y86_Processor,2614,0,2023-06-05 16:07:57+00:00,[],None
486,https://github.com/himanshushah05/VLSI_design_multipliers.git,2023-06-08 07:17:44+00:00,This repository holds some different architectures for multipliers which have been used alongwith verilog code and testbench as well.,0,himanshushah05/VLSI_design_multipliers,650957694,Verilog,VLSI_design_multipliers,21,0,2023-06-08 15:20:26+00:00,"['dadda-tree-multiplier', 'multiplier', 'verilog', 'vlsi-design', 'wallace-tree-multiplier']",None
487,https://github.com/Priyambada124/scan_chain.git,2023-06-07 13:52:13+00:00,,0,Priyambada124/scan_chain,650642750,Verilog,scan_chain,1939,0,2023-06-07 13:58:25+00:00,[],None
488,https://github.com/KonstantinBee/Fast-Fourier-Transform-verilog.git,2023-06-07 19:13:54+00:00,"Fast Fourier Transform Algorithm performed as a combinational circuit. Butterfly scheme. Input and output data are presented in two's complement code. The number of stages and the number of bits of the input signal are parameterised. With each stage, the bit depth increases by one bit.",0,KonstantinBee/Fast-Fourier-Transform-verilog,650769992,Verilog,Fast-Fourier-Transform-verilog,9,0,2023-06-07 19:18:52+00:00,[],None
489,https://github.com/SkyLiNing823/Computer_Organization_HW.git,2023-06-15 14:20:41+00:00,"HW for ""Computer Organization"" in NYCU 2023.",0,SkyLiNing823/Computer_Organization_HW,654166710,Verilog,Computer_Organization_HW,3070,0,2024-01-06 18:29:08+00:00,[],None
490,https://github.com/chamudij/8-bit-Single-Cycle-Processor.git,2023-06-08 02:21:56+00:00,"This is a simple 8-bit single-cycle processor which includes an ALU, a register file and control logic, using Verilog HDL. This was designed as a part of CO224 Computer Architecture course.",0,chamudij/8-bit-Single-Cycle-Processor,650877212,Verilog,8-bit-Single-Cycle-Processor,2338,0,2024-01-14 14:28:07+00:00,[],None
491,https://github.com/Zx4599/Advance-digtal-BCD-adder.git,2023-06-14 12:39:51+00:00,,0,Zx4599/Advance-digtal-BCD-adder,653637738,Verilog,Advance-digtal-BCD-adder,9,0,2023-06-14 12:41:07+00:00,[],None
492,https://github.com/jainam-24/ping-pong-game-FPGA.git,2023-06-19 03:03:37+00:00,,0,jainam-24/ping-pong-game-FPGA,655498296,Verilog,ping-pong-game-FPGA,19563,0,2023-06-19 03:07:33+00:00,[],None
493,https://github.com/so-hyunn/CSED273-final-project.git,2023-06-17 14:51:27+00:00,POSTECH 2022-1 Digital System Design,0,so-hyunn/CSED273-final-project,654992844,Verilog,CSED273-final-project,8,0,2023-06-17 15:28:49+00:00,[],None
494,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-12-COMPARATOR.git,2023-06-08 13:47:18+00:00,,0,rajitha0119/100-DAYS-OF-RTL-DAY-12-COMPARATOR,651100169,Verilog,100-DAYS-OF-RTL-DAY-12-COMPARATOR,235,0,2023-06-08 13:50:38+00:00,[],None
495,https://github.com/Jimmyyuuuu/HDL-bits.git,2023-06-12 05:23:54+00:00,,0,Jimmyyuuuu/HDL-bits,652449228,Verilog,HDL-bits,75,0,2023-08-18 04:37:17+00:00,[],None
496,https://github.com/Felloty/RISC-V-Single-Clock.git,2023-06-14 03:51:30+00:00,,0,Felloty/RISC-V-Single-Clock,653436633,Verilog,RISC-V-Single-Clock,9245,0,2023-06-14 03:57:04+00:00,[],None
497,https://github.com/pm-yinl/piceweb.git,2023-06-14 06:46:16+00:00,,0,pm-yinl/piceweb,653488967,Verilog,piceweb,46,0,2023-06-14 06:46:30+00:00,[],None
498,https://github.com/LFiosx18/Circuit_design.git,2023-06-09 10:13:05+00:00,,0,LFiosx18/Circuit_design,651475591,Verilog,Circuit_design,7,0,2023-06-09 10:15:11+00:00,[],None
499,https://github.com/BhardwajBhat/TCL-VSD.git,2023-06-13 17:48:35+00:00,,0,BhardwajBhat/TCL-VSD,653258670,Verilog,TCL-VSD,417,0,2023-06-18 12:18:46+00:00,[],None
500,https://github.com/abahadirt/Assignment2_Verilog.git,2023-06-15 14:41:26+00:00,2023-02-02,0,abahadirt/Assignment2_Verilog,654175772,Verilog,Assignment2_Verilog,1,0,2023-06-15 14:41:33+00:00,[],None
501,https://github.com/YinCH724/2023Spring_ICLAB.git,2023-06-16 10:46:30+00:00,,0,YinCH724/2023Spring_ICLAB,654536558,Verilog,2023Spring_ICLAB,20,0,2023-06-16 10:51:30+00:00,[],None
502,https://github.com/STARS-Design-Track-2023/GuitarVillains.git,2023-06-21 12:33:57+00:00,,0,STARS-Design-Track-2023/GuitarVillains,656685109,Verilog,GuitarVillains,2313,0,2023-06-26 21:03:46+00:00,[],None
503,https://github.com/seiyant/ELEC-391-Project.git,2023-06-20 00:06:52+00:00,,0,seiyant/ELEC-391-Project,655938643,Verilog,ELEC-391-Project,12512,0,2023-06-20 05:00:46+00:00,[],None
504,https://github.com/linh97abc/quatus_project.git,2023-06-19 16:59:36+00:00,,0,linh97abc/quatus_project,655818389,Verilog,quatus_project,1308,0,2023-07-09 16:04:40+00:00,[],None
505,https://github.com/Pizmuh/shaders_in_FPGA.git,2023-06-19 11:34:05+00:00,creating shaders programming enviroment in FPGA ,0,Pizmuh/shaders_in_FPGA,655680860,Verilog,shaders_in_FPGA,117,0,2023-06-19 11:35:51+00:00,[],None
506,https://github.com/Changi-Im/Logic-Circuit-Design.git,2023-06-20 13:02:49+00:00,COMP311: Logic Circuit Design,0,Changi-Im/Logic-Circuit-Design,656200475,Verilog,Logic-Circuit-Design,134,0,2023-06-20 13:03:40+00:00,[],None
507,https://github.com/alph00/cache_backup.git,2023-06-21 03:17:22+00:00,,0,alph00/cache_backup,656476773,Verilog,cache_backup,20,0,2023-06-21 03:17:52+00:00,[],None
508,https://github.com/Avonxu123/Verilog_test1.git,2023-06-21 08:05:15+00:00,,0,Avonxu123/Verilog_test1,656573586,Verilog,Verilog_test1,8,0,2023-06-21 08:10:14+00:00,[],None
509,https://github.com/Athishpranav2003/Simple-CPU.git,2023-06-17 08:03:28+00:00,CS2600 Course Project,0,Athishpranav2003/Simple-CPU,654879370,Verilog,Simple-CPU,530,0,2023-06-17 08:07:00+00:00,[],None
510,https://github.com/vascoluz/skyA130_ist.git,2023-06-21 16:29:19+00:00,,0,vascoluz/skyA130_ist,656787194,Verilog,skyA130_ist,35290,0,2023-06-21 16:30:13+00:00,[],https://api.github.com/licenses/apache-2.0
511,https://github.com/sam10486/DTFAG_FFTC_my_env.git,2023-06-04 10:08:18+00:00,,0,sam10486/DTFAG_FFTC_my_env,649264076,Verilog,DTFAG_FFTC_my_env,2696,0,2023-06-04 10:09:38+00:00,[],None
512,https://github.com/anudeepnrao/radar_wv_gen.git,2023-06-04 13:28:47+00:00,Radar waveform Generator using FPGA,0,anudeepnrao/radar_wv_gen,649316335,Verilog,radar_wv_gen,7,0,2023-06-04 13:30:30+00:00,[],https://api.github.com/licenses/apache-2.0
513,https://github.com/GetulioVictor/ELTD12A.git,2023-06-04 03:02:43+00:00,Projetos direcionados realizados durante a disciplina de Eletrônica Digital II (ELTD12A),0,GetulioVictor/ELTD12A,649175965,Verilog,ELTD12A,583,0,2023-06-04 03:42:01+00:00,[],https://api.github.com/licenses/gpl-3.0
514,https://github.com/cordeiroewerton/LASD-UFCG.git,2023-06-08 22:34:31+00:00,Repositorio destinado para arquivação dos arquivos necessarios para a construção do processador MIPS ciclo único projetado no laboratório de arquitetura de sistemas digitais.,0,cordeiroewerton/LASD-UFCG,651275854,Verilog,LASD-UFCG,3011,0,2023-06-08 23:07:51+00:00,[],None
515,https://github.com/kesh1508/K_DSP.git,2023-06-11 18:13:09+00:00,,0,kesh1508/K_DSP,652303119,Verilog,K_DSP,69,0,2023-12-31 17:43:03+00:00,[],None
516,https://github.com/licy-gh/rvcpu.git,2023-06-21 09:24:31+00:00,a toy RV64I CPU,0,licy-gh/rvcpu,656606483,Verilog,rvcpu,2705,0,2023-06-21 09:33:13+00:00,[],None
517,https://github.com/LuisGuiOli/pblfinal3-20230621T001530Z-001.git,2023-06-21 00:17:43+00:00,,0,LuisGuiOli/pblfinal3-20230621T001530Z-001,656429402,Verilog,pblfinal3-20230621T001530Z-001,524,0,2023-06-21 00:33:13+00:00,[],None
518,https://github.com/Vedant-thereal/ALU_8_bit.git,2023-06-21 04:49:19+00:00,This project is based on the Verilog implementation of a simple 8-bit Arithmetic Logic Unit(ALU),0,Vedant-thereal/ALU_8_bit,656503237,Verilog,ALU_8_bit,28,0,2023-07-04 13:10:07+00:00,[],None
519,https://github.com/LLTTYYY/-fpga-.git,2023-06-21 03:26:35+00:00,,0,LLTTYYY/-fpga-,656479408,Verilog,-fpga-,7,0,2023-06-21 03:28:36+00:00,[],None
520,https://github.com/ahmetkurklu/de10lite-adxl-i2c.git,2023-06-19 10:09:39+00:00,,0,ahmetkurklu/de10lite-adxl-i2c,655648099,Verilog,de10lite-adxl-i2c,232,0,2023-06-19 10:16:58+00:00,[],None
521,https://github.com/lumensss/spi_ctrl.git,2023-06-20 16:32:06+00:00,,2,lumensss/spi_ctrl,656288974,Verilog,spi_ctrl,60,0,2023-06-21 14:29:55+00:00,[],None
522,https://github.com/STARS-Design-Track-2023/DigiDoggs.git,2023-06-20 15:12:03+00:00,,0,STARS-Design-Track-2023/DigiDoggs,656256912,Verilog,DigiDoggs,2795,0,2023-08-23 14:48:00+00:00,[],
523,https://github.com/cho-hm02123/Digital_Hardware_System_Design_Challenge.git,2023-06-05 07:18:57+00:00,,0,cho-hm02123/Digital_Hardware_System_Design_Challenge,649575471,Verilog,Digital_Hardware_System_Design_Challenge,32,0,2023-06-14 17:52:05+00:00,[],None
524,https://github.com/pm-yinl/100M.git,2023-06-14 09:04:15+00:00,,0,pm-yinl/100M,653547230,Verilog,100M,41115,0,2023-06-14 09:04:49+00:00,[],None
525,https://github.com/deck11/tcl_s.git,2023-06-13 17:16:48+00:00,,0,deck11/tcl_s,653245666,Verilog,tcl_s,2354,0,2023-06-18 12:13:57+00:00,[],None
526,https://github.com/PIRIADHARSI/Verilog.git,2023-06-13 06:36:16+00:00,,0,PIRIADHARSI/Verilog,652966007,Verilog,Verilog,241,0,2023-06-13 06:39:00+00:00,[],None
527,https://github.com/AyaHusein2001/adders_mania.git,2023-06-17 17:02:47+00:00,,2,AyaHusein2001/adders_mania,655030583,Verilog,adders_mania,21,0,2023-06-17 17:04:21+00:00,[],None
528,https://github.com/Mahima-150/project_verilog.git,2023-06-18 06:46:52+00:00,,0,Mahima-150/project_verilog,655187847,Verilog,project_verilog,12,0,2023-06-18 06:49:07+00:00,[],None
529,https://github.com/InsungHeo/Verilog-HDL.git,2023-06-16 05:50:45+00:00,,0,InsungHeo/Verilog-HDL,654431850,Verilog,Verilog-HDL,15,0,2023-06-16 05:53:36+00:00,[],None
530,https://github.com/VinkeshBansal/Y86-Processor.git,2023-06-05 16:43:09+00:00,,0,VinkeshBansal/Y86-Processor,649794056,Verilog,Y86-Processor,7174,0,2023-06-05 16:44:06+00:00,[],None
531,https://github.com/AmirEfi/Traffic-Light-in-Verilog.git,2023-06-07 09:13:31+00:00,Final Project of Digital Logic course - Fall 2021,0,AmirEfi/Traffic-Light-in-Verilog,650532837,Verilog,Traffic-Light-in-Verilog,3,0,2023-06-07 09:17:08+00:00,[],None
532,https://github.com/DiogoDSJ/PBL-3.git,2023-06-06 11:08:07+00:00,,1,DiogoDSJ/PBL-3,650110470,Verilog,PBL-3,20,0,2023-06-16 00:21:42+00:00,[],None
533,https://github.com/tinebp/vortex_pnnl.git,2023-06-09 14:30:51+00:00,,1,tinebp/vortex_pnnl,651569904,Verilog,vortex_pnnl,336415,0,2023-06-09 14:46:36+00:00,[],https://api.github.com/licenses/bsd-3-clause
534,https://github.com/Kurtlike/riscVModified.git,2023-06-12 10:54:57+00:00,Доработанный riscV процессор,0,Kurtlike/riscVModified,652574266,Verilog,riscVModified,8,0,2023-06-12 10:55:28+00:00,[],None
535,https://github.com/Yong12315/ZYNQ_module.git,2023-06-12 13:25:51+00:00,there are some useful modul which used frequently in ZYNQ,0,Yong12315/ZYNQ_module,652632569,Verilog,ZYNQ_module,7,0,2023-06-12 14:03:47+00:00,[],None
536,https://github.com/binfu1/vivado-gt.git,2023-06-12 05:57:13+00:00,,1,binfu1/vivado-gt,652460855,Verilog,vivado-gt,23,0,2023-06-18 09:50:11+00:00,[],None
537,https://github.com/felixzheng02/yadan_single_cycle.git,2023-06-12 13:46:32+00:00,,0,felixzheng02/yadan_single_cycle,652641367,Verilog,yadan_single_cycle,293,0,2023-06-12 16:01:27+00:00,[],None
538,https://github.com/Mikkhael/JOS_Projekt_Morse.git,2023-06-11 22:19:26+00:00,,0,Mikkhael/JOS_Projekt_Morse,652358260,Verilog,JOS_Projekt_Morse,482,0,2023-06-11 22:19:37+00:00,[],None
539,https://github.com/neha-sawant03/Vedic-Multiplier-Using-Verilog.git,2023-06-12 08:49:12+00:00,,0,neha-sawant03/Vedic-Multiplier-Using-Verilog,652525407,Verilog,Vedic-Multiplier-Using-Verilog,500,0,2023-06-12 08:50:29+00:00,[],None
540,https://github.com/trilogysci/xasted.git,2023-06-11 12:18:14+00:00,A 6 x 7 segment shooter game for fpga (DE10-Lite),0,trilogysci/xasted,652201950,Verilog,xasted,107,0,2023-06-11 13:47:50+00:00,"['7-segment', 'de10-lite', 'fpga', 'game']",https://api.github.com/licenses/gpl-3.0
541,https://github.com/Ju-Can/FPGA-Music-Tuner.git,2023-06-12 15:31:05+00:00,A music tuner with volume detection feature built with Verilog on FPGA microcontroller.,0,Ju-Can/FPGA-Music-Tuner,652688224,,FPGA-Music-Tuner,118401,0,2023-09-06 22:44:45+00:00,[],None
542,https://github.com/harith-abeysinghe/co224-lab6.git,2023-06-07 05:16:46+00:00,,0,harith-abeysinghe/co224-lab6,650450022,Verilog,co224-lab6,1263,0,2023-10-18 13:56:30+00:00,[],None
543,https://github.com/lihm21/sun_ass5.git,2023-06-09 03:34:46+00:00,,0,lihm21/sun_ass5,651345976,Verilog,sun_ass5,26,0,2023-06-09 04:12:27+00:00,[],None
544,https://github.com/spjh14512/Pipeline.git,2023-06-09 05:55:41+00:00,,0,spjh14512/Pipeline,651382988,Verilog,Pipeline,5,0,2023-06-09 05:57:12+00:00,[],None
545,https://github.com/ravivarmaece/yen_car.git,2023-06-09 12:50:56+00:00,,0,ravivarmaece/yen_car,651530561,Verilog,yen_car,41725,0,2023-06-09 12:51:40+00:00,[],https://api.github.com/licenses/apache-2.0
546,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-14.git,2023-06-11 00:48:21+00:00,SR FLIPFLOP,0,rajitha0119/100-DAYS-OF-RTL-DAY-14,652061459,Verilog,100-DAYS-OF-RTL-DAY-14,289,0,2023-06-11 01:30:22+00:00,[],None
547,https://github.com/VedantNipane/Y86-Processor.git,2023-06-10 17:48:32+00:00,,0,VedantNipane/Y86-Processor,651984081,Verilog,Y86-Processor,1103,0,2023-06-10 17:48:41+00:00,[],None
548,https://github.com/tuz358/td4cpu.git,2023-06-11 02:08:36+00:00,Verilog HDL implementation of TD4 cpu,0,tuz358/td4cpu,652073496,Verilog,td4cpu,18,0,2023-06-11 02:47:42+00:00,"['cpu', 'td4', 'verilog']",https://api.github.com/licenses/gpl-3.0
549,https://github.com/Klee1453/cs3labx.git,2023-06-11 11:49:45+00:00,浙江大学 22-23春夏 计算机系统三 LabX硬件部分 ~ ComputingSystemsIII 22-23 Spring @ ZhejiangUniversity LabX (Final Lab),0,Klee1453/cs3labx,652194660,Verilog,cs3labx,290,0,2024-02-26 07:29:01+00:00,[],None
550,https://github.com/Ponti17/tang-nano-9k.git,2023-06-12 16:13:07+00:00,,0,Ponti17/tang-nano-9k,652705727,Verilog,tang-nano-9k,729,0,2024-01-31 21:31:11+00:00,[],None
551,https://github.com/nanikeet/python.git,2023-06-15 03:05:40+00:00,,0,nanikeet/python,653920995,Verilog,python,10,0,2023-06-15 03:26:10+00:00,[],None
552,https://github.com/ItteRevanth/Verilog_Hardware_Implementation_Models.git,2023-06-17 08:56:42+00:00,,0,ItteRevanth/Verilog_Hardware_Implementation_Models,654893475,Verilog,Verilog_Hardware_Implementation_Models,30,0,2023-06-17 10:05:57+00:00,[],None
553,https://github.com/malikshanaah1999/counter.git,2023-06-08 18:54:44+00:00,,0,malikshanaah1999/counter,651212780,Verilog,counter,41725,0,2023-06-08 18:55:28+00:00,[],https://api.github.com/licenses/apache-2.0
554,https://github.com/inc-code-42/Binary-GCD.git,2023-06-11 05:28:12+00:00,Binary GCD,0,inc-code-42/Binary-GCD,652107013,Verilog,Binary-GCD,7,0,2023-06-11 12:59:36+00:00,[],None
555,https://github.com/Ivanqi/SimpleCPU.git,2023-06-15 14:06:11+00:00,简单CPU项目,0,Ivanqi/SimpleCPU,654160336,Verilog,SimpleCPU,40,0,2023-06-15 14:18:48+00:00,[],None
556,https://github.com/arjungupta0001/Overlapping-Sequence-Detector-Using-Mealy-FSM.git,2023-06-20 09:06:58+00:00,Detects Overlapping Sequences,0,arjungupta0001/Overlapping-Sequence-Detector-Using-Mealy-FSM,656102729,Verilog,Overlapping-Sequence-Detector-Using-Mealy-FSM,9,0,2023-06-20 09:09:34+00:00,[],None
557,https://github.com/Brighter6013/jacky.git,2023-06-19 13:05:04+00:00,,0,Brighter6013/jacky,655717660,Verilog,jacky,1,0,2023-06-19 13:06:56+00:00,[],None
558,https://github.com/marchenkoiv/cache.git,2023-06-21 19:29:52+00:00,,0,marchenkoiv/cache,656854876,Verilog,cache,595,0,2023-06-21 19:37:29+00:00,[],None
559,https://github.com/ccl19/MIPS_CPU.git,2023-06-21 16:28:53+00:00,,0,ccl19/MIPS_CPU,656787024,Verilog,MIPS_CPU,658,0,2023-06-21 16:31:30+00:00,[],None
560,https://github.com/harikrishnan4697/BCDTo7Segment.git,2023-06-21 09:28:48+00:00,bcd to 7 segment,0,harikrishnan4697/BCDTo7Segment,656608195,Verilog,BCDTo7Segment,128,0,2023-06-23 09:34:19+00:00,[],None
561,https://github.com/arjunsahajan/enhanced_processor.git,2023-06-11 13:03:15+00:00,,0,arjunsahajan/enhanced_processor,652214049,Verilog,enhanced_processor,57,0,2023-06-11 13:18:33+00:00,[],None
562,https://github.com/rajitha0119/100-days-of-RTL-DAY-07.git,2023-06-04 05:41:20+00:00,N BIT PARALLEL ADDER,0,rajitha0119/100-days-of-RTL-DAY-07,649202953,Verilog,100-days-of-RTL-DAY-07,297,0,2023-06-04 05:42:37+00:00,[],None
563,https://github.com/JK3328/TESTRISCV.git,2023-06-13 18:39:08+00:00,Miniproject,0,JK3328/TESTRISCV,653278714,Verilog,TESTRISCV,12,0,2023-06-13 18:50:33+00:00,[],None
564,https://github.com/PedroRonzani18/LAOC-Processador-8-bits.git,2023-06-04 23:56:16+00:00,Processador de 8 bits desenvolvido nas aulas de Laboratório de Arquitetura e Organização de Computadores 1,0,PedroRonzani18/LAOC-Processador-8-bits,649471053,Verilog,LAOC-Processador-8-bits,612,0,2023-10-20 04:36:27+00:00,[],None
565,https://github.com/rajitha0119/100DAYS-OF-RTL-DAY-08-DECODER.git,2023-06-04 10:37:20+00:00,DECODER 3_8,0,rajitha0119/100DAYS-OF-RTL-DAY-08-DECODER,649271145,Verilog,100DAYS-OF-RTL-DAY-08-DECODER,307,0,2023-06-04 10:38:57+00:00,[],None
566,https://github.com/MustafaEgeAtay/verilog.git,2023-06-05 09:32:34+00:00,,0,MustafaEgeAtay/verilog,649624671,Verilog,verilog,15,0,2023-06-09 21:37:38+00:00,[],None
567,https://github.com/Dyumnin-Interns/interfaces-pipermintwala.git,2023-06-05 06:18:44+00:00,interfaces-pipermintwala created by GitHub Classroom,0,Dyumnin-Interns/interfaces-pipermintwala,649555335,Verilog,interfaces-pipermintwala,45,0,2023-06-06 06:04:38+00:00,[],None
568,https://github.com/RaulprTech/Pseudo-Softmax.git,2023-06-06 06:46:14+00:00,This is a implementation of Pseudo-Softmax in FPGA with Verilog,1,RaulprTech/Pseudo-Softmax,650017537,Verilog,Pseudo-Softmax,28,0,2023-06-06 06:47:28+00:00,[],https://api.github.com/licenses/gpl-3.0
569,https://github.com/Diana0525/Express_box.git,2023-06-06 02:59:23+00:00,Implement express box in Verilog,0,Diana0525/Express_box,649961454,Verilog,Express_box,9617,0,2023-06-06 03:02:36+00:00,[],None
570,https://github.com/DouglasWWolf/sidewinder_ethgen.git,2023-06-05 22:57:40+00:00,Sidewinder 100G Ethernet Packet Generator,0,DouglasWWolf/sidewinder_ethgen,649908820,Verilog,sidewinder_ethgen,2054,0,2023-06-05 22:58:22+00:00,[],None
571,https://github.com/arjunsahajan/simple_processor.git,2023-06-06 03:33:32+00:00,,0,arjunsahajan/simple_processor,649969278,Verilog,simple_processor,107,0,2023-06-06 03:40:55+00:00,[],None
572,https://github.com/deepakg96/8-Bit-Non-Pipelined-Processor.git,2023-06-10 20:10:14+00:00,Design and Simulate a simple 8-bit processor without pipelining in Verilog HDL,0,deepakg96/8-Bit-Non-Pipelined-Processor,652015279,Verilog,8-Bit-Non-Pipelined-Processor,9,0,2024-01-14 14:23:40+00:00,[],None
573,https://github.com/htmos6/ARM-Pipelined-Processor-With-Branch-Predictor.git,2023-06-09 08:07:27+00:00,"A 32-bit ARM Pipelined Processor Implementation in Verilog HDL along with Forwarding, Hazard Detection, Handling and a Branch Predictor.",0,htmos6/ARM-Pipelined-Processor-With-Branch-Predictor,651428600,Verilog,ARM-Pipelined-Processor-With-Branch-Predictor,4242,0,2024-04-01 12:26:01+00:00,"['fpga', 'hdl', 'processor', 'verilog']",None
574,https://github.com/White-Sunday/Arithmetic.git,2023-06-05 10:47:26+00:00,,0,White-Sunday/Arithmetic,649652566,Verilog,Arithmetic,7,0,2023-06-05 20:47:03+00:00,[],None
575,https://github.com/RWRI/MIPS_CPU.git,2023-06-10 15:17:00+00:00,Projeto de um processador utilizado como trabalho final para disciplina de Projeto de Sistemas Digitais.,0,RWRI/MIPS_CPU,651943557,Verilog,MIPS_CPU,132046,0,2023-07-10 17:12:24+00:00,[],None
576,https://github.com/eirigoyenn/riscv-fpga.git,2023-06-08 15:27:57+00:00,,0,eirigoyenn/riscv-fpga,651141031,Verilog,riscv-fpga,32005,0,2023-06-29 17:15:53+00:00,[],None
577,https://github.com/RohanS-14/Router_1x3_design.git,2023-06-10 08:11:22+00:00,,0,RohanS-14/Router_1x3_design,651829077,Verilog,Router_1x3_design,7,0,2023-06-10 08:11:56+00:00,[],None
578,https://github.com/mchtilianov/ecp5-BlinkyLED.git,2023-06-16 14:05:10+00:00,Blinking LED on Lattice ECP5 FPGA,0,mchtilianov/ecp5-BlinkyLED,654610213,Verilog,ecp5-BlinkyLED,3,0,2023-06-16 14:08:12+00:00,[],None
579,https://github.com/aadhamm/OFDM-Verilog.git,2023-06-13 20:52:10+00:00,,1,aadhamm/OFDM-Verilog,653323763,Verilog,OFDM-Verilog,44863,0,2023-06-13 21:10:28+00:00,[],None
580,https://github.com/Tharun-Dyanish-S/hackcpu.git,2023-06-19 09:54:06+00:00,Implementing a 12-bit ALU for signed and unsigned Integers as a part of a course project,1,Tharun-Dyanish-S/hackcpu,655641544,Verilog,hackcpu,610,0,2023-06-19 09:56:41+00:00,[],None
581,https://github.com/pthomas/caravel_trig_functions.git,2023-06-04 17:43:32+00:00,,0,pthomas/caravel_trig_functions,649391528,Verilog,caravel_trig_functions,41725,0,2023-06-04 17:44:09+00:00,[],https://api.github.com/licenses/apache-2.0
582,https://github.com/Edo2001Hakobyan/verilog.git,2023-06-06 12:14:15+00:00,,0,Edo2001Hakobyan/verilog,650134501,Verilog,verilog,4,0,2023-06-06 12:15:54+00:00,[],None
583,https://github.com/nicedayd/caravel_walkthrough.git,2023-06-07 14:19:51+00:00,,0,nicedayd/caravel_walkthrough,650654772,Verilog,caravel_walkthrough,41727,0,2023-06-07 14:20:34+00:00,[],https://api.github.com/licenses/apache-2.0
584,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-18.git,2023-06-16 02:35:04+00:00,PRIORITY ENCODER 8_3,0,rajitha0119/100-DAYS-OF-RTL-DAY-18,654383859,Verilog,100-DAYS-OF-RTL-DAY-18,130,0,2023-06-16 02:38:14+00:00,[],None
585,https://github.com/abahadirt/Assignment1_Verilog.git,2023-06-15 14:28:32+00:00,2022-12-30,0,abahadirt/Assignment1_Verilog,654170212,Verilog,Assignment1_Verilog,1,0,2023-06-15 14:28:38+00:00,[],None
586,https://github.com/swayam141102/Vending-machine.git,2023-06-16 06:08:09+00:00,,0,swayam141102/Vending-machine,654437038,Verilog,Vending-machine,4,0,2023-07-21 10:49:40+00:00,[],None
587,https://github.com/WegdanAli13/ahb.git,2023-06-21 11:09:45+00:00,,1,WegdanAli13/ahb,656650694,Verilog,ahb,8,0,2023-06-21 11:14:05+00:00,[],None
588,https://github.com/FW1212/EE-NTHU-LogicDesign-Lab.git,2023-06-20 15:11:25+00:00,NTHU EECS207002 邏輯設計實驗,0,FW1212/EE-NTHU-LogicDesign-Lab,656256649,Verilog,EE-NTHU-LogicDesign-Lab,8759,0,2023-10-10 16:06:45+00:00,[],None
589,https://github.com/kareefardi/openlane-aes_user_project_wrapper.git,2023-06-20 16:28:32+00:00,,0,kareefardi/openlane-aes_user_project_wrapper,656287676,Verilog,openlane-aes_user_project_wrapper,45961,0,2023-06-20 16:32:53+00:00,[],None
590,https://github.com/richa-singh01/-UART-.git,2023-06-19 17:50:05+00:00,UART Project - This project is a Verilog implementation of a Universal Asynchronous Receiver-Transmitter (UART) module.,0,richa-singh01/-UART-,655837219,Verilog,-UART-,9,0,2023-06-19 18:02:53+00:00,[],None
591,https://github.com/AkithaPathirana/8-bit-single-cycle-processor.git,2023-06-20 02:56:22+00:00,Details about creating a 8 bit single cycle processor,0,AkithaPathirana/8-bit-single-cycle-processor,655979705,Verilog,8-bit-single-cycle-processor,3811,0,2023-06-20 03:33:34+00:00,[],None
592,https://github.com/dyannd/verilog-8bit-mcu.git,2023-06-19 20:27:18+00:00,,0,dyannd/verilog-8bit-mcu,655888357,Verilog,verilog-8bit-mcu,165,0,2023-06-19 20:28:07+00:00,[],None
593,https://github.com/harikrishnan4697/Unit2.git,2023-06-19 19:09:34+00:00,,0,harikrishnan4697/Unit2,655863781,Verilog,Unit2,9,0,2023-06-19 19:11:09+00:00,[],None
594,https://github.com/hungpio89/School_Project.git,2023-06-21 07:34:26+00:00,Some experiment i have done in University,0,hungpio89/School_Project,656560700,Verilog,School_Project,68314,0,2023-06-21 10:45:39+00:00,[],None
595,https://github.com/dgragnaniello/on-chip_spike_detection.git,2023-06-15 12:48:48+00:00,On-Chip Spike Detection and Classification using Neural Networks and Approximate Computing,0,dgragnaniello/on-chip_spike_detection,654126942,Verilog,on-chip_spike_detection,33578,0,2023-11-29 08:53:33+00:00,[],None
596,https://github.com/matztron/fabulous_fpga_clone.git,2023-06-05 13:10:06+00:00,this project is my Masters thesis :),0,matztron/fabulous_fpga_clone,649706876,Verilog,fabulous_fpga_clone,597192,0,2024-03-18 20:24:00+00:00,[],None
