// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_g_kernel_ap_uint_16_6_s (
        ap_clk,
        ap_rst,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        loop_r,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [15:0] p_read15;
input  [15:0] p_read16;
input  [15:0] p_read17;
input  [15:0] p_read18;
input  [15:0] p_read19;
input  [15:0] p_read20;
input  [15:0] p_read21;
input  [15:0] p_read22;
input  [15:0] p_read23;
input  [15:0] p_read24;
input  [15:0] p_read25;
input  [15:0] p_read26;
input  [15:0] p_read27;
input  [15:0] p_read28;
input  [15:0] p_read29;
input  [0:0] loop_r;
output  [18:0] ap_return;
input   ap_ce;

reg[18:0] ap_return;

wire   [17:0] ret_22_fu_428_p2;
reg   [17:0] ret_22_reg_716;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [17:0] ret_20_fu_558_p2;
reg   [17:0] ret_20_reg_721;
wire   [15:0] tmp_fu_564_p8;
reg   [15:0] tmp_reg_726;
reg   [15:0] tmp_reg_726_pp0_iter1_reg;
wire   [19:0] add_ln61_fu_606_p2;
reg   [19:0] add_ln61_reg_731;
wire    ap_block_pp0_stage0;
wire   [1:0] or_ln_fu_296_p3;
wire   [2:0] zext_ln225_fu_304_p1;
wire   [15:0] lhs_fu_308_p8;
wire   [2:0] rhs_fu_334_p7;
wire   [15:0] rhs_fu_334_p8;
wire   [16:0] zext_ln225_30_fu_352_p1;
wire   [16:0] zext_ln225_28_fu_326_p1;
wire   [16:0] ret_21_fu_356_p2;
wire   [2:0] rhs_18_fu_374_p7;
wire   [15:0] rhs_18_fu_374_p8;
wire   [15:0] rhs_19_fu_396_p8;
wire   [16:0] zext_ln1525_fu_392_p1;
wire   [16:0] zext_ln1525_28_fu_414_p1;
wire   [16:0] add_ln1525_fu_418_p2;
wire   [17:0] zext_ln1525_29_fu_424_p1;
wire   [17:0] zext_ln225_31_fu_362_p1;
wire   [15:0] lhs_18_fu_434_p8;
wire   [2:0] rhs_21_fu_464_p7;
wire   [15:0] rhs_21_fu_464_p8;
wire   [16:0] zext_ln225_33_fu_482_p1;
wire   [16:0] zext_ln225_32_fu_452_p1;
wire   [16:0] ret_23_fu_486_p2;
wire   [2:0] rhs_22_fu_504_p7;
wire   [15:0] rhs_22_fu_504_p8;
wire   [15:0] rhs_23_fu_526_p8;
wire   [16:0] zext_ln1525_30_fu_522_p1;
wire   [16:0] zext_ln1525_31_fu_544_p1;
wire   [16:0] add_ln1525_15_fu_548_p2;
wire   [17:0] zext_ln1525_32_fu_554_p1;
wire   [17:0] zext_ln225_34_fu_492_p1;
wire   [18:0] zext_ln1526_fu_582_p1;
wire   [18:0] shl_ln_fu_591_p3;
wire   [18:0] ret_fu_585_p2;
wire   [19:0] zext_ln225_35_fu_598_p1;
wire  signed [19:0] sext_ln61_fu_602_p1;
wire   [17:0] shl_ln61_1_fu_612_p3;
wire  signed [20:0] sext_ln64_fu_623_p1;
wire   [20:0] zext_ln61_fu_619_p1;
wire   [20:0] add_ln64_fu_626_p2;
wire   [20:0] sub_ln64_fu_640_p2;
wire   [17:0] trunc_ln64_1_fu_646_p4;
wire  signed [18:0] sext_ln64_1_fu_656_p1;
wire   [19:0] zext_ln64_fu_660_p1;
wire   [17:0] trunc_ln64_2_fu_670_p4;
wire  signed [18:0] sext_ln64_2_fu_680_p1;
wire   [0:0] tmp_66_fu_632_p3;
wire   [19:0] sub_ln64_1_fu_664_p2;
wire   [19:0] zext_ln64_1_fu_684_p1;
wire   [19:0] res_fu_688_p3;
wire   [0:0] tmp_67_fu_700_p3;
wire   [18:0] trunc_ln61_fu_696_p1;
wire   [18:0] select_ln65_fu_708_p3;
reg    ap_ce_reg;
reg   [15:0] p_read_int_reg;
reg   [15:0] p_read1_int_reg;
reg   [15:0] p_read2_int_reg;
reg   [15:0] p_read3_int_reg;
reg   [15:0] p_read4_int_reg;
reg   [15:0] p_read5_int_reg;
reg   [15:0] p_read6_int_reg;
reg   [15:0] p_read7_int_reg;
reg   [15:0] p_read8_int_reg;
reg   [15:0] p_read9_int_reg;
reg   [15:0] p_read10_int_reg;
reg   [15:0] p_read11_int_reg;
reg   [15:0] p_read12_int_reg;
reg   [15:0] p_read13_int_reg;
reg   [15:0] p_read14_int_reg;
reg   [15:0] p_read15_int_reg;
reg   [15:0] p_read16_int_reg;
reg   [15:0] p_read17_int_reg;
reg   [15:0] p_read18_int_reg;
reg   [15:0] p_read19_int_reg;
reg   [15:0] p_read20_int_reg;
reg   [15:0] p_read21_int_reg;
reg   [15:0] p_read22_int_reg;
reg   [15:0] p_read23_int_reg;
reg   [15:0] p_read24_int_reg;
reg   [15:0] p_read25_int_reg;
reg   [15:0] p_read26_int_reg;
reg   [15:0] p_read27_int_reg;
reg   [15:0] p_read28_int_reg;
reg   [15:0] p_read29_int_reg;
reg   [0:0] loop_r_int_reg;
reg   [18:0] ap_return_int_reg;

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U154(
    .din0(p_read_int_reg),
    .din1(p_read1_int_reg),
    .din2(p_read2_int_reg),
    .din3(p_read3_int_reg),
    .din4(p_read4_int_reg),
    .din5(p_read5_int_reg),
    .din6(zext_ln225_fu_304_p1),
    .dout(lhs_fu_308_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U155(
    .din0(p_read12_int_reg),
    .din1(p_read13_int_reg),
    .din2(p_read14_int_reg),
    .din3(p_read15_int_reg),
    .din4(p_read16_int_reg),
    .din5(p_read17_int_reg),
    .din6(rhs_fu_334_p7),
    .dout(rhs_fu_334_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U156(
    .din0(p_read12_int_reg),
    .din1(p_read13_int_reg),
    .din2(p_read14_int_reg),
    .din3(p_read15_int_reg),
    .din4(p_read16_int_reg),
    .din5(p_read17_int_reg),
    .din6(rhs_18_fu_374_p7),
    .dout(rhs_18_fu_374_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U157(
    .din0(p_read24_int_reg),
    .din1(p_read25_int_reg),
    .din2(p_read26_int_reg),
    .din3(p_read27_int_reg),
    .din4(p_read28_int_reg),
    .din5(p_read29_int_reg),
    .din6(zext_ln225_fu_304_p1),
    .dout(rhs_19_fu_396_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U158(
    .din0(p_read6_int_reg),
    .din1(p_read7_int_reg),
    .din2(p_read8_int_reg),
    .din3(p_read9_int_reg),
    .din4(p_read10_int_reg),
    .din5(p_read11_int_reg),
    .din6(zext_ln225_fu_304_p1),
    .dout(lhs_18_fu_434_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U159(
    .din0(p_read12_int_reg),
    .din1(p_read13_int_reg),
    .din2(p_read14_int_reg),
    .din3(p_read15_int_reg),
    .din4(p_read16_int_reg),
    .din5(p_read17_int_reg),
    .din6(rhs_21_fu_464_p7),
    .dout(rhs_21_fu_464_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U160(
    .din0(p_read12_int_reg),
    .din1(p_read13_int_reg),
    .din2(p_read14_int_reg),
    .din3(p_read15_int_reg),
    .din4(p_read16_int_reg),
    .din5(p_read17_int_reg),
    .din6(rhs_22_fu_504_p7),
    .dout(rhs_22_fu_504_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U161(
    .din0(p_read18_int_reg),
    .din1(p_read19_int_reg),
    .din2(p_read20_int_reg),
    .din3(p_read21_int_reg),
    .din4(p_read22_int_reg),
    .din5(p_read23_int_reg),
    .din6(zext_ln225_fu_304_p1),
    .dout(rhs_23_fu_526_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U162(
    .din0(p_read12_int_reg),
    .din1(p_read13_int_reg),
    .din2(p_read14_int_reg),
    .din3(p_read15_int_reg),
    .din4(p_read16_int_reg),
    .din5(p_read17_int_reg),
    .din6(zext_ln225_fu_304_p1),
    .dout(tmp_fu_564_p8)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln61_reg_731 <= add_ln61_fu_606_p2;
        ret_20_reg_721 <= ret_20_fu_558_p2;
        ret_22_reg_716 <= ret_22_fu_428_p2;
        tmp_reg_726 <= tmp_fu_564_p8;
        tmp_reg_726_pp0_iter1_reg <= tmp_reg_726;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= select_ln65_fu_708_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        loop_r_int_reg <= loop_r;
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read24_int_reg <= p_read24;
        p_read25_int_reg <= p_read25;
        p_read26_int_reg <= p_read26;
        p_read27_int_reg <= p_read27;
        p_read28_int_reg <= p_read28;
        p_read29_int_reg <= p_read29;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
        p_read_int_reg <= p_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = select_ln65_fu_708_p3;
    end else begin
        ap_return = 'bx;
    end
end

assign add_ln1525_15_fu_548_p2 = (zext_ln1525_30_fu_522_p1 + zext_ln1525_31_fu_544_p1);

assign add_ln1525_fu_418_p2 = (zext_ln1525_fu_392_p1 + zext_ln1525_28_fu_414_p1);

assign add_ln61_fu_606_p2 = ($signed(zext_ln225_35_fu_598_p1) + $signed(sext_ln61_fu_602_p1));

assign add_ln64_fu_626_p2 = ($signed(sext_ln64_fu_623_p1) + $signed(zext_ln61_fu_619_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign or_ln_fu_296_p3 = {{1'd1}, {loop_r_int_reg}};

assign res_fu_688_p3 = ((tmp_66_fu_632_p3[0:0] == 1'b1) ? sub_ln64_1_fu_664_p2 : zext_ln64_1_fu_684_p1);

assign ret_20_fu_558_p2 = (zext_ln1525_32_fu_554_p1 + zext_ln225_34_fu_492_p1);

assign ret_21_fu_356_p2 = (zext_ln225_30_fu_352_p1 + zext_ln225_28_fu_326_p1);

assign ret_22_fu_428_p2 = (zext_ln1525_29_fu_424_p1 + zext_ln225_31_fu_362_p1);

assign ret_23_fu_486_p2 = (zext_ln225_33_fu_482_p1 + zext_ln225_32_fu_452_p1);

assign ret_fu_585_p2 = (19'd0 - zext_ln1526_fu_582_p1);

assign rhs_18_fu_374_p7 = {{2'd2}, {loop_r_int_reg}};

assign rhs_21_fu_464_p7 = ((loop_r_int_reg[0:0] == 1'b1) ? 3'd2 : 3'd1);

assign rhs_22_fu_504_p7 = ((loop_r_int_reg[0:0] == 1'b1) ? 3'd4 : 3'd3);

assign rhs_fu_334_p7 = loop_r_int_reg;

assign select_ln65_fu_708_p3 = ((tmp_67_fu_700_p3[0:0] == 1'b1) ? 19'd0 : trunc_ln61_fu_696_p1);

assign sext_ln61_fu_602_p1 = $signed(ret_fu_585_p2);

assign sext_ln64_1_fu_656_p1 = $signed(trunc_ln64_1_fu_646_p4);

assign sext_ln64_2_fu_680_p1 = $signed(trunc_ln64_2_fu_670_p4);

assign sext_ln64_fu_623_p1 = $signed(add_ln61_reg_731);

assign shl_ln61_1_fu_612_p3 = {{tmp_reg_726_pp0_iter1_reg}, {2'd0}};

assign shl_ln_fu_591_p3 = {{ret_20_reg_721}, {1'd0}};

assign sub_ln64_1_fu_664_p2 = (20'd0 - zext_ln64_fu_660_p1);

assign sub_ln64_fu_640_p2 = (21'd0 - add_ln64_fu_626_p2);

assign tmp_66_fu_632_p3 = add_ln64_fu_626_p2[32'd20];

assign tmp_67_fu_700_p3 = res_fu_688_p3[32'd19];

assign trunc_ln61_fu_696_p1 = res_fu_688_p3[18:0];

assign trunc_ln64_1_fu_646_p4 = {{sub_ln64_fu_640_p2[20:3]}};

assign trunc_ln64_2_fu_670_p4 = {{add_ln64_fu_626_p2[20:3]}};

assign zext_ln1525_28_fu_414_p1 = rhs_19_fu_396_p8;

assign zext_ln1525_29_fu_424_p1 = add_ln1525_fu_418_p2;

assign zext_ln1525_30_fu_522_p1 = rhs_22_fu_504_p8;

assign zext_ln1525_31_fu_544_p1 = rhs_23_fu_526_p8;

assign zext_ln1525_32_fu_554_p1 = add_ln1525_15_fu_548_p2;

assign zext_ln1525_fu_392_p1 = rhs_18_fu_374_p8;

assign zext_ln1526_fu_582_p1 = ret_22_reg_716;

assign zext_ln225_28_fu_326_p1 = lhs_fu_308_p8;

assign zext_ln225_30_fu_352_p1 = rhs_fu_334_p8;

assign zext_ln225_31_fu_362_p1 = ret_21_fu_356_p2;

assign zext_ln225_32_fu_452_p1 = lhs_18_fu_434_p8;

assign zext_ln225_33_fu_482_p1 = rhs_21_fu_464_p8;

assign zext_ln225_34_fu_492_p1 = ret_23_fu_486_p2;

assign zext_ln225_35_fu_598_p1 = shl_ln_fu_591_p3;

assign zext_ln225_fu_304_p1 = or_ln_fu_296_p3;

assign zext_ln61_fu_619_p1 = shl_ln61_1_fu_612_p3;

assign zext_ln64_1_fu_684_p1 = $unsigned(sext_ln64_2_fu_680_p1);

assign zext_ln64_fu_660_p1 = $unsigned(sext_ln64_1_fu_656_p1);

endmodule //ISPPipeline_accel_g_kernel_ap_uint_16_6_s
