$date
	Sat Oct 22 19:42:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#801731
b1010 !
1"
#801734
b1010 &
b1010 %
1$
#801735
0"
#801738
b101 &
b101 %
#801742
b10000 &
b10000 %
#801746
b1000 &
b1000 %
#801750
b100 &
b100 %
#801754
b10 &
b10 %
#801758
b1 &
1#
b1 %
#801762
b0 &
b0 %
0#
0$
#1739989
b11100 !
1"
#1739990
b11100 &
b11100 %
1$
#1739991
0"
#1739994
b1110 &
b1110 %
#1739998
b111 &
b111 %
#1740002
b10110 &
b10110 %
#1740006
b1011 &
b1011 %
#1740010
b100010 &
b100010 %
#1740014
b10001 &
b10001 %
#1740018
b110100 &
b110100 %
#1740022
b11010 &
b11010 %
#1740026
b1101 &
b1101 %
#1740030
b101000 &
b101000 %
#1740034
b10100 &
b10100 %
#1740038
b1010 &
b1010 %
#1740042
b101 &
b101 %
#1740046
b10000 &
b10000 %
#1740050
b1000 &
b1000 %
#1740054
b100 &
b100 %
#1740058
b10 &
b10 %
#1740062
b1 &
1#
b1 %
#1740066
b0 &
b0 %
0#
0$
#2793661
b10100 !
1"
#2793662
b10100 &
b10100 %
1$
#2793663
0"
#2793666
b1010 &
b1010 %
#2793670
b101 &
b101 %
#2793674
b10000 &
b10000 %
#2793678
b1000 &
b1000 %
#2793682
b100 &
b100 %
#2793686
b10 &
b10 %
#2793690
b1 &
b1 %
1#
#2793694
b0 &
0#
b0 %
0$
#4500012
