@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\signo00\signo00.vhdl":6:7:6:13|Synthesizing work.signo00.signo0.
Post processing for work.signo00.signo0
Running optimization stage 1 on signo00 .......
Running optimization stage 2 on signo00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\signo00\signo0\synwork\layer0.rt.csv

