Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 17:48:03 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0045        --    0.0489    0.0444    0.0474    0.0015        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0045        --    0.0489    0.0444        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0489 r    0.0489 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
                                                                        0.0489 r    0.0489 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0489 r    0.0489 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0489 r    0.0489 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP
                                                                        0.0489 r    0.0489 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0444 r    0.0444 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0444 r    0.0444 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
                                                                        0.0444 r    0.0444 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0445 r    0.0445 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_2_/CP
                                                                        0.0445 r    0.0445 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0489
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0102    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0082    0.0055    0.0152    0.0153 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0056    0.0002    0.0155 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0098    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0056    0.0046    0.0090    0.0345 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0046    0.0001    0.0347 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0150    0.0058    0.0049    0.0395 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0059    0.0003    0.0398 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0317    0.0128    0.0080    0.0478 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0130    0.0011    0.0489 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0489


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
Latency             : 0.0489
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0102    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0082    0.0055    0.0152    0.0153 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0056    0.0002    0.0155 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0098    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0056    0.0046    0.0090    0.0345 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0046    0.0001    0.0347 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0150    0.0058    0.0049    0.0395 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0059    0.0003    0.0398 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0317    0.0128    0.0080    0.0478 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0131    0.0011    0.0489 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0489


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0489
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0102    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0082    0.0055    0.0152    0.0153 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0056    0.0002    0.0155 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0098    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0056    0.0046    0.0090    0.0345 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0046    0.0001    0.0347 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0150    0.0058    0.0049    0.0395 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0059    0.0003    0.0398 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0317    0.0128    0.0080    0.0478 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPD)     0.0131    0.0011    0.0489 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0489


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0489
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0102    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0082    0.0055    0.0152    0.0153 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0056    0.0002    0.0155 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0098    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0056    0.0046    0.0090    0.0345 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0046    0.0001    0.0347 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0150    0.0058    0.0049    0.0395 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0059    0.0003    0.0398 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0317    0.0128    0.0080    0.0478 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0131    0.0011    0.0489 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0489


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP
Latency             : 0.0489
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0102    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0082    0.0055    0.0152    0.0153 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0056    0.0002    0.0155 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0098    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0056    0.0046    0.0090    0.0345 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0046    0.0001    0.0347 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0150    0.0058    0.0049    0.0395 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0059    0.0003    0.0398 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0317    0.0128    0.0080    0.0478 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0130    0.0011    0.0489 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0489


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0444
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0102    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0082    0.0055    0.0152    0.0153 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0155 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0039    0.0069    0.0131    0.0285 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0069    0.0001    0.0287 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0172    0.0186    0.0151    0.0438 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0187    0.0006    0.0444 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0444


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0444
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0102    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0082    0.0055    0.0152    0.0153 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0155 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0039    0.0069    0.0131    0.0285 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0069    0.0001    0.0287 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0172    0.0186    0.0151    0.0438 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0187    0.0006    0.0444 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0444


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
Latency             : 0.0444
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0102    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0082    0.0055    0.0152    0.0153 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0155 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0039    0.0069    0.0131    0.0285 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0069    0.0001    0.0287 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0172    0.0186    0.0151    0.0438 r
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)     0.0187    0.0007    0.0444 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0444


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0445
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0102    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0082    0.0055    0.0152    0.0153 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0155 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0039    0.0069    0.0131    0.0285 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0069    0.0001    0.0287 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0172    0.0186    0.0151    0.0438 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0187    0.0007    0.0445 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0445


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_2_/CP
Latency             : 0.0445
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0102    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0082    0.0055    0.0152    0.0153 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0155 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0039    0.0069    0.0131    0.0285 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0069    0.0001    0.0287 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0172    0.0186    0.0151    0.0438 r
  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)          0.0187    0.0007    0.0445 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0445


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0094        --    0.0808    0.0714    0.0784    0.0030        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0094        --    0.0808    0.0714        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_tap_idcode_reg_reg_21_/CP
                                                                        0.0808 r    0.0808 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_20_/CP
                                                                        0.0808 r    0.0808 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_19_/CP
                                                                        0.0808 r    0.0808 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_22_/CP
                                                                        0.0808 r    0.0808 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_18_/CP
                                                                        0.0805 r    0.0805 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0714 r    0.0714 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0715 r    0.0715 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0715 r    0.0715 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0715 r    0.0715 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0716 r    0.0716 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_21_/CP
Latency             : 0.0808
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0092    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0011    0.0012 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0084    0.0220    0.0231 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0088    0.0010    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0159    0.0401 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0011    0.0412 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0066    0.0146    0.0558 r
  ctstcts_inv_813999/I (CKND3BWP16P90CPDULVT)                        0.0068    0.0005    0.0563 r
  ctstcts_inv_813999/ZN (CKND3BWP16P90CPDULVT)      2      0.0116    0.0136    0.0096    0.0659 f
  ctstcts_inv_808994/I (DCCKND10BWP16P90CPDULVT)                     0.0137    0.0005    0.0664 f
  ctstcts_inv_808994/ZN (DCCKND10BWP16P90CPDULVT)
                                                   30      0.0300    0.0099    0.0071    0.0735 r
  i_img2_jtag_tap_idcode_reg_reg_21_/CP (DFCNQD1BWP16P90CPD)         0.0200    0.0073    0.0808 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0808


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_20_/CP
Latency             : 0.0808
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0092    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0011    0.0012 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0084    0.0220    0.0231 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0088    0.0010    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0159    0.0401 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0011    0.0412 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0066    0.0146    0.0558 r
  ctstcts_inv_813999/I (CKND3BWP16P90CPDULVT)                        0.0068    0.0005    0.0563 r
  ctstcts_inv_813999/ZN (CKND3BWP16P90CPDULVT)      2      0.0116    0.0136    0.0096    0.0659 f
  ctstcts_inv_808994/I (DCCKND10BWP16P90CPDULVT)                     0.0137    0.0005    0.0664 f
  ctstcts_inv_808994/ZN (DCCKND10BWP16P90CPDULVT)
                                                   30      0.0300    0.0099    0.0071    0.0735 r
  i_img2_jtag_tap_idcode_reg_reg_20_/CP (DFCNQD1BWP16P90CPD)         0.0200    0.0073    0.0808 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0808


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_19_/CP
Latency             : 0.0808
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0092    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0011    0.0012 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0084    0.0220    0.0231 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0088    0.0010    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0159    0.0401 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0011    0.0412 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0066    0.0146    0.0558 r
  ctstcts_inv_813999/I (CKND3BWP16P90CPDULVT)                        0.0068    0.0005    0.0563 r
  ctstcts_inv_813999/ZN (CKND3BWP16P90CPDULVT)      2      0.0116    0.0136    0.0096    0.0659 f
  ctstcts_inv_808994/I (DCCKND10BWP16P90CPDULVT)                     0.0137    0.0005    0.0664 f
  ctstcts_inv_808994/ZN (DCCKND10BWP16P90CPDULVT)
                                                   30      0.0300    0.0099    0.0071    0.0735 r
  i_img2_jtag_tap_idcode_reg_reg_19_/CP (DFCNQD1BWP16P90CPDILVT)     0.0199    0.0073    0.0808 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0808


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_22_/CP
Latency             : 0.0808
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0092    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0011    0.0012 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0084    0.0220    0.0231 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0088    0.0010    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0159    0.0401 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0011    0.0412 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0066    0.0146    0.0558 r
  ctstcts_inv_813999/I (CKND3BWP16P90CPDULVT)                        0.0068    0.0005    0.0563 r
  ctstcts_inv_813999/ZN (CKND3BWP16P90CPDULVT)      2      0.0116    0.0136    0.0096    0.0659 f
  ctstcts_inv_808994/I (DCCKND10BWP16P90CPDULVT)                     0.0137    0.0005    0.0664 f
  ctstcts_inv_808994/ZN (DCCKND10BWP16P90CPDULVT)
                                                   30      0.0300    0.0099    0.0071    0.0735 r
  i_img2_jtag_tap_idcode_reg_reg_22_/CP (DFCNQD1BWP16P90CPD)         0.0200    0.0073    0.0808 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0808


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_18_/CP
Latency             : 0.0805
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0092    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0011    0.0012 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0084    0.0220    0.0231 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0088    0.0010    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0159    0.0401 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0011    0.0412 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0032    0.0066    0.0146    0.0558 r
  ctstcts_inv_813999/I (CKND3BWP16P90CPDULVT)                        0.0068    0.0005    0.0563 r
  ctstcts_inv_813999/ZN (CKND3BWP16P90CPDULVT)      2      0.0116    0.0136    0.0096    0.0659 f
  ctstcts_inv_808994/I (DCCKND10BWP16P90CPDULVT)                     0.0137    0.0005    0.0664 f
  ctstcts_inv_808994/ZN (DCCKND10BWP16P90CPDULVT)
                                                   30      0.0300    0.0099    0.0071    0.0735 r
  i_img2_jtag_tap_idcode_reg_reg_18_/CP (DFCNQD1BWP16P90CPDILVT)     0.0200    0.0071    0.0805 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0805


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0714
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0092    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0008    0.0009 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0197 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0198 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0051    0.0128    0.0325 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0326 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0454 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0455 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0104    0.0082    0.0538 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0548 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0246    0.0140    0.0688 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0256    0.0027    0.0714 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0714


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0715
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0092    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0008    0.0009 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0197 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0198 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0051    0.0128    0.0325 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0326 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0454 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0455 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0104    0.0082    0.0538 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0548 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0246    0.0140    0.0688 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0255    0.0027    0.0715 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0715


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0715
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0092    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0008    0.0009 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0197 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0198 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0051    0.0128    0.0325 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0326 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0454 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0455 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0104    0.0082    0.0538 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0548 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0246    0.0140    0.0688 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0256    0.0027    0.0715 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0715


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0715
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0092    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0008    0.0009 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0197 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0198 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0051    0.0128    0.0325 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0326 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0454 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0455 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0104    0.0082    0.0538 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0548 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0246    0.0140    0.0688 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0256    0.0027    0.0715 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0715


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0716
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0092    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0008    0.0009 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0197 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0198 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0051    0.0128    0.0325 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0326 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0454 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0455 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0104    0.0082    0.0538 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0548 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0246    0.0140    0.0688 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0256    0.0028    0.0716 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0716


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0062        --    0.0640    0.0579    0.0625    0.0022        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0062        --    0.0640    0.0579        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0640 r    0.0640 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0640 r    0.0640 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
                                                                        0.0640 r    0.0640 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0640 r    0.0640 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP
                                                                        0.0640 r    0.0640 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0579 r    0.0579 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0580 r    0.0579 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
                                                                        0.0580 r    0.0580 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0581 r    0.0580 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_2_/CP
                                                                        0.0581 r    0.0580 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0640
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0080    0.0071    0.0186    0.0193 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0199 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0127    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0074    0.0006    0.0332 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0060    0.0117    0.0449 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0060    0.0002    0.0452 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0151    0.0078    0.0064    0.0515 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0008    0.0524 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0308    0.0150    0.0089    0.0613 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0168    0.0028    0.0640 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0640


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0640
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0080    0.0071    0.0186    0.0193 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0199 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0127    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0074    0.0006    0.0332 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0060    0.0117    0.0449 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0060    0.0002    0.0452 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0151    0.0078    0.0064    0.0515 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0008    0.0524 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0308    0.0150    0.0089    0.0613 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0168    0.0028    0.0640 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0640


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
Latency             : 0.0640
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0080    0.0071    0.0186    0.0193 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0199 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0127    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0074    0.0006    0.0332 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0060    0.0117    0.0449 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0060    0.0002    0.0452 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0151    0.0078    0.0064    0.0515 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0008    0.0524 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0308    0.0150    0.0089    0.0613 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0168    0.0027    0.0640 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0640


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0640
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0080    0.0071    0.0186    0.0193 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0199 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0127    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0074    0.0006    0.0332 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0060    0.0117    0.0449 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0060    0.0002    0.0452 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0151    0.0078    0.0064    0.0515 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0008    0.0524 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0308    0.0150    0.0089    0.0613 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPD)     0.0168    0.0027    0.0640 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0640


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP
Latency             : 0.0640
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0080    0.0071    0.0186    0.0193 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0199 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0127    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0074    0.0006    0.0332 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0060    0.0117    0.0449 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0060    0.0002    0.0452 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0151    0.0078    0.0064    0.0515 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0008    0.0524 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0308    0.0150    0.0089    0.0613 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0168    0.0027    0.0640 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0640


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0579
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0080    0.0071    0.0186    0.0193 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0199 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0039    0.0094    0.0176    0.0375 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0095    0.0003    0.0379 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0165    0.0231    0.0186    0.0565 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0233    0.0014    0.0579 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0579


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0579
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0080    0.0071    0.0186    0.0193 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0199 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0039    0.0094    0.0176    0.0375 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0095    0.0003    0.0379 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0165    0.0231    0.0186    0.0565 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0233    0.0015    0.0579 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0579


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
Latency             : 0.0580
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0080    0.0071    0.0186    0.0193 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0199 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0039    0.0094    0.0176    0.0375 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0095    0.0003    0.0379 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0165    0.0231    0.0186    0.0565 r
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)     0.0233    0.0015    0.0580 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0580


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0580
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0080    0.0071    0.0186    0.0193 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0199 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0039    0.0094    0.0176    0.0375 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0095    0.0003    0.0379 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0165    0.0231    0.0186    0.0565 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0233    0.0016    0.0580 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0580


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_2_/CP
Latency             : 0.0580
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0080    0.0071    0.0186    0.0193 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0199 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0039    0.0094    0.0176    0.0375 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0095    0.0003    0.0379 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0165    0.0231    0.0186    0.0565 r
  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)          0.0233    0.0016    0.0580 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0580


1
