$date
	Sun Oct 23 09:31:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#808556
b1010 !
1"
#808558
b1010 &
b1010 %
1$
#808559
0"
#808562
b101 &
b101 %
#808566
b10000 &
b10000 %
#808570
b1000 &
b1000 %
#808574
b100 &
b100 %
#808578
b10 &
b10 %
#808582
b1 &
1#
b1 %
#808586
b0 &
b0 %
0#
0$
#1771141
b1100 !
1"
#1771142
b1100 &
b1100 %
1$
#1771143
0"
#1771146
b110 &
b110 %
#1771150
b11 &
b11 %
#1771154
b1010 &
b1010 %
#1771158
b101 &
b101 %
#1771162
b10000 &
b10000 %
#1771166
b1000 &
b1000 %
#1771170
b100 &
b100 %
#1771174
b10 &
b10 %
#1771178
b1 &
b1 %
1#
#1771182
b0 &
0#
b0 %
0$
#2725707
b1101 !
1"
#2725710
b1101 &
b1101 %
1$
#2725711
0"
#2725714
b101000 &
b101000 %
#2725718
b10100 &
b10100 %
#2725722
b1010 &
b1010 %
#2725726
b101 &
b101 %
#2725730
b10000 &
b10000 %
#2725734
b1000 &
b1000 %
#2725738
b100 &
b100 %
#2725742
b10 &
b10 %
#2725746
b1 &
b1 %
1#
#2725750
b0 &
0#
b0 %
0$
#4500012
