/* 
 *  Copyright (C) 2021-2025 Intel Corporation
 *  SPDX-License-Identifier: MIT
 *  @file device_capability.h
 */

#pragma once

namespace xpum {
enum class DeviceCapability : int {
    METRIC_POWER,
    METRIC_FREQUENCY,
    METRIC_TEMPERATURE,
    METRIC_ENERGY,
    METRIC_MEMORY_USED_UTILIZATION,
    METRIC_MEMORY_THROUGHPUT_BANDWIDTH,
    METRIC_COMPUTATION,
    METRIC_ENGINE_GROUP_COMPUTE_ALL_UTILIZATION,
    METRIC_ENGINE_GROUP_MEDIA_ALL_UTILIZATION,
    METRIC_ENGINE_GROUP_COPY_ALL_UTILIZATION,
    METRIC_ENGINE_GROUP_RENDER_ALL_UTILIZATION,
    METRIC_ENGINE_GROUP_3D_ALL_UTILIZATION,
    METRIC_EU_ACTIVE_STALL_IDLE,
    METRIC_RAS_ERROR,
    METRIC_MEMORY_TEMPERATURE,
    METRIC_FREQUENCY_THROTTLE,
    METRIC_PCIE_READ_THROUGHPUT,
    METRIC_PCIE_WRITE_THROUGHPUT,
    METRIC_PCIE_READ,
    METRIC_PCIE_WRITE,
    METRIC_ENGINE_UTILIZATION,
    METRIC_FABRIC_THROUGHPUT,
    METRIC_PERF,
    METRIC_FREQUENCY_THROTTLE_REASON_GPU,

    DEVICE_CAPABILITY_MAX,
};
} // end namespace xpum
