#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n4116.in[2] (.names)                                           0.100     0.999
n_n4116.out[0] (.names)                                          0.235     1.234
n_n3595.in[1] (.names)                                           0.343     1.578
n_n3595.out[0] (.names)                                          0.235     1.813
n_n4039.in[3] (.names)                                           0.100     1.913
n_n4039.out[0] (.names)                                          0.235     2.148
n_n4038.in[2] (.names)                                           0.341     2.489
n_n4038.out[0] (.names)                                          0.235     2.724
[899].in[1] (.names)                                             0.343     3.068
[899].out[0] (.names)                                            0.235     3.303
n_n3785.in[2] (.names)                                           0.480     3.783
n_n3785.out[0] (.names)                                          0.235     4.018
[2060].in[1] (.names)                                            0.487     4.505
[2060].out[0] (.names)                                           0.235     4.740
[6290].in[1] (.names)                                            0.100     4.840
[6290].out[0] (.names)                                           0.235     5.075
[6386].in[3] (.names)                                            0.458     5.533
[6386].out[0] (.names)                                           0.235     5.768
n_n132.in[2] (.names)                                            0.430     6.197
n_n132.out[0] (.names)                                           0.235     6.432
n_n4093.D[0] (.latch)                                            0.000     6.432
data arrival time                                                          6.432

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.432
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.456


#Path 2
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n4116.in[2] (.names)                                           0.100     0.999
n_n4116.out[0] (.names)                                          0.235     1.234
n_n3595.in[1] (.names)                                           0.343     1.578
n_n3595.out[0] (.names)                                          0.235     1.813
n_n4039.in[3] (.names)                                           0.100     1.913
n_n4039.out[0] (.names)                                          0.235     2.148
n_n4038.in[2] (.names)                                           0.341     2.489
n_n4038.out[0] (.names)                                          0.235     2.724
[899].in[1] (.names)                                             0.343     3.068
[899].out[0] (.names)                                            0.235     3.303
n_n3785.in[2] (.names)                                           0.480     3.783
n_n3785.out[0] (.names)                                          0.235     4.018
[2060].in[1] (.names)                                            0.487     4.505
[2060].out[0] (.names)                                           0.235     4.740
[6290].in[1] (.names)                                            0.100     4.840
[6290].out[0] (.names)                                           0.235     5.075
[1492].in[3] (.names)                                            0.341     5.416
[1492].out[0] (.names)                                           0.235     5.651
n_n3199.in[1] (.names)                                           0.490     6.141
n_n3199.out[0] (.names)                                          0.235     6.376
n_n3709.D[0] (.latch)                                            0.000     6.376
data arrival time                                                          6.376

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.399


#Path 3
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[947].in[0] (.names)                                             0.330     5.391
[947].out[0] (.names)                                            0.235     5.626
n_n3217.in[3] (.names)                                           0.461     6.088
n_n3217.out[0] (.names)                                          0.235     6.323
n_n3724.D[0] (.latch)                                            0.000     6.323
data arrival time                                                          6.323

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.323
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.346


#Path 4
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[947].in[0] (.names)                                             0.330     5.391
[947].out[0] (.names)                                            0.235     5.626
n_n3026.in[1] (.names)                                           0.461     6.088
n_n3026.out[0] (.names)                                          0.235     6.323
n_n4227.D[0] (.latch)                                            0.000     6.323
data arrival time                                                          6.323

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.323
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.346


#Path 5
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[947].in[0] (.names)                                             0.330     5.391
[947].out[0] (.names)                                            0.235     5.626
[1280].in[1] (.names)                                            0.100     5.726
[1280].out[0] (.names)                                           0.235     5.961
n_n3184.in[1] (.names)                                           0.100     6.061
n_n3184.out[0] (.names)                                          0.235     6.296
n_n3766.D[0] (.latch)                                            0.000     6.296
data arrival time                                                          6.296

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.296
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.320


#Path 6
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[947].in[0] (.names)                                             0.330     5.391
[947].out[0] (.names)                                            0.235     5.626
[1042].in[0] (.names)                                            0.100     5.726
[1042].out[0] (.names)                                           0.235     5.961
n_n3009.in[1] (.names)                                           0.100     6.061
n_n3009.out[0] (.names)                                          0.235     6.296
n_n4275.D[0] (.latch)                                            0.000     6.296
data arrival time                                                          6.296

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.296
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.320


#Path 7
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[982].in[0] (.names)                                             0.330     5.391
[982].out[0] (.names)                                            0.235     5.626
[1538].in[1] (.names)                                            0.100     5.726
[1538].out[0] (.names)                                           0.235     5.961
n_n3466.in[3] (.names)                                           0.100     6.061
n_n3466.out[0] (.names)                                          0.235     6.296
n_n3483.D[0] (.latch)                                            0.000     6.296
data arrival time                                                          6.296

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.296
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.320


#Path 8
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[1925].in[2] (.names)                                            0.492     5.554
[1925].out[0] (.names)                                           0.235     5.789
n_n3913.in[0] (.names)                                           0.100     5.889
n_n3913.out[0] (.names)                                          0.235     6.124
n_n4040.D[0] (.latch)                                            0.000     6.124
data arrival time                                                          6.124

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.124
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.147


#Path 9
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[1069].in[0] (.names)                                            0.492     5.554
[1069].out[0] (.names)                                           0.235     5.789
n_n3592.in[1] (.names)                                           0.100     5.889
n_n3592.out[0] (.names)                                          0.235     6.124
n_n3959.D[0] (.latch)                                            0.000     6.124
data arrival time                                                          6.124

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.124
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.147


#Path 10
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n4116.in[2] (.names)                                           0.100     0.999
n_n4116.out[0] (.names)                                          0.235     1.234
n_n3595.in[1] (.names)                                           0.343     1.578
n_n3595.out[0] (.names)                                          0.235     1.813
n_n4039.in[3] (.names)                                           0.100     1.913
n_n4039.out[0] (.names)                                          0.235     2.148
n_n4038.in[2] (.names)                                           0.341     2.489
n_n4038.out[0] (.names)                                          0.235     2.724
[899].in[1] (.names)                                             0.343     3.068
[899].out[0] (.names)                                            0.235     3.303
n_n3785.in[2] (.names)                                           0.480     3.783
n_n3785.out[0] (.names)                                          0.235     4.018
[2060].in[1] (.names)                                            0.487     4.505
[2060].out[0] (.names)                                           0.235     4.740
[6290].in[1] (.names)                                            0.100     4.840
[6290].out[0] (.names)                                           0.235     5.075
[1063].in[3] (.names)                                            0.100     5.175
[1063].out[0] (.names)                                           0.235     5.410
[6376].in[2] (.names)                                            0.100     5.510
[6376].out[0] (.names)                                           0.235     5.745
n_n128.in[1] (.names)                                            0.100     5.845
n_n128.out[0] (.names)                                           0.235     6.080
n_n3831.D[0] (.latch)                                            0.000     6.080
data arrival time                                                          6.080

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.103


#Path 11
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[1752].in[2] (.names)                                            0.440     5.501
[1752].out[0] (.names)                                           0.235     5.736
n_n3987.in[0] (.names)                                           0.100     5.836
n_n3987.out[0] (.names)                                          0.235     6.071
n_n3988.D[0] (.latch)                                            0.000     6.071
data arrival time                                                          6.071

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.095


#Path 12
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[1165].in[2] (.names)                                            0.440     5.501
[1165].out[0] (.names)                                           0.235     5.736
n_n3292.in[0] (.names)                                           0.100     5.836
n_n3292.out[0] (.names)                                          0.235     6.071
n_n4080.D[0] (.latch)                                            0.000     6.071
data arrival time                                                          6.071

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.095


#Path 13
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[1391].in[2] (.names)                                            0.440     5.501
[1391].out[0] (.names)                                           0.235     5.736
n_n3817.in[0] (.names)                                           0.100     5.836
n_n3817.out[0] (.names)                                          0.235     6.071
n_n3818.D[0] (.latch)                                            0.000     6.071
data arrival time                                                          6.071

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.095


#Path 14
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[2261].in[2] (.names)                                            0.340     5.401
[2261].out[0] (.names)                                           0.235     5.636
n_n3444.in[0] (.names)                                           0.100     5.736
n_n3444.out[0] (.names)                                          0.235     5.971
n_n3574.D[0] (.latch)                                            0.000     5.971
data arrival time                                                          5.971

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.995


#Path 15
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[1771].in[2] (.names)                                            0.340     5.401
[1771].out[0] (.names)                                           0.235     5.636
n_n3235.in[0] (.names)                                           0.100     5.736
n_n3235.out[0] (.names)                                          0.235     5.971
n_n3995.D[0] (.latch)                                            0.000     5.971
data arrival time                                                          5.971

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.995


#Path 16
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[2240].in[2] (.names)                                            0.340     5.401
[2240].out[0] (.names)                                           0.235     5.636
n_n3725.in[0] (.names)                                           0.100     5.736
n_n3725.out[0] (.names)                                          0.235     5.971
n_n3726.D[0] (.latch)                                            0.000     5.971
data arrival time                                                          5.971

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.995


#Path 17
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[946].in[1] (.names)                                             0.339     5.400
[946].out[0] (.names)                                            0.235     5.635
n_n3813.in[2] (.names)                                           0.100     5.735
n_n3813.out[0] (.names)                                          0.235     5.970
n_n3814.D[0] (.latch)                                            0.000     5.970
data arrival time                                                          5.970

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.970
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.994


#Path 18
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[982].in[0] (.names)                                             0.330     5.391
[982].out[0] (.names)                                            0.235     5.626
n_n4011.in[1] (.names)                                           0.100     5.726
n_n4011.out[0] (.names)                                          0.235     5.961
n_n4012.D[0] (.latch)                                            0.000     5.961
data arrival time                                                          5.961

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.961
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.985


#Path 19
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
n_n3832.in[1] (.names)                                           0.291     4.826
n_n3832.out[0] (.names)                                          0.235     5.061
[982].in[0] (.names)                                             0.330     5.391
[982].out[0] (.names)                                            0.235     5.626
n_n3907.in[2] (.names)                                           0.100     5.726
n_n3907.out[0] (.names)                                          0.235     5.961
n_n4334.D[0] (.latch)                                            0.000     5.961
data arrival time                                                          5.961

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.961
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.985


#Path 20
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n4116.in[2] (.names)                                           0.100     0.999
n_n4116.out[0] (.names)                                          0.235     1.234
n_n3595.in[1] (.names)                                           0.343     1.578
n_n3595.out[0] (.names)                                          0.235     1.813
n_n4039.in[3] (.names)                                           0.100     1.913
n_n4039.out[0] (.names)                                          0.235     2.148
n_n4038.in[2] (.names)                                           0.341     2.489
n_n4038.out[0] (.names)                                          0.235     2.724
[899].in[1] (.names)                                             0.343     3.068
[899].out[0] (.names)                                            0.235     3.303
n_n3785.in[2] (.names)                                           0.480     3.783
n_n3785.out[0] (.names)                                          0.235     4.018
[2060].in[1] (.names)                                            0.487     4.505
[2060].out[0] (.names)                                           0.235     4.740
[6290].in[1] (.names)                                            0.100     4.840
[6290].out[0] (.names)                                           0.235     5.075
[1971].in[3] (.names)                                            0.313     5.387
[1971].out[0] (.names)                                           0.235     5.622
n_n124.in[2] (.names)                                            0.100     5.722
n_n124.out[0] (.names)                                           0.235     5.957
n_n3707.D[0] (.latch)                                            0.000     5.957
data arrival time                                                          5.957

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.957
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.981


#Path 21
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3563.in[2] (.names)                                           0.100     3.774
n_n3563.out[0] (.names)                                          0.235     4.009
n_n3788.in[2] (.names)                                           0.100     4.109
n_n3788.out[0] (.names)                                          0.235     4.344
[1022].in[1] (.names)                                            0.411     4.755
[1022].out[0] (.names)                                           0.235     4.990
n_n129.in[3] (.names)                                            0.433     5.423
n_n129.out[0] (.names)                                           0.235     5.658
n_n3833.D[0] (.latch)                                            0.000     5.658
data arrival time                                                          5.658

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.658
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.681


#Path 22
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n4116.in[2] (.names)                                           0.100     0.999
n_n4116.out[0] (.names)                                          0.235     1.234
n_n3595.in[1] (.names)                                           0.343     1.578
n_n3595.out[0] (.names)                                          0.235     1.813
n_n4039.in[3] (.names)                                           0.100     1.913
n_n4039.out[0] (.names)                                          0.235     2.148
n_n4038.in[2] (.names)                                           0.341     2.489
n_n4038.out[0] (.names)                                          0.235     2.724
[899].in[1] (.names)                                             0.343     3.068
[899].out[0] (.names)                                            0.235     3.303
n_n3785.in[2] (.names)                                           0.480     3.783
n_n3785.out[0] (.names)                                          0.235     4.018
[2060].in[1] (.names)                                            0.487     4.505
[2060].out[0] (.names)                                           0.235     4.740
[6290].in[1] (.names)                                            0.100     4.840
[6290].out[0] (.names)                                           0.235     5.075
n_n3377.in[3] (.names)                                           0.343     5.418
n_n3377.out[0] (.names)                                          0.235     5.653
n_n3198.D[0] (.latch)                                            0.000     5.653
data arrival time                                                          5.653

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.653
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.677


#Path 23
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[2264].in[3] (.names)                                            0.291     4.300
[2264].out[0] (.names)                                           0.235     4.535
[936].in[1] (.names)                                             0.480     5.015
[936].out[0] (.names)                                            0.235     5.250
n_n3070.in[3] (.names)                                           0.100     5.350
n_n3070.out[0] (.names)                                          0.235     5.585
n_n3851.D[0] (.latch)                                            0.000     5.585
data arrival time                                                          5.585

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.585
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.609


#Path 24
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3563.in[2] (.names)                                           0.100     3.774
n_n3563.out[0] (.names)                                          0.235     4.009
n_n3788.in[2] (.names)                                           0.100     4.109
n_n3788.out[0] (.names)                                          0.235     4.344
nak3_17.in[1] (.names)                                           0.293     4.637
nak3_17.out[0] (.names)                                          0.235     4.872
n_n127.in[2] (.names)                                            0.460     5.332
n_n127.out[0] (.names)                                           0.235     5.567
nsr3_17.D[0] (.latch)                                            0.000     5.567
data arrival time                                                          5.567

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.567
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.591


#Path 25
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
[1015].in[3] (.names)                                            0.343     4.353
[1015].out[0] (.names)                                           0.235     4.588
[1208].in[0] (.names)                                            0.316     4.903
[1208].out[0] (.names)                                           0.235     5.138
n_n3140.in[3] (.names)                                           0.100     5.238
n_n3140.out[0] (.names)                                          0.235     5.473
n_n4026.D[0] (.latch)                                            0.000     5.473
data arrival time                                                          5.473

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.497


#Path 26
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3563.in[2] (.names)                                           0.100     3.774
n_n3563.out[0] (.names)                                          0.235     4.009
[6252].in[3] (.names)                                            0.475     4.484
[6252].out[0] (.names)                                           0.235     4.719
n_n4140.in[3] (.names)                                           0.461     5.180
n_n4140.out[0] (.names)                                          0.235     5.415
n_n4142.D[0] (.latch)                                            0.000     5.415
data arrival time                                                          5.415

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.415
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.439


#Path 27
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
n_n4345.in[2] (.names)                                           0.100     3.358
n_n4345.out[0] (.names)                                          0.235     3.593
[1898].in[0] (.names)                                            0.478     4.071
[1898].out[0] (.names)                                           0.235     4.306
[1260].in[2] (.names)                                            0.458     4.764
[1260].out[0] (.names)                                           0.235     4.999
n_n4094.in[1] (.names)                                           0.100     5.099
n_n4094.out[0] (.names)                                          0.235     5.334
n_n4095.D[0] (.latch)                                            0.000     5.334
data arrival time                                                          5.334

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.334
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.357


#Path 28
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3563.in[2] (.names)                                           0.100     3.774
n_n3563.out[0] (.names)                                          0.235     4.009
n_n3788.in[2] (.names)                                           0.100     4.109
n_n3788.out[0] (.names)                                          0.235     4.344
[1041].in[1] (.names)                                            0.411     4.755
[1041].out[0] (.names)                                           0.235     4.990
n_n3866.in[2] (.names)                                           0.100     5.090
n_n3866.out[0] (.names)                                          0.235     5.325
n_n4067.D[0] (.latch)                                            0.000     5.325
data arrival time                                                          5.325

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.325
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.349


#Path 29
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
n_n4345.in[2] (.names)                                           0.100     3.358
n_n4345.out[0] (.names)                                          0.235     3.593
[1898].in[0] (.names)                                            0.478     4.071
[1898].out[0] (.names)                                           0.235     4.306
[1613].in[2] (.names)                                            0.437     4.742
[1613].out[0] (.names)                                           0.235     4.977
n_n4121.in[1] (.names)                                           0.100     5.077
n_n4121.out[0] (.names)                                          0.235     5.312
n_n4122.D[0] (.latch)                                            0.000     5.312
data arrival time                                                          5.312

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.336


#Path 30
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
n_n4345.in[2] (.names)                                           0.100     3.358
n_n4345.out[0] (.names)                                          0.235     3.593
[1898].in[0] (.names)                                            0.478     4.071
[1898].out[0] (.names)                                           0.235     4.306
[1648].in[2] (.names)                                            0.437     4.742
[1648].out[0] (.names)                                           0.235     4.977
n_n3972.in[1] (.names)                                           0.100     5.077
n_n3972.out[0] (.names)                                          0.235     5.312
n_n4145.D[0] (.latch)                                            0.000     5.312
data arrival time                                                          5.312

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.336


#Path 31
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
n_n4345.in[2] (.names)                                           0.100     3.358
n_n4345.out[0] (.names)                                          0.235     3.593
[1898].in[0] (.names)                                            0.478     4.071
[1898].out[0] (.names)                                           0.235     4.306
[914].in[2] (.names)                                             0.100     4.406
[914].out[0] (.names)                                            0.235     4.641
[1213].in[3] (.names)                                            0.100     4.741
[1213].out[0] (.names)                                           0.235     4.976
n_n3526.in[1] (.names)                                           0.100     5.076
n_n3526.out[0] (.names)                                          0.235     5.311
n_n3841.D[0] (.latch)                                            0.000     5.311
data arrival time                                                          5.311

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.311
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.334


#Path 32
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
n_n4345.in[2] (.names)                                           0.100     3.358
n_n4345.out[0] (.names)                                          0.235     3.593
[1898].in[0] (.names)                                            0.478     4.071
[1898].out[0] (.names)                                           0.235     4.306
[914].in[2] (.names)                                             0.100     4.406
[914].out[0] (.names)                                            0.235     4.641
[1708].in[3] (.names)                                            0.100     4.741
[1708].out[0] (.names)                                           0.235     4.976
n_n3271.in[1] (.names)                                           0.100     5.076
n_n3271.out[0] (.names)                                          0.235     5.311
n_n4233.D[0] (.latch)                                            0.000     5.311
data arrival time                                                          5.311

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.311
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.334


#Path 33
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
n_n4345.in[2] (.names)                                           0.100     3.358
n_n4345.out[0] (.names)                                          0.235     3.593
[1898].in[0] (.names)                                            0.478     4.071
[1898].out[0] (.names)                                           0.235     4.306
[914].in[2] (.names)                                             0.100     4.406
[914].out[0] (.names)                                            0.235     4.641
[1885].in[3] (.names)                                            0.100     4.741
[1885].out[0] (.names)                                           0.235     4.976
n_n3241.in[1] (.names)                                           0.100     5.076
n_n3241.out[0] (.names)                                          0.235     5.311
n_n3242.D[0] (.latch)                                            0.000     5.311
data arrival time                                                          5.311

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.311
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.334


#Path 34
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
n_n3830.in[2] (.names)                                           0.291     4.300
n_n3830.out[0] (.names)                                          0.235     4.535
n_n3375.in[1] (.names)                                           0.313     4.848
n_n3375.out[0] (.names)                                          0.235     5.083
n_n3376.D[0] (.latch)                                            0.000     5.083
data arrival time                                                          5.083

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.083
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.106


#Path 35
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
n_n3830.in[2] (.names)                                           0.291     4.300
n_n3830.out[0] (.names)                                          0.235     4.535
n_n4276.in[1] (.names)                                           0.313     4.848
n_n4276.out[0] (.names)                                          0.235     5.083
n_n4279.D[0] (.latch)                                            0.000     5.083
data arrival time                                                          5.083

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.083
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.106


#Path 36
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
n_n3830.in[2] (.names)                                           0.291     4.300
n_n3830.out[0] (.names)                                          0.235     4.535
n_n3821.in[1] (.names)                                           0.313     4.848
n_n3821.out[0] (.names)                                          0.235     5.083
n_n3823.D[0] (.latch)                                            0.000     5.083
data arrival time                                                          5.083

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.083
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.106


#Path 37
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
n_n3830.in[2] (.names)                                           0.291     4.300
n_n3830.out[0] (.names)                                          0.235     4.535
n_n3964.in[1] (.names)                                           0.313     4.848
n_n3964.out[0] (.names)                                          0.235     5.083
n_n3966.D[0] (.latch)                                            0.000     5.083
data arrival time                                                          5.083

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.083
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.106


#Path 38
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
n_n3830.in[2] (.names)                                           0.291     4.300
n_n3830.out[0] (.names)                                          0.235     4.535
n_n3582.in[1] (.names)                                           0.309     4.844
n_n3582.out[0] (.names)                                          0.235     5.079
n_n3583.D[0] (.latch)                                            0.000     5.079
data arrival time                                                          5.079

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.079
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.102


#Path 39
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
n_n3830.in[2] (.names)                                           0.291     4.300
n_n3830.out[0] (.names)                                          0.235     4.535
n_n3512.in[1] (.names)                                           0.309     4.844
n_n3512.out[0] (.names)                                          0.235     5.079
n_n3514.D[0] (.latch)                                            0.000     5.079
data arrival time                                                          5.079

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.079
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.102


#Path 40
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n4069.in[1] (.names)                                           0.487     2.056
n_n4069.out[0] (.names)                                          0.235     2.291
[901].in[1] (.names)                                             0.478     2.769
[901].out[0] (.names)                                            0.235     3.004
n_n3240.in[2] (.names)                                           0.100     3.104
n_n3240.out[0] (.names)                                          0.235     3.339
[905].in[2] (.names)                                             0.100     3.439
[905].out[0] (.names)                                            0.235     3.674
n_n3852.in[2] (.names)                                           0.100     3.774
n_n3852.out[0] (.names)                                          0.235     4.009
n_n3830.in[2] (.names)                                           0.291     4.300
n_n3830.out[0] (.names)                                          0.235     4.535
n_n3206.in[1] (.names)                                           0.309     4.844
n_n3206.out[0] (.names)                                          0.235     5.079
n_n3207.D[0] (.latch)                                            0.000     5.079
data arrival time                                                          5.079

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.079
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.102


#Path 41
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
n_n4345.in[2] (.names)                                           0.100     3.358
n_n4345.out[0] (.names)                                          0.235     3.593
n_n4158.in[0] (.names)                                           0.611     4.204
n_n4158.out[0] (.names)                                          0.235     4.439
n_n3459.in[1] (.names)                                           0.341     4.780
n_n3459.out[0] (.names)                                          0.235     5.015
n_n3898.D[0] (.latch)                                            0.000     5.015
data arrival time                                                          5.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.039


#Path 42
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
n_n4345.in[2] (.names)                                           0.100     3.358
n_n4345.out[0] (.names)                                          0.235     3.593
n_n4158.in[0] (.names)                                           0.611     4.204
n_n4158.out[0] (.names)                                          0.235     4.439
n_n4156.in[1] (.names)                                           0.100     4.539
n_n4156.out[0] (.names)                                          0.235     4.774
n_n4157.D[0] (.latch)                                            0.000     4.774
data arrival time                                                          4.774

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.774
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.797


#Path 43
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
n_n4345.in[2] (.names)                                           0.100     3.358
n_n4345.out[0] (.names)                                          0.235     3.593
n_n4158.in[0] (.names)                                           0.611     4.204
n_n4158.out[0] (.names)                                          0.235     4.439
n_n3302.in[1] (.names)                                           0.100     4.539
n_n3302.out[0] (.names)                                          0.235     4.774
n_n4288.D[0] (.latch)                                            0.000     4.774
data arrival time                                                          4.774

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.774
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.797


#Path 44
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
[1552].in[2] (.names)                                            0.482     3.740
[1552].out[0] (.names)                                           0.235     3.975
n_n4228.in[1] (.names)                                           0.336     4.311
n_n4228.out[0] (.names)                                          0.235     4.546
n_n4229.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 45
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
[1509].in[2] (.names)                                            0.482     3.740
[1509].out[0] (.names)                                           0.235     3.975
n_n3308.in[1] (.names)                                           0.100     4.075
n_n3308.out[0] (.names)                                          0.235     4.310
n_n4351.D[0] (.latch)                                            0.000     4.310
data arrival time                                                          4.310

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.310
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.334


#Path 46
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
[1487].in[2] (.names)                                            0.482     3.740
[1487].out[0] (.names)                                           0.235     3.975
n_n3058.in[1] (.names)                                           0.100     4.075
n_n3058.out[0] (.names)                                          0.235     4.310
n_n3085.D[0] (.latch)                                            0.000     4.310
data arrival time                                                          4.310

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.310
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.334


#Path 47
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6275].in[1] (.names)                                            0.341     1.676
[6275].out[0] (.names)                                           0.235     1.911
n_n3362.in[3] (.names)                                           0.477     2.388
n_n3362.out[0] (.names)                                          0.235     2.623
n_n4015.in[1] (.names)                                           0.628     3.251
n_n4015.out[0] (.names)                                          0.235     3.486
n_n3518.in[0] (.names)                                           0.487     3.972
n_n3518.out[0] (.names)                                          0.235     4.207
n_n4316.D[0] (.latch)                                            0.000     4.207
data arrival time                                                          4.207

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.207
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.231


#Path 48
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
n_n4345.in[2] (.names)                                           0.100     3.358
n_n4345.out[0] (.names)                                          0.235     3.593
n_n3147.in[1] (.names)                                           0.338     3.931
n_n3147.out[0] (.names)                                          0.235     4.166
n_n3458.D[0] (.latch)                                            0.000     4.166
data arrival time                                                          4.166

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.166
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.189


#Path 49
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
n_n4345.in[2] (.names)                                           0.100     3.358
n_n4345.out[0] (.names)                                          0.235     3.593
n_n3226.in[1] (.names)                                           0.338     3.931
n_n3226.out[0] (.names)                                          0.235     4.166
n_n3916.D[0] (.latch)                                            0.000     4.166
data arrival time                                                          4.166

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.166
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.189


#Path 50
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
n_n4267.in[2] (.names)                                           0.100     1.334
n_n4267.out[0] (.names)                                          0.235     1.569
n_n4034.in[3] (.names)                                           0.100     1.669
n_n4034.out[0] (.names)                                          0.235     1.904
n_n4259.in[2] (.names)                                           0.479     2.383
n_n4259.out[0] (.names)                                          0.235     2.618
[1078].in[2] (.names)                                            0.100     2.718
[1078].out[0] (.names)                                           0.235     2.953
n_n3110.in[2] (.names)                                           0.747     3.700
n_n3110.out[0] (.names)                                          0.235     3.935
n_n3111.D[0] (.latch)                                            0.000     3.935
data arrival time                                                          3.935

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.959


#Path 51
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6281].in[1] (.names)                                            0.488     1.823
[6281].out[0] (.names)                                           0.235     2.058
[1088].in[2] (.names)                                            0.630     2.688
[1088].out[0] (.names)                                           0.235     2.923
[2049].in[2] (.names)                                            0.100     3.023
[2049].out[0] (.names)                                           0.235     3.258
n_n4345.in[2] (.names)                                           0.100     3.358
n_n4345.out[0] (.names)                                          0.235     3.593
n_n4073.in[1] (.names)                                           0.100     3.693
n_n4073.out[0] (.names)                                          0.235     3.928
n_n4074.D[0] (.latch)                                            0.000     3.928
data arrival time                                                          3.928

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.928
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.951


#Path 52
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6275].in[1] (.names)                                            0.341     1.676
[6275].out[0] (.names)                                           0.235     1.911
n_n3362.in[3] (.names)                                           0.477     2.388
n_n3362.out[0] (.names)                                          0.235     2.623
n_n4015.in[1] (.names)                                           0.628     3.251
n_n4015.out[0] (.names)                                          0.235     3.486
n_n3148.in[0] (.names)                                           0.100     3.586
n_n3148.out[0] (.names)                                          0.235     3.821
n_n3495.D[0] (.latch)                                            0.000     3.821
data arrival time                                                          3.821

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.844


#Path 53
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6275].in[1] (.names)                                            0.341     1.676
[6275].out[0] (.names)                                           0.235     1.911
n_n3362.in[3] (.names)                                           0.477     2.388
n_n3362.out[0] (.names)                                          0.235     2.623
n_n4015.in[1] (.names)                                           0.628     3.251
n_n4015.out[0] (.names)                                          0.235     3.486
n_n3017.in[1] (.names)                                           0.100     3.586
n_n3017.out[0] (.names)                                          0.235     3.821
n_n3657.D[0] (.latch)                                            0.000     3.821
data arrival time                                                          3.821

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.844


#Path 54
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[2] (.names)                                           0.509     0.675
n_n3900.out[0] (.names)                                          0.235     0.910
n_n3899.in[2] (.names)                                           0.100     1.010
n_n3899.out[0] (.names)                                          0.235     1.245
n_n3870.in[2] (.names)                                           0.100     1.345
n_n3870.out[0] (.names)                                          0.235     1.580
n_n3869.in[2] (.names)                                           0.459     2.040
n_n3869.out[0] (.names)                                          0.235     2.275
n_n3205.in[2] (.names)                                           0.100     2.375
n_n3205.out[0] (.names)                                          0.235     2.610
[1062].in[3] (.names)                                            0.100     2.710
[1062].out[0] (.names)                                           0.235     2.945
n_n3585.in[3] (.names)                                           0.341     3.286
n_n3585.out[0] (.names)                                          0.235     3.521
n_n4324.D[0] (.latch)                                            0.000     3.521
data arrival time                                                          3.521

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.521
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.544


#Path 55
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3974.in[1] (.names)                                           0.488     1.823
n_n3974.out[0] (.names)                                          0.235     2.058
[1128].in[1] (.names)                                            0.488     2.545
[1128].out[0] (.names)                                           0.235     2.780
n_n3168.in[2] (.names)                                           0.489     3.269
n_n3168.out[0] (.names)                                          0.235     3.504
n_n4222.D[0] (.latch)                                            0.000     3.504
data arrival time                                                          3.504

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.528


#Path 56
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3656.in[1] (.names)                                           0.490     1.825
n_n3656.out[0] (.names)                                          0.235     2.060
[1472].in[1] (.names)                                            0.454     2.514
[1472].out[0] (.names)                                           0.235     2.749
n_n121.in[2] (.names)                                            0.340     3.089
n_n121.out[0] (.names)                                           0.235     3.324
n_n3954.D[0] (.latch)                                            0.000     3.324
data arrival time                                                          3.324

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.324
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.348


#Path 57
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3500.in[2] (.names)                                           0.341     1.676
n_n3500.out[0] (.names)                                          0.235     1.911
[1006].in[2] (.names)                                            0.437     2.348
[1006].out[0] (.names)                                           0.235     2.583
n_n4028.in[0] (.names)                                           0.340     2.923
n_n4028.out[0] (.names)                                          0.235     3.158
n_n4029.D[0] (.latch)                                            0.000     3.158
data arrival time                                                          3.158

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.158
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.181


#Path 58
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3500.in[2] (.names)                                           0.341     1.676
n_n3500.out[0] (.names)                                          0.235     1.911
[1006].in[2] (.names)                                            0.437     2.348
[1006].out[0] (.names)                                           0.235     2.583
n_n3579.in[0] (.names)                                           0.340     2.923
n_n3579.out[0] (.names)                                          0.235     3.158
n_n3955.D[0] (.latch)                                            0.000     3.158
data arrival time                                                          3.158

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.158
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.181


#Path 59
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3974.in[1] (.names)                                           0.488     1.823
n_n3974.out[0] (.names)                                          0.235     2.058
[1128].in[1] (.names)                                            0.488     2.545
[1128].out[0] (.names)                                           0.235     2.780
n_n3059.in[2] (.names)                                           0.100     2.880
n_n3059.out[0] (.names)                                          0.235     3.115
n_n3099.D[0] (.latch)                                            0.000     3.115
data arrival time                                                          3.115

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.115
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.139


#Path 60
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3974.in[1] (.names)                                           0.488     1.823
n_n3974.out[0] (.names)                                          0.235     2.058
[1128].in[1] (.names)                                            0.488     2.545
[1128].out[0] (.names)                                           0.235     2.780
n_n3309.in[2] (.names)                                           0.100     2.880
n_n3309.out[0] (.names)                                          0.235     3.115
n_n4392.D[0] (.latch)                                            0.000     3.115
data arrival time                                                          3.115

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.115
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.139


#Path 61
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3500.in[2] (.names)                                           0.341     1.676
n_n3500.out[0] (.names)                                          0.235     1.911
[1006].in[2] (.names)                                            0.437     2.348
[1006].out[0] (.names)                                           0.235     2.583
n_n3693.in[0] (.names)                                           0.291     2.874
n_n3693.out[0] (.names)                                          0.235     3.109
n_n4099.D[0] (.latch)                                            0.000     3.109
data arrival time                                                          3.109

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.109
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.132


#Path 62
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n4126.in[1] (.names)                                           0.341     1.676
n_n4126.out[0] (.names)                                          0.235     1.911
[934].in[1] (.names)                                             0.100     2.011
[934].out[0] (.names)                                            0.235     2.246
n_n3166.in[2] (.names)                                           0.608     2.854
n_n3166.out[0] (.names)                                          0.235     3.089
n_n3475.D[0] (.latch)                                            0.000     3.089
data arrival time                                                          3.089

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.089
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.112


#Path 63
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n4126.in[1] (.names)                                           0.341     1.676
n_n4126.out[0] (.names)                                          0.235     1.911
[934].in[1] (.names)                                             0.100     2.011
[934].out[0] (.names)                                            0.235     2.246
n_n3382.in[2] (.names)                                           0.608     2.854
n_n3382.out[0] (.names)                                          0.235     3.089
n_n4366.D[0] (.latch)                                            0.000     3.089
data arrival time                                                          3.089

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.089
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.112


#Path 64
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3500.in[2] (.names)                                           0.341     1.676
n_n3500.out[0] (.names)                                          0.235     1.911
[1006].in[2] (.names)                                            0.437     2.348
[1006].out[0] (.names)                                           0.235     2.583
n_n3680.in[0] (.names)                                           0.270     2.853
n_n3680.out[0] (.names)                                          0.235     3.088
n_n3845.D[0] (.latch)                                            0.000     3.088
data arrival time                                                          3.088

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.088
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.112


#Path 65
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3656.in[1] (.names)                                           0.490     1.825
n_n3656.out[0] (.names)                                          0.235     2.060
[1184].in[1] (.names)                                            0.454     2.514
[1184].out[0] (.names)                                           0.235     2.749
n_n3104.in[2] (.names)                                           0.100     2.849
n_n3104.out[0] (.names)                                          0.235     3.084
n_n3865.D[0] (.latch)                                            0.000     3.084
data arrival time                                                          3.084

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.084
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.107


#Path 66
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3656.in[1] (.names)                                           0.490     1.825
n_n3656.out[0] (.names)                                          0.235     2.060
[1633].in[1] (.names)                                            0.454     2.514
[1633].out[0] (.names)                                           0.235     2.749
n_n3540.in[2] (.names)                                           0.100     2.849
n_n3540.out[0] (.names)                                          0.235     3.084
n_n4052.D[0] (.latch)                                            0.000     3.084
data arrival time                                                          3.084

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.084
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.107


#Path 67
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3656.in[1] (.names)                                           0.490     1.825
n_n3656.out[0] (.names)                                          0.235     2.060
[2009].in[1] (.names)                                            0.454     2.514
[2009].out[0] (.names)                                           0.235     2.749
n_n3296.in[2] (.names)                                           0.100     2.849
n_n3296.out[0] (.names)                                          0.235     3.084
n_n4381.D[0] (.latch)                                            0.000     3.084
data arrival time                                                          3.084

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.084
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.107


#Path 68
Startpoint: n_n4057.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
n_n4057.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[0] (.names)                                           0.484     0.650
n_n4305.out[0] (.names)                                          0.235     0.885
[6346].in[0] (.names)                                            0.291     1.176
[6346].out[0] (.names)                                           0.235     1.411
[6349].in[3] (.names)                                            0.460     1.871
[6349].out[0] (.names)                                           0.235     2.106
[1477].in[2] (.names)                                            0.315     2.421
[1477].out[0] (.names)                                           0.235     2.656
n_n130.in[1] (.names)                                            0.100     2.756
n_n130.out[0] (.names)                                           0.235     2.991
n_n4045.D[0] (.latch)                                            0.000     2.991
data arrival time                                                          2.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.015


#Path 69
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
n_n4267.in[2] (.names)                                           0.100     1.334
n_n4267.out[0] (.names)                                          0.235     1.569
n_n4034.in[3] (.names)                                           0.100     1.669
n_n4034.out[0] (.names)                                          0.235     1.904
[1075].in[3] (.names)                                            0.100     2.004
[1075].out[0] (.names)                                           0.235     2.239
n_n3236.in[2] (.names)                                           0.477     2.716
n_n3236.out[0] (.names)                                          0.235     2.951
n_n3237.D[0] (.latch)                                            0.000     2.951
data arrival time                                                          2.951

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.951
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.975


#Path 70
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3974.in[1] (.names)                                           0.488     1.823
n_n3974.out[0] (.names)                                          0.235     2.058
n_n3018.in[2] (.names)                                           0.631     2.689
n_n3018.out[0] (.names)                                          0.235     2.924
n_n3688.D[0] (.latch)                                            0.000     2.924
data arrival time                                                          2.924

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.924
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.947


#Path 71
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[1155].in[0] (.names)                                            0.625     1.213
[1155].out[0] (.names)                                           0.235     1.448
[2023].in[2] (.names)                                            0.489     1.937
[2023].out[0] (.names)                                           0.235     2.172
n_n3181.in[2] (.names)                                           0.440     2.612
n_n3181.out[0] (.names)                                          0.235     2.847
n_n3858.D[0] (.latch)                                            0.000     2.847
data arrival time                                                          2.847

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.847
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.870


#Path 72
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n4126.in[1] (.names)                                           0.341     1.676
n_n4126.out[0] (.names)                                          0.235     1.911
[1362].in[2] (.names)                                            0.100     2.011
[1362].out[0] (.names)                                           0.235     2.246
n_n3552.in[3] (.names)                                           0.340     2.586
n_n3552.out[0] (.names)                                          0.235     2.821
n_n3934.D[0] (.latch)                                            0.000     2.821
data arrival time                                                          2.821

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.845


#Path 73
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3974.in[1] (.names)                                           0.488     1.823
n_n3974.out[0] (.names)                                          0.235     2.058
n_n3607.in[2] (.names)                                           0.489     2.547
n_n3607.out[0] (.names)                                          0.235     2.782
n_n3608.D[0] (.latch)                                            0.000     2.782
data arrival time                                                          2.782

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.782
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.805


#Path 74
Startpoint: n_n4057.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
n_n4057.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[0] (.names)                                           0.484     0.650
n_n4305.out[0] (.names)                                          0.235     0.885
[6346].in[0] (.names)                                            0.291     1.176
[6346].out[0] (.names)                                           0.235     1.411
[6349].in[3] (.names)                                            0.460     1.871
[6349].out[0] (.names)                                           0.235     2.106
n_n3355.in[3] (.names)                                           0.438     2.544
n_n3355.out[0] (.names)                                          0.235     2.779
n_n3557.D[0] (.latch)                                            0.000     2.779
data arrival time                                                          2.779

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.779
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.803


#Path 75
Startpoint: n_n4057.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
n_n4057.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[0] (.names)                                           0.484     0.650
n_n4305.out[0] (.names)                                          0.235     0.885
[6346].in[0] (.names)                                            0.291     1.176
[6346].out[0] (.names)                                           0.235     1.411
[6349].in[3] (.names)                                            0.460     1.871
[6349].out[0] (.names)                                           0.235     2.106
[1068].in[3] (.names)                                            0.100     2.206
[1068].out[0] (.names)                                           0.235     2.441
n_n3473.in[2] (.names)                                           0.100     2.541
n_n3473.out[0] (.names)                                          0.235     2.776
n_n4056.D[0] (.latch)                                            0.000     2.776
data arrival time                                                          2.776

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.776
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 76
Startpoint: n_n4057.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
n_n4057.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[0] (.names)                                           0.484     0.650
n_n4305.out[0] (.names)                                          0.235     0.885
[6346].in[0] (.names)                                            0.291     1.176
[6346].out[0] (.names)                                           0.235     1.411
[6349].in[3] (.names)                                            0.460     1.871
[6349].out[0] (.names)                                           0.235     2.106
[1565].in[3] (.names)                                            0.100     2.206
[1565].out[0] (.names)                                           0.235     2.441
n_n131.in[0] (.names)                                            0.100     2.541
n_n131.out[0] (.names)                                           0.235     2.776
n_n4057.D[0] (.latch)                                            0.000     2.776
data arrival time                                                          2.776

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.776
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 77
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[1155].in[0] (.names)                                            0.625     1.213
[1155].out[0] (.names)                                           0.235     1.448
[1776].in[2] (.names)                                            0.489     1.937
[1776].out[0] (.names)                                           0.235     2.172
n_n3508.in[2] (.names)                                           0.328     2.500
n_n3508.out[0] (.names)                                          0.235     2.735
n_n3919.D[0] (.latch)                                            0.000     2.735
data arrival time                                                          2.735

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.735
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.758


#Path 78
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n4126.in[1] (.names)                                           0.341     1.676
n_n4126.out[0] (.names)                                          0.235     1.911
n_n4046.in[2] (.names)                                           0.588     2.499
n_n4046.out[0] (.names)                                          0.235     2.734
n_n4047.D[0] (.latch)                                            0.000     2.734
data arrival time                                                          2.734

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.734
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.757


#Path 79
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n4126.in[1] (.names)                                           0.341     1.676
n_n4126.out[0] (.names)                                          0.235     1.911
n_n3632.in[2] (.names)                                           0.588     2.499
n_n3632.out[0] (.names)                                          0.235     2.734
n_n3769.D[0] (.latch)                                            0.000     2.734
data arrival time                                                          2.734

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.734
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.757


#Path 80
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[1155].in[0] (.names)                                            0.625     1.213
[1155].out[0] (.names)                                           0.235     1.448
[1329].in[2] (.names)                                            0.634     2.082
[1329].out[0] (.names)                                           0.235     2.317
n_n3045.in[2] (.names)                                           0.100     2.417
n_n3045.out[0] (.names)                                          0.235     2.652
n_n3208.D[0] (.latch)                                            0.000     2.652
data arrival time                                                          2.652

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.652
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.676


#Path 81
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[1155].in[0] (.names)                                            0.625     1.213
[1155].out[0] (.names)                                           0.235     1.448
[1780].in[2] (.names)                                            0.625     2.072
[1780].out[0] (.names)                                           0.235     2.307
n_n3837.in[2] (.names)                                           0.100     2.407
n_n3837.out[0] (.names)                                          0.235     2.642
n_n3886.D[0] (.latch)                                            0.000     2.642
data arrival time                                                          2.642

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.642
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.666


#Path 82
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n3974.in[1] (.names)                                           0.488     1.823
n_n3974.out[0] (.names)                                          0.235     2.058
n_n3519.in[2] (.names)                                           0.342     2.400
n_n3519.out[0] (.names)                                          0.235     2.635
n_n3976.D[0] (.latch)                                            0.000     2.635
data arrival time                                                          2.635

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.659


#Path 83
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[916].in[0] (.names)                                             1.045     1.045
[916].out[0] (.names)                                            0.235     1.280
[6385].in[1] (.names)                                            0.100     1.380
[6385].out[0] (.names)                                           0.235     1.615
n_n4124.in[3] (.names)                                           0.638     2.253
n_n4124.out[0] (.names)                                          0.235     2.488
n_n4125.D[0] (.latch)                                            0.000     2.488
data arrival time                                                          2.488

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.488
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.511


#Path 84
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
n_n4126.in[1] (.names)                                           0.341     1.676
n_n4126.out[0] (.names)                                          0.235     1.911
n_n3289.in[2] (.names)                                           0.340     2.251
n_n3289.out[0] (.names)                                          0.235     2.486
n_n3901.D[0] (.latch)                                            0.000     2.486
data arrival time                                                          2.486

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.486
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.510


#Path 85
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
n_n4267.in[2] (.names)                                           0.100     1.334
n_n4267.out[0] (.names)                                          0.235     1.569
[1076].in[3] (.names)                                            0.100     1.669
[1076].out[0] (.names)                                           0.235     1.904
n_n3406.in[2] (.names)                                           0.342     2.247
n_n3406.out[0] (.names)                                          0.235     2.482
n_n3408.D[0] (.latch)                                            0.000     2.482
data arrival time                                                          2.482

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.482
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.505


#Path 86
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[6361].in[2] (.names)                                            0.341     1.676
[6361].out[0] (.names)                                           0.235     1.911
n_n3684.in[3] (.names)                                           0.335     2.246
n_n3684.out[0] (.names)                                          0.235     2.481
n_n3658.D[0] (.latch)                                            0.000     2.481
data arrival time                                                          2.481

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3658.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.481
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.504


#Path 87
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_14.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.598     0.765
[6265].out[0] (.names)                                           0.235     1.000
n_n4367.in[2] (.names)                                           0.100     1.100
n_n4367.out[0] (.names)                                          0.235     1.335
[1318].in[3] (.names)                                            0.490     1.825
[1318].out[0] (.names)                                           0.235     2.060
n_n133.in[2] (.names)                                            0.100     2.160
n_n133.out[0] (.names)                                           0.235     2.395
nsr3_14.D[0] (.latch)                                            0.000     2.395
data arrival time                                                          2.395

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_14.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.395
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.418


#Path 88
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[1155].in[0] (.names)                                            0.625     1.213
[1155].out[0] (.names)                                           0.235     1.448
[2141].in[2] (.names)                                            0.338     1.786
[2141].out[0] (.names)                                           0.235     2.021
n_n3510.in[2] (.names)                                           0.100     2.121
n_n3510.out[0] (.names)                                          0.235     2.356
n_n3511.D[0] (.latch)                                            0.000     2.356
data arrival time                                                          2.356

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3511.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.356
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.379


#Path 89
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4108.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.469     0.469
nrq1_3.out[0] (.names)                                           0.235     0.704
[1020].in[3] (.names)                                            0.798     1.503
[1020].out[0] (.names)                                           0.235     1.738
n_n4106.in[1] (.names)                                           0.336     2.073
n_n4106.out[0] (.names)                                          0.235     2.308
n_n4108.D[0] (.latch)                                            0.000     2.308
data arrival time                                                          2.308

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.308
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.332


#Path 90
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.498     0.664
n_n4155.out[0] (.names)                                          0.235     0.899
n_n3923.in[2] (.names)                                           0.100     0.999
n_n3923.out[0] (.names)                                          0.235     1.234
[1096].in[3] (.names)                                            0.100     1.334
[1096].out[0] (.names)                                           0.235     1.569
n_n3791.in[2] (.names)                                           0.487     2.056
n_n3791.out[0] (.names)                                          0.235     2.291
n_n3793.D[0] (.latch)                                            0.000     2.291
data arrival time                                                          2.291

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3793.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.291
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.315


#Path 91
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3354.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.469     0.469
nrq1_3.out[0] (.names)                                           0.235     0.704
[1833].in[2] (.names)                                            0.798     1.503
[1833].out[0] (.names)                                           0.235     1.738
n_n3353.in[3] (.names)                                           0.270     2.008
n_n3353.out[0] (.names)                                          0.235     2.243
n_n3354.D[0] (.latch)                                            0.000     2.243
data arrival time                                                          2.243

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3354.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.267


#Path 92
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3073.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
n_n3765.in[0] (.names)                                           0.634     0.634
n_n3765.out[0] (.names)                                          0.235     0.869
[894].in[3] (.names)                                             0.100     0.969
[894].out[0] (.names)                                            0.235     1.204
n_n3072.in[1] (.names)                                           0.774     1.979
n_n3072.out[0] (.names)                                          0.235     2.214
n_n3073.D[0] (.latch)                                            0.000     2.214
data arrival time                                                          2.214

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3073.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.214
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.237


#Path 93
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3486.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
n_n3765.in[0] (.names)                                           0.634     0.634
n_n3765.out[0] (.names)                                          0.235     0.869
[894].in[3] (.names)                                             0.100     0.969
[894].out[0] (.names)                                            0.235     1.204
n_n3484.in[1] (.names)                                           0.772     1.976
n_n3484.out[0] (.names)                                          0.235     2.211
n_n3486.D[0] (.latch)                                            0.000     2.211
data arrival time                                                          2.211

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3486.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.235


#Path 94
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3952.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
n_n3765.in[0] (.names)                                           0.634     0.634
n_n3765.out[0] (.names)                                          0.235     0.869
[894].in[3] (.names)                                             0.100     0.969
[894].out[0] (.names)                                            0.235     1.204
n_n3950.in[1] (.names)                                           0.772     1.976
n_n3950.out[0] (.names)                                          0.235     2.211
n_n3952.D[0] (.latch)                                            0.000     2.211
data arrival time                                                          2.211

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3952.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.235


#Path 95
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3739.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
n_n3765.in[0] (.names)                                           0.634     0.634
n_n3765.out[0] (.names)                                          0.235     0.869
[894].in[3] (.names)                                             0.100     0.969
[894].out[0] (.names)                                            0.235     1.204
n_n3737.in[1] (.names)                                           0.772     1.976
n_n3737.out[0] (.names)                                          0.235     2.211
n_n3739.D[0] (.latch)                                            0.000     2.211
data arrival time                                                          2.211

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3739.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.235


#Path 96
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3138.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
n_n3765.in[0] (.names)                                           0.634     0.634
n_n3765.out[0] (.names)                                          0.235     0.869
[894].in[3] (.names)                                             0.100     0.969
[894].out[0] (.names)                                            0.235     1.204
n_n3137.in[1] (.names)                                           0.772     1.976
n_n3137.out[0] (.names)                                          0.235     2.211
n_n3138.D[0] (.latch)                                            0.000     2.211
data arrival time                                                          2.211

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3138.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.235


#Path 97
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4189.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
n_n3765.in[0] (.names)                                           0.634     0.634
n_n3765.out[0] (.names)                                          0.235     0.869
[894].in[3] (.names)                                             0.100     0.969
[894].out[0] (.names)                                            0.235     1.204
n_n4186.in[1] (.names)                                           0.772     1.976
n_n4186.out[0] (.names)                                          0.235     2.211
n_n4189.D[0] (.latch)                                            0.000     2.211
data arrival time                                                          2.211

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4189.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.235


#Path 98
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3506.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
n_n3765.in[0] (.names)                                           0.634     0.634
n_n3765.out[0] (.names)                                          0.235     0.869
[894].in[3] (.names)                                             0.100     0.969
[894].out[0] (.names)                                            0.235     1.204
n_n3505.in[1] (.names)                                           0.772     1.976
n_n3505.out[0] (.names)                                          0.235     2.211
n_n3506.D[0] (.latch)                                            0.000     2.211
data arrival time                                                          2.211

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3506.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.235


#Path 99
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3128.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
n_n3765.in[0] (.names)                                           0.634     0.634
n_n3765.out[0] (.names)                                          0.235     0.869
[894].in[3] (.names)                                             0.100     0.969
[894].out[0] (.names)                                            0.235     1.204
n_n3127.in[1] (.names)                                           0.772     1.976
n_n3127.out[0] (.names)                                          0.235     2.211
n_n3128.D[0] (.latch)                                            0.000     2.211
data arrival time                                                          2.211

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3128.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.235


#Path 100
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4065.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
n_n3765.in[0] (.names)                                           0.634     0.634
n_n3765.out[0] (.names)                                          0.235     0.869
[894].in[3] (.names)                                             0.100     0.969
[894].out[0] (.names)                                            0.235     1.204
n_n4063.in[1] (.names)                                           0.772     1.976
n_n4063.out[0] (.names)                                          0.235     2.211
n_n4065.D[0] (.latch)                                            0.000     2.211
data arrival time                                                          2.211

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4065.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.235


#End of timing report
