#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jul 12 13:17:47 2017
# Process ID: 7823
# Current directory: /home/user/zynq/MMUv3/MMUv3.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/user/zynq/MMUv3/MMUv3.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/user/zynq/MMUv3/MMUv3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/zynq/ip_repo/Memory_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_1' generated file not found '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_2' generated file not found '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_3' generated file not found '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_0' generated file not found '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_Memory_0_0/design_1_Memory_0_0.dcp' for cell 'design_1_i/Memory_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2.dcp' for cell 'design_1_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_3.dcp' for cell 'design_1_i/axi_bram_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp' for cell 'design_1_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/processing_system7_0_axi_periph1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/processing_system7_0_axi_periph1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph1/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/processing_system7_0_axi_periph1/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph1/s00_couplers/auto_us'
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph1/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph1/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph1/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph1/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/user/zynq/MMUv3/MMUv3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph1/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 26 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1454.047 ; gain = 342.359 ; free physical = 9734 ; free virtual = 28263
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1500.047 ; gain = 46.000 ; free physical = 9727 ; free virtual = 28257
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 34 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 159650559

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1957.539 ; gain = 0.000 ; free physical = 9332 ; free virtual = 27862
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 127 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 18e01bd48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1957.539 ; gain = 0.000 ; free physical = 9297 ; free virtual = 27834
INFO: [Opt 31-389] Phase Constant propagation created 371 cells and removed 1702 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17ae6139a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1957.539 ; gain = 0.000 ; free physical = 9299 ; free virtual = 27829
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2560 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17ae6139a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1957.539 ; gain = 0.000 ; free physical = 9300 ; free virtual = 27830
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17ae6139a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1957.539 ; gain = 0.000 ; free physical = 9300 ; free virtual = 27830
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1957.539 ; gain = 0.000 ; free physical = 9300 ; free virtual = 27830
Ending Logic Optimization Task | Checksum: 17ae6139a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1957.539 ; gain = 0.000 ; free physical = 9299 ; free virtual = 27829

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 17 BRAM(s) out of a total of 49 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 16 Total Ports: 98
Ending PowerOpt Patch Enables Task | Checksum: 22eaffa16

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9252 ; free virtual = 27782
Ending Power Optimization Task | Checksum: 22eaffa16

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2217.016 ; gain = 259.477 ; free physical = 9255 ; free virtual = 27786
47 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2217.016 ; gain = 762.969 ; free physical = 9255 ; free virtual = 27786
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9255 ; free virtual = 27788
INFO: [Common 17-1381] The checkpoint '/home/user/zynq/MMUv3/MMUv3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/user/zynq/MMUv3/MMUv3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9243 ; free virtual = 27776
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 170f49dfc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9243 ; free virtual = 27776
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9247 ; free virtual = 27780

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1467575d0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9237 ; free virtual = 27770

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e897adfa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9210 ; free virtual = 27745

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e897adfa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9210 ; free virtual = 27745
Phase 1 Placer Initialization | Checksum: 1e897adfa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9210 ; free virtual = 27745

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17144ee99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9188 ; free virtual = 27722

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17144ee99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9188 ; free virtual = 27722

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bdc8fc96

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9184 ; free virtual = 27719

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a730c3cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9183 ; free virtual = 27718

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1960f800e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9183 ; free virtual = 27718

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 20352c771

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9188 ; free virtual = 27722

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 192fca380

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9168 ; free virtual = 27708

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ac92c8ba

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9167 ; free virtual = 27707

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ac92c8ba

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9165 ; free virtual = 27705
Phase 3 Detail Placement | Checksum: 1ac92c8ba

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9165 ; free virtual = 27706

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b59e0282

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b59e0282

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9122 ; free virtual = 27673
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.571. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 133dba3c0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9133 ; free virtual = 27684
Phase 4.1 Post Commit Optimization | Checksum: 133dba3c0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9133 ; free virtual = 27684

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 133dba3c0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9148 ; free virtual = 27684

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 133dba3c0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9148 ; free virtual = 27684

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11b585d24

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9148 ; free virtual = 27684
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11b585d24

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9148 ; free virtual = 27684
Ending Placer Task | Checksum: f19d476d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9154 ; free virtual = 27690
66 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9154 ; free virtual = 27690
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9136 ; free virtual = 27683
INFO: [Common 17-1381] The checkpoint '/home/user/zynq/MMUv3/MMUv3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9129 ; free virtual = 27671
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9136 ; free virtual = 27679
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9138 ; free virtual = 27678
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 5c643d8f ConstDB: 0 ShapeSum: 953909de RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c8960b9c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9110 ; free virtual = 27661

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c8960b9c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9120 ; free virtual = 27661

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c8960b9c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9105 ; free virtual = 27646

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c8960b9c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9105 ; free virtual = 27646
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 172b9923a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9099 ; free virtual = 27641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.798  | TNS=0.000  | WHS=-0.356 | THS=-170.642|

Phase 2 Router Initialization | Checksum: 1d95942e4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9093 ; free virtual = 27635

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 219a62d86

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9086 ; free virtual = 27628

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 873
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.551  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1957a3778

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9081 ; free virtual = 27623

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.551  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 5fd1bf5c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9078 ; free virtual = 27619
Phase 4 Rip-up And Reroute | Checksum: 5fd1bf5c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9078 ; free virtual = 27619

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13190b4af

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9078 ; free virtual = 27620
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.666  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13190b4af

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9078 ; free virtual = 27620

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13190b4af

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9078 ; free virtual = 27620
Phase 5 Delay and Skew Optimization | Checksum: 13190b4af

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9078 ; free virtual = 27620

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e3cf5e07

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9080 ; free virtual = 27621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.666  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fde49a48

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9080 ; free virtual = 27621
Phase 6 Post Hold Fix | Checksum: fde49a48

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9080 ; free virtual = 27621

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.00408 %
  Global Horizontal Routing Utilization  = 4.82881 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 9e11c054

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9086 ; free virtual = 27628

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9e11c054

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9086 ; free virtual = 27628

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d7ad1376

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9087 ; free virtual = 27629

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.666  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d7ad1376

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9087 ; free virtual = 27629
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9105 ; free virtual = 27647

Routing Is Done.
80 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9105 ; free virtual = 27647
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2217.016 ; gain = 0.000 ; free physical = 9083 ; free virtual = 27639
INFO: [Common 17-1381] The checkpoint '/home/user/zynq/MMUv3/MMUv3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/user/zynq/MMUv3/MMUv3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/user/zynq/MMUv3/MMUv3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 63 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/processing_system7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/processing_system7_0_axi_periph1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/processing_system7_0_axi_periph1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/processing_system7_0_axi_periph1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/processing_system7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/processing_system7_0_axi_periph1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/processing_system7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/processing_system7_0_axi_periph1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/processing_system7_0_axi_periph1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/processing_system7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/processing_system7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/processing_system7_0_axi_periph1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/processing_system7_0_axi_periph1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/processing_system7_0_axi_periph1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/processing_system7_0_axi_periph1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 63 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/user/zynq/MMUv3/MMUv3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jul 12 13:20:05 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
98 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2528.266 ; gain = 265.426 ; free physical = 9007 ; free virtual = 27567
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 13:20:05 2017...
