0.6
2018.1
Apr  4 2018
19:30:32
D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sim_1/new/testgestione.vhd,1525550041,vhdl,,,,testgestione,,,,,,,,
D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl,1525553536,vhdl,,,,blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_1;blk_mem_gen_0_blk_mem_gen_v8_4_1_synth,,,,,,,,
D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl,1525550041,vhdl,,,,blk_mem_gen_1;blk_mem_gen_1_blk_mem_gen_generic_cstr;blk_mem_gen_1_blk_mem_gen_prim_width;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init;blk_mem_gen_1_blk_mem_gen_top;blk_mem_gen_1_blk_mem_gen_v8_4_1;blk_mem_gen_1_blk_mem_gen_v8_4_1_synth,,,,,,,,
D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl,1525550041,vhdl,,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,,,,,,
D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd,1525554615,vhdl,,,,gestione,,,,,,,,
D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/vga.vhd,1525554615,vhdl,,,,vga,,,,,,,,
