verilog xil_defaultlib  \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_Sseg_decoder_0_0/sim/WaveGen_Sseg_decoder_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_xadc_wiz_0_0/WaveGen_xadc_wiz_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_xlconstant_0_0/sim/WaveGen_xlconstant_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_ADC_Buff_0_0/sim/WaveGen_ADC_Buff_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_B4DC_0_0/sim/WaveGen_B4DC_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_CLK_KHZ_10_50_0_0/sim/WaveGen_CLK_KHZ_10_50_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_BarGraph_0_0/sim/WaveGen_BarGraph_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_Recursive_Filter_0_0/sim/WaveGen_Recursive_Filter_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_Recursive_Filter_1_0/sim/WaveGen_Recursive_Filter_1_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_Advanced_Timer_0_0/sim/WaveGen_Advanced_Timer_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/sim/WaveGen.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
