# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 7
attribute \src "dut.sv:7.1-27.10"
attribute \top 1
module \struct_array
  attribute \src "dut.sv:8.24-8.31"
  wire width 8 input 1 \data_in
  attribute \src "dut.sv:10.24-10.32"
  wire width 8 output 3 \data_out
  attribute \src "dut.sv:14.14-14.20"
  attribute \wiretype "\\packet_t"
  wire width 12 \packet
  attribute \src "dut.sv:9.24-9.30"
  wire width 4 input 2 \tag_in
  attribute \src "dut.sv:11.24-11.31"
  wire width 4 output 4 \tag_out
  cell $add $auto$expression.cpp:546:import_operation$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \data_in
    connect \B 8'00000001
    connect \Y \data_out
  end
  cell $not $auto$opt_expr.cc:716:replace_const_cells$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A { \tag_in [3] \tag_in [1] }
    connect \Y { \tag_out [3] \tag_out [1] }
  end
  connect \packet { \data_in \tag_in }
  connect { \tag_out [2] \tag_out [0] } { \tag_in [2] \tag_in [0] }
end
