<stg><name>write_data_Pipeline_WR_Loop_Row</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="384" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln87 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln87"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %buf_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_126

]]></Node>
<StgValue><ssdm name="buf_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %buf_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_118

]]></Node>
<StgValue><ssdm name="buf_read_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %buf_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_110

]]></Node>
<StgValue><ssdm name="buf_read_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %buf_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_102

]]></Node>
<StgValue><ssdm name="buf_read_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %buf_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_94

]]></Node>
<StgValue><ssdm name="buf_read_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %buf_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_86

]]></Node>
<StgValue><ssdm name="buf_read_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %buf_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_78

]]></Node>
<StgValue><ssdm name="buf_read_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %buf_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_70

]]></Node>
<StgValue><ssdm name="buf_read_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %buf_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_125

]]></Node>
<StgValue><ssdm name="buf_read_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %buf_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_117

]]></Node>
<StgValue><ssdm name="buf_read_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %buf_read_11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_109

]]></Node>
<StgValue><ssdm name="buf_read_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %buf_read_12 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_101

]]></Node>
<StgValue><ssdm name="buf_read_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %buf_read_13 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_93

]]></Node>
<StgValue><ssdm name="buf_read_13"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %buf_read_14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_85

]]></Node>
<StgValue><ssdm name="buf_read_14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %buf_read_15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_77

]]></Node>
<StgValue><ssdm name="buf_read_15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %buf_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_69

]]></Node>
<StgValue><ssdm name="buf_read_16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %buf_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_124

]]></Node>
<StgValue><ssdm name="buf_read_17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %buf_read_18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_116

]]></Node>
<StgValue><ssdm name="buf_read_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %buf_read_19 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_108

]]></Node>
<StgValue><ssdm name="buf_read_19"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %buf_read_20 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_100

]]></Node>
<StgValue><ssdm name="buf_read_20"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %buf_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_92

]]></Node>
<StgValue><ssdm name="buf_read_21"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %buf_read_22 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_84

]]></Node>
<StgValue><ssdm name="buf_read_22"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %buf_read_23 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_76

]]></Node>
<StgValue><ssdm name="buf_read_23"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %buf_read_24 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_68

]]></Node>
<StgValue><ssdm name="buf_read_24"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %buf_read_25 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_123

]]></Node>
<StgValue><ssdm name="buf_read_25"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %buf_read_26 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_115

]]></Node>
<StgValue><ssdm name="buf_read_26"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %buf_read_27 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_107

]]></Node>
<StgValue><ssdm name="buf_read_27"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %buf_read_28 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_99

]]></Node>
<StgValue><ssdm name="buf_read_28"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %buf_read_29 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_91

]]></Node>
<StgValue><ssdm name="buf_read_29"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %buf_read_30 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_83

]]></Node>
<StgValue><ssdm name="buf_read_30"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %buf_read_31 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_75

]]></Node>
<StgValue><ssdm name="buf_read_31"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %buf_read_32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_67

]]></Node>
<StgValue><ssdm name="buf_read_32"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %buf_read_33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_122

]]></Node>
<StgValue><ssdm name="buf_read_33"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:35 %buf_read_34 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_114

]]></Node>
<StgValue><ssdm name="buf_read_34"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:36 %buf_read_35 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_106

]]></Node>
<StgValue><ssdm name="buf_read_35"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:37 %buf_read_36 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_98

]]></Node>
<StgValue><ssdm name="buf_read_36"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:38 %buf_read_37 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_90

]]></Node>
<StgValue><ssdm name="buf_read_37"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:39 %buf_read_38 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_82

]]></Node>
<StgValue><ssdm name="buf_read_38"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:40 %buf_read_39 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_74

]]></Node>
<StgValue><ssdm name="buf_read_39"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:41 %buf_read_40 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_66

]]></Node>
<StgValue><ssdm name="buf_read_40"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:42 %buf_read_41 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_121

]]></Node>
<StgValue><ssdm name="buf_read_41"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:43 %buf_read_42 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_113

]]></Node>
<StgValue><ssdm name="buf_read_42"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:44 %buf_read_43 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_105

]]></Node>
<StgValue><ssdm name="buf_read_43"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:45 %buf_read_44 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_97

]]></Node>
<StgValue><ssdm name="buf_read_44"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:46 %buf_read_45 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_89

]]></Node>
<StgValue><ssdm name="buf_read_45"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:47 %buf_read_46 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_81

]]></Node>
<StgValue><ssdm name="buf_read_46"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:48 %buf_read_47 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_73

]]></Node>
<StgValue><ssdm name="buf_read_47"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:49 %buf_read_48 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_65

]]></Node>
<StgValue><ssdm name="buf_read_48"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:50 %buf_read_49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_120

]]></Node>
<StgValue><ssdm name="buf_read_49"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:51 %buf_read_50 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_112

]]></Node>
<StgValue><ssdm name="buf_read_50"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:52 %buf_read_51 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_104

]]></Node>
<StgValue><ssdm name="buf_read_51"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:53 %buf_read_52 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_96

]]></Node>
<StgValue><ssdm name="buf_read_52"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:54 %buf_read_53 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_88

]]></Node>
<StgValue><ssdm name="buf_read_53"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:55 %buf_read_54 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_80

]]></Node>
<StgValue><ssdm name="buf_read_54"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:56 %buf_read_55 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_72

]]></Node>
<StgValue><ssdm name="buf_read_55"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:57 %buf_read_56 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_64

]]></Node>
<StgValue><ssdm name="buf_read_56"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:58 %buf_read_57 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_119

]]></Node>
<StgValue><ssdm name="buf_read_57"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:59 %buf_read_58 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_111

]]></Node>
<StgValue><ssdm name="buf_read_58"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:60 %buf_read_59 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_103

]]></Node>
<StgValue><ssdm name="buf_read_59"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:61 %buf_read_60 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_95

]]></Node>
<StgValue><ssdm name="buf_read_60"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:62 %buf_read_61 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_87

]]></Node>
<StgValue><ssdm name="buf_read_61"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:63 %buf_read_62 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_79

]]></Node>
<StgValue><ssdm name="buf_read_62"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:64 %buf_read_63 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read_71

]]></Node>
<StgValue><ssdm name="buf_read_63"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:65 %buf_read_127 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %buf_read

]]></Node>
<StgValue><ssdm name="buf_read_127"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:66 %sext_ln87_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln87

]]></Node>
<StgValue><ssdm name="sext_ln87_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:67 %sext_ln87_cast = sext i58 %sext_ln87_read

]]></Node>
<StgValue><ssdm name="sext_ln87_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_5, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:69 %store_ln0 = store i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="384" op_1_bw="384">
<![CDATA[
newFuncRoot:70 %store_ln0 = store i384 0, i384 %phi_ln87

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:71 %br_ln0 = br void %WR_Loop_Col

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
WR_Loop_Col:0 %r_1 = load i4 %r

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
WR_Loop_Col:1 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln87_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
WR_Loop_Col:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
WR_Loop_Col:3 %icmp_ln87 = icmp_eq  i4 %r_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
WR_Loop_Col:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
WR_Loop_Col:5 %add_ln87 = add i4 %r_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
WR_Loop_Col:6 %br_ln87 = br i1 %icmp_ln87, void %WR_Loop_Col.split, void %for.end10.exitStub

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="4">
<![CDATA[
WR_Loop_Col.split:1 %empty_25 = trunc i4 %r_1

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
WR_Loop_Col.split:3 %tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %buf_read_127, i16 %buf_read_63, i16 %buf_read_62, i16 %buf_read_61, i16 %buf_read_60, i16 %buf_read_59, i16 %buf_read_58, i16 %buf_read_57, i4 %r_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
WR_Loop_Col.split:4 %tmp_8_1 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %buf_read_56, i16 %buf_read_55, i16 %buf_read_54, i16 %buf_read_53, i16 %buf_read_52, i16 %buf_read_51, i16 %buf_read_50, i16 %buf_read_49, i4 %r_1

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
WR_Loop_Col.split:5 %tmp_8_2 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %buf_read_48, i16 %buf_read_47, i16 %buf_read_46, i16 %buf_read_45, i16 %buf_read_44, i16 %buf_read_43, i16 %buf_read_42, i16 %buf_read_41, i4 %r_1

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
WR_Loop_Col.split:6 %tmp_8_3 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %buf_read_40, i16 %buf_read_39, i16 %buf_read_38, i16 %buf_read_37, i16 %buf_read_36, i16 %buf_read_35, i16 %buf_read_34, i16 %buf_read_33, i4 %r_1

]]></Node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
WR_Loop_Col.split:7 %tmp_8_4 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %buf_read_32, i16 %buf_read_31, i16 %buf_read_30, i16 %buf_read_29, i16 %buf_read_28, i16 %buf_read_27, i16 %buf_read_26, i16 %buf_read_25, i4 %r_1

]]></Node>
<StgValue><ssdm name="tmp_8_4"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
WR_Loop_Col.split:8 %tmp_8_5 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %buf_read_24, i16 %buf_read_23, i16 %buf_read_22, i16 %buf_read_21, i16 %buf_read_20, i16 %buf_read_19, i16 %buf_read_18, i16 %buf_read_17, i4 %r_1

]]></Node>
<StgValue><ssdm name="tmp_8_5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
WR_Loop_Col.split:9 %tmp_8_6 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %buf_read_16, i16 %buf_read_15, i16 %buf_read_14, i16 %buf_read_13, i16 %buf_read_12, i16 %buf_read_11, i16 %buf_read_10, i16 %buf_read_9, i4 %r_1

]]></Node>
<StgValue><ssdm name="tmp_8_6"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="4">
<![CDATA[
WR_Loop_Col.split:10 %tmp_8_7 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %buf_read_8, i16 %buf_read_7, i16 %buf_read_6, i16 %buf_read_5, i16 %buf_read_4, i16 %buf_read_3, i16 %buf_read_2, i16 %buf_read_1, i4 %r_1

]]></Node>
<StgValue><ssdm name="tmp_8_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
WR_Loop_Col.split:11 %icmp_ln87_1 = icmp_eq  i2 %empty_25, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln87_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
WR_Loop_Col.split:13 %br_ln87 = br i1 %icmp_ln87_1, void %for.inc8._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8._crit_edge:4 %store_ln87 = store i4 %add_ln87, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0">
<![CDATA[
for.end10.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="384" op_0_bw="384" op_1_bw="0">
<![CDATA[
WR_Loop_Col.split:0 %phi_ln87_load_1 = load i384 %phi_ln87

]]></Node>
<StgValue><ssdm name="phi_ln87_load_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
WR_Loop_Col.split:2 %specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="384">
<![CDATA[
WR_Loop_Col.split:12 %or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i384, i16 %tmp_8_7, i16 %tmp_8_6, i16 %tmp_8_5, i16 %tmp_8_4, i16 %tmp_8_3, i16 %tmp_8_2, i16 %tmp_8_1, i16 %tmp_8, i384 %phi_ln87_load_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
:0 %write_ln87 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %or_ln, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln87"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln87 = br void %for.inc8._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="384" op_0_bw="384" op_1_bw="0">
<![CDATA[
for.inc8._crit_edge:0 %phi_ln87_load = load i384 %phi_ln87

]]></Node>
<StgValue><ssdm name="phi_ln87_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="256" op_0_bw="256" op_1_bw="384" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc8._crit_edge:1 %tmp = partselect i256 @_ssdm_op_PartSelect.i256.i384.i32.i32, i384 %phi_ln87_load, i32 128, i32 383

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="384" op_0_bw="384" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="256">
<![CDATA[
for.inc8._crit_edge:2 %tmp_1 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i16.i16.i16.i16.i16.i16.i16.i16.i256, i16 %tmp_8_7, i16 %tmp_8_6, i16 %tmp_8_5, i16 %tmp_8_4, i16 %tmp_8_3, i16 %tmp_8_2, i16 %tmp_8_1, i16 %tmp_8, i256 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="384" op_0_bw="1" op_1_bw="384" op_2_bw="384">
<![CDATA[
for.inc8._crit_edge:3 %select_ln87 = select i1 %icmp_ln87_1, i384 0, i384 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln87"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="384" op_1_bw="384" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc8._crit_edge:5 %store_ln87 = store i384 %select_ln87, i384 %phi_ln87

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
for.inc8._crit_edge:6 %br_ln87 = br void %WR_Loop_Col

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
