$date
	Sat Nov 05 18:36:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seq_detect_tb $end
$var wire 1 ! z $end
$var reg 1 " btn $end
$var reg 1 # clk $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 % btn $end
$var wire 1 & clk $end
$var wire 1 ' x $end
$var reg 3 ( NS [2:0] $end
$var reg 1 ) z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
bx (
x'
0&
x%
x$
0#
x"
x!
$end
#1
b0 (
0)
0!
1#
1&
#2
0#
0&
1$
1'
1"
1%
#3
b1 (
1#
1&
#4
0#
0&
#5
b10 (
1#
1&
#6
0#
0&
0$
0'
#7
b11 (
1#
1&
#8
0#
0&
#9
b100 (
1#
1&
#10
0#
0&
1$
1'
#11
b101 (
1#
1&
#12
0#
0&
0$
0'
#13
b110 (
1#
1&
#14
0#
0&
1$
1'
0"
0%
#15
b1 (
1)
1!
1#
1&
#16
0#
0&
#17
b10 (
0)
0!
1#
1&
#18
0#
0&
0$
0'
#19
b11 (
1#
1&
#20
0#
0&
1$
1'
#21
b100 (
1#
1&
#22
0#
0&
#23
b101 (
1#
1&
#24
0#
0&
0$
0'
#25
b110 (
1#
1&
#26
0#
0&
#27
b0 (
1)
1!
1#
1&
#28
0#
0&
