Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/dylanggf/Documents/Empotrados/Audio_reproductor/Audioempotrados/audioplay.qsys --block-symbol-file --output-directory=/home/dylanggf/Documents/Empotrados/Audio_reproductor/Audioempotrados/audioplay --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Audioempotrados/audioplay.qsys
Progress: Reading input file
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding anterior [altera_avalon_pio 18.0]
Progress: Parameterizing module anterior
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding filtro1 [altera_avalon_pio 18.0]
Progress: Parameterizing module filtro1
Progress: Adding filtro2 [altera_avalon_pio 18.0]
Progress: Parameterizing module filtro2
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding min1 [altera_avalon_pio 18.0]
Progress: Parameterizing module min1
Progress: Adding min2 [altera_avalon_pio 18.0]
Progress: Parameterizing module min2
Progress: Adding pausa [altera_avalon_pio 18.0]
Progress: Parameterizing module pausa
Progress: Adding proce [altera_nios2_gen2 18.0]
Progress: Parameterizing module proce
Progress: Adding rst [altera_avalon_pio 18.0]
Progress: Parameterizing module rst
Progress: Adding seg1 [altera_avalon_pio 18.0]
Progress: Parameterizing module seg1
Progress: Adding seg2 [altera_avalon_pio 18.0]
Progress: Parameterizing module seg2
Progress: Adding siguiente [altera_avalon_pio 18.0]
Progress: Parameterizing module siguiente
Progress: Adding timer_0 [altera_avalon_timer 18.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audioplay.anterior: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audioplay.filtro1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audioplay.filtro2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audioplay.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: audioplay.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: audioplay.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: audioplay.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: audioplay.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: audioplay.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: audioplay.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: audioplay.pausa: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audioplay.rst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audioplay.siguiente: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: audioplay.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: audioplay.anterior: anterior.s1 must be connected to an Avalon-MM master
Warning: audioplay.pausa: pausa.s1 must be connected to an Avalon-MM master
Warning: audioplay.siguiente: siguiente.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dylanggf/Documents/Empotrados/Audio_reproductor/Audioempotrados/audioplay.qsys --synthesis=VERILOG --output-directory=/home/dylanggf/Documents/Empotrados/Audio_reproductor/Audioempotrados/audioplay/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Audioempotrados/audioplay.qsys
Progress: Reading input file
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding anterior [altera_avalon_pio 18.0]
Progress: Parameterizing module anterior
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding filtro1 [altera_avalon_pio 18.0]
Progress: Parameterizing module filtro1
Progress: Adding filtro2 [altera_avalon_pio 18.0]
Progress: Parameterizing module filtro2
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding min1 [altera_avalon_pio 18.0]
Progress: Parameterizing module min1
Progress: Adding min2 [altera_avalon_pio 18.0]
Progress: Parameterizing module min2
Progress: Adding pausa [altera_avalon_pio 18.0]
Progress: Parameterizing module pausa
Progress: Adding proce [altera_nios2_gen2 18.0]
Progress: Parameterizing module proce
Progress: Adding rst [altera_avalon_pio 18.0]
Progress: Parameterizing module rst
Progress: Adding seg1 [altera_avalon_pio 18.0]
Progress: Parameterizing module seg1
Progress: Adding seg2 [altera_avalon_pio 18.0]
Progress: Parameterizing module seg2
Progress: Adding siguiente [altera_avalon_pio 18.0]
Progress: Parameterizing module siguiente
Progress: Adding timer_0 [altera_avalon_timer 18.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audioplay.anterior: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audioplay.filtro1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audioplay.filtro2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audioplay.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: audioplay.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: audioplay.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: audioplay.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: audioplay.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: audioplay.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: audioplay.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: audioplay.pausa: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audioplay.rst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audioplay.siguiente: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: audioplay.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: audioplay.anterior: anterior.s1 must be connected to an Avalon-MM master
Warning: audioplay.pausa: pausa.s1 must be connected to an Avalon-MM master
Warning: audioplay.siguiente: siguiente.s1 must be connected to an Avalon-MM master
Info: audioplay: Generating audioplay "audioplay" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave RAM.s2 because the master is of type axi and the slave is of type avalon.
Info: RAM: Starting RTL generation for module 'audioplay_RAM'
Info: RAM:   Generation command is [exec /home/dylanggf/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/dylanggf/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audioplay_RAM --dir=/tmp/alt0241_8901225171622735121.dir/0002_RAM_gen/ --quartus_dir=/home/dylanggf/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0241_8901225171622735121.dir/0002_RAM_gen//audioplay_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'audioplay_RAM'
Info: RAM: "audioplay" instantiated altera_avalon_onchip_memory2 "RAM"
Info: anterior: Starting RTL generation for module 'audioplay_anterior'
Info: anterior:   Generation command is [exec /home/dylanggf/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/dylanggf/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audioplay_anterior --dir=/tmp/alt0241_8901225171622735121.dir/0003_anterior_gen/ --quartus_dir=/home/dylanggf/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0241_8901225171622735121.dir/0003_anterior_gen//audioplay_anterior_component_configuration.pl  --do_build_sim=0  ]
Info: anterior: Done RTL generation for module 'audioplay_anterior'
Info: anterior: "audioplay" instantiated altera_avalon_pio "anterior"
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "audioplay" instantiated altera_up_avalon_audio "audio_0"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "audioplay" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: audio_pll_0: "audioplay" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "audioplay" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'audioplay_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/dylanggf/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/dylanggf/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audioplay_jtag_uart_0 --dir=/tmp/alt0241_8901225171622735121.dir/0006_jtag_uart_0_gen/ --quartus_dir=/home/dylanggf/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0241_8901225171622735121.dir/0006_jtag_uart_0_gen//audioplay_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'audioplay_jtag_uart_0'
Info: jtag_uart_0: "audioplay" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: min1: Starting RTL generation for module 'audioplay_min1'
Info: min1:   Generation command is [exec /home/dylanggf/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/dylanggf/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audioplay_min1 --dir=/tmp/alt0241_8901225171622735121.dir/0007_min1_gen/ --quartus_dir=/home/dylanggf/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0241_8901225171622735121.dir/0007_min1_gen//audioplay_min1_component_configuration.pl  --do_build_sim=0  ]
Info: min1: Done RTL generation for module 'audioplay_min1'
Info: min1: "audioplay" instantiated altera_avalon_pio "min1"
Info: proce: "audioplay" instantiated altera_nios2_gen2 "proce"
Info: timer_0: Starting RTL generation for module 'audioplay_timer_0'
Info: timer_0:   Generation command is [exec /home/dylanggf/intelFPGA_lite/18.0/quartus/linux64//perl/bin/perl -I /home/dylanggf/intelFPGA_lite/18.0/quartus/linux64//perl/lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=audioplay_timer_0 --dir=/tmp/alt0241_8901225171622735121.dir/0008_timer_0_gen/ --quartus_dir=/home/dylanggf/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0241_8901225171622735121.dir/0008_timer_0_gen//audioplay_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'audioplay_timer_0'
Info: timer_0: "audioplay" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "audioplay" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "audioplay" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "audioplay" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "audioplay" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: cpu: Starting RTL generation for module 'audioplay_proce_cpu'
Info: cpu:   Generation command is [exec /home/dylanggf/intelFPGA_lite/18.0/quartus/linux64//eperlcmd -I /home/dylanggf/intelFPGA_lite/18.0/quartus/linux64//perl/lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/dylanggf/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audioplay_proce_cpu --dir=/tmp/alt0241_8901225171622735121.dir/0014_cpu_gen/ --quartus_bindir=/home/dylanggf/intelFPGA_lite/18.0/quartus/linux64/ --verilog --config=/tmp/alt0241_8901225171622735121.dir/0014_cpu_gen//audioplay_proce_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.06.02 10:16:04 (*) Starting Nios II generation
Info: cpu: # 2025.06.02 10:16:04 (*)   Checking for plaintext license.
Info: cpu: # 2025.06.02 10:16:05 (*)   Plaintext license not found.
Info: cpu: # 2025.06.02 10:16:05 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2025.06.02 10:16:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2025.06.02 10:16:05 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.06.02 10:16:05 (*)   Creating all objects for CPU
Info: cpu: # 2025.06.02 10:16:05 (*)     Testbench
Info: cpu: # 2025.06.02 10:16:05 (*)     Instruction decoding
Info: cpu: # 2025.06.02 10:16:05 (*)       Instruction fields
Info: cpu: # 2025.06.02 10:16:05 (*)       Instruction decodes
Info: cpu: # 2025.06.02 10:16:06 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2025.06.02 10:16:06 (*)       Instruction controls
Info: cpu: # 2025.06.02 10:16:06 (*)     Pipeline frontend
Info: cpu: # 2025.06.02 10:16:06 (*)     Pipeline backend
Info: cpu: # 2025.06.02 10:16:07 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.06.02 10:16:08 (*)   Creating encrypted RTL
Info: cpu: # 2025.06.02 10:16:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'audioplay_proce_cpu'
Info: cpu: "proce" instantiated altera_nios2_gen2_unit "cpu"
Info: proce_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "proce_data_master_translator"
Info: audio_0_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_0_avalon_audio_slave_translator"
Info: proce_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "proce_data_master_agent"
Info: audio_0_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "audio_0_avalon_audio_slave_agent"
Info: audio_0_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "audio_0_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: proce_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "proce_data_master_limiter"
Info: Reusing file /home/dylanggf/Documents/Empotrados/Audio_reproductor/Audioempotrados/audioplay/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/dylanggf/Documents/Empotrados/Audio_reproductor/Audioempotrados/audioplay/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/dylanggf/Documents/Empotrados/Audio_reproductor/Audioempotrados/audioplay/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/dylanggf/Documents/Empotrados/Audio_reproductor/Audioempotrados/audioplay/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: RAM_s2_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "RAM_s2_burst_adapter"
Info: Reusing file /home/dylanggf/Documents/Empotrados/Audio_reproductor/Audioempotrados/audioplay/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/dylanggf/Documents/Empotrados/Audio_reproductor/Audioempotrados/audioplay/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/dylanggf/Documents/Empotrados/Audio_reproductor/Audioempotrados/audioplay/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/dylanggf/Documents/Empotrados/Audio_reproductor/Audioempotrados/audioplay/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: audioplay: Done "audioplay" with 49 modules, 140 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
