	(primitive_def ILOGICE3 31 63
		(pin REV REV input)
		(pin SR SR input)
		(pin CLK CLK input)
		(pin CE1 CE1 input)
		(pin TFB TFB input)
		(pin OFB OFB input)
		(pin D D input)
		(pin O O output)
		(pin Q1 Q1 output)
		(pin Q2 Q2 output)
		(pin BITSLIP BITSLIP input)
		(pin CE2 CE2 input)
		(pin CLKDIV CLKDIV input)
		(pin OCLK OCLK input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin Q6 Q6 output)
		(pin Q5 Q5 output)
		(pin Q4 Q4 output)
		(pin Q3 Q3 output)
		(pin CLKB CLKB input)
		(pin DYNCLKDIVSEL DYNCLKDIVSEL input)
		(pin DYNCLKSEL DYNCLKSEL input)
		(pin DYNCLKDIVPSEL DYNCLKDIVPSEL input)
		(pin OCLKB OCLKB input)
		(pin DDLY DDLY input)
		(pin CLKDIVP CLKDIVP input)
		(pin Q7 Q7 output)
		(pin Q8 Q8 output)
		(element DINV 3
			(pin OUT output)
			(pin D input)
			(pin D_B input)
			(cfg D D_B)
			(conn DINV OUT ==> IDELMUXE3 1)
			(conn DINV OUT ==> IFFDELMUXE3 1)
			(conn DINV OUT ==> ZHOLD_DELAY DLYIN)
			(conn DINV D <== D D)
			(conn DINV D_B <== D D)
		)
		(element DDR_CLK_EDGE 0
			(cfg SAME_EDGE_PIPELINED SAME_EDGE OPPOSITE_EDGE)
		)
		(element IFF 8 # BEL
			(pin CKB input)
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q1 output)
			(pin Q2 output)
			(pin SR input)
			(pin REV input)
			(conn IFF Q1 ==> Q1 Q1)
			(conn IFF Q2 ==> Q2 Q2)
			(conn IFF CKB <== CLKBINV OUT)
			(conn IFF CK <== CLKINV OUT)
			(conn IFF CE <== CE1USED OUT)
			(conn IFF D <== IFFMUX OUT)
			(conn IFF SR <== SRUSED OUT)
			(conn IFF REV <== REVUSED OUT)
		)
		(element IFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element SRTYPE 0
			(cfg SYNC ASYNC)
		)
		(element CE1 1
			(pin CE1 output)
			(conn CE1 CE1 ==> CE1USED 0)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CLKB 1
			(pin CLKB output)
			(conn CLKB CLKB ==> CLKBINV CLKB_B)
			(conn CLKB CLKB ==> CLKBINV CLKB)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> IFF CK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element CLKBINV 3
			(pin CLKB_B input)
			(pin CLKB input)
			(pin OUT output)
			(cfg CLKB_B CLKB)
			(conn CLKBINV OUT ==> IFF CKB)
			(conn CLKBINV CLKB_B <== CLKB CLKB)
			(conn CLKBINV CLKB <== CLKB CLKB)
		)
		(element Q1 1
			(pin Q1 input)
			(conn Q1 Q1 <== IFF Q1)
		)
		(element O 1
			(pin O input)
			(conn O O <== IMUX OUT)
		)
		(element BITSLIP 1
			(pin BITSLIP output)
		)
		(element CE2 1
			(pin CE2 output)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
		)
		(element OCLK 1
			(pin OCLK output)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
		)
		(element Q8 1
			(pin Q8 input)
		)
		(element Q7 1
			(pin Q7 input)
		)
		(element Q6 1
			(pin Q6 input)
		)
		(element Q5 1
			(pin Q5 input)
		)
		(element Q4 1
			(pin Q4 input)
		)
		(element Q3 1
			(pin Q3 input)
		)
		(element D2OBYP_SEL 3
			(pin GND input)
			(pin T input)
			(pin OUT output)
			(cfg GND T)
			(conn D2OBYP_SEL OUT ==> D2OBYP_SRC S0)
			(conn D2OBYP_SEL GND <== D2OBYP_TSMUX_GND 0)
			(conn D2OBYP_SEL T <== TFB TFB)
		)
		(element INIT_Q1 0
			(cfg 0 1)
		)
		(element SRVAL_Q1 0
			(cfg 0 1)
		)
		(element D2OFFBYP_SEL 3
			(pin GND input)
			(pin T input)
			(pin OUT output)
			(cfg GND T)
			(conn D2OFFBYP_SEL OUT ==> D2OFFBYP_SRC S0)
			(conn D2OFFBYP_SEL GND <== D2OFFBYP_TSMUX_GND 0)
			(conn D2OFFBYP_SEL T <== TFB TFB)
		)
		(element IMUX 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IMUX OUT ==> O O)
			(conn IMUX 0 <== D2OBYP_SRC OUT)
			(conn IMUX 1 <== IDELMUXE3 OUT)
		)
		(element IFFMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFMUX OUT ==> IFF D)
			(conn IFFMUX 0 <== D2OFFBYP_SRC OUT)
			(conn IFFMUX 1 <== IFFDELMUXE3 OUT)
		)
		(element D 1
			(pin D output)
			(conn D D ==> DINV D)
			(conn D D ==> DINV D_B)
		)
		(element TFB 1
			(pin TFB output)
			(conn TFB TFB ==> D2OBYP_SEL T)
			(conn TFB TFB ==> D2OFFBYP_SEL T)
		)
		(element OFB 1
			(pin OFB output)
			(conn OFB OFB ==> D2OBYP_SRC 1)
			(conn OFB OFB ==> D2OFFBYP_SRC 1)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVUSED 0)
		)
		(element INIT_Q2 0
			(cfg 0 1)
		)
		(element SRVAL_Q2 0
			(cfg 0 1)
		)
		(element Q2 1
			(pin Q2 input)
			(conn Q2 Q2 <== IFF Q2)
		)
		(element CE1USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CE1USED OUT ==> IFF CE)
			(conn CE1USED 0 <== CE1 CE1)
		)
		(element SRUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SRUSED OUT ==> IFF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element REVUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn REVUSED OUT ==> IFF REV)
			(conn REVUSED 0 <== REV REV)
		)
		(element IDELMUXE3 4
			(pin 0 input)
			(pin 1 input)
			(pin 2 input)
			(pin OUT output)
			(cfg 0 1 2)
			(conn IDELMUXE3 OUT ==> IMUX 1)
			(conn IDELMUXE3 OUT ==> D2OBYP_SRC 0)
			(conn IDELMUXE3 0 <== DDLY DDLY)
			(conn IDELMUXE3 1 <== DINV OUT)
			(conn IDELMUXE3 2 <== ZHOLD_FABRIC_INV OUT)
		)
		(element IFFDELMUXE3 4
			(pin 0 input)
			(pin 1 input)
			(pin 2 input)
			(pin OUT output)
			(cfg 0 1 2)
			(conn IFFDELMUXE3 OUT ==> IFFMUX 1)
			(conn IFFDELMUXE3 OUT ==> D2OFFBYP_SRC 0)
			(conn IFFDELMUXE3 0 <== DDLY DDLY)
			(conn IFFDELMUXE3 1 <== DINV OUT)
			(conn IFFDELMUXE3 2 <== ZHOLD_IFF_INV OUT)
		)
		(element DDLY 1
			(pin DDLY output)
			(conn DDLY DDLY ==> IDELMUXE3 0)
			(conn DDLY DDLY ==> IFFDELMUXE3 0)
		)
		(element DYNCLKDIVSEL 1
			(pin DYNCLKDIVSEL output)
		)
		(element DYNCLKSEL 1
			(pin DYNCLKSEL output)
		)
		(element DYNCLKDIVPSEL 1
			(pin DYNCLKDIVPSEL output)
		)
		(element OCLKB 1
			(pin OCLKB output)
		)
		(element CLKDIVP 1
			(pin CLKDIVP output)
		)
		(element ZHOLD_IFF_INV 3
			(pin OUT output)
			(pin D input)
			(pin D_B input)
			(cfg D D_B)
			(conn ZHOLD_IFF_INV OUT ==> IFFDELMUXE3 2)
			(conn ZHOLD_IFF_INV D <== ZHOLD_DELAY DLYIFF)
			(conn ZHOLD_IFF_INV D_B <== ZHOLD_DELAY DLYIFF)
		)
		(element ZHOLD_FABRIC_INV 3
			(pin OUT output)
			(pin D input)
			(pin D_B input)
			(cfg D D_B)
			(conn ZHOLD_FABRIC_INV OUT ==> IDELMUXE3 2)
			(conn ZHOLD_FABRIC_INV D <== ZHOLD_DELAY DLYFABRIC)
			(conn ZHOLD_FABRIC_INV D_B <== ZHOLD_DELAY DLYFABRIC)
		)
		(element PLH_TEST 0
			(cfg TRUE FALSE)
		)
		(element IDELAY_VALUE 0
			(cfg 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31)
		)
		(element IFFDELAY_VALUE 0
			(cfg 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31)
		)
		(element ZHOLD_FABRIC 0
			(cfg FALSE TRUE)
		)
		(element ZHOLD_IFF 0
			(cfg FALSE TRUE)
		)
		(element ZHOLD_DELAY 3 # BEL
			(pin DLYIN input)
			(pin DLYIFF output)
			(pin DLYFABRIC output)
			(conn ZHOLD_DELAY DLYIFF ==> ZHOLD_IFF_INV D)
			(conn ZHOLD_DELAY DLYIFF ==> ZHOLD_IFF_INV D_B)
			(conn ZHOLD_DELAY DLYFABRIC ==> ZHOLD_FABRIC_INV D)
			(conn ZHOLD_DELAY DLYFABRIC ==> ZHOLD_FABRIC_INV D_B)
			(conn ZHOLD_DELAY DLYIN <== DINV OUT)
		)
		(element D2OBYP_TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn D2OBYP_TSMUX_GND 0 ==> D2OBYP_SEL GND)
		)
		(element D2OFFBYP_TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn D2OFFBYP_TSMUX_GND 0 ==> D2OFFBYP_SEL GND)
		)
		(element D2OBYP_SRC 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn D2OBYP_SRC OUT ==> IMUX 0)
			(conn D2OBYP_SRC 1 <== OFB OFB)
			(conn D2OBYP_SRC 0 <== IDELMUXE3 OUT)
			(conn D2OBYP_SRC S0 <== D2OBYP_SEL OUT)
		)
		(element D2OFFBYP_SRC 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn D2OFFBYP_SRC OUT ==> IFFMUX 0)
			(conn D2OFFBYP_SRC 1 <== OFB OFB)
			(conn D2OFFBYP_SRC 0 <== IFFDELMUXE3 OUT)
			(conn D2OFFBYP_SRC S0 <== D2OFFBYP_SEL OUT)
		)
	)
