<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Report Max Delay Analysis
</h1>
        <p>SmartTime Version 12.700.0.21</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.2 (Version 12.700.0.21)</p>
        <p>Date: Mon Nov 25 17:19:16 2019
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>top</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFire</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPF300TS</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCG1152</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>-40 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.0185 - 1.0815 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Scenario for Timing Analysis</td>
                <td>timing_analysis</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Period (ns)</th>
                <th>Frequency (MHz)</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>External Setup (ns)</th>
                <th>Max Clock-To-Out (ns)</th>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td>5.923</td>
                <td>168.833</td>
                <td>9.000</td>
                <td>111.111</td>
                <td>1.005</td>
                <td>9.292</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td>3.095</td>
                <td>323.102</td>
                <td>6.000</td>
                <td>166.667</td>
                <td>N/A</td>
                <td>15.374</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT2</td>
                <td>1.250</td>
                <td>800.000</td>
                <td>1.500</td>
                <td>666.667</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q</td>
                <td>10.000</td>
                <td>100.000</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q</td>
                <td>10.000</td>
                <td>100.000</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q</td>
                <td>0.410</td>
                <td>2439.024</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>REF_CLK_0</td>
                <td>2.000</td>
                <td>500.000</td>
                <td>20.000</td>
                <td>50.000</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>TCK</td>
                <td>21.426</td>
                <td>46.672</td>
                <td>33.330</td>
                <td>30.003</td>
                <td>7.272</td>
                <td>3.369</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT0</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>1.500</td>
                <td>666.667</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT3</td>
                <td>1.250</td>
                <td>800.000</td>
                <td>1.500</td>
                <td>666.667</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Min Delay (ns)</th>
                <th>Max Delay (ns)</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td>N/A</td>
            </tr>
        </table>
        <h2>Clock Domain CCC_0_0/CCC_0_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D</td>
                <td>5.800</td>
                <td>3.077</td>
                <td>8.804</td>
                <td>11.881</td>
                <td>0.000</td>
                <td>5.923</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[55]:D</td>
                <td>5.793</td>
                <td>3.080</td>
                <td>8.797</td>
                <td>11.877</td>
                <td>0.000</td>
                <td>5.920</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D</td>
                <td>5.776</td>
                <td>3.097</td>
                <td>8.780</td>
                <td>11.877</td>
                <td>0.000</td>
                <td>5.903</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D</td>
                <td>5.850</td>
                <td>3.106</td>
                <td>8.834</td>
                <td>11.940</td>
                <td>0.000</td>
                <td>5.894</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[55]:D</td>
                <td>5.843</td>
                <td>3.109</td>
                <td>8.827</td>
                <td>11.936</td>
                <td>0.000</td>
                <td>5.891</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.881</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.804</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.077</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.304</td>
                <td>1.304</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.159</td>
                <td>1.463</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.145</td>
                <td>1.608</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.342</td>
                <td>1.950</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.148</td>
                <td>2.098</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.341</td>
                <td>2.439</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>2.492</td>
                <td>36</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.512</td>
                <td>3.004</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.181</td>
                <td>3.185</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_24:A</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]</td>
                <td/>
                <td>+</td>
                <td>0.521</td>
                <td>3.706</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_24:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4_IP_ABCD</td>
                <td>+</td>
                <td>0.067</td>
                <td>3.773</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:A[12]</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/A_net[12]</td>
                <td/>
                <td>+</td>
                <td>0.015</td>
                <td>3.788</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CDOUT[21]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MACC_IP</td>
                <td>+</td>
                <td>2.119</td>
                <td>5.907</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:CDIN[21]</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0_cas[21]</td>
                <td/>
                <td>+</td>
                <td>0.005</td>
                <td>5.912</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:P[13]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MACC_IP</td>
                <td>+</td>
                <td>1.489</td>
                <td>7.401</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_30:A</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_122[30]</td>
                <td/>
                <td>+</td>
                <td>0.541</td>
                <td>7.942</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_30:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.042</td>
                <td>7.984</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_2:P[6]</td>
                <td>net</td>
                <td>NET_CC_CONFIG5850</td>
                <td/>
                <td>+</td>
                <td>0.013</td>
                <td>7.997</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_2:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.213</td>
                <td>8.210</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:CI</td>
                <td>net</td>
                <td>CI_TO_CO5728</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.210</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:CC[11]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.188</td>
                <td>8.398</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_47:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG5921</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.398</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_47:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.050</td>
                <td>8.448</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12_0_iv[64]:C</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123[47]</td>
                <td/>
                <td>+</td>
                <td>0.292</td>
                <td>8.740</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12_0_iv[64]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.045</td>
                <td>8.785</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12[64]</td>
                <td/>
                <td>+</td>
                <td>0.019</td>
                <td>8.804</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.804</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>9.000</td>
                <td>9.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.186</td>
                <td>10.186</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.145</td>
                <td>10.331</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.126</td>
                <td>10.457</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.312</td>
                <td>10.769</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.134</td>
                <td>10.903</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.307</td>
                <td>11.210</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.047</td>
                <td>11.257</td>
                <td>596</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.426</td>
                <td>11.683</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.198</td>
                <td>11.881</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>11.881</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.881</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SPISDI</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D</td>
                <td>3.686</td>
                <td/>
                <td>3.686</td>
                <td/>
                <td>0.000</td>
                <td>1.005</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SPISDI</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D</td>
                <td>3.426</td>
                <td/>
                <td>3.426</td>
                <td/>
                <td>0.000</td>
                <td>0.747</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SPISDI</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/data_rx_q1:D</td>
                <td>3.241</td>
                <td/>
                <td>3.241</td>
                <td/>
                <td>0.000</td>
                <td>0.562</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>RX</td>
                <td>UART_apb_0/UART_apb_0/uUART/make_RX/samples[2]:D</td>
                <td>2.892</td>
                <td/>
                <td>2.892</td>
                <td/>
                <td>0.000</td>
                <td>0.213</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SPISDI</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.686</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SPISDI</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SPISDI_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>SPISDI</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SPISDI_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.672</td>
                <td>0.672</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPISDI_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>SPISDI_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.672</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SPISDI_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.267</td>
                <td>0.939</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux:B</td>
                <td>net</td>
                <td>SPISDI_c</td>
                <td/>
                <td>+</td>
                <td>2.340</td>
                <td>3.279</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.127</td>
                <td>3.406</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D</td>
                <td>net</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux_Z</td>
                <td/>
                <td>+</td>
                <td>0.280</td>
                <td>3.686</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.686</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.186</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.145</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.126</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.312</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.134</td>
                <td>N/C</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.295</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.047</td>
                <td>N/C</td>
                <td>370</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.436</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</td>
                <td>GPIO_OUT[2]</td>
                <td>6.338</td>
                <td/>
                <td>9.292</td>
                <td/>
                <td>9.292</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</td>
                <td>GPIO_OUT[3]</td>
                <td>6.235</td>
                <td/>
                <td>9.189</td>
                <td/>
                <td>9.189</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td>GPIO_OUT[1]</td>
                <td>6.231</td>
                <td/>
                <td>9.185</td>
                <td/>
                <td>9.185</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</td>
                <td>GPIO_OUT[0]</td>
                <td>6.044</td>
                <td/>
                <td>8.997</td>
                <td/>
                <td>8.997</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_ssel_pos:CLK</td>
                <td>SPISS</td>
                <td>5.840</td>
                <td/>
                <td>8.802</td>
                <td/>
                <td>8.802</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: GPIO_OUT[2]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.292</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.304</td>
                <td>1.304</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.159</td>
                <td>1.463</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.145</td>
                <td>1.608</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.342</td>
                <td>1.950</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.148</td>
                <td>2.098</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.327</td>
                <td>2.425</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>2.478</td>
                <td>370</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.476</td>
                <td>2.954</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.168</td>
                <td>3.122</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[2]/U_IOTRI:D</td>
                <td>net</td>
                <td>GPIO_OUT_c[2]</td>
                <td/>
                <td>+</td>
                <td>3.604</td>
                <td>6.726</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[2]/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>0.763</td>
                <td>7.489</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[2]/U_IOPAD:D</td>
                <td>net</td>
                <td>GPIO_OUT_obuf[2]/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.489</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[2]/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>1.803</td>
                <td>9.292</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT[2]</td>
                <td>net</td>
                <td>GPIO_OUT[2]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.292</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.292</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.186</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>GPIO_OUT[2]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[1]:CLK</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d2:ALn</td>
                <td>3.653</td>
                <td>5.117</td>
                <td>6.606</td>
                <td>11.723</td>
                <td>0.179</td>
                <td>3.883</td>
                <td>0.051</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[1]:CLK</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_txready_at_ssel:ALn</td>
                <td>3.653</td>
                <td>5.117</td>
                <td>6.606</td>
                <td>11.723</td>
                <td>0.179</td>
                <td>3.883</td>
                <td>0.051</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[1]:CLK</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d1:ALn</td>
                <td>3.652</td>
                <td>5.118</td>
                <td>6.605</td>
                <td>11.723</td>
                <td>0.179</td>
                <td>3.882</td>
                <td>0.051</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_ssel_pos:CLK</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d2:ALn</td>
                <td>3.442</td>
                <td>5.339</td>
                <td>6.404</td>
                <td>11.743</td>
                <td>0.179</td>
                <td>3.661</td>
                <td>0.040</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_ssel_pos:CLK</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_txready_at_ssel:ALn</td>
                <td>3.442</td>
                <td>5.339</td>
                <td>6.404</td>
                <td>11.743</td>
                <td>0.179</td>
                <td>3.661</td>
                <td>0.040</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d2:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.723</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.606</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.117</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.304</td>
                <td>1.304</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.159</td>
                <td>1.463</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.145</td>
                <td>1.608</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.342</td>
                <td>1.950</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.148</td>
                <td>2.098</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.327</td>
                <td>2.425</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>2.478</td>
                <td>370</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[1]:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.475</td>
                <td>2.953</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.181</td>
                <td>3.134</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_ssel_mux:C</td>
                <td>net</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/SPIMODE</td>
                <td/>
                <td>+</td>
                <td>1.693</td>
                <td>4.827</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_ssel_mux:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.042</td>
                <td>4.869</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_resetn_rx:B</td>
                <td>net</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_ssel_mux_Z</td>
                <td/>
                <td>+</td>
                <td>0.113</td>
                <td>4.982</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_resetn_rx:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.076</td>
                <td>5.058</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d2:ALn</td>
                <td>net</td>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_resetn_rx_arst_i</td>
                <td/>
                <td>+</td>
                <td>1.548</td>
                <td>6.606</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.606</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>9.000</td>
                <td>9.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.186</td>
                <td>10.186</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.145</td>
                <td>10.331</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.126</td>
                <td>10.457</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.312</td>
                <td>10.769</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.134</td>
                <td>10.903</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.295</td>
                <td>11.198</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.047</td>
                <td>11.245</td>
                <td>370</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d2:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.424</td>
                <td>11.669</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.233</td>
                <td>11.902</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d2:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.179</td>
                <td>11.723</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.723</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>resetn</td>
                <td>reset_syn_1_0/reset_syn_1_0/dff_1:ALn</td>
                <td>5.790</td>
                <td/>
                <td>5.790</td>
                <td/>
                <td>0.179</td>
                <td>3.276</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>resetn</td>
                <td>reset_syn_1_0/reset_syn_1_0/dff_0:ALn</td>
                <td>5.789</td>
                <td/>
                <td>5.789</td>
                <td/>
                <td>0.179</td>
                <td>3.274</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: resetn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: reset_syn_1_0/reset_syn_1_0/dff_1:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>5.790</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>resetn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>resetn_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>resetn</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>resetn_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.507</td>
                <td>0.507</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>resetn_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>resetn_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.507</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>resetn_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.274</td>
                <td>0.781</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_syn_1_0/reset_syn_1_0/un1_C:A</td>
                <td>net</td>
                <td>resetn_c</td>
                <td/>
                <td>+</td>
                <td>2.871</td>
                <td>3.652</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_syn_1_0/reset_syn_1_0/un1_C:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.075</td>
                <td>3.727</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_syn_1_0/reset_syn_1_0/dff_1:ALn</td>
                <td>net</td>
                <td>reset_syn_1_0/reset_syn_1_0/un1_INTERNAL_RST_arst_i</td>
                <td/>
                <td>+</td>
                <td>2.063</td>
                <td>5.790</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.790</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.186</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.145</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.126</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.312</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.134</td>
                <td>N/C</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB2:A</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.316</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.047</td>
                <td>N/C</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>reset_syn_1_0/reset_syn_1_0/dff_1:CLK</td>
                <td>net</td>
                <td>CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB2_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.427</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_syn_1_0/reset_syn_1_0/dff_1:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.179</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT1</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[15]:D</td>
                <td>3.040</td>
                <td>2.905</td>
                <td>9.153</td>
                <td>12.058</td>
                <td>0.000</td>
                <td>3.095</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[9]:D</td>
                <td>2.967</td>
                <td>2.938</td>
                <td>9.060</td>
                <td>11.998</td>
                <td>0.000</td>
                <td>3.062</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D</td>
                <td>2.965</td>
                <td>2.939</td>
                <td>9.058</td>
                <td>11.997</td>
                <td>0.000</td>
                <td>3.061</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[11]:D</td>
                <td>2.996</td>
                <td>2.950</td>
                <td>9.109</td>
                <td>12.059</td>
                <td>0.000</td>
                <td>3.050</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[7]:D</td>
                <td>2.995</td>
                <td>2.951</td>
                <td>9.108</td>
                <td>12.059</td>
                <td>0.000</td>
                <td>3.049</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[15]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.058</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.153</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.905</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.209</td>
                <td>4.209</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.202</td>
                <td>4.411</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.121</td>
                <td>4.532</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.512</td>
                <td>5.044</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.159</td>
                <td>5.203</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.351</td>
                <td>5.554</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>5.607</td>
                <td>1763</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.506</td>
                <td>6.113</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.181</td>
                <td>6.294</td>
                <td>46</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_init_sm_182_i_0_0_a2:D</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_net_243</td>
                <td/>
                <td>+</td>
                <td>0.555</td>
                <td>6.849</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_init_sm_182_i_0_0_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.244</td>
                <td>7.093</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_init_sm_182_i_0_0_0:B</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_net_534</td>
                <td/>
                <td>+</td>
                <td>0.149</td>
                <td>7.242</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_init_sm_182_i_0_0_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.144</td>
                <td>7.386</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_init_sm_182_i_0_0:A</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_net_532</td>
                <td/>
                <td>+</td>
                <td>0.312</td>
                <td>7.698</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_init_sm_182_i_0_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.075</td>
                <td>7.773</td>
                <td>21</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_cfg_startup_delay_236_axb_9:C</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_net_469</td>
                <td/>
                <td>+</td>
                <td>0.328</td>
                <td>8.101</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_cfg_startup_delay_236_axb_9:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.045</td>
                <td>8.146</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_cfg_startup_delay_236_cry_9:C</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_net_499</td>
                <td/>
                <td>+</td>
                <td>0.220</td>
                <td>8.366</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_cfg_startup_delay_236_cry_9:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.075</td>
                <td>8.441</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_cfg_startup_delay_236_cry_0_CC_1:P[5]</td>
                <td>net</td>
                <td>NET_CC_CONFIG5074</td>
                <td/>
                <td>+</td>
                <td>0.012</td>
                <td>8.453</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_cfg_startup_delay_236_cry_0_CC_1:CC[11]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.284</td>
                <td>8.737</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_cfg_startup_delay_236_cry_15:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG5101</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.737</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/un1_cfg_startup_delay_236_cry_15:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.050</td>
                <td>8.787</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2_7[15]:A</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_net_516</td>
                <td/>
                <td>+</td>
                <td>0.300</td>
                <td>9.087</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2_7[15]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.045</td>
                <td>9.132</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[15]:D</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_net_162</td>
                <td/>
                <td>+</td>
                <td>0.021</td>
                <td>9.153</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.153</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.000</td>
                <td>6.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.830</td>
                <td>9.830</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.184</td>
                <td>10.014</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.105</td>
                <td>10.119</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.465</td>
                <td>10.584</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.145</td>
                <td>10.729</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.314</td>
                <td>11.043</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.047</td>
                <td>11.090</td>
                <td>1763</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[15]:CLK</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.451</td>
                <td>11.541</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.517</td>
                <td>12.058</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[15]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>12.058</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.058</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK</td>
                <td>CTRLR_READY</td>
                <td>9.285</td>
                <td/>
                <td>15.374</td>
                <td/>
                <td>15.374</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CTRLR_READY</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>15.374</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.209</td>
                <td>4.209</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.202</td>
                <td>4.411</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.121</td>
                <td>4.532</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.512</td>
                <td>5.044</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.159</td>
                <td>5.203</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.352</td>
                <td>5.555</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>5.608</td>
                <td>1641</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.481</td>
                <td>6.089</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.168</td>
                <td>6.257</td>
                <td>13</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CTRLR_READY_obuf/U_IOTRI:D</td>
                <td>net</td>
                <td>CTRLR_READY_c</td>
                <td/>
                <td>+</td>
                <td>6.549</td>
                <td>12.806</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CTRLR_READY_obuf/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>0.763</td>
                <td>13.569</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CTRLR_READY_obuf/U_IOPAD:D</td>
                <td>net</td>
                <td>CTRLR_READY_obuf/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>13.569</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CTRLR_READY_obuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>1.805</td>
                <td>15.374</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CTRLR_READY</td>
                <td>net</td>
                <td>CTRLR_READY</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>15.374</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.374</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.830</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CTRLR_READY</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[115]:ALn</td>
                <td>2.070</td>
                <td>3.659</td>
                <td>8.185</td>
                <td>11.844</td>
                <td>0.179</td>
                <td>2.341</td>
                <td>0.092</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[5]:ALn</td>
                <td>2.070</td>
                <td>3.659</td>
                <td>8.185</td>
                <td>11.844</td>
                <td>0.179</td>
                <td>2.341</td>
                <td>0.092</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[2]:ALn</td>
                <td>2.070</td>
                <td>3.659</td>
                <td>8.185</td>
                <td>11.844</td>
                <td>0.179</td>
                <td>2.341</td>
                <td>0.092</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[5]:ALn</td>
                <td>2.070</td>
                <td>3.659</td>
                <td>8.185</td>
                <td>11.844</td>
                <td>0.179</td>
                <td>2.341</td>
                <td>0.092</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[115]:ALn</td>
                <td>2.069</td>
                <td>3.660</td>
                <td>8.184</td>
                <td>11.844</td>
                <td>0.179</td>
                <td>2.340</td>
                <td>0.092</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[115]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.844</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.185</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.659</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.209</td>
                <td>4.209</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.202</td>
                <td>4.411</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.121</td>
                <td>4.532</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.512</td>
                <td>5.044</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.159</td>
                <td>5.203</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.351</td>
                <td>5.554</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>5.607</td>
                <td>1763</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.508</td>
                <td>6.115</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.181</td>
                <td>6.296</td>
                <td>3895</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[115]:ALn</td>
                <td>net</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_net_3</td>
                <td/>
                <td>+</td>
                <td>1.889</td>
                <td>8.185</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.185</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0/OUT1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.000</td>
                <td>6.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.830</td>
                <td>9.830</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.184</td>
                <td>10.014</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.105</td>
                <td>10.119</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.465</td>
                <td>10.584</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.145</td>
                <td>10.729</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>11.044</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.047</td>
                <td>11.091</td>
                <td>1663</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[115]:CLK</td>
                <td>net</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.454</td>
                <td>11.545</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.478</td>
                <td>12.023</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[115]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.179</td>
                <td>11.844</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.844</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT2</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK[0]</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin DDR3_0_0/CCC_0/pll_inst_0:PHASE_ROTATE</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q</h3>
        <p>No Path</p>
        <h2>Clock Domain REF_CLK_0</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain TCK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D</td>
                <td>12.310</td>
                <td>5.952</td>
                <td>12.310</td>
                <td>18.262</td>
                <td>0.000</td>
                <td>21.426</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:D</td>
                <td>3.515</td>
                <td>8.959</td>
                <td>9.457</td>
                <td>18.416</td>
                <td>0.000</td>
                <td>15.412</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:D</td>
                <td>9.871</td>
                <td>10.010</td>
                <td>11.653</td>
                <td>21.663</td>
                <td>0.000</td>
                <td>13.310</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q:D</td>
                <td>9.865</td>
                <td>10.016</td>
                <td>11.647</td>
                <td>21.663</td>
                <td>0.000</td>
                <td>13.298</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q:D</td>
                <td>9.864</td>
                <td>10.017</td>
                <td>11.646</td>
                <td>21.663</td>
                <td>0.000</td>
                <td>13.296</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18.262</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>12.310</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.952</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>8.262</td>
                <td>8.262</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI</td>
                <td/>
                <td>+</td>
                <td>0.764</td>
                <td>9.026</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.204</td>
                <td>9.230</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>9.362</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.204</td>
                <td>9.566</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>9.701</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.204</td>
                <td>9.905</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4:C</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt</td>
                <td/>
                <td>+</td>
                <td>1.328</td>
                <td>11.233</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.067</td>
                <td>11.300</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6:B</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4_Z</td>
                <td/>
                <td>+</td>
                <td>0.140</td>
                <td>11.440</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.130</td>
                <td>11.570</td>
                <td>10</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero</td>
                <td/>
                <td>+</td>
                <td>0.650</td>
                <td>12.220</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.070</td>
                <td>12.290</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2_Z</td>
                <td/>
                <td>+</td>
                <td>0.020</td>
                <td>12.310</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.310</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.665</td>
                <td>16.665</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.665</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.665</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.000</td>
                <td>16.665</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0</td>
                <td/>
                <td>+</td>
                <td>0.146</td>
                <td>16.811</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.175</td>
                <td>16.986</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET</td>
                <td/>
                <td>+</td>
                <td>0.377</td>
                <td>17.363</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.133</td>
                <td>17.496</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.310</td>
                <td>17.806</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.050</td>
                <td>17.856</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.406</td>
                <td>18.262</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>18.262</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>18.262</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18.262</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>TDI</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D</td>
                <td>12.159</td>
                <td/>
                <td>12.159</td>
                <td/>
                <td>0.000</td>
                <td>7.272</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>TDI</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:D</td>
                <td>12.069</td>
                <td/>
                <td>12.069</td>
                <td/>
                <td>0.000</td>
                <td>7.207</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>TDI</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q:D</td>
                <td>12.063</td>
                <td/>
                <td>12.063</td>
                <td/>
                <td>0.000</td>
                <td>7.201</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>TDI</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q:D</td>
                <td>12.062</td>
                <td/>
                <td>12.062</td>
                <td/>
                <td>0.000</td>
                <td>7.200</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>TDI</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D</td>
                <td>12.061</td>
                <td/>
                <td>12.061</td>
                <td/>
                <td>0.000</td>
                <td>7.199</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: TDI</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>12.159</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TDI</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDI</td>
                <td>net</td>
                <td>TDI</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI</td>
                <td/>
                <td>+</td>
                <td>0.764</td>
                <td>0.764</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.204</td>
                <td>0.968</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>1.100</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.204</td>
                <td>1.304</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>1.439</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.204</td>
                <td>1.643</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt</td>
                <td/>
                <td>+</td>
                <td>1.202</td>
                <td>2.845</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.075</td>
                <td>2.920</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]</td>
                <td/>
                <td>+</td>
                <td>0.500</td>
                <td>3.420</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.045</td>
                <td>3.465</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]</td>
                <td/>
                <td>+</td>
                <td>0.100</td>
                <td>3.565</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.045</td>
                <td>3.610</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]</td>
                <td/>
                <td>+</td>
                <td>0.101</td>
                <td>3.711</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.045</td>
                <td>3.756</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]</td>
                <td/>
                <td>+</td>
                <td>0.114</td>
                <td>3.870</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.045</td>
                <td>3.915</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]</td>
                <td/>
                <td>+</td>
                <td>0.110</td>
                <td>4.025</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.045</td>
                <td>4.070</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]</td>
                <td/>
                <td>+</td>
                <td>0.102</td>
                <td>4.172</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.045</td>
                <td>4.217</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]</td>
                <td/>
                <td>+</td>
                <td>0.115</td>
                <td>4.332</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.045</td>
                <td>4.377</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>4.489</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.045</td>
                <td>4.534</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]</td>
                <td/>
                <td>+</td>
                <td>0.101</td>
                <td>4.635</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.045</td>
                <td>4.680</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]</td>
                <td/>
                <td>+</td>
                <td>0.111</td>
                <td>4.791</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.045</td>
                <td>4.836</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]</td>
                <td/>
                <td>+</td>
                <td>0.102</td>
                <td>4.938</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.045</td>
                <td>4.983</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]</td>
                <td/>
                <td>+</td>
                <td>1.042</td>
                <td>6.025</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.104</td>
                <td>6.129</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]</td>
                <td/>
                <td>+</td>
                <td>0.073</td>
                <td>6.202</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>6.269</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]</td>
                <td/>
                <td>+</td>
                <td>0.110</td>
                <td>6.379</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>6.446</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>6.558</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>6.625</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]</td>
                <td/>
                <td>+</td>
                <td>0.068</td>
                <td>6.693</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>6.760</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]</td>
                <td/>
                <td>+</td>
                <td>0.122</td>
                <td>6.882</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>6.949</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]</td>
                <td/>
                <td>+</td>
                <td>0.061</td>
                <td>7.010</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>7.077</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]</td>
                <td/>
                <td>+</td>
                <td>0.111</td>
                <td>7.188</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>7.255</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]</td>
                <td/>
                <td>+</td>
                <td>0.126</td>
                <td>7.381</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>7.448</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]</td>
                <td/>
                <td>+</td>
                <td>0.125</td>
                <td>7.573</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>7.640</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]</td>
                <td/>
                <td>+</td>
                <td>0.060</td>
                <td>7.700</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>7.767</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]</td>
                <td/>
                <td>+</td>
                <td>0.072</td>
                <td>7.839</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>7.906</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]</td>
                <td/>
                <td>+</td>
                <td>1.997</td>
                <td>9.903</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.104</td>
                <td>10.007</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]</td>
                <td/>
                <td>+</td>
                <td>0.113</td>
                <td>10.120</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>10.187</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]</td>
                <td/>
                <td>+</td>
                <td>0.069</td>
                <td>10.256</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>10.323</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]</td>
                <td/>
                <td>+</td>
                <td>0.118</td>
                <td>10.441</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>10.508</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]</td>
                <td/>
                <td>+</td>
                <td>0.056</td>
                <td>10.564</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>10.631</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]</td>
                <td/>
                <td>+</td>
                <td>0.117</td>
                <td>10.748</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>10.815</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]</td>
                <td/>
                <td>+</td>
                <td>0.127</td>
                <td>10.942</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>11.009</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]</td>
                <td/>
                <td>+</td>
                <td>0.116</td>
                <td>11.125</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>11.192</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>11.312</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>11.379</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]</td>
                <td/>
                <td>+</td>
                <td>0.109</td>
                <td>11.488</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.067</td>
                <td>11.555</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_0_0:D</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0_TGT_TDI_0</td>
                <td/>
                <td>+</td>
                <td>0.539</td>
                <td>12.094</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_0_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.045</td>
                <td>12.139</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D</td>
                <td>net</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_0_0_Z</td>
                <td/>
                <td>+</td>
                <td>0.020</td>
                <td>12.159</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.159</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0</td>
                <td/>
                <td>+</td>
                <td>0.140</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.157</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET</td>
                <td/>
                <td>+</td>
                <td>0.376</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.139</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.305</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.047</td>
                <td>N/C</td>
                <td>18</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.474</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.152</td>
                <td>N/C</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>2.190</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.097</td>
                <td>N/C</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.308</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.050</td>
                <td>N/C</td>
                <td>144</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:CLK</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0_TGT_TCK_0_i</td>
                <td/>
                <td>+</td>
                <td>0.452</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</td>
                <td>TDO</td>
                <td>1.592</td>
                <td/>
                <td>3.369</td>
                <td/>
                <td>3.369</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</td>
                <td>TDO</td>
                <td>1.591</td>
                <td/>
                <td>3.368</td>
                <td/>
                <td>3.368</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: TDO</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.369</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0</td>
                <td/>
                <td>+</td>
                <td>0.154</td>
                <td>0.154</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.181</td>
                <td>0.335</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET</td>
                <td/>
                <td>+</td>
                <td>0.414</td>
                <td>0.749</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.153</td>
                <td>0.902</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.340</td>
                <td>1.242</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>1.295</td>
                <td>18</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.482</td>
                <td>1.777</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.181</td>
                <td>1.958</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODRVInt[0]</td>
                <td/>
                <td>+</td>
                <td>0.063</td>
                <td>2.021</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.157</td>
                <td>2.178</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]</td>
                <td/>
                <td>+</td>
                <td>1.191</td>
                <td>3.369</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.000</td>
                <td>3.369</td>
                <td>0</td>
                <td>r</td>
            </tr>
            <tr>
                <td>TDO</td>
                <td>net</td>
                <td>TDO</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>3.369</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.369</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>TDO</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</td>
                <td>5.994</td>
                <td>12.102</td>
                <td>5.994</td>
                <td>18.096</td>
                <td>0.166</td>
                <td>9.126</td>
                <td>-1.597</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</td>
                <td>5.993</td>
                <td>12.103</td>
                <td>5.993</td>
                <td>18.096</td>
                <td>0.166</td>
                <td>9.124</td>
                <td>-1.597</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q:ALn</td>
                <td>14.330</td>
                <td>23.696</td>
                <td>14.330</td>
                <td>38.026</td>
                <td>0.166</td>
                <td>9.634</td>
                <td>-4.862</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q:ALn</td>
                <td>14.330</td>
                <td>23.696</td>
                <td>14.330</td>
                <td>38.026</td>
                <td>0.166</td>
                <td>9.634</td>
                <td>-4.862</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q:ALn</td>
                <td>14.330</td>
                <td>23.696</td>
                <td>14.330</td>
                <td>38.026</td>
                <td>0.166</td>
                <td>9.634</td>
                <td>-4.862</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18.096</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>5.994</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.102</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>3.341</td>
                <td>3.341</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB</td>
                <td/>
                <td>+</td>
                <td>1.578</td>
                <td>4.919</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.157</td>
                <td>5.076</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_2</td>
                <td/>
                <td>+</td>
                <td>0.150</td>
                <td>5.226</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.157</td>
                <td>5.383</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_3</td>
                <td/>
                <td>+</td>
                <td>0.149</td>
                <td>5.532</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.157</td>
                <td>5.689</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst</td>
                <td/>
                <td>+</td>
                <td>0.305</td>
                <td>5.994</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.994</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.665</td>
                <td>16.665</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.665</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.665</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.000</td>
                <td>16.665</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0</td>
                <td/>
                <td>+</td>
                <td>0.146</td>
                <td>16.811</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.175</td>
                <td>16.986</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET</td>
                <td/>
                <td>+</td>
                <td>0.377</td>
                <td>17.363</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.133</td>
                <td>17.496</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.310</td>
                <td>17.806</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.050</td>
                <td>17.856</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:CLK</td>
                <td>net</td>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.406</td>
                <td>18.262</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>18.262</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.166</td>
                <td>18.096</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>18.096</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT3</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_DQS_90[0]</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
