/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* WDT */
.set WDT_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set WDT_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set WDT_Int__INTC_MASK, 0x100
.set WDT_Int__INTC_NUMBER, 8
.set WDT_Int__INTC_PRIOR_MASK, 0xC0
.set WDT_Int__INTC_PRIOR_NUM, 3
.set WDT_Int__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set WDT_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set WDT_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Rx_1 */
.set Rx_1__0__DR, CYREG_GPIO_PRT1_DR
.set Rx_1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Rx_1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Rx_1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Rx_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Rx_1__0__HSIOM_MASK, 0x000F0000
.set Rx_1__0__HSIOM_SHIFT, 16
.set Rx_1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Rx_1__0__INTR, CYREG_GPIO_PRT1_INTR
.set Rx_1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Rx_1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Rx_1__0__MASK, 0x10
.set Rx_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Rx_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Rx_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Rx_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Rx_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Rx_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Rx_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Rx_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Rx_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Rx_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Rx_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Rx_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Rx_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Rx_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Rx_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Rx_1__0__PC, CYREG_GPIO_PRT1_PC
.set Rx_1__0__PC2, CYREG_GPIO_PRT1_PC2
.set Rx_1__0__PORT, 1
.set Rx_1__0__PS, CYREG_GPIO_PRT1_PS
.set Rx_1__0__SHIFT, 4
.set Rx_1__DR, CYREG_GPIO_PRT1_DR
.set Rx_1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Rx_1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Rx_1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Rx_1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Rx_1__INTR, CYREG_GPIO_PRT1_INTR
.set Rx_1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Rx_1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Rx_1__MASK, 0x10
.set Rx_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Rx_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Rx_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Rx_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Rx_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Rx_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Rx_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Rx_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Rx_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Rx_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Rx_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Rx_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Rx_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Rx_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Rx_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Rx_1__PC, CYREG_GPIO_PRT1_PC
.set Rx_1__PC2, CYREG_GPIO_PRT1_PC2
.set Rx_1__PORT, 1
.set Rx_1__PS, CYREG_GPIO_PRT1_PS
.set Rx_1__SHIFT, 4

/* Tx_1 */
.set Tx_1__0__DR, CYREG_GPIO_PRT1_DR
.set Tx_1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Tx_1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Tx_1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Tx_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Tx_1__0__HSIOM_MASK, 0x00F00000
.set Tx_1__0__HSIOM_SHIFT, 20
.set Tx_1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Tx_1__0__INTR, CYREG_GPIO_PRT1_INTR
.set Tx_1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Tx_1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Tx_1__0__MASK, 0x20
.set Tx_1__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Tx_1__0__OUT_SEL_SHIFT, 10
.set Tx_1__0__OUT_SEL_VAL, 3
.set Tx_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Tx_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Tx_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Tx_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Tx_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Tx_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Tx_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Tx_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Tx_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Tx_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Tx_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Tx_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Tx_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Tx_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Tx_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Tx_1__0__PC, CYREG_GPIO_PRT1_PC
.set Tx_1__0__PC2, CYREG_GPIO_PRT1_PC2
.set Tx_1__0__PORT, 1
.set Tx_1__0__PS, CYREG_GPIO_PRT1_PS
.set Tx_1__0__SHIFT, 5
.set Tx_1__DR, CYREG_GPIO_PRT1_DR
.set Tx_1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Tx_1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Tx_1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Tx_1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Tx_1__INTR, CYREG_GPIO_PRT1_INTR
.set Tx_1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Tx_1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Tx_1__MASK, 0x20
.set Tx_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Tx_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Tx_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Tx_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Tx_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Tx_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Tx_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Tx_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Tx_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Tx_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Tx_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Tx_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Tx_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Tx_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Tx_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Tx_1__PC, CYREG_GPIO_PRT1_PC
.set Tx_1__PC2, CYREG_GPIO_PRT1_PC2
.set Tx_1__PORT, 1
.set Tx_1__PS, CYREG_GPIO_PRT1_PS
.set Tx_1__SHIFT, 5

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL1
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL1
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL1
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL1
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK1
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK1
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK1
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK1
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_UDB_W8_CTL1
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_UDB_W8_CTL1
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_UDB_W8_MSK1
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK1
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST1
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST1
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST1
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A01
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A11
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D01
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D11
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F01
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F11
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_UDB_W8_A01
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_UDB_W8_A11
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_UDB_W8_D01
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_UDB_W8_D11
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_UDB_W8_F01
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_UDB_W8_F11
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__32BIT_MASK_REG, CYREG_UDB_W32_MSK
.set UART_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set UART_BUART_sRX_RxSts__32BIT_STATUS_REG, CYREG_UDB_W32_ST
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_UDB_W8_MSK0
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_UDB_W8_ST0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_UDB_CAT16_A3
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_UDB_W8_A03
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_UDB_W8_A13
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_UDB_CAT16_D3
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_UDB_W8_D03
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_UDB_W8_D13
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_UDB_CAT16_F3
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_UDB_W8_F03
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_UDB_W8_F13
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_UDB_W8_A02
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_UDB_W8_A12
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_UDB_W8_D02
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_UDB_W8_D12
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_UDB_W8_F02
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_UDB_W8_F12
.set UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_UDB_W8_MSK2
.set UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set UART_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST2
.set UART_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST2
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_UDB_W8_ST2
.set UART_IntClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set UART_IntClock__DIV_ID, 0x00000042
.set UART_IntClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set UART_IntClock__PA_DIV_ID, 0x000000FF
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_TXInternalInterrupt__INTC_MASK, 0x40
.set UART_TXInternalInterrupt__INTC_NUMBER, 6
.set UART_TXInternalInterrupt__INTC_PRIOR_MASK, 0xC00000
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 3
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock0 */
.set Clock0__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set Clock0__DIV_ID, 0x00000041
.set Clock0__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock0__PA_DIV_ID, 0x000000FF

/* Clock1 */
.set Clock1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL8
.set Clock1__DIV_ID, 0x00000040
.set Clock1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock1__PA_DIV_ID, 0x000000FF

/* Rx_Int */
.set Rx_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Rx_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Rx_Int__INTC_MASK, 0x02
.set Rx_Int__INTC_NUMBER, 1
.set Rx_Int__INTC_PRIOR_MASK, 0xC000
.set Rx_Int__INTC_PRIOR_NUM, 3
.set Rx_Int__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set Rx_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Rx_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Timer0 */
.set Timer0_Comp_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Timer0_Comp_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Timer0_Comp_Int__INTC_MASK, 0x20000
.set Timer0_Comp_Int__INTC_NUMBER, 17
.set Timer0_Comp_Int__INTC_PRIOR_MASK, 0xC000
.set Timer0_Comp_Int__INTC_PRIOR_NUM, 3
.set Timer0_Comp_Int__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set Timer0_Comp_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Timer0_Comp_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set Timer0_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Timer0_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Timer0_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Timer0_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Timer0_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Timer0_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Timer0_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Timer0_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Timer0_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Timer0_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Timer0_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Timer0_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Timer0_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Timer0_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Timer0_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2
.set Timer0_Ovf_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Timer0_Ovf_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Timer0_Ovf_Int__INTC_MASK, 0x04
.set Timer0_Ovf_Int__INTC_NUMBER, 2
.set Timer0_Ovf_Int__INTC_PRIOR_MASK, 0xC00000
.set Timer0_Ovf_Int__INTC_PRIOR_NUM, 3
.set Timer0_Ovf_Int__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set Timer0_Ovf_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Timer0_Ovf_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Timer1 */
.set Timer1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set Timer1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set Timer1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set Timer1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set Timer1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set Timer1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set Timer1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set Timer1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set Timer1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set Timer1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set Timer1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set Timer1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set Timer1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set Timer1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2
.set Timer1_Ovf_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Timer1_Ovf_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Timer1_Ovf_Int__INTC_MASK, 0x10
.set Timer1_Ovf_Int__INTC_NUMBER, 4
.set Timer1_Ovf_Int__INTC_PRIOR_MASK, 0xC0
.set Timer1_Ovf_Int__INTC_PRIOR_NUM, 3
.set Timer1_Ovf_Int__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set Timer1_Ovf_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Timer1_Ovf_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Tx_Int */
.set Tx_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Tx_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Tx_Int__INTC_MASK, 0x20
.set Tx_Int__INTC_NUMBER, 5
.set Tx_Int__INTC_PRIOR_MASK, 0xC000
.set Tx_Int__INTC_PRIOR_NUM, 3
.set Tx_Int__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set Tx_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Tx_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Limit_Int */
.set Limit_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Limit_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Limit_Int__INTC_MASK, 0x01
.set Limit_Int__INTC_NUMBER, 0
.set Limit_Int__INTC_PRIOR_MASK, 0xC0
.set Limit_Int__INTC_PRIOR_NUM, 3
.set Limit_Int__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set Limit_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Limit_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Limit_Pins */
.set Limit_Pins__0__DR, CYREG_GPIO_PRT0_DR
.set Limit_Pins__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Limit_Pins__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Limit_Pins__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Limit_Pins__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Limit_Pins__0__HSIOM_MASK, 0x0000000F
.set Limit_Pins__0__HSIOM_SHIFT, 0
.set Limit_Pins__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__0__INTR, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__0__MASK, 0x01
.set Limit_Pins__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Limit_Pins__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Limit_Pins__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Limit_Pins__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Limit_Pins__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Limit_Pins__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Limit_Pins__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Limit_Pins__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Limit_Pins__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Limit_Pins__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Limit_Pins__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Limit_Pins__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Limit_Pins__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Limit_Pins__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Limit_Pins__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Limit_Pins__0__PC, CYREG_GPIO_PRT0_PC
.set Limit_Pins__0__PC2, CYREG_GPIO_PRT0_PC2
.set Limit_Pins__0__PORT, 0
.set Limit_Pins__0__PS, CYREG_GPIO_PRT0_PS
.set Limit_Pins__0__SHIFT, 0
.set Limit_Pins__1__DR, CYREG_GPIO_PRT0_DR
.set Limit_Pins__1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Limit_Pins__1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Limit_Pins__1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Limit_Pins__1__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Limit_Pins__1__HSIOM_MASK, 0x000000F0
.set Limit_Pins__1__HSIOM_SHIFT, 4
.set Limit_Pins__1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__1__INTR, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__1__MASK, 0x02
.set Limit_Pins__1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Limit_Pins__1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Limit_Pins__1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Limit_Pins__1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Limit_Pins__1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Limit_Pins__1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Limit_Pins__1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Limit_Pins__1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Limit_Pins__1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Limit_Pins__1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Limit_Pins__1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Limit_Pins__1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Limit_Pins__1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Limit_Pins__1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Limit_Pins__1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Limit_Pins__1__PC, CYREG_GPIO_PRT0_PC
.set Limit_Pins__1__PC2, CYREG_GPIO_PRT0_PC2
.set Limit_Pins__1__PORT, 0
.set Limit_Pins__1__PS, CYREG_GPIO_PRT0_PS
.set Limit_Pins__1__SHIFT, 1
.set Limit_Pins__2__DR, CYREG_GPIO_PRT0_DR
.set Limit_Pins__2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Limit_Pins__2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Limit_Pins__2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Limit_Pins__2__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Limit_Pins__2__HSIOM_MASK, 0x00000F00
.set Limit_Pins__2__HSIOM_SHIFT, 8
.set Limit_Pins__2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__2__INTR, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__2__MASK, 0x04
.set Limit_Pins__2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Limit_Pins__2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Limit_Pins__2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Limit_Pins__2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Limit_Pins__2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Limit_Pins__2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Limit_Pins__2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Limit_Pins__2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Limit_Pins__2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Limit_Pins__2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Limit_Pins__2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Limit_Pins__2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Limit_Pins__2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Limit_Pins__2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Limit_Pins__2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Limit_Pins__2__PC, CYREG_GPIO_PRT0_PC
.set Limit_Pins__2__PC2, CYREG_GPIO_PRT0_PC2
.set Limit_Pins__2__PORT, 0
.set Limit_Pins__2__PS, CYREG_GPIO_PRT0_PS
.set Limit_Pins__2__SHIFT, 2
.set Limit_Pins__3__DR, CYREG_GPIO_PRT0_DR
.set Limit_Pins__3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Limit_Pins__3__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Limit_Pins__3__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Limit_Pins__3__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Limit_Pins__3__HSIOM_MASK, 0x0000F000
.set Limit_Pins__3__HSIOM_SHIFT, 12
.set Limit_Pins__3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__3__INTR, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__3__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__3__MASK, 0x08
.set Limit_Pins__3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Limit_Pins__3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Limit_Pins__3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Limit_Pins__3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Limit_Pins__3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Limit_Pins__3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Limit_Pins__3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Limit_Pins__3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Limit_Pins__3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Limit_Pins__3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Limit_Pins__3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Limit_Pins__3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Limit_Pins__3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Limit_Pins__3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Limit_Pins__3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Limit_Pins__3__PC, CYREG_GPIO_PRT0_PC
.set Limit_Pins__3__PC2, CYREG_GPIO_PRT0_PC2
.set Limit_Pins__3__PORT, 0
.set Limit_Pins__3__PS, CYREG_GPIO_PRT0_PS
.set Limit_Pins__3__SHIFT, 3
.set Limit_Pins__4__DR, CYREG_GPIO_PRT0_DR
.set Limit_Pins__4__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Limit_Pins__4__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Limit_Pins__4__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Limit_Pins__4__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Limit_Pins__4__HSIOM_MASK, 0x000F0000
.set Limit_Pins__4__HSIOM_SHIFT, 16
.set Limit_Pins__4__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__4__INTR, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__4__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__4__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__4__MASK, 0x10
.set Limit_Pins__4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Limit_Pins__4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Limit_Pins__4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Limit_Pins__4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Limit_Pins__4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Limit_Pins__4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Limit_Pins__4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Limit_Pins__4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Limit_Pins__4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Limit_Pins__4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Limit_Pins__4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Limit_Pins__4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Limit_Pins__4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Limit_Pins__4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Limit_Pins__4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Limit_Pins__4__PC, CYREG_GPIO_PRT0_PC
.set Limit_Pins__4__PC2, CYREG_GPIO_PRT0_PC2
.set Limit_Pins__4__PORT, 0
.set Limit_Pins__4__PS, CYREG_GPIO_PRT0_PS
.set Limit_Pins__4__SHIFT, 4
.set Limit_Pins__5__DR, CYREG_GPIO_PRT0_DR
.set Limit_Pins__5__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Limit_Pins__5__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Limit_Pins__5__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Limit_Pins__5__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Limit_Pins__5__HSIOM_MASK, 0x00F00000
.set Limit_Pins__5__HSIOM_SHIFT, 20
.set Limit_Pins__5__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__5__INTR, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__5__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__5__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__5__MASK, 0x20
.set Limit_Pins__5__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Limit_Pins__5__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Limit_Pins__5__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Limit_Pins__5__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Limit_Pins__5__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Limit_Pins__5__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Limit_Pins__5__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Limit_Pins__5__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Limit_Pins__5__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Limit_Pins__5__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Limit_Pins__5__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Limit_Pins__5__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Limit_Pins__5__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Limit_Pins__5__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Limit_Pins__5__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Limit_Pins__5__PC, CYREG_GPIO_PRT0_PC
.set Limit_Pins__5__PC2, CYREG_GPIO_PRT0_PC2
.set Limit_Pins__5__PORT, 0
.set Limit_Pins__5__PS, CYREG_GPIO_PRT0_PS
.set Limit_Pins__5__SHIFT, 5
.set Limit_Pins__DR, CYREG_GPIO_PRT0_DR
.set Limit_Pins__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Limit_Pins__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Limit_Pins__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Limit_Pins__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__INTR, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Limit_Pins__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Limit_Pins__MASK, 0x3F
.set Limit_Pins__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Limit_Pins__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Limit_Pins__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Limit_Pins__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Limit_Pins__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Limit_Pins__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Limit_Pins__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Limit_Pins__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Limit_Pins__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Limit_Pins__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Limit_Pins__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Limit_Pins__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Limit_Pins__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Limit_Pins__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Limit_Pins__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Limit_Pins__PC, CYREG_GPIO_PRT0_PC
.set Limit_Pins__PC2, CYREG_GPIO_PRT0_PC2
.set Limit_Pins__PORT, 0
.set Limit_Pins__PS, CYREG_GPIO_PRT0_PS
.set Limit_Pins__SHIFT, 0
.set Limit_Pins__SNAP, CYREG_GPIO_PRT0_INTR

/* Pin_Step_X */
.set Pin_Step_X__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_Step_X__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Step_X__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Step_X__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Step_X__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Step_X__0__HSIOM_MASK, 0x0F000000
.set Pin_Step_X__0__HSIOM_SHIFT, 24
.set Pin_Step_X__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Step_X__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Step_X__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Step_X__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Step_X__0__MASK, 0x40
.set Pin_Step_X__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_Step_X__0__OUT_SEL_SHIFT, 12
.set Pin_Step_X__0__OUT_SEL_VAL, 1
.set Pin_Step_X__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Step_X__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Step_X__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Step_X__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Step_X__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Step_X__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Step_X__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Step_X__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Step_X__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Step_X__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Step_X__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Step_X__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Step_X__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Step_X__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Step_X__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Step_X__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_Step_X__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Step_X__0__PORT, 1
.set Pin_Step_X__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_Step_X__0__SHIFT, 6
.set Pin_Step_X__DR, CYREG_GPIO_PRT1_DR
.set Pin_Step_X__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Step_X__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Step_X__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Step_X__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Step_X__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Step_X__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Step_X__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Step_X__MASK, 0x40
.set Pin_Step_X__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Step_X__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Step_X__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Step_X__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Step_X__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Step_X__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Step_X__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Step_X__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Step_X__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Step_X__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Step_X__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Step_X__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Step_X__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Step_X__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Step_X__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Step_X__PC, CYREG_GPIO_PRT1_PC
.set Pin_Step_X__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Step_X__PORT, 1
.set Pin_Step_X__PS, CYREG_GPIO_PRT1_PS
.set Pin_Step_X__SHIFT, 6

/* Pin_Step_Y */
.set Pin_Step_Y__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_Step_Y__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Step_Y__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Step_Y__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Step_Y__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Step_Y__0__HSIOM_MASK, 0xF0000000
.set Pin_Step_Y__0__HSIOM_SHIFT, 28
.set Pin_Step_Y__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Step_Y__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Step_Y__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Step_Y__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Step_Y__0__MASK, 0x80
.set Pin_Step_Y__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_Step_Y__0__OUT_SEL_SHIFT, 14
.set Pin_Step_Y__0__OUT_SEL_VAL, 0
.set Pin_Step_Y__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Step_Y__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Step_Y__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Step_Y__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Step_Y__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Step_Y__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Step_Y__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Step_Y__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Step_Y__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Step_Y__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Step_Y__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Step_Y__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Step_Y__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Step_Y__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Step_Y__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Step_Y__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_Step_Y__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Step_Y__0__PORT, 1
.set Pin_Step_Y__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_Step_Y__0__SHIFT, 7
.set Pin_Step_Y__DR, CYREG_GPIO_PRT1_DR
.set Pin_Step_Y__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Step_Y__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Step_Y__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Step_Y__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Step_Y__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Step_Y__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Step_Y__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Step_Y__MASK, 0x80
.set Pin_Step_Y__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Step_Y__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Step_Y__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Step_Y__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Step_Y__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Step_Y__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Step_Y__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Step_Y__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Step_Y__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Step_Y__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Step_Y__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Step_Y__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Step_Y__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Step_Y__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Step_Y__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Step_Y__PC, CYREG_GPIO_PRT1_PC
.set Pin_Step_Y__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Step_Y__PORT, 1
.set Pin_Step_Y__PS, CYREG_GPIO_PRT1_PS
.set Pin_Step_Y__SHIFT, 7

/* Pin_Step_Z */
.set Pin_Step_Z__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_Step_Z__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Step_Z__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Step_Z__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Step_Z__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Step_Z__0__HSIOM_MASK, 0x0000F000
.set Pin_Step_Z__0__HSIOM_SHIFT, 12
.set Pin_Step_Z__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Step_Z__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Step_Z__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Step_Z__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Step_Z__0__MASK, 0x08
.set Pin_Step_Z__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_Step_Z__0__OUT_SEL_SHIFT, 6
.set Pin_Step_Z__0__OUT_SEL_VAL, 2
.set Pin_Step_Z__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Step_Z__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Step_Z__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Step_Z__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Step_Z__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Step_Z__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Step_Z__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Step_Z__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Step_Z__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Step_Z__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Step_Z__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Step_Z__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Step_Z__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Step_Z__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Step_Z__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Step_Z__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_Step_Z__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Step_Z__0__PORT, 1
.set Pin_Step_Z__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_Step_Z__0__SHIFT, 3
.set Pin_Step_Z__DR, CYREG_GPIO_PRT1_DR
.set Pin_Step_Z__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Step_Z__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Step_Z__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Step_Z__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Step_Z__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Step_Z__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Step_Z__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Step_Z__MASK, 0x08
.set Pin_Step_Z__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Step_Z__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Step_Z__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Step_Z__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Step_Z__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Step_Z__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Step_Z__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Step_Z__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Step_Z__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Step_Z__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Step_Z__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Step_Z__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Step_Z__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Step_Z__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Step_Z__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Step_Z__PC, CYREG_GPIO_PRT1_PC
.set Pin_Step_Z__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Step_Z__PORT, 1
.set Pin_Step_Z__PS, CYREG_GPIO_PRT1_PS
.set Pin_Step_Z__SHIFT, 3

/* Control_Int */
.set Control_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Control_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Control_Int__INTC_MASK, 0x08
.set Control_Int__INTC_NUMBER, 3
.set Control_Int__INTC_PRIOR_MASK, 0xC0000000
.set Control_Int__INTC_PRIOR_NUM, 3
.set Control_Int__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set Control_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Control_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Control_Pins */
.set Control_Pins__0__DR, CYREG_GPIO_PRT3_DR
.set Control_Pins__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Control_Pins__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Control_Pins__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Control_Pins__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Control_Pins__0__HSIOM_MASK, 0x0000000F
.set Control_Pins__0__HSIOM_SHIFT, 0
.set Control_Pins__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__0__INTR, CYREG_GPIO_PRT3_INTR
.set Control_Pins__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Control_Pins__0__MASK, 0x01
.set Control_Pins__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Control_Pins__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Control_Pins__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Control_Pins__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Control_Pins__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Control_Pins__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Control_Pins__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Control_Pins__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Control_Pins__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Control_Pins__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Control_Pins__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Control_Pins__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Control_Pins__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Control_Pins__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Control_Pins__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Control_Pins__0__PC, CYREG_GPIO_PRT3_PC
.set Control_Pins__0__PC2, CYREG_GPIO_PRT3_PC2
.set Control_Pins__0__PORT, 3
.set Control_Pins__0__PS, CYREG_GPIO_PRT3_PS
.set Control_Pins__0__SHIFT, 0
.set Control_Pins__1__DR, CYREG_GPIO_PRT3_DR
.set Control_Pins__1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Control_Pins__1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Control_Pins__1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Control_Pins__1__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Control_Pins__1__HSIOM_MASK, 0x000000F0
.set Control_Pins__1__HSIOM_SHIFT, 4
.set Control_Pins__1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__1__INTR, CYREG_GPIO_PRT3_INTR
.set Control_Pins__1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Control_Pins__1__MASK, 0x02
.set Control_Pins__1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Control_Pins__1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Control_Pins__1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Control_Pins__1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Control_Pins__1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Control_Pins__1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Control_Pins__1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Control_Pins__1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Control_Pins__1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Control_Pins__1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Control_Pins__1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Control_Pins__1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Control_Pins__1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Control_Pins__1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Control_Pins__1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Control_Pins__1__PC, CYREG_GPIO_PRT3_PC
.set Control_Pins__1__PC2, CYREG_GPIO_PRT3_PC2
.set Control_Pins__1__PORT, 3
.set Control_Pins__1__PS, CYREG_GPIO_PRT3_PS
.set Control_Pins__1__SHIFT, 1
.set Control_Pins__2__DR, CYREG_GPIO_PRT3_DR
.set Control_Pins__2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Control_Pins__2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Control_Pins__2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Control_Pins__2__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Control_Pins__2__HSIOM_MASK, 0x00000F00
.set Control_Pins__2__HSIOM_SHIFT, 8
.set Control_Pins__2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__2__INTR, CYREG_GPIO_PRT3_INTR
.set Control_Pins__2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Control_Pins__2__MASK, 0x04
.set Control_Pins__2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Control_Pins__2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Control_Pins__2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Control_Pins__2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Control_Pins__2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Control_Pins__2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Control_Pins__2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Control_Pins__2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Control_Pins__2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Control_Pins__2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Control_Pins__2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Control_Pins__2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Control_Pins__2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Control_Pins__2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Control_Pins__2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Control_Pins__2__PC, CYREG_GPIO_PRT3_PC
.set Control_Pins__2__PC2, CYREG_GPIO_PRT3_PC2
.set Control_Pins__2__PORT, 3
.set Control_Pins__2__PS, CYREG_GPIO_PRT3_PS
.set Control_Pins__2__SHIFT, 2
.set Control_Pins__3__DR, CYREG_GPIO_PRT3_DR
.set Control_Pins__3__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Control_Pins__3__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Control_Pins__3__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Control_Pins__3__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Control_Pins__3__HSIOM_MASK, 0x0000F000
.set Control_Pins__3__HSIOM_SHIFT, 12
.set Control_Pins__3__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__3__INTR, CYREG_GPIO_PRT3_INTR
.set Control_Pins__3__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__3__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Control_Pins__3__MASK, 0x08
.set Control_Pins__3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Control_Pins__3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Control_Pins__3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Control_Pins__3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Control_Pins__3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Control_Pins__3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Control_Pins__3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Control_Pins__3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Control_Pins__3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Control_Pins__3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Control_Pins__3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Control_Pins__3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Control_Pins__3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Control_Pins__3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Control_Pins__3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Control_Pins__3__PC, CYREG_GPIO_PRT3_PC
.set Control_Pins__3__PC2, CYREG_GPIO_PRT3_PC2
.set Control_Pins__3__PORT, 3
.set Control_Pins__3__PS, CYREG_GPIO_PRT3_PS
.set Control_Pins__3__SHIFT, 3
.set Control_Pins__4__DR, CYREG_GPIO_PRT3_DR
.set Control_Pins__4__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Control_Pins__4__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Control_Pins__4__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Control_Pins__4__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Control_Pins__4__HSIOM_MASK, 0x000F0000
.set Control_Pins__4__HSIOM_SHIFT, 16
.set Control_Pins__4__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__4__INTR, CYREG_GPIO_PRT3_INTR
.set Control_Pins__4__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__4__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Control_Pins__4__MASK, 0x10
.set Control_Pins__4__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Control_Pins__4__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Control_Pins__4__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Control_Pins__4__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Control_Pins__4__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Control_Pins__4__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Control_Pins__4__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Control_Pins__4__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Control_Pins__4__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Control_Pins__4__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Control_Pins__4__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Control_Pins__4__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Control_Pins__4__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Control_Pins__4__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Control_Pins__4__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Control_Pins__4__PC, CYREG_GPIO_PRT3_PC
.set Control_Pins__4__PC2, CYREG_GPIO_PRT3_PC2
.set Control_Pins__4__PORT, 3
.set Control_Pins__4__PS, CYREG_GPIO_PRT3_PS
.set Control_Pins__4__SHIFT, 4
.set Control_Pins__5__DR, CYREG_GPIO_PRT3_DR
.set Control_Pins__5__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Control_Pins__5__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Control_Pins__5__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Control_Pins__5__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Control_Pins__5__HSIOM_MASK, 0x00F00000
.set Control_Pins__5__HSIOM_SHIFT, 20
.set Control_Pins__5__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__5__INTR, CYREG_GPIO_PRT3_INTR
.set Control_Pins__5__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__5__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Control_Pins__5__MASK, 0x20
.set Control_Pins__5__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Control_Pins__5__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Control_Pins__5__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Control_Pins__5__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Control_Pins__5__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Control_Pins__5__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Control_Pins__5__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Control_Pins__5__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Control_Pins__5__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Control_Pins__5__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Control_Pins__5__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Control_Pins__5__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Control_Pins__5__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Control_Pins__5__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Control_Pins__5__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Control_Pins__5__PC, CYREG_GPIO_PRT3_PC
.set Control_Pins__5__PC2, CYREG_GPIO_PRT3_PC2
.set Control_Pins__5__PORT, 3
.set Control_Pins__5__PS, CYREG_GPIO_PRT3_PS
.set Control_Pins__5__SHIFT, 5
.set Control_Pins__DR, CYREG_GPIO_PRT3_DR
.set Control_Pins__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Control_Pins__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Control_Pins__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Control_Pins__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__INTR, CYREG_GPIO_PRT3_INTR
.set Control_Pins__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Control_Pins__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Control_Pins__MASK, 0x3F
.set Control_Pins__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Control_Pins__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Control_Pins__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Control_Pins__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Control_Pins__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Control_Pins__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Control_Pins__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Control_Pins__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Control_Pins__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Control_Pins__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Control_Pins__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Control_Pins__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Control_Pins__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Control_Pins__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Control_Pins__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Control_Pins__PC, CYREG_GPIO_PRT3_PC
.set Control_Pins__PC2, CYREG_GPIO_PRT3_PC2
.set Control_Pins__PORT, 3
.set Control_Pins__PS, CYREG_GPIO_PRT3_PS
.set Control_Pins__SHIFT, 0
.set Control_Pins__SNAP, CYREG_GPIO_PRT3_INTR

/* Debug_Red_Pin */
.set Debug_Red_Pin__0__DR, CYREG_GPIO_PRT2_DR
.set Debug_Red_Pin__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Debug_Red_Pin__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Debug_Red_Pin__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Debug_Red_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Debug_Red_Pin__0__HSIOM_MASK, 0x0F000000
.set Debug_Red_Pin__0__HSIOM_SHIFT, 24
.set Debug_Red_Pin__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Debug_Red_Pin__0__INTR, CYREG_GPIO_PRT2_INTR
.set Debug_Red_Pin__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Debug_Red_Pin__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Debug_Red_Pin__0__MASK, 0x40
.set Debug_Red_Pin__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Debug_Red_Pin__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Debug_Red_Pin__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Debug_Red_Pin__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Debug_Red_Pin__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Debug_Red_Pin__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Debug_Red_Pin__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Debug_Red_Pin__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Debug_Red_Pin__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Debug_Red_Pin__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Debug_Red_Pin__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Debug_Red_Pin__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Debug_Red_Pin__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Debug_Red_Pin__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Debug_Red_Pin__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Debug_Red_Pin__0__PC, CYREG_GPIO_PRT2_PC
.set Debug_Red_Pin__0__PC2, CYREG_GPIO_PRT2_PC2
.set Debug_Red_Pin__0__PORT, 2
.set Debug_Red_Pin__0__PS, CYREG_GPIO_PRT2_PS
.set Debug_Red_Pin__0__SHIFT, 6
.set Debug_Red_Pin__DR, CYREG_GPIO_PRT2_DR
.set Debug_Red_Pin__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Debug_Red_Pin__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Debug_Red_Pin__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Debug_Red_Pin__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Debug_Red_Pin__INTR, CYREG_GPIO_PRT2_INTR
.set Debug_Red_Pin__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Debug_Red_Pin__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Debug_Red_Pin__MASK, 0x40
.set Debug_Red_Pin__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Debug_Red_Pin__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Debug_Red_Pin__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Debug_Red_Pin__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Debug_Red_Pin__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Debug_Red_Pin__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Debug_Red_Pin__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Debug_Red_Pin__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Debug_Red_Pin__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Debug_Red_Pin__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Debug_Red_Pin__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Debug_Red_Pin__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Debug_Red_Pin__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Debug_Red_Pin__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Debug_Red_Pin__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Debug_Red_Pin__PC, CYREG_GPIO_PRT2_PC
.set Debug_Red_Pin__PC2, CYREG_GPIO_PRT2_PC2
.set Debug_Red_Pin__PORT, 2
.set Debug_Red_Pin__PS, CYREG_GPIO_PRT2_PS
.set Debug_Red_Pin__SHIFT, 6

/* Pin_Direction_X */
.set Pin_Direction_X__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_Direction_X__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Direction_X__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Direction_X__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Direction_X__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Direction_X__0__HSIOM_MASK, 0x00000F00
.set Pin_Direction_X__0__HSIOM_SHIFT, 8
.set Pin_Direction_X__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction_X__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Direction_X__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction_X__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Direction_X__0__MASK, 0x04
.set Pin_Direction_X__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_Direction_X__0__OUT_SEL_SHIFT, 4
.set Pin_Direction_X__0__OUT_SEL_VAL, 3
.set Pin_Direction_X__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Direction_X__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Direction_X__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Direction_X__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Direction_X__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Direction_X__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Direction_X__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Direction_X__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Direction_X__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Direction_X__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Direction_X__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Direction_X__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Direction_X__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Direction_X__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Direction_X__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Direction_X__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_Direction_X__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Direction_X__0__PORT, 1
.set Pin_Direction_X__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_Direction_X__0__SHIFT, 2
.set Pin_Direction_X__DR, CYREG_GPIO_PRT1_DR
.set Pin_Direction_X__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Direction_X__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Direction_X__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Direction_X__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction_X__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Direction_X__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction_X__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Direction_X__MASK, 0x04
.set Pin_Direction_X__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Direction_X__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Direction_X__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Direction_X__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Direction_X__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Direction_X__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Direction_X__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Direction_X__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Direction_X__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Direction_X__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Direction_X__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Direction_X__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Direction_X__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Direction_X__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Direction_X__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Direction_X__PC, CYREG_GPIO_PRT1_PC
.set Pin_Direction_X__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Direction_X__PORT, 1
.set Pin_Direction_X__PS, CYREG_GPIO_PRT1_PS
.set Pin_Direction_X__SHIFT, 2

/* Pin_Direction_Y */
.set Pin_Direction_Y__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_Direction_Y__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Direction_Y__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Direction_Y__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Direction_Y__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Direction_Y__0__HSIOM_MASK, 0x000000F0
.set Pin_Direction_Y__0__HSIOM_SHIFT, 4
.set Pin_Direction_Y__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction_Y__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Direction_Y__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction_Y__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Direction_Y__0__MASK, 0x02
.set Pin_Direction_Y__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_Direction_Y__0__OUT_SEL_SHIFT, 2
.set Pin_Direction_Y__0__OUT_SEL_VAL, 1
.set Pin_Direction_Y__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Direction_Y__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Direction_Y__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Direction_Y__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Direction_Y__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Direction_Y__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Direction_Y__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Direction_Y__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Direction_Y__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Direction_Y__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Direction_Y__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Direction_Y__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Direction_Y__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Direction_Y__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Direction_Y__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Direction_Y__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_Direction_Y__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Direction_Y__0__PORT, 1
.set Pin_Direction_Y__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_Direction_Y__0__SHIFT, 1
.set Pin_Direction_Y__DR, CYREG_GPIO_PRT1_DR
.set Pin_Direction_Y__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Direction_Y__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Direction_Y__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Direction_Y__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction_Y__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Direction_Y__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction_Y__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Direction_Y__MASK, 0x02
.set Pin_Direction_Y__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Direction_Y__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Direction_Y__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Direction_Y__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Direction_Y__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Direction_Y__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Direction_Y__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Direction_Y__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Direction_Y__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Direction_Y__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Direction_Y__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Direction_Y__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Direction_Y__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Direction_Y__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Direction_Y__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Direction_Y__PC, CYREG_GPIO_PRT1_PC
.set Pin_Direction_Y__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Direction_Y__PORT, 1
.set Pin_Direction_Y__PS, CYREG_GPIO_PRT1_PS
.set Pin_Direction_Y__SHIFT, 1

/* Pin_Direction_Z */
.set Pin_Direction_Z__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_Direction_Z__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Direction_Z__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Direction_Z__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Direction_Z__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Direction_Z__0__HSIOM_MASK, 0x0000000F
.set Pin_Direction_Z__0__HSIOM_SHIFT, 0
.set Pin_Direction_Z__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction_Z__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Direction_Z__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction_Z__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Direction_Z__0__MASK, 0x01
.set Pin_Direction_Z__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_Direction_Z__0__OUT_SEL_SHIFT, 0
.set Pin_Direction_Z__0__OUT_SEL_VAL, 0
.set Pin_Direction_Z__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Direction_Z__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Direction_Z__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Direction_Z__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Direction_Z__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Direction_Z__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Direction_Z__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Direction_Z__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Direction_Z__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Direction_Z__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Direction_Z__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Direction_Z__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Direction_Z__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Direction_Z__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Direction_Z__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Direction_Z__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_Direction_Z__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Direction_Z__0__PORT, 1
.set Pin_Direction_Z__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_Direction_Z__0__SHIFT, 0
.set Pin_Direction_Z__DR, CYREG_GPIO_PRT1_DR
.set Pin_Direction_Z__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Direction_Z__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Direction_Z__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Direction_Z__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction_Z__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Direction_Z__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction_Z__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Direction_Z__MASK, 0x01
.set Pin_Direction_Z__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Direction_Z__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Direction_Z__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Direction_Z__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Direction_Z__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Direction_Z__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Direction_Z__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Direction_Z__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Direction_Z__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Direction_Z__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Direction_Z__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Direction_Z__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Direction_Z__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Direction_Z__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Direction_Z__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Direction_Z__PC, CYREG_GPIO_PRT1_PC
.set Pin_Direction_Z__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Direction_Z__PORT, 1
.set Pin_Direction_Z__PS, CYREG_GPIO_PRT1_PS
.set Pin_Direction_Z__SHIFT, 0

/* Control_Reg_Step */
.set Control_Reg_Step_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_Step_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_Step_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_Step_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set Control_Reg_Step_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set Control_Reg_Step_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_Step_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_Step_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set Control_Reg_Step_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set Control_Reg_Step_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set Control_Reg_Step_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL2
.set Control_Reg_Step_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set Control_Reg_Step_Sync_ctrl_reg__MASK, 0x07
.set Control_Reg_Step_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set Control_Reg_Step_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set Control_Reg_Step_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK2

/* Control_Reg_Direction */
.set Control_Reg_Direction_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_Direction_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_Direction_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_Direction_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_Direction_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_Direction_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_Direction_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Control_Reg_Direction_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set Control_Reg_Direction_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set Control_Reg_Direction_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL3
.set Control_Reg_Direction_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set Control_Reg_Direction_Sync_ctrl_reg__MASK, 0x07
.set Control_Reg_Direction_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Control_Reg_Direction_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Control_Reg_Direction_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK3

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1A1711AA
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 21
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8bless_VERSION, 2
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
