# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 0.001024 1024 2.4 1740 20096 0.956352 1.05178 43.3275 32.8721 78.2904 78.3736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 0.001024 1024 2.4 1740 20160 0.956768 1.05507 52.6749 32.9085 87.6788 87.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 0.001024 1024 2.4 1740 20000 0.950976 1.05376 54.8885 32.869 89.8494 89.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 0.001024 1024 2.4 1740 19968 0.944704 1.04445 50.5532 32.73 85.3573 85.4395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 0.001024 1024 2.4 1740 20000 0.957312 1.04691 51.2997 32.7663 86.1562 86.2351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 0.001024 1024 2.4 1740 19936 0.947136 1.04653 52.2384 32.7733 87.0864 87.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 0.001024 1024 2.4 1740 19920 0.957344 1.05267 53.0228 32.849 87.965 88.0457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 0.001024 1024 2.4 1740 19712 0.949984 1.04125 51.1473 32.5922 85.8148 85.8964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 0.001024 1024 2.4 1740 19968 0.955936 1.04986 51.5924 32.8803 86.5592 86.6421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 0.001024 1024 2.4 1740 19600 0.9544 1.04781 55.0619 32.6339 89.786 89.8715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 0.001024 1024 2.4 1740 19456 0.954368 1.05066 61.7632 32.7597 96.612 96.6915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1190 0.001024 1024 2.4 1740 20160 0.95232 1.04858 43.6731 32.8124 78.5695 78.6486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1190 0.001024 1024 2.4 1740 20160 0.956448 1.05293 44.2197 32.8479 79.1591 79.2409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 0.001024 1024 2.4 1740 20064 0.952128 1.04941 44.1902 32.8148 79.0872 79.1675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 0.001024 1024 2.4 1740 20160 0.956416 1.05459 44.6967 32.8215 79.6112 79.6917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 0.001024 1024 2.4 1740 20096 0.956416 1.04912 46.1409 32.8444 81.0744 81.1563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 0.001024 1024 2.4 1740 20160 0.958464 1.05402 53.004 32.8795 87.977 88.0598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 0.001024 1024 2.4 1740 20160 0.952416 1.05578 52.262 32.8968 87.2524 87.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 0.001024 1024 2.4 1740 19968 0.94464 1.04579 54.8718 32.7505 89.6948 89.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 0.001024 1024 2.4 1740 20000 0.960032 1.05046 55.9476 32.7632 90.8025 90.8863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 0.001024 1024 2.4 1740 19936 0.948224 1.04496 54.9683 32.7468 89.7905 89.8726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 0.001024 1024 2.4 1740 19920 0.956896 1.05226 54.7748 32.839 89.7057 89.7944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 0.001024 1024 2.4 1740 19712 0.947936 1.04214 51.471 32.6191 86.1645 86.2474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 0.001024 1024 2.4 1740 19968 0.954368 1.05062 57.2642 32.8473 92.2012 92.2822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 0.001024 1024 2.4 1740 19600 0.95232 1.04336 60.4035 32.6102 95.0909 95.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 0.001024 1024 2.4 1740 19456 0.955456 1.04794 54.5881 32.7663 89.4413 89.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1190 0.001024 1024 2.4 1740 20096 0.950336 1.04851 41.3806 32.8287 76.2884 76.3706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1190 0.001024 1024 2.4 1740 20080 0.958464 1.05267 46.5633 32.8461 81.506 81.5879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 0.001024 1024 2.4 1740 20064 0.952064 1.04986 44.0484 32.811 78.9426 79.0248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 0.001024 1024 2.4 1740 20048 0.956896 1.0519 44.7035 32.8225 79.6214 79.7022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 0.001024 1024 2.4 1740 20096 0.955712 1.04822 44.175 32.8736 79.1322 79.2131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 0.001024 1024 2.4 1740 20016 0.956832 1.05677 56.2673 32.8812 91.2437 91.3268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 0.001024 1024 2.4 1740 19872 0.951072 1.05062 39.7484 32.7828 74.6149 74.6961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 0.001024 1024 2.4 1740 20000 0.950656 1.0536 56.0071 32.8997 90.9942 91.0754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 0.001024 1024 2.4 1740 19520 0.944128 1.04045 37.9151 32.5702 72.5531 72.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 0.001024 1024 2.4 1740 19968 0.945216 1.04634 51.4788 32.7438 86.2932 86.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 0.001024 1024 2.4 1740 19968 0.95232 1.0527 36.6592 32.8462 71.5916 71.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 0.001024 1024 2.4 1740 19800 0.958688 1.05194 52.0806 32.7355 86.9121 86.9929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 0.001024 1024 2.4 1740 19600 0.951456 1.04579 37.0798 32.6255 71.7864 71.8664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 0.001024 1024 2.4 1740 19936 0.946176 1.0465 65.53 32.7735 100.378 100.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 0.001024 1024 2.4 1740 19264 0.93552 1.03427 41.0982 32.3269 75.4762 75.5578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 0.001024 1024 2.4 1740 19920 0.958464 1.05062 63.7373 32.8386 98.6676 98.7484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 0.001024 1024 2.4 1740 19680 0.946496 1.04438 43.1371 32.657 77.8684 77.9527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 0.001024 1024 2.4 1740 19712 0.951584 1.04422 61.4322 32.9031 96.4101 96.4912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 0.001024 1024 2.4 1740 19456 0.951008 1.04918 41.6574 32.7924 76.5325 76.6211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 0.001024 1024 2.4 1740 19968 0.956192 1.05126 55.3611 32.8412 90.2956 90.3798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 0.001024 1024 2.4 1740 19200 0.950272 1.04448 37.4105 32.5962 72.0855 72.1751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 0.001024 1024 2.4 1740 19600 0.950272 1.04454 57.4338 32.6076 92.119 92.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 0.001024 1024 2.4 1740 19200 0.954048 1.05306 41.1708 32.8733 76.1342 76.2148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1190 0.001024 1024 2.4 1752 20032 0.956416 1.05075 41.7857 32.7977 76.678 76.7652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1190 0.001024 1024 2.4 1752 20080 0.957216 1.05472 44.1713 32.8461 79.1147 79.1959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 0.001024 1024 2.4 1752 19968 0.952224 1.04992 43.524 32.7783 78.3868 78.4691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1190 0.001024 1024 2.4 1752 19776 0.9456 1.04448 28.88 32.7526 63.7095 63.7991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 0.001024 1024 2.4 1752 20048 0.960448 1.05088 50.0869 32.819 85.0033 85.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 0.001024 1024 2.4 1752 19936 0.949792 1.05267 32.8101 32.7373 67.6302 67.7138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 0.001024 1024 2.4 1752 19968 0.953504 1.05062 47.8223 32.8469 82.7552 82.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 0.001024 1024 2.4 1752 19712 0.946176 1.04224 31.2911 32.6207 65.9845 66.0705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 0.001024 1024 2.4 1752 20016 0.958208 1.05427 54.2315 32.8738 89.1999 89.2826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 0.001024 1024 2.4 1752 19872 0.950272 1.05267 39.0202 32.8149 73.9204 74.0068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 0.001024 1024 2.4 1752 20000 0.95376 1.05267 52.2612 32.9031 87.2545 87.3362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 0.001024 1024 2.4 1752 19520 0.946176 1.04246 36.3602 32.578 71.0083 71.0945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 0.001024 1024 2.4 1752 19776 0.946688 1.04608 63.2383 32.7516 98.0667 98.1461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 0.001024 1024 2.4 1752 19584 0.956416 1.05168 40.6553 32.8855 75.6321 75.7144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 0.001024 1024 2.4 1752 19800 0.958464 1.04672 63.4088 32.7596 98.2561 98.3376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 0.001024 1024 2.4 1752 19600 0.951136 1.04954 42.9997 32.6267 77.7136 77.7974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 0.001024 1024 2.4 1752 19936 0.9472 1.0457 61.44 32.7659 96.2829 96.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 0.001024 1024 2.4 1752 19264 0.941216 1.0337 39.9428 32.3184 74.3171 74.4039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 0.001024 1024 2.4 1752 19920 0.957888 1.0521 57.6663 32.8175 92.5775 92.6604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 0.001024 1024 2.4 1752 19680 0.949056 1.04352 40.2935 32.6823 75.0507 75.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 0.001024 1024 2.4 1752 19712 0.949056 1.0407 55.6261 32.593 90.2905 90.3712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 0.001024 1024 2.4 1752 19456 0.954432 1.04717 38.6594 32.7891 73.5342 73.6218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1190 0.001024 1024 2.4 1750 20032 0.950016 1.05021 46.6163 32.8121 81.5106 81.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 0.001024 1024 2.4 1750 20000 0.956416 1.05437 42.3989 32.816 77.306 77.3896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1190 0.001024 1024 2.4 1750 20000 0.950976 1.0513 27.9431 32.8928 62.9226 63.0027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 0.001024 1024 2.4 1750 19968 0.95232 1.05062 45.3202 32.785 80.193 80.2771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1190 0.001024 1024 2.4 1750 19776 0.947712 1.04602 30.006 32.7434 64.825 64.9071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 0.001024 1024 2.4 1750 20048 0.960288 1.05245 48.06 32.8114 82.9679 83.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 0.001024 1024 2.4 1750 19936 0.948224 1.0471 31.5673 32.7678 66.4141 66.4995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 0.001024 1024 2.4 1750 19968 0.954368 1.05005 48.6163 32.8483 83.5541 83.6347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 0.001024 1024 2.4 1750 19712 0.948224 1.04067 32.3358 32.6166 67.023 67.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 0.001024 1024 2.4 1750 20016 0.955168 1.05187 55.4412 32.9014 90.4329 90.5152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 0.001024 1024 2.4 1750 19872 0.95184 1.05062 39.1872 32.7849 74.0586 74.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 0.001024 1024 2.4 1750 20000 0.950656 1.05248 52.6106 32.8674 87.5636 87.6466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 0.001024 1024 2.4 1750 19520 0.946176 1.04256 36.6216 32.5455 71.241 71.3236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 0.001024 1024 2.4 1750 19776 0.945696 1.04419 62.3525 32.7253 97.1492 97.2339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 0.001024 1024 2.4 1750 19584 0.956416 1.04928 41.1686 32.8493 76.1053 76.1917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 0.001024 1024 2.4 1750 19800 0.95872 1.04886 63.5694 32.7669 98.4302 98.5143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 0.001024 1024 2.4 1750 19600 0.955776 1.04522 43.0901 32.698 77.8754 77.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 0.001024 1024 2.4 1750 19936 0.947584 1.04653 59.0759 32.7678 93.9195 94.0012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 0.001024 1024 2.4 1750 19264 0.937984 1.03424 39.0306 32.3243 73.4071 73.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 0.001024 1024 2.4 1750 19920 0.958528 1.05264 57.2063 32.8454 92.1445 92.2262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 0.001024 1024 2.4 1750 19680 0.948224 1.04243 39.99 32.6798 74.7428 74.8256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 0.001024 1024 2.4 1750 19712 0.950016 1.04243 57.1292 32.589 91.7997 91.8806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 0.001024 1024 2.4 1750 19456 0.954752 1.04858 38.937 32.7917 73.8166 73.8997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1190 0.001024 1024 2.4 1760 20032 0.950464 1.0504 41.5276 32.8036 76.421 76.5099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1190 0.001024 1024 2.4 1760 19968 0.955168 1.05034 27.3531 32.8706 62.3129 62.3973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 0.001024 1024 2.4 1760 20000 0.958464 1.05283 42.7856 32.8169 77.6948 77.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1190 0.001024 1024 2.4 1760 20000 0.949792 1.05334 28.5979 32.8723 63.5575 63.6377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 0.001024 1024 2.4 1760 19968 0.950272 1.04867 47.3554 32.7855 82.227 82.3068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 0.001024 1024 2.4 1760 19776 0.946272 1.04358 29.7063 32.7245 64.5044 64.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 0.001024 1024 2.4 1760 19936 0.957216 1.05245 44.6236 32.8244 79.5404 79.6221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 0.001024 1024 2.4 1760 19712 0.948224 1.04554 29.0526 32.7428 63.8716 63.9508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 0.001024 1024 2.4 1760 19824 0.960288 1.05264 24.74 32.8387 59.6754 59.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 0.001024 1024 2.4 1760 19968 0.953536 1.05203 45.6058 32.8506 80.5422 80.6216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 0.001024 1024 2.4 1760 19712 0.952448 1.04442 30.2002 32.6231 64.904 64.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 0.001024 1024 2.4 1760 19584 0.954528 1.05248 25.1066 32.845 60.0416 60.1236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 0.001024 1024 2.4 1760 20016 0.958464 1.05498 64.5698 32.9121 99.5749 99.6562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 0.001024 1024 2.4 1760 19872 0.952896 1.05638 41.6759 32.7851 76.5528 76.6387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 0.001024 1024 2.4 1760 19872 0.958496 1.05277 35.1161 32.8861 70.0987 70.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 0.001024 1024 2.4 1760 20000 0.952032 1.05267 61.3641 32.8599 96.3132 96.3943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 0.001024 1024 2.4 1760 19520 0.946176 1.04243 41.7963 32.5445 76.4145 76.5034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 0.001024 1024 2.4 1760 19680 0.945792 1.04448 33.9545 32.6541 68.6836 68.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 0.001024 1024 2.4 1760 19776 0.946176 1.04592 54.9315 32.7146 89.7202 89.8042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 0.001024 1024 2.4 1760 19584 0.956096 1.05062 38.1543 32.8462 73.0917 73.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 0.001024 1024 2.4 1760 19008 0.93488 1.032 33.3013 32.2108 67.5641 67.6473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 0.001024 1024 2.4 1760 19800 0.956416 1.04678 57.5274 32.7332 92.3465 92.4313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 0.001024 1024 2.4 1760 19600 0.953696 1.048 39.2819 32.5944 73.9639 74.0461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 0.001024 1024 2.4 1760 19200 0.960224 1.05037 33.497 32.7669 68.3566 68.4415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 0.001024 1024 2.4 1760 19712 0.948352 1.04486 54.4707 32.7636 89.3138 89.3972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 0.001024 1024 2.4 1760 19264 0.937984 1.03501 37.9088 32.2845 72.2534 72.3395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 0.001024 1024 2.4 1760 18816 0.933888 1.03168 31.8011 32.1619 66.0116 66.0933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 0.001024 1024 2.4 1760 19920 0.957824 1.05088 56.351 32.8163 91.2609 91.3422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 0.001024 1024 2.4 1760 19680 0.948224 1.04243 39.1557 32.6888 73.9172 74.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 0.001024 1024 2.4 1760 19440 0.950432 1.04234 33.1104 32.504 67.6895 67.7709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 0.001024 1024 2.4 1760 19712 0.949408 1.04294 53.9026 32.5959 88.5754 88.6558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 0.001024 1024 2.4 1760 19456 0.954592 1.0472 39.6355 32.7854 74.5065 74.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 0.001024 1024 2.4 1760 19200 0.951584 1.04243 32.9635 32.5926 67.6351 67.7174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1190 0.001024 1024 2.4 1760 20032 0.95232 1.04845 42.5445 32.8333 77.4628 77.5463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1190 0.001024 1024 2.4 1760 19968 0.956416 1.0512 28.3524 32.879 63.3255 63.4096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 0.001024 1024 2.4 1760 20000 0.958464 1.0543 47.0749 32.8445 82.0126 82.0963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1190 0.001024 1024 2.4 1760 20000 0.951968 1.05238 31.4869 32.874 66.4485 66.5302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1190 0.001024 1024 2.4 1760 19920 0.9584 1.05091 26.1926 32.847 61.1325 61.2148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 0.001024 1024 2.4 1760 19968 0.950944 1.05062 44.6858 32.7915 79.5592 79.6428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 0.001024 1024 2.4 1760 19776 0.944736 1.0511 29.0613 32.7191 63.8602 63.9402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1190 0.001024 1024 2.4 1760 19872 0.953056 1.05104 24.6475 32.7752 59.509 59.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 0.001024 1024 2.4 1760 20048 0.956544 1.0512 59.8594 32.8147 94.7657 94.8463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 0.001024 1024 2.4 1760 19936 0.948256 1.04765 38.4836 32.7432 73.3072 73.3918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 0.001024 1024 2.4 1760 19824 0.960512 1.05504 32.7889 32.8494 67.7402 67.8233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 0.001024 1024 2.4 1760 19968 0.956992 1.05104 57.5569 32.876 92.5234 92.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 0.001024 1024 2.4 1760 19712 0.948896 1.04653 36.778 32.6182 71.4757 71.5592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 0.001024 1024 2.4 1760 19584 0.956416 1.05267 29.885 32.8549 64.83 64.9116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 0.001024 1024 2.4 1760 20016 0.958272 1.05459 57.9741 32.8813 92.9501 93.0368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 0.001024 1024 2.4 1760 19872 0.951616 1.04995 40.5507 32.7833 75.4165 75.5015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 0.001024 1024 2.4 1760 19872 0.95616 1.05267 36.0755 32.9109 71.0791 71.1585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 0.001024 1024 2.4 1760 19008 0.939008 1.03213 31.0678 32.2342 65.3566 65.4379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 0.001024 1024 2.4 1760 20000 0.952448 1.05472 57.2006 32.9044 92.1945 92.2802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 0.001024 1024 2.4 1760 19520 0.944192 1.04691 38.8099 32.866 73.7527 73.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 0.001024 1024 2.4 1760 19680 0.944416 1.04445 34.5512 32.6494 69.273 69.3555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 0.001024 1024 2.4 1760 19200 0.944128 1.03805 30.9271 32.3313 65.3233 65.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 0.001024 1024 2.4 1760 19776 0.946176 1.04413 54.4993 32.7213 89.2962 89.3809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 0.001024 1024 2.4 1760 19584 0.95376 1.05194 38.0528 32.8475 72.9917 73.0788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 0.001024 1024 2.4 1760 19008 0.93728 1.03286 31.6212 32.2096 65.8838 65.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 0.001024 1024 2.4 1760 19200 0.951584 1.04147 29.8401 32.6175 64.534 64.6169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 0.001024 1024 2.4 1760 19800 0.956416 1.04941 55.2496 32.7354 90.0757 90.1591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 0.001024 1024 2.4 1760 19600 0.952352 1.04614 40.7641 32.6035 75.4473 75.5316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 0.001024 1024 2.4 1760 19200 0.956928 1.04714 33.2401 32.7556 68.0839 68.1666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 0.001024 1024 2.4 1760 19200 0.95232 1.05059 31.6088 32.8988 66.594 66.6752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1190 0.001024 1024 2.4 1776 19904 0.95024 1.05053 47.4352 32.8328 82.348 82.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1190 0.001024 1024 2.4 1776 19840 0.95648 1.04899 29.8143 32.8558 64.7564 64.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1190 0.001024 1024 2.4 1776 19776 0.946176 1.04509 24.869 32.7092 59.6532 59.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 0.001024 1024 2.4 1776 19920 0.958656 1.0512 45.0046 32.8451 79.9403 80.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1190 0.001024 1024 2.4 1776 19840 0.95232 1.05334 29.5563 32.8924 64.5402 64.6244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1190 0.001024 1024 2.4 1776 19680 0.960096 1.05062 24.558 32.8094 59.4608 59.5438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 0.001024 1024 2.4 1776 19872 0.950784 1.0513 58.7694 32.7749 93.6298 93.7143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 0.001024 1024 2.4 1776 19776 0.946368 1.04448 37.6776 32.7173 72.4707 72.5541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1190 0.001024 1024 2.4 1776 19584 0.95296 1.05082 31.7559 32.7869 66.63 66.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1190 0.001024 1024 2.4 1776 19584 0.95488 1.05155 27.3297 32.8781 62.2958 62.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 0.001024 1024 2.4 1776 19824 0.95424 1.05328 57.032 32.8103 91.9351 92.0148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 0.001024 1024 2.4 1776 19712 0.948 1.04653 36.4803 32.7418 71.3001 71.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 0.001024 1024 2.4 1776 19488 0.956096 1.05136 30.3546 32.8471 65.2906 65.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 0.001024 1024 2.4 1776 19264 0.939264 1.03424 26.2461 32.3137 60.616 60.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 0.001024 1024 2.4 1776 19840 0.954816 1.05046 54.2183 32.8513 89.1589 89.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 0.001024 1024 2.4 1776 19456 0.948384 1.04243 35.2977 32.6269 69.9983 70.0783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 0.001024 1024 2.4 1776 19584 0.958464 1.04925 29.9603 32.886 64.9381 65.0201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 0.001024 1024 2.4 1776 19456 0.953888 1.04874 26.707 32.7881 61.5828 61.6664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 0.001024 1024 2.4 1776 19872 0.956096 1.05363 55.9116 32.9052 90.9114 90.9967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 0.001024 1024 2.4 1776 19584 0.951104 1.05434 38.9812 32.7813 73.8507 73.9315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 0.001024 1024 2.4 1776 19440 0.95856 1.05062 33.2958 32.9117 68.3008 68.3848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 0.001024 1024 2.4 1776 19008 0.937504 1.03194 31.2925 32.2257 65.5711 65.6608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 0.001024 1024 2.4 1776 19840 0.952992 1.0512 55.9945 32.8737 90.9594 91.0434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 0.001024 1024 2.4 1776 19520 0.944128 1.04243 38.5925 32.5719 73.2338 73.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 0.001024 1024 2.4 1776 19200 0.944832 1.04243 32.6652 32.685 67.421 67.5001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 0.001024 1024 2.4 1776 19200 0.944128 1.03776 30.6499 32.3347 65.0505 65.1342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1190 0.001024 1024 2.4 1750 19968 0.950272 1.05062 46.8454 32.8325 81.7607 81.8417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1190 0.001024 1024 2.4 1750 19968 0.95472 1.05267 31.4128 32.8476 66.35 66.4323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1190 0.001024 1024 2.4 1750 19776 0.947552 1.04934 26.0008 32.7127 60.7919 60.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 0.001024 1024 2.4 1750 19920 0.957696 1.05472 44.1261 32.8502 79.0727 79.1545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1190 0.001024 1024 2.4 1750 19840 0.954112 1.05229 29.0941 32.873 64.0599 64.1475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1190 0.001024 1024 2.4 1750 19680 0.957312 1.05104 24.366 32.8438 59.3037 59.3898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1190 0.001024 1024 2.4 1750 19520 0.94784 1.04253 21.3126 32.5791 55.9655 56.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 0.001024 1024 2.4 1750 19872 0.952608 1.0505 57.7741 32.8128 92.6723 92.7519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 0.001024 1024 2.4 1750 19776 0.947488 1.04608 36.703 32.7468 71.53 71.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 0.001024 1024 2.4 1750 19584 0.952608 1.0504 30.2318 32.8064 65.1266 65.2083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1190 0.001024 1024 2.4 1750 19584 0.958464 1.05037 26.6865 32.8725 61.6529 61.7352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 0.001024 1024 2.4 1750 19936 0.956832 1.05229 55.9184 32.8461 90.8595 90.9482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 0.001024 1024 2.4 1750 19712 0.948224 1.04576 35.4509 32.7447 70.275 70.3556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 0.001024 1024 2.4 1750 19824 0.957696 1.05267 29.7798 32.8156 64.6871 64.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 0.001024 1024 2.4 1750 19264 0.937376 1.03382 25.5632 32.3145 59.9304 60.0126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 0.001024 1024 2.4 1750 19968 0.954368 1.04858 52.7172 32.8757 87.6783 87.7618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 0.001024 1024 2.4 1750 19712 0.948704 1.04195 35.5756 32.6131 70.2612 70.3406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 0.001024 1024 2.4 1750 19584 0.954368 1.05062 30.2372 32.8768 65.2051 65.2822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 0.001024 1024 2.4 1750 19456 0.955008 1.04653 26.9377 32.7696 61.7933 61.8766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 0.001024 1024 2.4 1750 19872 0.95856 1.05472 57.455 32.9036 92.4563 92.5389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 0.001024 1024 2.4 1750 19584 0.952 1.05062 39.7142 32.791 74.591 74.6762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 0.001024 1024 2.4 1750 19440 0.96176 1.05472 33.7532 32.9078 68.7616 68.8476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 0.001024 1024 2.4 1750 19008 0.935968 1.03203 31.1263 32.208 65.3813 65.4607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 0.001024 1024 2.4 1750 18720 0.951776 1.04413 29.7235 32.5199 64.3246 64.4096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 0.001024 1024 2.4 1750 19840 0.95152 1.05267 55.2058 32.8981 90.1926 90.2779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 0.001024 1024 2.4 1750 19520 0.942624 1.04192 39.3484 32.5481 73.9642 74.0475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 0.001024 1024 2.4 1750 19200 0.9456 1.04627 32.6332 32.6472 67.3562 67.4364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 0.001024 1024 2.4 1750 19200 0.943264 1.03629 31.0371 32.3583 65.4554 65.5345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 0.001024 1024 2.4 1750 19200 0.953696 1.05254 31.7322 32.8966 66.7167 66.8016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1190 0.001024 1024 2.4 1740 20096 0.951456 1.05062 44.0107 32.8309 78.9279 79.0085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1190 0.001024 1024 2.4 1740 20096 0.954976 1.05258 29.0529 32.8748 64.0209 64.1083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1190 0.001024 1024 2.4 1740 19968 0.947104 1.04243 24.2006 32.7238 58.9968 59.0787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1190 0.001024 1024 2.4 1740 19712 0.950688 1.04298 21.0416 32.6166 55.7383 55.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 0.001024 1024 2.4 1740 20080 0.957728 1.05424 57.9606 32.8222 92.8756 92.9604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1190 0.001024 1024 2.4 1740 20000 0.950624 1.05082 36.4563 32.8939 71.4335 71.5158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1190 0.001024 1024 2.4 1740 19920 0.95712 1.05373 30.5815 32.8394 65.5189 65.6005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1190 0.001024 1024 2.4 1740 19520 0.943872 1.03792 26.0802 32.572 60.7173 60.7984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 0.001024 1024 2.4 1740 20064 0.951424 1.04963 55.8216 32.8104 90.7144 90.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 0.001024 1024 2.4 1740 19968 0.946176 1.04243 35.3997 32.7145 70.1861 70.2696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 0.001024 1024 2.4 1740 19872 0.953376 1.04854 29.476 32.7891 64.3484 64.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1190 0.001024 1024 2.4 1740 19968 0.955072 1.04813 26.2083 32.875 61.1707 61.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1190 0.001024 1024 2.4 1740 19680 0.948224 1.04525 23.2038 32.6522 57.9335 58.0174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 0.001024 1024 2.4 1740 20048 0.958912 1.05267 51.6463 32.8223 86.561 86.6437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 0.001024 1024 2.4 1740 19936 0.949632 1.04534 34.1156 32.7723 68.9646 69.0473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 0.001024 1024 2.4 1740 19824 0.956736 1.05114 28.5951 32.8142 63.4995 63.5802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 0.001024 1024 2.4 1740 19264 0.940032 1.03424 24.6666 32.2881 59.0092 59.0926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 0.001024 1024 2.4 1740 19600 0.960096 1.05274 22.7319 32.8525 57.683 57.7633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 0.001024 1024 2.4 1740 20096 0.95696 1.04874 49.8284 32.8482 84.7636 84.8464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 0.001024 1024 2.4 1740 19712 0.950272 1.04266 33.7743 32.6214 68.472 68.5529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 0.001024 1024 2.4 1740 19968 0.956384 1.04662 29.0935 32.8407 64.0208 64.1012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 0.001024 1024 2.4 1740 19456 0.954688 1.04858 25.8191 32.7964 60.7028 60.7864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 0.001024 1024 2.4 1740 19200 0.944 1.03533 22.7908 32.3596 57.2134 57.2989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1190 0.001024 1024 2.4 1792 19968 0.952192 1.04883 43.9878 32.8334 78.9054 78.9891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1190 0.001024 1024 2.4 1792 19968 0.958464 1.05056 28.9893 32.8824 63.9668 64.0484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1190 0.001024 1024 2.4 1792 19776 0.946912 1.04627 24.2938 32.7263 59.0972 59.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1190 0.001024 1024 2.4 1792 19712 0.950272 1.04243 21.3775 32.6179 56.0708 56.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 0.001024 1024 2.4 1792 19920 0.958464 1.0536 58.0114 32.8076 92.9154 92.9976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 0.001024 1024 2.4 1792 19840 0.950272 1.05459 36.1593 32.8779 71.1219 71.2028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1190 0.001024 1024 2.4 1792 19680 0.958048 1.05267 29.5141 32.844 64.4521 64.5325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1190 0.001024 1024 2.4 1792 19520 0.944384 1.04122 26.1635 32.5801 60.8123 60.8949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1190 0.001024 1024 2.4 1792 19600 0.952448 1.04445 23.5341 32.6024 58.215 58.2984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 0.001024 1024 2.4 1792 19872 0.952128 1.0505 54.7951 32.7827 89.663 89.7475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 0.001024 1024 2.4 1792 19776 0.945792 1.04502 34.9251 32.7507 69.7507 69.8345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 0.001024 1024 2.4 1792 19584 0.95184 1.0496 28.4737 32.8042 63.3656 63.4472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 0.001024 1024 2.4 1792 19584 0.954912 1.05043 25.8927 32.8749 60.857 60.9401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1190 0.001024 1024 2.4 1792 19200 0.94656 1.04496 22.2642 32.6565 56.9944 57.0812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 0.001024 1024 2.4 1792 19936 0.960512 1.05082 51.0499 32.8413 85.9886 86.0707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 0.001024 1024 2.4 1792 19712 0.948576 1.04653 33.23 32.7653 68.0719 68.1554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 0.001024 1024 2.4 1792 19824 0.958784 1.05267 28.1921 32.8233 63.1124 63.1951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 0.001024 1024 2.4 1792 19264 0.941344 1.03411 24.6275 32.3212 59.0053 59.0886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 0.001024 1024 2.4 1792 19600 0.960512 1.05472 22.4737 32.839 57.4163 57.5058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 0.001024 1024 2.4 1792 19968 0.954784 1.04858 50.3744 32.855 85.3119 85.3936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 0.001024 1024 2.4 1792 19712 0.950656 1.04243 34.0609 32.5955 68.7325 68.8128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 0.001024 1024 2.4 1792 19584 0.954528 1.05098 28.6699 32.8774 63.6368 63.7182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 0.001024 1024 2.4 1792 19456 0.954368 1.04909 26.0404 32.7622 60.888 60.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 0.001024 1024 2.4 1792 19200 0.948224 1.03568 23.0011 32.3613 57.4301 57.5185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 0.001024 1024 2.4 1792 19200 0.95232 1.04112 22.1389 32.5931 56.8083 56.8931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1190 0.001024 1024 2.4 1792 20032 0.952512 1.05062 43.7309 32.8689 78.6857 78.7626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1190 0.001024 1024 2.4 1792 19968 0.951072 1.04858 49.2257 32.8093 84.1178 84.2007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1190 0.001024 1024 2.4 1792 19968 0.956416 1.05062 33.2494 32.8467 68.1863 68.2721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1190 0.001024 1024 2.4 1792 19776 0.946176 1.04422 27.3859 32.7159 62.1745 62.2591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1190 0.001024 1024 2.4 1792 19712 0.952224 1.04195 24.3296 32.595 59.004 59.0867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1190 0.001024 1024 2.4 1792 19520 0.946432 1.0423 22.0959 32.5799 56.745 56.8278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1190 0.001024 1024 2.4 1792 19584 0.957248 1.04963 20.4894 32.8556 55.4342 55.5151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1190 0.001024 1024 2.4 1792 19264 0.937888 1.03472 19.0263 32.3147 53.3955 53.4782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1190 0.001024 1024 2.4 1792 19456 0.957536 1.04858 18.5438 32.762 53.394 53.4788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1190 0.001024 1024 2.4 1740 19264 0.941696 1.03267 17.4609 32.3156 51.8316 51.9127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1190 0.001024 1024 2.4 1792 19264 0.939392 1.03242 17.8161 32.2952 52.1661 52.2467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1190 0.001024 1024 2.4 1750 19600 0.956384 1.05267 18.3193 32.8403 53.2518 53.3366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1190 0.001024 1024 2.4 1776 19600 0.95904 1.05178 18.3023 32.812 53.208 53.2931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1190 0.001024 1024 2.4 1760 19712 0.952 1.04243 20.2303 32.5956 54.9026 54.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1190 0.001024 1024 2.4 1760 18240 0.923648 1.01376 27.2957 31.6855 61.0049 61.0859
