#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 12 16:08:25 2024
# Process ID: 16632
# Current directory: D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/vivado_proj/Special_PU_simu/Special_PU_simu.runs/synth_1
# Command line: vivado.exe -log special_pu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source special_pu.tcl
# Log file: D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/vivado_proj/Special_PU_simu/Special_PU_simu.runs/synth_1/special_pu.vds
# Journal file: D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/vivado_proj/Special_PU_simu/Special_PU_simu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source special_pu.tcl -notrace
Command: synth_design -top special_pu -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1123.000 ; gain = 232.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'special_pu' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:26]
	Parameter RLATENCY bound to: 2 - type: integer 
	Parameter RADDR_WIDTH bound to: 13 - type: integer 
	Parameter WADDR_WIDTH bound to: 13 - type: integer 
	Parameter CACHE_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter LN_MAX_CHANNEL_DEPTH bound to: 11 - type: integer 
	Parameter SM_MAX_CHANNEL_DEPTH bound to: 12 - type: integer 
	Parameter CACHE_DATA_DEPTH bound to: 9 - type: integer 
	Parameter CACHE_RLATENCY bound to: 2 - type: integer 
	Parameter OP_START_BIT bound to: 3 - type: integer 
	Parameter OP_END_BIT bound to: 0 - type: integer 
	Parameter SPU_OP_START_BIT bound to: 4 - type: integer 
	Parameter SPU_OP_END_BIT bound to: 4 - type: integer 
	Parameter SPU_SM_OP_START_BIT bound to: 6 - type: integer 
	Parameter SPU_SM_OP_END_BIT bound to: 6 - type: integer 
	Parameter SPU_LN_OP_START_BIT bound to: 7 - type: integer 
	Parameter SPU_LN_OP_END_BIT bound to: 7 - type: integer 
	Parameter MATRIX_Y_START_BIT bound to: 23 - type: integer 
	Parameter MATRIX_Y_END_BIT bound to: 8 - type: integer 
	Parameter MATRIX_X_H_START_BIT bound to: 34 - type: integer 
	Parameter MATRIX_X_H_END_BIT bound to: 24 - type: integer 
	Parameter MATRIX_X_W_START_BIT bound to: 46 - type: integer 
	Parameter MATRIX_X_W_END_BIT bound to: 35 - type: integer 
	Parameter SHIFT_0_START_BIT bound to: 50 - type: integer 
	Parameter SHIFT_0_END_BIT bound to: 47 - type: integer 
	Parameter SHIFT_1_START_BIT bound to: 54 - type: integer 
	Parameter SHIFT_1_END_BIT bound to: 51 - type: integer 
	Parameter SHIFT_2_START_BIT bound to: 59 - type: integer 
	Parameter SHIFT_2_END_BIT bound to: 55 - type: integer 
	Parameter LN_DIV_M_START_BIT bound to: 66 - type: integer 
	Parameter LN_DIV_M_END_BIT bound to: 60 - type: integer 
	Parameter LN_DIV_E_START_BIT bound to: 71 - type: integer 
	Parameter LN_DIV_E_END_BIT bound to: 67 - type: integer 
	Parameter IFM_BASE_ADDR_START_BIT bound to: 87 - type: integer 
	Parameter IFM_BASE_ADDR_END_BIT bound to: 72 - type: integer 
	Parameter OFM_BASE_ADDR_START_BIT bound to: 103 - type: integer 
	Parameter OFM_BASE_ADDR_END_BIT bound to: 88 - type: integer 
	Parameter IFM_BLOCK_ALIGN_START_BIT bound to: 115 - type: integer 
	Parameter IFM_BLOCK_ALIGN_END_BIT bound to: 104 - type: integer 
	Parameter OFM_BLOCK_ALIGN_START_BIT bound to: 127 - type: integer 
	Parameter OFM_BLOCK_ALIGN_END_BIT bound to: 116 - type: integer 
	Parameter SM_LUT_CONFIG_START_BIT bound to: 255 - type: integer 
	Parameter SM_LUT_CONFIG_END_BIT bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpga_sdp_ram' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/fpga_sdp_ram.sv:6]
	Parameter RAM_WIDTH bound to: 128 - type: integer 
	Parameter RAM_DEPTH bound to: 512 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'fpga_sdp_ram' (1#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/fpga_sdp_ram.sv:6]
INFO: [Synth 8-6157] synthesizing module 'spu_ln_top' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_top.v:23]
	Parameter RLATENCY bound to: 3 - type: integer 
	Parameter RADDR_WIDTH bound to: 13 - type: integer 
	Parameter WADDR_WIDTH bound to: 13 - type: integer 
	Parameter LN_MAX_CHANNEL_DEPTH bound to: 11 - type: integer 
	Parameter CACHE_RLATENCY bound to: 2 - type: integer 
	Parameter CACHE_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter CACHE_DATA_DEPTH bound to: 9 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter SUM_COUNT bound to: 3'b001 
	Parameter SUM_DIV bound to: 3'b011 
	Parameter SQRT bound to: 3'b100 
	Parameter OUT bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_top.v:273]
INFO: [Synth 8-226] default block is never used [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_top.v:369]
INFO: [Synth 8-6157] synthesizing module 'spu_ln_block' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:24]
	Parameter IDLE bound to: 3'b000 
	Parameter SUM_COUNT bound to: 3'b001 
	Parameter SUM_DIV bound to: 3'b011 
	Parameter SQRT bound to: 3'b100 
	Parameter OUT bound to: 3'b110 
	Parameter OPLENGTH bound to: 2048 - type: integer 
	Parameter MAX_WIDTH bound to: 16 - type: integer 
	Parameter SQRT_INFO bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spu_ln_sqrt' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_sqrt.v:1]
	Parameter DW bound to: 24 - type: integer 
	Parameter din_width bound to: 24 - type: integer 
	Parameter iteration_number bound to: 12 - type: integer 
	Parameter icnt_width bound to: 4 - type: integer 
	Parameter sqrt_width bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spu_ln_sqrt' (2#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_sqrt.v:1]
INFO: [Synth 8-6157] synthesizing module 'spu_divider_unsign' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:14]
	Parameter DIVIDEND_DW bound to: 1 - type: integer 
	Parameter DIVISOR_DW bound to: 12 - type: integer 
	Parameter PRECISION_DW bound to: 18 - type: integer 
	Parameter TOTAL_DW bound to: 19 - type: integer 
	Parameter STAGE_LIST bound to: 19'b1010101010101010101 
WARNING: [Synth 8-6014] Unused sequential element gen_div[18].gen_ff.dividend_reg[19] was removed.  [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_div[18].gen_ff.divisor_reg[19] was removed.  [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:69]
INFO: [Synth 8-6155] done synthesizing module 'spu_divider_unsign' (3#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:14]
INFO: [Synth 8-6155] done synthesizing module 'spu_ln_block' (4#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:24]
INFO: [Synth 8-6155] done synthesizing module 'spu_ln_top' (5#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'spu_sm_top' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_top.v:23]
	Parameter RLATENCY bound to: 3 - type: integer 
	Parameter RADDR_WIDTH bound to: 13 - type: integer 
	Parameter WADDR_WIDTH bound to: 13 - type: integer 
	Parameter SM_MAX_CHANNEL_DEPTH bound to: 12 - type: integer 
	Parameter CACHE_RLATENCY bound to: 2 - type: integer 
	Parameter CACHE_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter CACHE_DATA_DEPTH bound to: 9 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter EU_STAGE_A bound to: 3'b001 
	Parameter RECI bound to: 3'b011 
	Parameter EU_STAGE_B bound to: 3'b100 
	Parameter MAX bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_top.v:154]
INFO: [Synth 8-226] default block is never used [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_top.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_top.v:307]
INFO: [Synth 8-226] default block is never used [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_top.v:327]
INFO: [Synth 8-226] default block is never used [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_top.v:352]
INFO: [Synth 8-226] default block is never used [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_top.v:361]
INFO: [Synth 8-226] default block is never used [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_top.v:412]
INFO: [Synth 8-226] default block is never used [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_top.v:453]
INFO: [Synth 8-6157] synthesizing module 'spu_sm_block' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:24]
	Parameter IDLE bound to: 3'b000 
	Parameter EU_STAGE_A bound to: 3'b001 
	Parameter RECI bound to: 3'b011 
	Parameter EU_STAGE_B bound to: 3'b100 
	Parameter MAX bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'spu_sm_xmax' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_xmax.v:23]
INFO: [Synth 8-6155] done synthesizing module 'spu_sm_xmax' (6#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_xmax.v:23]
INFO: [Synth 8-6157] synthesizing module 'spu_sm_expu_approx' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_expu_approx.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter EU_STAGE_A bound to: 3'b001 
	Parameter RECI bound to: 3'b011 
	Parameter EU_STAGE_B bound to: 3'b100 
	Parameter MAX bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'spu_sm_expu_pwl' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_expu_pwl.v:4]
	Parameter IDLE bound to: 3'b000 
	Parameter EU_STAGE_A bound to: 3'b001 
	Parameter RECI bound to: 3'b011 
	Parameter EU_STAGE_B bound to: 3'b100 
	Parameter MAX bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'spu_sm_expu_pwl' (7#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_expu_pwl.v:4]
INFO: [Synth 8-6155] done synthesizing module 'spu_sm_expu_approx' (8#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_expu_approx.v:23]
INFO: [Synth 8-6157] synthesizing module 'spu_sm_expu_approx_lut' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_expu_approx_lut.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter EU_STAGE_A bound to: 3'b001 
	Parameter RECI bound to: 3'b011 
	Parameter EU_STAGE_B bound to: 3'b100 
	Parameter MAX bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'spu_sm_expu_approx_lut' (9#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_expu_approx_lut.v:23]
INFO: [Synth 8-6157] synthesizing module 'spu_sm_addertree' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_addertree.v:23]
INFO: [Synth 8-6155] done synthesizing module 'spu_sm_addertree' (10#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_addertree.v:23]
INFO: [Synth 8-6157] synthesizing module 'spu_divider_unsign__parameterized0' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:14]
	Parameter DIVIDEND_DW bound to: 1 - type: integer 
	Parameter DIVISOR_DW bound to: 20 - type: integer 
	Parameter PRECISION_DW bound to: 20 - type: integer 
	Parameter TOTAL_DW bound to: 21 - type: integer 
	Parameter STAGE_LIST bound to: 21'b101010101010101010101 
WARNING: [Synth 8-6014] Unused sequential element gen_div[20].gen_ff.dividend_reg[21] was removed.  [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_div[20].gen_ff.divisor_reg[21] was removed.  [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:69]
INFO: [Synth 8-6155] done synthesizing module 'spu_divider_unsign__parameterized0' (10#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:14]
INFO: [Synth 8-6155] done synthesizing module 'spu_sm_block' (11#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:24]
INFO: [Synth 8-6155] done synthesizing module 'spu_sm_top' (12#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'special_pu' (13#1) [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:26]
WARNING: [Synth 8-3331] design fpga_sdp_ram has unconnected port rstb
WARNING: [Synth 8-3331] design fpga_sdp_ram has unconnected port regceb
WARNING: [Synth 8-3331] design spu_sm_top has unconnected port im_base_addr[15]
WARNING: [Synth 8-3331] design spu_sm_top has unconnected port im_base_addr[14]
WARNING: [Synth 8-3331] design spu_sm_top has unconnected port im_base_addr[13]
WARNING: [Synth 8-3331] design spu_sm_top has unconnected port om_base_addr[15]
WARNING: [Synth 8-3331] design spu_sm_top has unconnected port om_base_addr[14]
WARNING: [Synth 8-3331] design spu_sm_top has unconnected port om_base_addr[13]
WARNING: [Synth 8-3331] design spu_ln_top has unconnected port im_base_addr[15]
WARNING: [Synth 8-3331] design spu_ln_top has unconnected port im_base_addr[14]
WARNING: [Synth 8-3331] design spu_ln_top has unconnected port im_base_addr[13]
WARNING: [Synth 8-3331] design spu_ln_top has unconnected port om_base_addr[15]
WARNING: [Synth 8-3331] design spu_ln_top has unconnected port om_base_addr[14]
WARNING: [Synth 8-3331] design spu_ln_top has unconnected port om_base_addr[13]
WARNING: [Synth 8-3331] design special_pu has unconnected port cfg_spubuf_ptsel[1]
WARNING: [Synth 8-3331] design special_pu has unconnected port cfg_spubuf_ptsel[0]
WARNING: [Synth 8-3331] design special_pu has unconnected port cfg_spubuf_wtsel[1]
WARNING: [Synth 8-3331] design special_pu has unconnected port cfg_spubuf_wtsel[0]
WARNING: [Synth 8-3331] design special_pu has unconnected port cfg_spubuf_rtsel[1]
WARNING: [Synth 8-3331] design special_pu has unconnected port cfg_spubuf_rtsel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1211.766 ; gain = 321.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1211.766 ; gain = 321.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1211.766 ; gain = 321.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1243.445 ; gain = 13.066
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/vivado_proj/Special_PU/Special_PU.srcs/constrs_1/imports/new/timing.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/vivado_proj/Special_PU/Special_PU.srcs/constrs_1/imports/new/timing.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/vivado_proj/Special_PU/Special_PU.srcs/constrs_1/imports/new/timing.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/vivado_proj/Special_PU/Special_PU.srcs/constrs_1/imports/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1608.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.522 . Memory (MB): peak = 1608.812 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1608.812 ; gain = 718.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1608.812 ; gain = 718.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1608.812 ; gain = 718.168
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'ln_state_reg' in module 'spu_ln_top'
INFO: [Synth 8-5544] ROM "w_pad_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'spu_sm_top'
INFO: [Synth 8-5544] ROM "w_pad_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ln_div_m_multireg_reg[2][6:0]' into 'ln_div_m_multireg_reg[3][6:0]' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-4471] merging register 'ln_div_m_multireg_reg[1][6:0]' into 'ln_div_m_multireg_reg[3][6:0]' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-4471] merging register 'ln_div_m_multireg_reg[0][6:0]' into 'ln_div_m_multireg_reg[3][6:0]' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-4471] merging register 'ln_div_e_multireg_reg[2][4:0]' into 'ln_div_e_multireg_reg[3][4:0]' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:115]
INFO: [Synth 8-4471] merging register 'ln_div_e_multireg_reg[1][4:0]' into 'ln_div_e_multireg_reg[3][4:0]' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:115]
INFO: [Synth 8-4471] merging register 'ln_div_e_multireg_reg[0][4:0]' into 'ln_div_e_multireg_reg[3][4:0]' [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:115]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00100 |                              000
               SUM_COUNT |                            00010 |                              001
                 SUM_DIV |                            10000 |                              011
                    SQRT |                            01000 |                              100
                     OUT |                            00001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ln_state_reg' using encoding 'one-hot' in module 'spu_ln_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            01000 |                              000
              EU_STAGE_A |                            00100 |                              001
                    RECI |                            10000 |                              011
              EU_STAGE_B |                            00001 |                              100
                     MAX |                            00010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'one-hot' in module 'spu_sm_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1608.812 ; gain = 718.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |spu_ln_block    |          16|      9428|
|2     |spu_ln_top__GC0 |           1|      5470|
|3     |spu_sm_block    |          16|     19155|
|4     |spu_sm_top__GC0 |           1|      7170|
|5     |special_pu__GC0 |           1|     11138|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   5 Input     27 Bit       Adders := 16    
	   3 Input     23 Bit       Adders := 16    
	   3 Input     20 Bit       Adders := 32    
	   9 Input     20 Bit       Adders := 16    
	   2 Input     20 Bit       Adders := 16    
	   3 Input     19 Bit       Adders := 16    
	   3 Input     18 Bit       Adders := 32    
	   3 Input     17 Bit       Adders := 32    
	   3 Input     16 Bit       Adders := 32    
	   2 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 32    
	   3 Input     14 Bit       Adders := 32    
	   3 Input     13 Bit       Adders := 32    
	   2 Input     13 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 22    
	   3 Input     12 Bit       Adders := 32    
	   3 Input     11 Bit       Adders := 160   
	   8 Input     11 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 32    
	   2 Input     10 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 160   
	   2 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 32    
	   2 Input      8 Bit       Adders := 514   
	   3 Input      7 Bit       Adders := 32    
	   3 Input      6 Bit       Adders := 32    
	   3 Input      5 Bit       Adders := 32    
	   2 Input      4 Bit       Adders := 16    
	   3 Input      4 Bit       Adders := 32    
	   3 Input      3 Bit       Adders := 32    
	   3 Input      2 Bit       Adders := 32    
	   2 Input      1 Bit       Adders := 33    
	   3 Input      1 Bit       Adders := 32    
+---Registers : 
	             1024 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 16    
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 128   
	               29 Bit    Registers := 128   
	               27 Bit    Registers := 16    
	               24 Bit    Registers := 32    
	               23 Bit    Registers := 16    
	               21 Bit    Registers := 352   
	               20 Bit    Registers := 192   
	               19 Bit    Registers := 320   
	               17 Bit    Registers := 64    
	               16 Bit    Registers := 257   
	               12 Bit    Registers := 160   
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 23    
	                9 Bit    Registers := 244   
	                8 Bit    Registers := 532   
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 144   
	                3 Bit    Registers := 131   
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 412   
+---RAMs : 
	              64K Bit         RAMs := 8     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 48    
	   2 Input     27 Bit        Muxes := 16    
	   2 Input     24 Bit        Muxes := 16    
	   2 Input     23 Bit        Muxes := 32    
	   2 Input     20 Bit        Muxes := 64    
	   2 Input     19 Bit        Muxes := 16    
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     17 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input     15 Bit        Muxes := 160   
	   2 Input     14 Bit        Muxes := 32    
	   2 Input     13 Bit        Muxes := 38    
	   2 Input     12 Bit        Muxes := 64    
	   2 Input     11 Bit        Muxes := 162   
	   2 Input     10 Bit        Muxes := 39    
	   2 Input      9 Bit        Muxes := 152   
	   4 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1986  
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 46    
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 48    
	   2 Input      3 Bit        Muxes := 298   
	   5 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 128   
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 32    
	   6 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 39    
	   2 Input      1 Bit        Muxes := 511   
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module special_pu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module spu_ln_sqrt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spu_divider_unsign 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 20    
	               12 Bit    Registers := 9     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spu_ln_block 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     27 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   8 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 8     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 56    
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module spu_ln_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module spu_sm_xmax 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module spu_sm_expu_pwl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spu_sm_expu_pwl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spu_sm_expu_pwl__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spu_sm_expu_pwl__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spu_sm_expu_pwl__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spu_sm_expu_pwl__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spu_sm_expu_pwl__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spu_sm_expu_pwl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spu_sm_expu_approx 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module spu_sm_expu_approx_lut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module spu_sm_addertree 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module spu_divider_unsign__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 22    
	               20 Bit    Registers := 10    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spu_sm_block 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	               29 Bit    Registers := 8     
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 40    
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 1     
Module spu_sm_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module fpga_sdp_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module fpga_sdp_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module fpga_sdp_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module fpga_sdp_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module fpga_sdp_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module fpga_sdp_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module fpga_sdp_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module fpga_sdp_ram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP x_sum_m0, operation Mode is: A*B.
DSP Report: operator x_sum_m0 is absorbed into DSP x_sum_m0.
DSP Report: Generating DSP quotient_out_00, operation Mode is: A*B.
DSP Report: operator quotient_out_00 is absorbed into DSP quotient_out_00.
DSP Report: Generating DSP quotient_out_10, operation Mode is: A*B.
DSP Report: operator quotient_out_10 is absorbed into DSP quotient_out_10.
DSP Report: Generating DSP quotient_out_20, operation Mode is: A*B.
DSP Report: operator quotient_out_20 is absorbed into DSP quotient_out_20.
DSP Report: Generating DSP quotient_out_30, operation Mode is: A*B.
DSP Report: operator quotient_out_30 is absorbed into DSP quotient_out_30.
DSP Report: Generating DSP quotient_out_40, operation Mode is: A*B.
DSP Report: operator quotient_out_40 is absorbed into DSP quotient_out_40.
DSP Report: Generating DSP quotient_out_50, operation Mode is: A*B.
DSP Report: operator quotient_out_50 is absorbed into DSP quotient_out_50.
DSP Report: Generating DSP quotient_out_60, operation Mode is: A*B.
DSP Report: operator quotient_out_60 is absorbed into DSP quotient_out_60.
DSP Report: Generating DSP quotient_out_70, operation Mode is: A*B.
DSP Report: operator quotient_out_70 is absorbed into DSP quotient_out_70.
DSP Report: Generating DSP x_square_sum_m0, operation Mode is: A*B.
DSP Report: operator x_square_sum_m0 is absorbed into DSP x_square_sum_m0.
DSP Report: operator x_square_sum_m0 is absorbed into DSP x_square_sum_m0.
DSP Report: Generating DSP sm_out_data_0_f_long0, operation Mode is: A*B.
DSP Report: operator sm_out_data_0_f_long0 is absorbed into DSP sm_out_data_0_f_long0.
DSP Report: Generating DSP sm_out_data_1_f_long0, operation Mode is: A*B.
DSP Report: operator sm_out_data_1_f_long0 is absorbed into DSP sm_out_data_1_f_long0.
DSP Report: Generating DSP sm_out_data_2_f_long0, operation Mode is: A*B.
DSP Report: operator sm_out_data_2_f_long0 is absorbed into DSP sm_out_data_2_f_long0.
DSP Report: Generating DSP sm_out_data_3_f_long0, operation Mode is: A*B.
DSP Report: operator sm_out_data_3_f_long0 is absorbed into DSP sm_out_data_3_f_long0.
DSP Report: Generating DSP sm_out_data_4_f_long0, operation Mode is: A*B.
DSP Report: operator sm_out_data_4_f_long0 is absorbed into DSP sm_out_data_4_f_long0.
DSP Report: Generating DSP sm_out_data_5_f_long0, operation Mode is: A*B.
DSP Report: operator sm_out_data_5_f_long0 is absorbed into DSP sm_out_data_5_f_long0.
DSP Report: Generating DSP sm_out_data_6_f_long0, operation Mode is: A*B.
DSP Report: operator sm_out_data_6_f_long0 is absorbed into DSP sm_out_data_6_f_long0.
DSP Report: Generating DSP sm_out_data_7_f_long0, operation Mode is: A*B.
DSP Report: operator sm_out_data_7_f_long0 is absorbed into DSP sm_out_data_7_f_long0.
DSP Report: Generating DSP spu_matrix_x0, operation Mode is: (D+A)*B.
DSP Report: operator spu_matrix_x0 is absorbed into DSP spu_matrix_x0.
DSP Report: operator spu_matrix_x1 is absorbed into DSP spu_matrix_x0.
WARNING: [Synth 8-3331] design special_pu has unconnected port cfg_spubuf_ptsel[1]
WARNING: [Synth 8-3331] design special_pu has unconnected port cfg_spubuf_ptsel[0]
WARNING: [Synth 8-3331] design special_pu has unconnected port cfg_spubuf_wtsel[1]
WARNING: [Synth 8-3331] design special_pu has unconnected port cfg_spubuf_wtsel[0]
WARNING: [Synth 8-3331] design special_pu has unconnected port cfg_spubuf_rtsel[1]
WARNING: [Synth 8-3331] design special_pu has unconnected port cfg_spubuf_rtsel[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_ln_block:/u_spu_ln_sqrt/\din_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][0]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][1]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][0]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][0]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][2]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][1]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][1]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][3]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][2]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][4]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][3]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][5]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][4]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][6]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][5]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][7]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][6]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][8]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][7]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][8]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][9]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][10]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][9]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][10]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][11]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][12]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][11]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][12]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][13]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][13]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][14]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][14]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][15]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][15]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][16]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][16]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.quotient_reg[1][17]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_ln_block:/u_reci_sqrt/\gen_div[0].gen_ff.dividend_reg[1][17] )
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][0]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][0]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][2]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][1]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][1]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][3]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][2]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][4]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][3]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][5]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][4]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][6]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][5]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][7]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][6]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][8]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][7]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][8]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][9]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][10]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][9]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][10]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][11]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][12]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][11]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][12]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][13]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][13]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][14]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][14]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.quotient_reg[3][15]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[2].gen_ff.dividend_reg[3][15]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[0].gen_ff.dividend_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][0]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[6].gen_ff.dividend_reg[7][0]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[6].gen_ff.quotient_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][2]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][1]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[6].gen_ff.dividend_reg[7][1]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[6].gen_ff.quotient_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][3]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][2]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][4]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][3]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][5]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][4]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][6]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][5]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][7]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][6]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][8]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][7]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][8]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][9]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][9]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][10]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][10]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][9]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][9]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][10]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][10]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][11]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][12]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][12]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][11]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][12]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][12]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][13]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.quotient_reg[5][13]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[4].gen_ff.dividend_reg[5][13]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[6].gen_ff.quotient_reg[7][0]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[6].gen_ff.quotient_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[8].gen_ff.dividend_reg[9][0]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[8].gen_ff.quotient_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[6].gen_ff.dividend_reg[7][2]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[6].gen_ff.quotient_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'spu_ln_block:/u_reci_sqrt/gen_div[6].gen_ff.quotient_reg[7][1]' (FDC) to 'spu_ln_block:/u_reci_sqrt/gen_div[6].gen_ff.quotient_reg[7][11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_ln_block:/u_reci_sqrt/\gen_div[0].gen_ff.dividend_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_ln_block:/u_reci_sqrt/\gen_div[0].gen_ff.dividend_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_ln_block:/u_reci_sqrt/\gen_div[0].gen_ff.dividend_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_ln_block:/u_reci_sqrt/\gen_div[0].gen_ff.dividend_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_ln_block:/u_reci_sqrt/\gen_div[0].gen_ff.dividend_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_ln_block:/u_reci_sqrt/\gen_div[0].gen_ff.dividend_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_ln_block:/u_reci_sqrt/\gen_div[0].gen_ff.dividend_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_ln_block:/u_reci_sqrt/\gen_div[0].gen_ff.dividend_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_sm_block:/u_reci_exp_sum/\gen_div[0].gen_ff.dividend_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_sm_block:/u_reci_exp_sum/\gen_div[0].gen_ff.dividend_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_sm_block:/u_reci_exp_sum/\gen_div[0].gen_ff.dividend_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_sm_block:/u_reci_exp_sum/\gen_div[0].gen_ff.dividend_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_sm_block:/u_reci_exp_sum/\gen_div[0].gen_ff.dividend_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_sm_block:/u_reci_exp_sum/\gen_div[0].gen_ff.dividend_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_sm_block:/u_reci_exp_sum/\gen_div[0].gen_ff.dividend_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_sm_block:/u_reci_exp_sum/\gen_div[0].gen_ff.dividend_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_sm_block:/u_reci_exp_sum/\gen_div[0].gen_ff.dividend_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_sm_block:/u_reci_exp_sum/\gen_div[0].gen_ff.dividend_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_spu_ln_top/u_spu_ln_block_0 /u_reci_sqrt/\gen_div[2].gen_ff.dividend_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_ln_block__1:/u_reci_sqrt/\gen_div[2].gen_ff.dividend_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_spu_sm_top/u_spu_sm_block_0 /u_reci_exp_sum/\gen_div[2].gen_ff.dividend_reg[3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_spu_sm_top/u_spu_sm_block_0 /\sm_out_data_7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_sm_block__1:/u_reci_exp_sum/\gen_div[2].gen_ff.dividend_reg[3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu_sm_block__1:/\sm_out_data_7_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1608.812 ; gain = 718.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|special_pu  | cache_gen[0].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[1].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[2].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[3].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[4].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[5].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[6].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[7].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|spu_ln_block | A*B         | 19     | 8      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_ln_block | A*B         | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_ln_block | A*B         | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_ln_block | A*B         | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_ln_block | A*B         | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_ln_block | A*B         | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_ln_block | A*B         | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_ln_block | A*B         | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_ln_block | A*B         | 20     | 11     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_ln_block | A*B         | 25     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_sm_block | A*B         | 21     | 8      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_sm_block | A*B         | 21     | 8      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_sm_block | A*B         | 21     | 8      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_sm_block | A*B         | 21     | 8      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_sm_block | A*B         | 21     | 8      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_sm_block | A*B         | 21     | 8      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_sm_block | A*B         | 21     | 8      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spu_sm_block | A*B         | 21     | 8      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|special_pu   | (D+A)*B     | 2      | 12     | -      | 12     | 25     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:160]

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |spu_ln_block    |           1|      7108|
|2     |spu_ln_top__GC0 |           1|      2207|
|3     |spu_sm_block    |           1|     14704|
|4     |spu_sm_top__GC0 |           1|      3757|
|5     |special_pu__GC0 |           1|      8629|
|6     |spu_ln_block__1 |          15|      7107|
|7     |spu_sm_block__1 |          15|     14703|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1608.812 ; gain = 718.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1608.812 ; gain = 718.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|special_pu  | cache_gen[0].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[1].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[2].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[3].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[4].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[5].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[6].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|special_pu  | cache_gen[7].u_spu_cache/BRAM_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |spu_ln_block    |           1|      7108|
|2     |spu_ln_top__GC0 |           1|      2207|
|3     |spu_sm_block    |           1|     14704|
|4     |spu_sm_top__GC0 |           1|      3757|
|5     |special_pu__GC0 |           1|      8629|
|6     |spu_ln_block__1 |          15|      7107|
|7     |spu_sm_block__1 |          15|     14703|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:124]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:217]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:218]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:219]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:220]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:221]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:222]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:223]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:224]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:124]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:217]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:218]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:219]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:220]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:221]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:222]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:223]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:224]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:251]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:252]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:253]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:254]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:255]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:257]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:258]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:251]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:252]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:253]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:254]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:255]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:257]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_block.v:258]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:161]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_unsign.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_ln_block.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v:110]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7053] The timing for the instance cache_gen[0].u_spu_cache/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[0].u_spu_cache/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[1].u_spu_cache/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[1].u_spu_cache/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[2].u_spu_cache/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[2].u_spu_cache/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[3].u_spu_cache/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[3].u_spu_cache/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[4].u_spu_cache/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[4].u_spu_cache/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[5].u_spu_cache/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[5].u_spu_cache/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[6].u_spu_cache/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[6].u_spu_cache/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[7].u_spu_cache/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache_gen[7].u_spu_cache/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 1707.004 ; gain = 816.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net spu_cache_wen is driving 80 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:02:02 . Memory (MB): peak = 1841.914 ; gain = 951.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:03 . Memory (MB): peak = 1841.914 ; gain = 951.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 1841.914 ; gain = 951.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:14 . Memory (MB): peak = 1841.914 ; gain = 951.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:15 . Memory (MB): peak = 1841.914 ; gain = 951.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:16 . Memory (MB): peak = 1841.914 ; gain = 951.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|special_pu  | u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]     | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]     | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]     | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]      | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]      | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]     | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]     | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]     | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]      | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]      | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]     | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]     | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]     | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]      | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]      | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]     | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]     | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]     | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]      | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]      | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]     | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]     | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]     | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]      | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]      | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]     | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]     | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]     | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]      | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]      | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]     | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]     | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]     | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]      | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]      | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]     | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]     | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]     | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]      | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]      | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_8/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]     | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_8/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]     | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_8/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_8/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]     | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_8/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_8/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]      | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_8/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]      | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_9/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]     | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_9/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]     | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_9/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_9/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]     | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_9/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_9/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]      | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_9/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]      | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_10/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_10/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]    | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_10/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]    | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_10/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]    | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_10/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]    | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_10/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]     | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_10/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_11/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_11/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]    | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_11/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]    | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_11/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]    | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_11/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]    | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_11/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]     | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_11/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_12/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_12/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]    | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_12/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]    | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_12/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]    | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_12/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]    | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_12/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]     | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_12/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_13/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_13/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]    | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_13/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]    | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_13/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]    | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_13/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]    | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_13/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]     | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_13/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_14/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_14/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]    | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_14/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]    | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_14/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]    | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_14/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]    | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_14/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]     | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_14/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_15/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][18]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_15/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][17]    | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_15/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][15]    | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_15/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][13]    | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_15/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][11]    | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_15/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][9]     | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_ln_top/u_spu_ln_block_15/u_reci_sqrt/gen_div[18].gen_ff.quotient_reg[19][7]     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_0/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_0/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19]  | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_0/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17]  | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_0/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15]  | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_0/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13]  | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_0/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11]  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_0/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]   | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_0/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_1/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_1/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19]  | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_1/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17]  | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_1/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15]  | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_1/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13]  | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_1/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11]  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_1/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]   | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_1/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_2/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_2/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19]  | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_2/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17]  | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_2/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15]  | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_2/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13]  | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_2/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11]  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_2/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]   | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_2/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_3/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_3/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19]  | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_3/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17]  | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_3/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15]  | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_3/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13]  | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_3/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11]  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_3/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]   | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_3/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_4/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_4/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19]  | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_4/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17]  | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_4/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15]  | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_4/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13]  | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_4/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11]  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_4/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]   | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_4/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_5/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_5/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19]  | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_5/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17]  | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_5/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15]  | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_5/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13]  | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_5/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11]  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_5/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]   | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_5/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_6/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_6/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19]  | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_6/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17]  | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_6/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15]  | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_6/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13]  | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_6/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11]  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_6/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]   | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_6/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_7/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_7/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19]  | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_7/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17]  | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_7/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15]  | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_7/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13]  | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_7/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11]  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_7/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]   | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_7/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_8/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_8/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19]  | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_8/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17]  | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_8/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15]  | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_8/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13]  | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_8/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11]  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_8/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]   | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_8/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_9/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_9/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19]  | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_9/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17]  | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_9/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15]  | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_9/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13]  | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_9/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11]  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_9/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]   | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_9/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_10/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_10/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19] | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_10/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17] | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_10/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15] | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_10/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13] | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_10/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11] | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_10/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]  | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_10/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]  | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_11/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_11/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19] | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_11/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17] | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_11/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15] | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_11/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13] | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_11/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11] | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_11/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]  | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_11/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]  | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_12/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_12/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19] | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_12/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17] | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_12/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15] | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_12/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13] | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_12/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11] | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_12/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]  | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_12/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]  | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_13/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_13/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19] | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_13/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17] | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_13/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15] | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_13/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13] | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_13/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11] | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_13/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]  | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_13/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]  | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_14/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_14/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19] | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_14/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17] | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_14/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15] | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_14/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13] | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_14/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11] | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_14/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]  | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_14/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]  | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_15/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][20] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_15/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][19] | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_15/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][17] | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_15/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][15] | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_15/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][13] | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_15/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][11] | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_15/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][9]  | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|special_pu  | u_spu_sm_top/u_spu_sm_block_15/u_reci_exp_sum/gen_div[20].gen_ff.quotient_reg[21][7]  | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    | 11302|
|3     |DSP48E1   |    16|
|4     |DSP48E1_2 |   272|
|5     |DSP48E1_3 |     1|
|6     |LUT1      |  2197|
|7     |LUT2      | 17263|
|8     |LUT3      | 17263|
|9     |LUT4      | 33209|
|10    |LUT5      | 16936|
|11    |LUT6      | 35815|
|12    |MUXF7     |  2272|
|13    |RAMB36E1  |    16|
|14    |SRL16E    |   448|
|15    |FDCE      | 28156|
|16    |FDPE      |    34|
|17    |FDRE      |   448|
|18    |IBUF      |  1274|
|19    |OBUF      |  1053|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------+---------------------------------------+-------+
|      |Instance                       |Module                                 |Cells  |
+------+-------------------------------+---------------------------------------+-------+
|1     |top                            |                                       | 167978|
|2     |  \cache_gen[0].u_spu_cache    |fpga_sdp_ram                           |      2|
|3     |  \cache_gen[1].u_spu_cache    |fpga_sdp_ram_0                         |      2|
|4     |  \cache_gen[2].u_spu_cache    |fpga_sdp_ram_1                         |      2|
|5     |  \cache_gen[3].u_spu_cache    |fpga_sdp_ram_2                         |     10|
|6     |  \cache_gen[4].u_spu_cache    |fpga_sdp_ram_3                         |      2|
|7     |  \cache_gen[5].u_spu_cache    |fpga_sdp_ram_4                         |      2|
|8     |  \cache_gen[6].u_spu_cache    |fpga_sdp_ram_5                         |      2|
|9     |  \cache_gen[7].u_spu_cache    |fpga_sdp_ram_6                         |      2|
|10    |  u_spu_ln_top                 |spu_ln_top                             |  62276|
|11    |    u_spu_ln_block_0           |spu_ln_block                           |   3880|
|12    |      u_reci_sqrt              |spu_divider_unsign_267                 |    736|
|13    |      u_spu_ln_sqrt            |spu_ln_sqrt_268                        |    182|
|14    |    u_spu_ln_block_1           |spu_ln_block_224                       |   3840|
|15    |      u_reci_sqrt              |spu_divider_unsign_265                 |    704|
|16    |      u_spu_ln_sqrt            |spu_ln_sqrt_266                        |    176|
|17    |    u_spu_ln_block_10          |spu_ln_block_225                       |   3839|
|18    |      u_reci_sqrt              |spu_divider_unsign_263                 |    704|
|19    |      u_spu_ln_sqrt            |spu_ln_sqrt_264                        |    176|
|20    |    u_spu_ln_block_11          |spu_ln_block_226                       |   3839|
|21    |      u_reci_sqrt              |spu_divider_unsign_261                 |    704|
|22    |      u_spu_ln_sqrt            |spu_ln_sqrt_262                        |    176|
|23    |    u_spu_ln_block_12          |spu_ln_block_227                       |   3839|
|24    |      u_reci_sqrt              |spu_divider_unsign_259                 |    704|
|25    |      u_spu_ln_sqrt            |spu_ln_sqrt_260                        |    176|
|26    |    u_spu_ln_block_13          |spu_ln_block_228                       |   3839|
|27    |      u_reci_sqrt              |spu_divider_unsign_257                 |    704|
|28    |      u_spu_ln_sqrt            |spu_ln_sqrt_258                        |    176|
|29    |    u_spu_ln_block_14          |spu_ln_block_229                       |   3839|
|30    |      u_reci_sqrt              |spu_divider_unsign_255                 |    704|
|31    |      u_spu_ln_sqrt            |spu_ln_sqrt_256                        |    176|
|32    |    u_spu_ln_block_15          |spu_ln_block_230                       |   3846|
|33    |      u_reci_sqrt              |spu_divider_unsign_253                 |    704|
|34    |      u_spu_ln_sqrt            |spu_ln_sqrt_254                        |    176|
|35    |    u_spu_ln_block_2           |spu_ln_block_231                       |   3840|
|36    |      u_reci_sqrt              |spu_divider_unsign_251                 |    704|
|37    |      u_spu_ln_sqrt            |spu_ln_sqrt_252                        |    176|
|38    |    u_spu_ln_block_3           |spu_ln_block_232                       |   3839|
|39    |      u_reci_sqrt              |spu_divider_unsign_249                 |    704|
|40    |      u_spu_ln_sqrt            |spu_ln_sqrt_250                        |    176|
|41    |    u_spu_ln_block_4           |spu_ln_block_233                       |   3839|
|42    |      u_reci_sqrt              |spu_divider_unsign_247                 |    704|
|43    |      u_spu_ln_sqrt            |spu_ln_sqrt_248                        |    176|
|44    |    u_spu_ln_block_5           |spu_ln_block_234                       |   3839|
|45    |      u_reci_sqrt              |spu_divider_unsign_245                 |    704|
|46    |      u_spu_ln_sqrt            |spu_ln_sqrt_246                        |    176|
|47    |    u_spu_ln_block_6           |spu_ln_block_235                       |   3839|
|48    |      u_reci_sqrt              |spu_divider_unsign_243                 |    704|
|49    |      u_spu_ln_sqrt            |spu_ln_sqrt_244                        |    176|
|50    |    u_spu_ln_block_7           |spu_ln_block_236                       |   3839|
|51    |      u_reci_sqrt              |spu_divider_unsign_241                 |    704|
|52    |      u_spu_ln_sqrt            |spu_ln_sqrt_242                        |    176|
|53    |    u_spu_ln_block_8           |spu_ln_block_237                       |   3839|
|54    |      u_reci_sqrt              |spu_divider_unsign_239                 |    704|
|55    |      u_spu_ln_sqrt            |spu_ln_sqrt_240                        |    176|
|56    |    u_spu_ln_block_9           |spu_ln_block_238                       |   3839|
|57    |      u_reci_sqrt              |spu_divider_unsign                     |    704|
|58    |      u_spu_ln_sqrt            |spu_ln_sqrt                            |    176|
|59    |  u_spu_sm_top                 |spu_sm_top                             | 100617|
|60    |    u_spu_sm_block_0           |spu_sm_block                           |   6298|
|61    |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_211 |    965|
|62    |      u_spu_sm_addertree       |spu_sm_addertree_212                   |     80|
|63    |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_213             |   1162|
|64    |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_214                 |   2804|
|65    |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_216                    |    329|
|66    |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_217                    |    333|
|67    |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_218                    |    329|
|68    |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_219                    |    346|
|69    |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_220                    |    345|
|70    |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_221                    |    328|
|71    |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_222                    |    329|
|72    |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_223                    |    346|
|73    |      u_spu_sm_xmax            |spu_sm_xmax_215                        |    218|
|74    |    u_spu_sm_block_1           |spu_sm_block_7                         |   6244|
|75    |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_198 |    919|
|76    |      u_spu_sm_addertree       |spu_sm_addertree_199                   |     78|
|77    |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_200             |   1161|
|78    |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_201                 |   2803|
|79    |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_203                    |    328|
|80    |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_204                    |    333|
|81    |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_205                    |    329|
|82    |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_206                    |    346|
|83    |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_207                    |    345|
|84    |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_208                    |    328|
|85    |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_209                    |    329|
|86    |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_210                    |    346|
|87    |      u_spu_sm_xmax            |spu_sm_xmax_202                        |    215|
|88    |    u_spu_sm_block_10          |spu_sm_block_8                         |   6244|
|89    |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_185 |    919|
|90    |      u_spu_sm_addertree       |spu_sm_addertree_186                   |     78|
|91    |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_187             |   1161|
|92    |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_188                 |   2803|
|93    |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_190                    |    328|
|94    |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_191                    |    333|
|95    |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_192                    |    329|
|96    |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_193                    |    346|
|97    |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_194                    |    345|
|98    |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_195                    |    328|
|99    |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_196                    |    329|
|100   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_197                    |    346|
|101   |      u_spu_sm_xmax            |spu_sm_xmax_189                        |    215|
|102   |    u_spu_sm_block_11          |spu_sm_block_9                         |   6245|
|103   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_172 |    920|
|104   |      u_spu_sm_addertree       |spu_sm_addertree_173                   |     78|
|105   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_174             |   1161|
|106   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_175                 |   2803|
|107   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_177                    |    328|
|108   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_178                    |    333|
|109   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_179                    |    329|
|110   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_180                    |    346|
|111   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_181                    |    345|
|112   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_182                    |    328|
|113   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_183                    |    329|
|114   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_184                    |    346|
|115   |      u_spu_sm_xmax            |spu_sm_xmax_176                        |    215|
|116   |    u_spu_sm_block_12          |spu_sm_block_10                        |   6244|
|117   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_159 |    919|
|118   |      u_spu_sm_addertree       |spu_sm_addertree_160                   |     78|
|119   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_161             |   1161|
|120   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_162                 |   2803|
|121   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_164                    |    328|
|122   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_165                    |    333|
|123   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_166                    |    329|
|124   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_167                    |    346|
|125   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_168                    |    345|
|126   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_169                    |    328|
|127   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_170                    |    329|
|128   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_171                    |    346|
|129   |      u_spu_sm_xmax            |spu_sm_xmax_163                        |    215|
|130   |    u_spu_sm_block_13          |spu_sm_block_11                        |   6248|
|131   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_146 |    921|
|132   |      u_spu_sm_addertree       |spu_sm_addertree_147                   |     80|
|133   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_148             |   1161|
|134   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_149                 |   2803|
|135   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_151                    |    328|
|136   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_152                    |    333|
|137   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_153                    |    329|
|138   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_154                    |    346|
|139   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_155                    |    345|
|140   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_156                    |    328|
|141   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_157                    |    329|
|142   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_158                    |    346|
|143   |      u_spu_sm_xmax            |spu_sm_xmax_150                        |    215|
|144   |    u_spu_sm_block_14          |spu_sm_block_12                        |   6247|
|145   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_133 |    922|
|146   |      u_spu_sm_addertree       |spu_sm_addertree_134                   |     78|
|147   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_135             |   1161|
|148   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_136                 |   2803|
|149   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_138                    |    328|
|150   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_139                    |    333|
|151   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_140                    |    329|
|152   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_141                    |    346|
|153   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_142                    |    345|
|154   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_143                    |    328|
|155   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_144                    |    329|
|156   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_145                    |    346|
|157   |      u_spu_sm_xmax            |spu_sm_xmax_137                        |    215|
|158   |    u_spu_sm_block_15          |spu_sm_block_13                        |   6252|
|159   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_120 |    923|
|160   |      u_spu_sm_addertree       |spu_sm_addertree_121                   |     82|
|161   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_122             |   1161|
|162   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_123                 |   2803|
|163   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_125                    |    328|
|164   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_126                    |    333|
|165   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_127                    |    329|
|166   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_128                    |    346|
|167   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_129                    |    345|
|168   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_130                    |    328|
|169   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_131                    |    329|
|170   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_132                    |    346|
|171   |      u_spu_sm_xmax            |spu_sm_xmax_124                        |    215|
|172   |    u_spu_sm_block_2           |spu_sm_block_14                        |   6244|
|173   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_107 |    919|
|174   |      u_spu_sm_addertree       |spu_sm_addertree_108                   |     78|
|175   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_109             |   1161|
|176   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_110                 |   2803|
|177   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_112                    |    328|
|178   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_113                    |    333|
|179   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_114                    |    329|
|180   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_115                    |    346|
|181   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_116                    |    345|
|182   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_117                    |    328|
|183   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_118                    |    329|
|184   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_119                    |    346|
|185   |      u_spu_sm_xmax            |spu_sm_xmax_111                        |    215|
|186   |    u_spu_sm_block_3           |spu_sm_block_15                        |   6244|
|187   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_94  |    919|
|188   |      u_spu_sm_addertree       |spu_sm_addertree_95                    |     78|
|189   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_96              |   1161|
|190   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_97                  |   2803|
|191   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_99                     |    328|
|192   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_100                    |    333|
|193   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_101                    |    329|
|194   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_102                    |    346|
|195   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_103                    |    345|
|196   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_104                    |    328|
|197   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_105                    |    329|
|198   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_106                    |    346|
|199   |      u_spu_sm_xmax            |spu_sm_xmax_98                         |    215|
|200   |    u_spu_sm_block_4           |spu_sm_block_16                        |   6244|
|201   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_81  |    919|
|202   |      u_spu_sm_addertree       |spu_sm_addertree_82                    |     78|
|203   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_83              |   1161|
|204   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_84                  |   2803|
|205   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_86                     |    328|
|206   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_87                     |    333|
|207   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_88                     |    329|
|208   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_89                     |    346|
|209   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_90                     |    345|
|210   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_91                     |    328|
|211   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_92                     |    329|
|212   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_93                     |    346|
|213   |      u_spu_sm_xmax            |spu_sm_xmax_85                         |    215|
|214   |    u_spu_sm_block_5           |spu_sm_block_17                        |   6244|
|215   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_68  |    919|
|216   |      u_spu_sm_addertree       |spu_sm_addertree_69                    |     78|
|217   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_70              |   1161|
|218   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_71                  |   2803|
|219   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_73                     |    328|
|220   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_74                     |    333|
|221   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_75                     |    329|
|222   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_76                     |    346|
|223   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_77                     |    345|
|224   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_78                     |    328|
|225   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_79                     |    329|
|226   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_80                     |    346|
|227   |      u_spu_sm_xmax            |spu_sm_xmax_72                         |    215|
|228   |    u_spu_sm_block_6           |spu_sm_block_18                        |   6244|
|229   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_55  |    919|
|230   |      u_spu_sm_addertree       |spu_sm_addertree_56                    |     78|
|231   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_57              |   1161|
|232   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_58                  |   2803|
|233   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_60                     |    328|
|234   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_61                     |    333|
|235   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_62                     |    329|
|236   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_63                     |    346|
|237   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_64                     |    345|
|238   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_65                     |    328|
|239   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_66                     |    329|
|240   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_67                     |    346|
|241   |      u_spu_sm_xmax            |spu_sm_xmax_59                         |    215|
|242   |    u_spu_sm_block_7           |spu_sm_block_19                        |   6244|
|243   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_42  |    919|
|244   |      u_spu_sm_addertree       |spu_sm_addertree_43                    |     78|
|245   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_44              |   1161|
|246   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_45                  |   2803|
|247   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_47                     |    328|
|248   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_48                     |    333|
|249   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_49                     |    329|
|250   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_50                     |    346|
|251   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_51                     |    345|
|252   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_52                     |    328|
|253   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_53                     |    329|
|254   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_54                     |    346|
|255   |      u_spu_sm_xmax            |spu_sm_xmax_46                         |    215|
|256   |    u_spu_sm_block_8           |spu_sm_block_20                        |   6244|
|257   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0_29  |    919|
|258   |      u_spu_sm_addertree       |spu_sm_addertree_30                    |     78|
|259   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut_31              |   1161|
|260   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx_32                  |   2803|
|261   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl_34                     |    328|
|262   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_35                     |    333|
|263   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_36                     |    329|
|264   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_37                     |    346|
|265   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_38                     |    345|
|266   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_39                     |    328|
|267   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_40                     |    329|
|268   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_41                     |    346|
|269   |      u_spu_sm_xmax            |spu_sm_xmax_33                         |    215|
|270   |    u_spu_sm_block_9           |spu_sm_block_21                        |   6244|
|271   |      u_reci_exp_sum           |spu_divider_unsign__parameterized0     |    919|
|272   |      u_spu_sm_addertree       |spu_sm_addertree                       |     78|
|273   |      u_spu_sm_expu_approx_lut |spu_sm_expu_approx_lut                 |   1161|
|274   |      u_spu_sm_expu_approx_pwl |spu_sm_expu_approx                     |   2803|
|275   |        u_spu_sm_expu_pwl_0    |spu_sm_expu_pwl                        |    328|
|276   |        u_spu_sm_expu_pwl_1    |spu_sm_expu_pwl_22                     |    333|
|277   |        u_spu_sm_expu_pwl_2    |spu_sm_expu_pwl_23                     |    329|
|278   |        u_spu_sm_expu_pwl_3    |spu_sm_expu_pwl_24                     |    346|
|279   |        u_spu_sm_expu_pwl_4    |spu_sm_expu_pwl_25                     |    345|
|280   |        u_spu_sm_expu_pwl_5    |spu_sm_expu_pwl_26                     |    328|
|281   |        u_spu_sm_expu_pwl_6    |spu_sm_expu_pwl_27                     |    329|
|282   |        u_spu_sm_expu_pwl_7    |spu_sm_expu_pwl_28                     |    346|
|283   |      u_spu_sm_xmax            |spu_sm_xmax                            |    215|
+------+-------------------------------+---------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:16 . Memory (MB): peak = 1841.914 ; gain = 951.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:01:59 . Memory (MB): peak = 1841.914 ; gain = 554.223
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:16 . Memory (MB): peak = 1841.914 ; gain = 951.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13879 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1967.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
307 Infos, 31 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 1967.543 ; gain = 1541.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1967.543 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/vivado_proj/Special_PU_simu/Special_PU_simu.runs/synth_1/special_pu.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1967.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file special_pu_utilization_synth.rpt -pb special_pu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 16:11:23 2024...
