emev2_smu_write	,	F_1
parent_name	,	V_18
pr_debug	,	F_15
of_clk_add_provider	,	F_13
np	,	V_6
BUG_ON	,	F_2
writel_relaxed	,	F_3
smu_base	,	V_3
of_find_matching_node	,	F_5
smu_id	,	V_7
clk_register_divider	,	F_12
device_node	,	V_5
emev2_smu_gclk_init	,	F_16
offs	,	V_2
USIAU0_RSTCTRL	,	V_10
IIC0_RSTCTRL	,	V_14
STI_RSTCTRL	,	V_9
of_property_read_u32_array	,	F_11
u32	,	T_2
reg	,	V_16
of_clk_src_simple_get	,	V_21
clk_register_clkdev	,	F_14
clk_register_gate	,	F_17
"## %s %s %p\n"	,	L_2
lock	,	V_20
value	,	V_1
STI_CLKSEL	,	V_8
clk	,	V_17
"reg"	,	L_1
USIBU3_RSTCTRL	,	V_13
WARN_ON	,	F_10
IIC1_RSTCTRL	,	V_15
emev2_smu_clkdiv_init	,	F_8
of_clk_get_parent_name	,	F_9
emev2_smu_init	,	F_4
__func__	,	V_22
__init	,	T_1
PAGE_SIZE	,	V_4
of_iomap	,	F_6
name	,	V_19
USIBU1_RSTCTRL	,	V_11
of_node_put	,	F_7
USIBU2_RSTCTRL	,	V_12
