--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinix\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 516 paths analyzed, 93 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.752ns.
--------------------------------------------------------------------------------
Slack:                  16.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y40.A2       net (fanout=18)       1.059   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_11_rstpot
                                                       seg/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (1.157ns logic, 2.540ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  16.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y40.C2       net (fanout=18)       1.047   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (1.157ns logic, 2.528ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  16.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.569ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y39.B5       net (fanout=18)       0.931   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.569ns (1.157ns logic, 2.412ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  16.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X4Y38.D2       net (fanout=18)       0.811   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X4Y38.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (1.123ns logic, 2.292ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  16.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.397ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X5Y39.A2       net (fanout=18)       0.759   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X5Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (1.157ns logic, 2.240ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y40.D5       net (fanout=18)       0.751   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (1.157ns logic, 2.232ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.392ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X5Y39.C2       net (fanout=18)       0.754   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X5Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (1.157ns logic, 2.235ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.CQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y38.B3       net (fanout=2)        0.616   seg/ctr/M_ctr_q[5]
    SLICE_X6Y38.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y41.BMUX     Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X5Y39.B3       net (fanout=1)        0.847   seg/ctr/Result[17]
    SLICE_X5Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.805ns logic, 1.551ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack:                  16.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.334ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.CQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y38.B3       net (fanout=2)        0.616   seg/ctr/M_ctr_q[5]
    SLICE_X6Y38.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y40.B3       net (fanout=1)        0.986   seg/ctr/Result[12]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.334ns (1.647ns logic, 1.687ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  16.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.335ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.321 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y37.B3       net (fanout=2)        0.596   seg/ctr/M_ctr_q[1]
    SLICE_X6Y37.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y41.BMUX     Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X5Y39.B3       net (fanout=1)        0.847   seg/ctr/Result[17]
    SLICE_X5Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.335ns (1.801ns logic, 1.534ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  16.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.322ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y39.D3       net (fanout=18)       0.684   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.322ns (1.157ns logic, 2.165ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y37.B3       net (fanout=2)        0.596   seg/ctr/M_ctr_q[1]
    SLICE_X6Y37.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y40.B3       net (fanout=1)        0.986   seg/ctr/Result[12]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (1.643ns logic, 1.670ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  16.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y40.B6       net (fanout=18)       0.660   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (1.157ns logic, 2.141ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  16.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y39.C3       net (fanout=18)       0.651   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_9_rstpot
                                                       seg/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.157ns logic, 2.132ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.266ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X6Y37.D3       net (fanout=2)        0.590   seg/ctr/M_ctr_q[3]
    SLICE_X6Y37.COUT     Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[3]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y41.BMUX     Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X5Y39.B3       net (fanout=1)        0.847   seg/ctr/Result[17]
    SLICE_X5Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.738ns logic, 1.528ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack:                  16.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.265ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.BQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X6Y38.A4       net (fanout=2)        0.501   seg/ctr/M_ctr_q[4]
    SLICE_X6Y38.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[4]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y41.BMUX     Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X5Y39.B3       net (fanout=1)        0.847   seg/ctr/Result[17]
    SLICE_X5Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.829ns logic, 1.436ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  16.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.244ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X6Y37.D3       net (fanout=2)        0.590   seg/ctr/M_ctr_q[3]
    SLICE_X6Y37.COUT     Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[3]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y40.B3       net (fanout=1)        0.986   seg/ctr/Result[12]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.580ns logic, 1.664ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  16.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.243ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.BQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X6Y38.A4       net (fanout=2)        0.501   seg/ctr/M_ctr_q[4]
    SLICE_X6Y38.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[4]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y40.B3       net (fanout=1)        0.986   seg/ctr/Result[12]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (1.671ns logic, 1.572ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  16.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.219ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.DQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X6Y38.C3       net (fanout=2)        0.602   seg/ctr/M_ctr_q[6]
    SLICE_X6Y38.COUT     Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[6]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y41.BMUX     Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X5Y39.B3       net (fanout=1)        0.847   seg/ctr/Result[17]
    SLICE_X5Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (1.682ns logic, 1.537ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  16.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.CQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y38.B3       net (fanout=2)        0.616   seg/ctr/M_ctr_q[5]
    SLICE_X6Y38.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y41.AMUX     Tcina                 0.210   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X5Y39.A4       net (fanout=1)        0.775   seg/ctr/Result[16]
    SLICE_X5Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (1.738ns logic, 1.479ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  16.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.197ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.DQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X6Y38.C3       net (fanout=2)        0.602   seg/ctr/M_ctr_q[6]
    SLICE_X6Y38.COUT     Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[6]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y40.B3       net (fanout=1)        0.986   seg/ctr/Result[12]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (1.524ns logic, 1.673ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  16.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.321 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y37.B3       net (fanout=2)        0.596   seg/ctr/M_ctr_q[1]
    SLICE_X6Y37.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y41.AMUX     Tcina                 0.210   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X5Y39.A4       net (fanout=1)        0.775   seg/ctr/Result[16]
    SLICE_X5Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (1.734ns logic, 1.462ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  16.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.CQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y38.B3       net (fanout=2)        0.616   seg/ctr/M_ctr_q[5]
    SLICE_X6Y38.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y40.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.726ns logic, 1.458ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  16.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.163ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y37.B3       net (fanout=2)        0.596   seg/ctr/M_ctr_q[1]
    SLICE_X6Y37.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y40.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.722ns logic, 1.441ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack:                  16.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.172ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X4Y38.C4       net (fanout=18)       0.568   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X4Y38.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (1.123ns logic, 2.049ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.153ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.321 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y37.A5       net (fanout=2)        0.390   seg/ctr/M_ctr_q[0]
    SLICE_X6Y37.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y41.BMUX     Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X5Y39.B3       net (fanout=1)        0.847   seg/ctr/Result[17]
    SLICE_X5Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.153ns (1.825ns logic, 1.328ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  16.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.160ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X4Y38.B2       net (fanout=18)       0.556   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X4Y38.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4_rstpot
                                                       seg/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (1.123ns logic, 2.037ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.132ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.322 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y38.B5       net (fanout=18)       0.494   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y38.CLK      Tas                   0.373   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1_rstpot
                                                       seg/ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (1.157ns logic, 1.975ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.131ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y37.A5       net (fanout=2)        0.390   seg/ctr/M_ctr_q[0]
    SLICE_X6Y37.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y40.B3       net (fanout=1)        0.986   seg/ctr/Result[12]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (1.667ns logic, 1.464ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack:                  16.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.127ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.322 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y38.A1       net (fanout=2)        1.481   seg/ctr/M_ctr_q[3]
    SLICE_X5Y38.A        Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y38.A5       net (fanout=18)       0.489   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y38.CLK      Tas                   0.373   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0_rstpot
                                                       seg/ctr/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (1.157ns logic, 1.970ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X5Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X5Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X5Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X7Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X7Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X7Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X7Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X7Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X7Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X7Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X7Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X7Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X7Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X7Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.752|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 516 paths, 0 nets, and 141 connections

Design statistics:
   Minimum period:   3.752ns{1}   (Maximum frequency: 266.525MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 17 19:21:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



