INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011StateMachineV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect011StateMachineV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect011StateMachineV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sources_1/imports/detect011versions/detect011withExpressions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect011Expressions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.srcs/sim_1/imports/detect011versions/detect011TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect011_test_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/detect011versions/detect011versions.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
