Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Shin, S., Tuck, J., Solihin, Y.","Hiding the long latency of persist barriers using speculative execution",2017,"Proceedings - International Symposium on Computer Architecture","Part F128643",,,"175","186",,,10.1145/3079856.3080240,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025608997&doi=10.1145%2f3079856.3080240&partnerID=40&md5=e720ab5e684254e97a76364b01161b09",Conference Paper,Scopus,2-s2.0-85025608997
"Awad, A., Wang, Y., Shands, D., Solihin, Y.","ObfusMem: A low-overhead access obfuscation for trusted memories",2017,"Proceedings - International Symposium on Computer Architecture","Part F128643",,,"107","119",,1,10.1145/3079856.3080230,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025611245&doi=10.1145%2f3079856.3080230&partnerID=40&md5=03de5446b9b4b48bbb332b640dda9532",Conference Paper,Scopus,2-s2.0-85025611245
"Shin, S., Kim, S., Solihin, Y.","Dense footprint cache: Capacity-efficient die-stacked DRAM last level cache",2016,"ACM International Conference Proceeding Series","03-06-October-2016",,,"191","203",,,10.1145/2989081.2989096,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995404427&doi=10.1145%2f2989081.2989096&partnerID=40&md5=89f282ac559e51fda9cddf46a7dce10b",Conference Paper,Scopus,2-s2.0-84995404427
"Wang, Y., Wang, R., Herdrich, A., Tsai, J., Solihin, Y.","CAF: Core to Core Communication Acceleration Framework",2016,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","11-15-September-2016",,,"351","362",,,10.1145/2967938.2967954,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84989291096&doi=10.1145%2f2967938.2967954&partnerID=40&md5=c56cf51a47e3615751805eaac0878050",Conference Paper,Scopus,2-s2.0-84989291096
"Awad, A., Blagodurov, S., Solihin, Y.","Write-aware management of NVM-based memory extensions",2016,"Proceedings of the International Conference on Supercomputing","01-03-June-2016",, a9,"","",,2,10.1145/2925426.2926284,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978512276&doi=10.1145%2f2925426.2926284&partnerID=40&md5=61628cb4d74dcd628a52b0a9aaea8d9f",Conference Paper,Scopus,2-s2.0-84978512276
"Awad, A., Manadhata, P., Haber, S., Solihin, Y., Horne, W.","Silent shredder: Zero-cost shredding for secure non-volatile main memory controllers",2016,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","02-06-April-2016",,,"263","276",,5,10.1145/2872362.2872377,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975292524&doi=10.1145%2f2872362.2872377&partnerID=40&md5=83965353041fd0db8a1ab3de51a1045a",Conference Paper,Scopus,2-s2.0-84975292524
"Wang, Y., Balakrishnan, G., Solihin, Y.","MeToo: Stochastic Modeling of Memory Traffic Timing Behavior",2016,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2016-March",, 7429328,"457","467",,1,10.1109/PACT.2015.36,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975478528&doi=10.1109%2fPACT.2015.36&partnerID=40&md5=aeb671f5c8001177f04347e74cab3a86",Conference Paper,Scopus,2-s2.0-84975478528
"Awad, A., Balakrishnan, G., Wang, Y., Solihin, Y.","Accurate cloning of the memory access behavior",2016,"IPSJ Transactions on System LSI Design Methodology","9",,,"49","60",,,10.2197/ipsjtsldm.9.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84992533398&doi=10.2197%2fipsjtsldm.9.49&partnerID=40&md5=3212ef1259180b3c69d9378fe5786cfc",Article,Scopus,2-s2.0-84992533398
"Balakrishnan, G., Solihin, Y.","MEMST: Cloning memory behavior using stochastic traces",2015,"ACM International Conference Proceeding Series","05-08-October-2015",,,"146","157",,,10.1145/2818950.2818971,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959352352&doi=10.1145%2f2818950.2818971&partnerID=40&md5=9d2baddcf8d1a6506db284479a15f359",Conference Paper,Scopus,2-s2.0-84959352352
"Wang, Y., Solihin, Y.","Emulating cache organizations on real hardware using performance cloning",2015,"ISPASS 2015 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 7095815,"298","307",,1,10.1109/ISPASS.2015.7095815,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937408440&doi=10.1109%2fISPASS.2015.7095815&partnerID=40&md5=26bbd431627c01c2bcb19b1f4fa5cb21",Conference Paper,Scopus,2-s2.0-84937408440
"Awad, A., Kettering, B., Solihin, Y.","Non-volatile memory host controller interface performance analysis in high-performance I/O systems",2015,"ISPASS 2015 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 7095793,"145","154",,2,10.1109/ISPASS.2015.7095793,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937460072&doi=10.1109%2fISPASS.2015.7095793&partnerID=40&md5=90e678cb9bee8e9098bf4a2d7d1a0a3f",Conference Paper,Scopus,2-s2.0-84937460072
"Awad, A., Solihin, Y.","STM: Cloning the spatial and temporal memory access behavior",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835935,"237","247",,9,10.1109/HPCA.2014.6835935,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904016028&doi=10.1109%2fHPCA.2014.6835935&partnerID=40&md5=38f38df4a05629614aed0000ed9e8b95",Conference Paper,Scopus,2-s2.0-84904016028
"Tiwari, D., Solihin, Y.","MapReuse: Reusing computation in an in-memory mapreduce system",2014,"Proceedings of the International Parallel and Distributed Processing Symposium, IPDPS",,, 6877242,"61","71",,4,10.1109/IPDPS.2014.18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906655505&doi=10.1109%2fIPDPS.2014.18&partnerID=40&md5=be4757f49fbae9d85b1de481ff68ac24",Conference Paper,Scopus,2-s2.0-84906655505
"Samih, A., Wang, R., Maciocco, C., Kharbutli, M., Yan, S.","Collaborative memories in clusters: Opportunities and challenges",2014,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","8360",,,"17","41",,,10.1007/978-3-642-54212-1_2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958546380&doi=10.1007%2f978-3-642-54212-1_2&partnerID=40&md5=b9ae85f83fb7ac68b9643396c73a858b",Article,Scopus,2-s2.0-84958546380
"Wang, Y., Solihin, Y.","XAMP: An eXtensible Analytical Model Platform",2013,"ISPASS 2013 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 6557142,"13","23",,,10.1109/ISPASS.2013.6557142,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881434882&doi=10.1109%2fISPASS.2013.6557142&partnerID=40&md5=5ebb28c9e2899fbb5be2f9cd327f11dc",Conference Paper,Scopus,2-s2.0-84881434882
"Samih, A., Jiang, X., Han, L., Solihin, Y.","Flexible capacity partitioning in many-core tiled CMPs",2013,"Proceedings - 13th IEEE/ACM International Symposium on Cluster, Cloud, and Grid Computing, CCGrid 2013",,, 6546130,"490","497",,1,10.1109/CCGrid.2013.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881298051&doi=10.1109%2fCCGrid.2013.16&partnerID=40&md5=8bd68e50362950ab8e171482be89c495",Conference Paper,Scopus,2-s2.0-84881298051
"Samih, A., Wang, R., Krishna, A., Maciocco, C., Tai, C., Solihin, Y.","Energy-efficient interconnect via Router Parking",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522345,"508","519",,34,10.1109/HPCA.2013.6522345,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880323539&doi=10.1109%2fHPCA.2013.6522345&partnerID=40&md5=5e5f7b030db574d422b8d5528aeb60ef",Conference Paper,Scopus,2-s2.0-84880323539
"Tiwari, D., Solihin, Y.","Modeling and analyzing key performance factors of shared memory MapReduce",2012,"Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium, IPDPS 2012",,, 6267932,"1306","1317",,4,10.1109/IPDPS.2012.119,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866869155&doi=10.1109%2fIPDPS.2012.119&partnerID=40&md5=4170103d531a1b4d730cefd4c77264db",Conference Paper,Scopus,2-s2.0-84866869155
"Samih, A., Wang, R., Maciocco, C., Tai, T.-Y.C., Duan, R., Duan, J., Yan, S.","Evaluating dynamics and bottlenecks of memory collaboration in cluster systems",2012,"Proceedings - 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, CCGrid 2012",,, 6217411,"107","114",,1,10.1109/CCGrid.2012.59,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863676149&doi=10.1109%2fCCGrid.2012.59&partnerID=40&md5=1896d363668d1984829e6a6310efb29b",Conference Paper,Scopus,2-s2.0-84863676149
"Tiwari, D., Solihin, Y.","Architectural characterization and similarity analysis of sunspider and Google's V8 Javascript benchmarks",2012,"ISPASS 2012 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 6189228,"221","232",,9,10.1109/ISPASS.2012.6189228,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862082189&doi=10.1109%2fISPASS.2012.6189228&partnerID=40&md5=ea4aa0f42beaaf54bc0d88e558dca652",Conference Paper,Scopus,2-s2.0-84862082189
"Krishna, A., Samih, A., Solihin, Y.","Data sharing in multi-threaded applications and its impact on chip design",2012,"ISPASS 2012 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 6189219,"125","134",,10,10.1109/ISPASS.2012.6189219,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862097628&doi=10.1109%2fISPASS.2012.6189219&partnerID=40&md5=d4b872be7674478b6801c5eb26f4503e",Conference Paper,Scopus,2-s2.0-84862097628
"Balakrishnan, G., Solihin, Y.","WEST: Cloning data cache behavior using stochastic traces",2012,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6169042,"387","398",,11,10.1109/HPCA.2012.6169042,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860323202&doi=10.1109%2fHPCA.2012.6169042&partnerID=40&md5=e9034ceca98e92354b7273fbaffaf434",Conference Paper,Scopus,2-s2.0-84860323202
"Samih, A., Wang, R., Maciocco, C., Tai, T.-Y.C., Solihin, Y.","A collaborative memory system for high-performance and cost-effective clustered architectures",2011,"ACM International Conference Proceeding Series",,,,"4","12",,3,10.1145/2377978.2377979,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867798466&doi=10.1145%2f2377978.2377979&partnerID=40&md5=4de47594cf85c58dbc072373854fb860",Conference Paper,Scopus,2-s2.0-84867798466
"Samih, A., Solihin, Y., Krishna, A.","Evaluating placement policies for managing capacity sharing in CMP architectures with private caches",2011,"Transactions on Architecture and Code Optimization","8","3", 15,"","",,7,10.1145/2019608.2019614,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80455129772&doi=10.1145%2f2019608.2019614&partnerID=40&md5=83aa2eb283ec6c1dcb4818bf474c542f",Article,Scopus,2-s2.0-80455129772
"Chhabray, S., Solihin, Y.","I-NVMM: A secure non-volatile main memory system with incremental encryption",2011,"Proceedings - International Symposium on Computer Architecture",,,,"177","188",,47,10.1145/2000064.2000086,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052538089&doi=10.1145%2f2000064.2000086&partnerID=40&md5=8d74c4a713768b9dde83414b457b7ba8",Conference Paper,Scopus,2-s2.0-80052538089
"Liu, F., Solihin, Y.","Studying the impact of hardware prefetching and bandwidth partitioning in Chip-MultiProcessors",2011,"Performance Evaluation Review","39","1 SPEC. ISSUE",,"37","48",,12,10.1145/2007116.2007121,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960188403&doi=10.1145%2f2007116.2007121&partnerID=40&md5=5964bc33830d74e2c85a2b46341d7e84",Conference Paper,Scopus,2-s2.0-79960188403
"Chhabra, S., Rogers, B., Solihin, Y., Prvulovic, M.","SecureME: A hardware-software approach to full system security",2011,"Proceedings of the International Conference on Supercomputing",,,,"108","119",,37,10.1145/1995896.1995914,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959617325&doi=10.1145%2f1995896.1995914&partnerID=40&md5=447058688114c63e63a825671a231c84",Conference Paper,Scopus,2-s2.0-79959617325
"Jiang, X., Solihin, Y.","Architectural framework for supporting operating system survivability",2011,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5749751,"456","465",,4,10.1109/HPCA.2011.5749751,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955886699&doi=10.1109%2fHPCA.2011.5749751&partnerID=40&md5=dbe8b21ad3c0dc4e225e522d5f1ccf4f",Conference Paper,Scopus,2-s2.0-79955886699
"Lee, S., Tiwari, D., Solihin, Y., Tuck, J.","HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor",2011,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5749720,"99","110",,6,10.1109/HPCA.2011.5749720,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955913755&doi=10.1109%2fHPCA.2011.5749720&partnerID=40&md5=b40154e1338e5a9329bb08f8fd06a6f1",Conference Paper,Scopus,2-s2.0-79955913755
"Jiang, X., Madan, N., Zhao, L., Upton, M., Iyer, R., Makineni, S., Newell, D., Solihin, Y., Balasubramonian, R.","CHOP: Integrating DRAM caches for CMP server platforms",2011,"IEEE Micro","31","1", 5661754,"99","108",,15,10.1109/MM.2010.100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951840672&doi=10.1109%2fMM.2010.100&partnerID=40&md5=4c4cc5df53bb1a58566bf5d0dc098114",Article,Scopus,2-s2.0-79951840672
"Chhabra, S., Solihin, Y.","Green secure processors: Towards power-efficient secure processor design",2010,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6340","PART 1",,"329","351",,,10.1007/978-3-642-17499-5_13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650667385&doi=10.1007%2f978-3-642-17499-5_13&partnerID=40&md5=ed115ba9ab8f7e44d8d84e233d0adc4c",Article,Scopus,2-s2.0-78650667385
"Liu, F., Solihin, Y.","Understanding the behavior and implications of context switch misses",2010,"Transactions on Architecture and Code Optimization","7","4", 21,"","",,8,10.1145/1880043.1880048,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78651386402&doi=10.1145%2f1880043.1880048&partnerID=40&md5=c8a0070443e51241bb0228028e5be287",Article,Scopus,2-s2.0-78651386402
"Guo, F., Solihin, Y., Zhao, L., Iyer, R.","Quality of Service shared cache management in chip multiprocessor architecture",2010,"Transactions on Architecture and Code Optimization","7","3", 14,"","",,4,10.1145/1880037.1880039,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78651391009&doi=10.1145%2f1880037.1880039&partnerID=40&md5=ee78982c57184cc493d2388ecfec9c1c",Article,Scopus,2-s2.0-78651391009
"Tiwari, D., Lee, S., Tuck, J., Solihin, Y.","MMT: Exploiting fine-grained parallelism in dynamic memory management",2010,"Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2010",,, 5470428,"","",,12,10.1109/IPDPS.2010.5470428,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953986423&doi=10.1109%2fIPDPS.2010.5470428&partnerID=40&md5=408af18600032753ff89d7abb147d1f5",Conference Paper,Scopus,2-s2.0-77953986423
"Liu, F., Jiang, X., Solihin, Y.","Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance",2010,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5416655,"","",,53,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952569781&partnerID=40&md5=279a151f17cf954840cac0685939568f",Conference Paper,Scopus,2-s2.0-77952569781
"Jiang, X., Madan, N., Zhao, L., Upton, M., Iyer, R., Makineni, S., Newell, D., Solihin, Y., Balasubramonian, R.","CHOP: Adaptive filter-based DRAM caching for CMP server platforms",2010,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5416642,"","",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952556352&partnerID=40&md5=81a516203fc50620be93db18730a45a5",Conference Paper,Scopus,2-s2.0-77952556352
"Chhabra, S., Solihin, Y., Lal, R., Hoekstra, M.","An analysis of secure processor architectures",2010,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5890 LNCS",,,"101","121",,5,10.1007/978-3-642-11389-5_6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951986544&doi=10.1007%2f978-3-642-11389-5_6&partnerID=40&md5=517969274de500e64b344262d3b26b23",Conference Paper,Scopus,2-s2.0-77951986544
"Tiwari, D., Lee, S., Tuck, J., Solihin, Y.","Memory management thread for heap allocation intensive sequential applications",2009,"ACM International Conference Proceeding Series",,,,"35","42",,3,10.1145/1621960.1621967,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74549189505&doi=10.1145%2f1621960.1621967&partnerID=40&md5=45318500eda386703555a190d9c00986",Conference Paper,Scopus,2-s2.0-74549189505
"Chhabra, S., Rogers, B., Solihin, Y.","Shieldstrap: Making secure processors truly secure",2009,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 5413140,"289","296",,6,10.1109/ICCD.2009.5413140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950972215&doi=10.1109%2fICCD.2009.5413140&partnerID=40&md5=8bacd95b527001a2bb696bce6c920bae",Conference Paper,Scopus,2-s2.0-77950972215
"Rogers, B., Krishna, A., Bell, G., Vu, K., Jiang, X., Solihin, Y.","Scaling the bandwidth wall: Challenges in and avenues for CMP scaling",2009,"Proceedings - International Symposium on Computer Architecture",,,,"371","382",,140,10.1145/1555754.1555801,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450285524&doi=10.1145%2f1555754.1555801&partnerID=40&md5=19aef79acec88078090f9266cb6a444d",Conference Paper,Scopus,2-s2.0-70450285524
"Jiang, X., Solihin, Y., Zhao, L., Iyer, R.","Architecture support for improving bulk memory copying and initialization performance",2009,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 5260536,"169","180",,12,10.1109/PACT.2009.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449658281&doi=10.1109%2fPACT.2009.31&partnerID=40&md5=b69d6772ec44939e64245f3cd3e8eebd",Conference Paper,Scopus,2-s2.0-70449658281
"Lee, J., Jung, C., Lim, D., Solihin, Y.","Prefetching with helper threads for loosely coupled multiprocessor systems",2009,"IEEE Transactions on Parallel and Distributed Systems","20","9",,"1309","1324",,20,10.1109/TPDS.2008.224,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-68849120952&doi=10.1109%2fTPDS.2008.224&partnerID=40&md5=8ce6aa6f211ef1ff563b34e60b4aa7bb",Article,Scopus,2-s2.0-68849120952
"Venkataramani, G., Doudalis, I., Solihin, Y., Prvulovic, M.","MemTracker: An accelerator for memory debugging and monitoring",2009,"Transactions on Architecture and Code Optimization","6","2", 5,"","",,4,10.1145/1543753.1543754,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-68549125205&doi=10.1145%2f1543753.1543754&partnerID=40&md5=00701c4718f9dbae0ab2bf42e39b947c",Article,Scopus,2-s2.0-68549125205
"Conte, T., Solihin, Y.","Message from the general chairs",2009,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4798228,"","",,,10.1109/HPCA.2009.4798228,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64949123304&doi=10.1109%2fHPCA.2009.4798228&partnerID=40&md5=73bd2ee96a470e144d90e8b5f35cf58b",Editorial,Scopus,2-s2.0-64949123304
"Chhabra, S., Rogers, B., Solihin, Y., Prvulovic, M.","Making secure processors OS- and performance-friendly",2009,"Transactions on Architecture and Code Optimization","5","4", 16,"","",,9,10.1145/1498690.1498691,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66149091931&doi=10.1145%2f1498690.1498691&partnerID=40&md5=4ef5ee328f44777366235483535fbb1d",Article,Scopus,2-s2.0-66149091931
"Venkataramani, G., Doudalis, I., Solihin, Y., Prvulovic, M.","FlexiTaint: A programmable accelerator for dynamic taint propagation",2008,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4658637,"173","184",,74,10.1109/HPCA.2008.4658637,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57749197593&doi=10.1109%2fHPCA.2008.4658637&partnerID=40&md5=579c901130436220605893c6a7d93182",Conference Paper,Scopus,2-s2.0-57749197593
"Rogers, B., Yan, C., Chhabra, S., Prvulovic, M., Solihin, Y.","Single-level integrity and confidentiality protection for distributed shared memory multiprocessors",2008,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4658636,"161","172",,19,10.1109/HPCA.2008.4658636,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57749173424&doi=10.1109%2fHPCA.2008.4658636&partnerID=40&md5=dad373ee4e21dbf6a3d50d6ad142a2e7",Conference Paper,Scopus,2-s2.0-57749173424
"Liu, F., Guo, F., Solihin, Y., Kim, S., Eker, A.","Characterizing and modeling the behavior of context switch misses",2008,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"99","101",,27,10.1145/1454115.1454130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63549130253&doi=10.1145%2f1454115.1454130&partnerID=40&md5=ef87fdd9fff15c0cee85ae664959e7d0",Conference Paper,Scopus,2-s2.0-63549130253
"Kharbutli, M., Solihin, Y.","Counter-based cache replacement and bypassing algorithms",2008,"IEEE Transactions on Computers","57","4",,"433","447",,116,10.1109/TC.2007.70816,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41149104074&doi=10.1109%2fTC.2007.70816&partnerID=40&md5=154e72a98f6f6aaa81edf61a2696f6d1",Article,Scopus,2-s2.0-41149104074
"Kim, S., Liu, F., Solihin, Y., Iyer, R., Zhao, L., Cohen, W.","Accelerating full-system simulation through characterizing and predicting operating system performance",2007,"ISPASS 2007: IEEE International Symposium on Performance Analysis of Systems and Software",,, 4211017,"1","11",,1,10.1109/ISPASS.2007.363731,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949002739&doi=10.1109%2fISPASS.2007.363731&partnerID=40&md5=033a4f4318fc48930911d7a21892be2a",Conference Paper,Scopus,2-s2.0-36949002739
"Rogers, B., Chhabra, S., Solihin, Y., Prvulovic, M.","Using address independent seed encryption and bonsai merkle trees to make secure processors OS-and performance-friendly",2007,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4408255,"183","194",,73,10.1109/MICRO.2007.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349124111&doi=10.1109%2fMICRO.2007.16&partnerID=40&md5=438d10dc9bf62bd052b8d96ebe53af0c",Conference Paper,Scopus,2-s2.0-47349124111
"Guo, F., Solihin, Y., Zhao, L., Iyer, R.","A framework for providing quality of service in chip multi-processors",2007,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4408267,"343","355",,75,10.1109/MICRO.2007.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349085427&doi=10.1109%2fMICRO.2007.17&partnerID=40&md5=456b4cbf08b5239dc1fc3ce3584eabd5",Conference Paper,Scopus,2-s2.0-47349085427
"Iyer, R., Zhao, L., Guo, F., Illikkal, R., Makineni, S., Newell, D., Solihin, Y., Hsu, L., Reinhardt, S.","QoS policies and architecture for cache/memory in CMP platforms",2007,"Performance Evaluation Review","35","1",,"25","36",,61,10.1145/1269899.1254886,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36349002905&doi=10.1145%2f1269899.1254886&partnerID=40&md5=89d9877f8c0c58a9bede9e7617c5e5ab",Conference Paper,Scopus,2-s2.0-36349002905
"Solihin, Y., Guo, F., Kim, S., Liu, F.","Supporting quality of service in high-performance servers",2007,"Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM",,, 4228236,"","",,,10.1109/IPDPS.2007.370508,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548758986&doi=10.1109%2fIPDPS.2007.370508&partnerID=40&md5=658023a2c2250d910f6bb7371a3fe39c",Conference Paper,Scopus,2-s2.0-34548758986
"Gambhir, M., Gehringer, E.F., Solihin, Y.","Animations of important concepts in parallel computer architecture",2007,"Proceedings of the 2007 Workshop on Computer Architecture Education, WCAE'07",,,,"23","29",,2,10.1145/1275633.1275638,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548127761&doi=10.1145%2f1275633.1275638&partnerID=40&md5=6fbc5cfed8731ed3c91239f881117421",Conference Paper,Scopus,2-s2.0-34548127761
"Venkataramani, G., Roemer, B., Solihin, Y., Prvulovic, M.","MemTracker: Efficient and programmable support for memory access monitoring and debugging",2007,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4147668,"273","284",,66,10.1109/HPCA.2007.346205,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547674949&doi=10.1109%2fHPCA.2007.346205&partnerID=40&md5=44af753d7869ae07fa158875947ab031",Conference Paper,Scopus,2-s2.0-34547674949
"Rogers, B., Prvulovic, M., Solihin, Y.","Efficient data protection for distributed shared memory multiprocessors",2006,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2006",,,"84","94",,30,10.1145/1152154.1152170,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247118899&doi=10.1145%2f1152154.1152170&partnerID=40&md5=230f6d4cec6ccc721d71ed0866ca30d5",Conference Paper,Scopus,2-s2.0-34247118899
"Jung, C., Lim, D., Lee, J., Solihin, Y.","Helper thread prefetching for loosely-coupled multiprocessor systems",2006,"20th International Parallel and Distributed Processing Symposium, IPDPS 2006","2006",, 1639375,"","",,14,10.1109/IPDPS.2006.1639375,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847158857&doi=10.1109%2fIPDPS.2006.1639375&partnerID=40&md5=ba44253c1ccc57b60fc8d246c9c29a77",Conference Paper,Scopus,2-s2.0-33847158857
"Yan, C., Rogers, B., Englender, D., Solihin, Y., Prvulovic, M.","Improving cost, performance, and security of memory encryption and authentication",2006,"Proceedings - International Symposium on Computer Architecture","2006",, 1635951,"179","190",,83,10.1109/ISCA.2006.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845900936&doi=10.1109%2fISCA.2006.22&partnerID=40&md5=74adde9bb5bcd4cf859382d26af898d3",Conference Paper,Scopus,2-s2.0-33845900936
"Kharbutli, M., Jiang, X., Solihin, Y., Venkataramani, G., Prvulovic, M.","Comprehensively and efficiently protecting the heap",2006,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"207","218",,24,10.1145/1168857.1168884,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547520411&doi=10.1145%2f1168857.1168884&partnerID=40&md5=6011d0fb643a87ed838790f7f5032692",Conference Paper,Scopus,2-s2.0-34547520411
"Kharbutli, M., Xiaowei, J., Solihin, Y., Venkataramani, G., Prvulovic, M.","Comprehensively and efficiently protecting the heap",2006,"ACM SIGPLAN Notices","41","11",,"207","218",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846548478&partnerID=40&md5=a1268d313afc36a2544733ba7b987249",Conference Paper,Scopus,2-s2.0-33846548478
"Guo, F., Solihin, Y.","An analytical model for cache replacement policy performance",2006,"Performance Evaluation Review","34","1",,"228","239",,27,10.1145/1140103.1140304,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750363816&doi=10.1145%2f1140103.1140304&partnerID=40&md5=dda06020bbbc915a5ac259acfa22109b",Conference Paper,Scopus,2-s2.0-33750363816
"Shetty, R., Kharbutli, M., Solihin, Y., Prvulovic, M.","HeapMon: A helper-thread approach to programmable, automatic and low-overhead memory bug detection",2006,"IBM Journal of Research and Development","50","2-3",,"261","275",,36,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646068753&partnerID=40&md5=c6828944e3b91edd5f5ea8cec4e6a659",Article,Scopus,2-s2.0-33646068753
"Chandra, D., Guo, F., Kim, S., Solihin, Y.","Predicting inter-thread cache contention on a chip multi-processor architecture",2005,"Proceedings - International Symposium on High-Performance Computer Architecture",,,,"340","351",,320,10.1109/HPCA.2005.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21244474546&doi=10.1109%2fHPCA.2005.27&partnerID=40&md5=4afd641fed527d91bf2cd4021090f908",Conference Paper,Scopus,2-s2.0-21244474546
"Kharbutli, M., Solihin, Y.","Counter-based cache replacement algorithms",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524130,"61","68",,15,10.1109/ICCD.2005.41,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748558760&doi=10.1109%2fICCD.2005.41&partnerID=40&md5=db3d6cb9ee2a5e4f115a0b7becaeb453",Conference Paper,Scopus,2-s2.0-33748558760
"Solihin, Y., Guo, F., Kim, S.","Predicting cache space contention in utility computing servers",2005,"Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005","2005",, 1420142,"","",,2,10.1109/IPDPS.2005.354,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746292710&doi=10.1109%2fIPDPS.2005.354&partnerID=40&md5=5ad58445261376d06490f4f7e05e9721",Conference Paper,Scopus,2-s2.0-33746292710
"Kharbutli, M., Solihin, Y., Lee, J.","Eliminating conflict misses using prime number-based cache indexing",2005,"IEEE Transactions on Computers","54","5",,"573","586",,11,10.1109/TC.2005.79,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344391929&doi=10.1109%2fTC.2005.79&partnerID=40&md5=19067b96a954189ed3d283c849532162",Article,Scopus,2-s2.0-20344391929
"Kim, S., Chandra, D., Solihin, Y.","Fair cache sharing and partitioning in a chip multiprocessor architecture",2004,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"111","122",,351,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10444238444&partnerID=40&md5=40cb2939effab2a2fbb52e52db3ecddc",Conference Paper,Scopus,2-s2.0-10444238444
"Kharbutli, M., Irwin, K., Solihin, Y., Lee, J.","Using prime numbers for cache indexing to eliminate conflict misses",2004,"IEEE High-Performance Computer Architecture Symposium Proceedings","10",,,"288","299",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342640788&partnerID=40&md5=3b57c47a71814b3b0d110a160d3bca44",Conference Paper,Scopus,2-s2.0-2342640788
"Solihin, Y., Lee, J., Torrellas, J.","Correlation prefetching with a user-level memory thread",2003,"IEEE Transactions on Parallel and Distributed Systems","14","6",,"563","580",,17,10.1109/TPDS.2003.1206504,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042850375&doi=10.1109%2fTPDS.2003.1206504&partnerID=40&md5=21b053c8a93feb5659f1262b2f723fd7",Article,Scopus,2-s2.0-0042850375
"Solihin, Y., Lee, J., Torrellas, J.","Using a user-level memory thread for correlation prefetching",2002,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"171","182",,66,10.1109/ISCA.2002.1003576,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036296856&doi=10.1109%2fISCA.2002.1003576&partnerID=40&md5=5138b2a1906f36a94f51596ec69d27da",Article,Scopus,2-s2.0-0036296856
"Lee, Jaejin, Solihin, Yan, Torrellas, Josep","Automatically mapping code on an intelligent memory architecture",2001,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"121","132",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034818341&partnerID=40&md5=3865854fcc54a0f4d097aef137aecd77",Conference Paper,Scopus,2-s2.0-0034818341
"Solihin, Y., Lee, J., Torrellas, J.","Adaptively mapping code in an intelligent memory architecture",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2107",,,"71","84",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945894465&partnerID=40&md5=094b78dc5b7402f23ca984e72e98706b",Conference Paper,Scopus,2-s2.0-84945894465
"Solihin, Y., Lee, J., Torrellas, J.","Automatic code mapping on an intelligent memory architecture",2001,"IEEE Transactions on Computers","50","11",,"1248","1266",,17,10.1109/12.966498,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035511092&doi=10.1109%2f12.966498&partnerID=40&md5=81242493381daaee8152c6abe06f9db3",Article,Scopus,2-s2.0-0035511092
"Solihin, Y., Cameron, K.W., Luo, Y., Lavenier, D., Gokhale, M.","Mutable Functional Units: Initial Results",2001,"Proceedings - 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2001",,, 1420933,"283","284",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963983896&partnerID=40&md5=277f8cd42d7b2f031d8b5e1bd98b0f63",Conference Paper,Scopus,2-s2.0-84963983896
"Solihin, Y., Cameron, K.W., Luo, Y., Lavenier, D., Gokhale, M.","Mutable functional units and their applications on microprocessors",2001,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 36,"234","239",,2,10.1109/ICCD.2001.955034,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035183403&doi=10.1109%2fICCD.2001.955034&partnerID=40&md5=e46ef9007cecc565e9c8e8f20fa6674d",Article,Scopus,2-s2.0-0035183403
"Solihin, Y., Leedham, C.G.","Integral ratio: A new class of global thresholding techniques for handwriting images",1999,"IEEE Transactions on Pattern Analysis and Machine Intelligence","21","8",,"761","768",,73,10.1109/34.784289,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032669051&doi=10.1109%2f34.784289&partnerID=40&md5=bf9b88c4ed2996f52cf1b567e3b22496",Article,Scopus,2-s2.0-0032669051
"Solihin, Yan, Leedham, Graham","Mathematical properties of the native integral ratio: Handwriting and text extraction technique",1997,"Proceedings of the International Conference on Document Analysis and Recognition, ICDAR","2",,,"1102","1106",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030709091&partnerID=40&md5=98e387b5ceb29a36ba63ee2d1d26465c",Conference Paper,Scopus,2-s2.0-0030709091
"Sagar, V.K., Chong, S.W., Leedham, C.G., Solihin, Y.","Slant manipulation and character segmentation for forensic document examination",1996,"IEEE Region 10 Annual International Conference, Proceedings/TENCON","2",,,"933","938",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030315403&partnerID=40&md5=19ba3264f13b5a430266d1dbc2412253",Conference Paper,Scopus,2-s2.0-0030315403
"Solihin, Yan, Leedham, C.G., Sagar, V.K.","Fuzzy based handwriting extraction technique for handwritten document preprocessing",1996,"IEEE Region 10 Annual International Conference, Proceedings/TENCON","2",,,"927","932",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030315012&partnerID=40&md5=c2a670fdb42fab39e966b52c84bdfd56",Conference Paper,Scopus,2-s2.0-0030315012
