

================================================================
== Vitis HLS Report for 'fft1D_512_Pipeline_loop6_twiddles'
================================================================
* Date:           Thu May 29 21:12:25 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.054 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7647|     7647|  61.176 us|  61.176 us|  7647|  7647|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop6_twiddles  |     7645|     7645|        47|         17|          1|   448|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 17, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.05>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 50 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tid = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 51 'alloca' 'tid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 52 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten6"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 54 'store' 'store_ln115' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 1, i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 55 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc.i166"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.i166.split"   --->   Operation 57 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i9 %indvar_flatten6" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 58 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.71ns)   --->   "%icmp_ln250 = icmp_eq  i9 %indvar_flatten6_load, i9 448" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 59 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.71ns)   --->   "%add_ln250 = add i9 %indvar_flatten6_load, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 60 'add' 'add_ln250' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250, void %twiddles8.exit167, void %for.inc1230.preheader.exitStub" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 61 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 62 'load' 'j_load' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tid_load = load i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 63 'load' 'tid_load' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.70ns)   --->   "%icmp_ln28 = icmp_eq  i4 %j_load, i4 8" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 64 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln250)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%or_ln115 = or i1 %icmp_ln28, i1 %first_iter_1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 65 'or' 'or_ln115' <Predicate = (!icmp_ln250)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.35ns)   --->   "%select_ln115 = select i1 %icmp_ln28, i4 1, i4 %j_load" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 66 'select' 'select_ln115' <Predicate = (!icmp_ln250)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln250_1 = add i7 %tid_load, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 67 'add' 'add_ln250_1' <Predicate = (!icmp_ln250)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.30ns)   --->   "%select_ln250 = select i1 %icmp_ln28, i7 %add_ln250_1, i7 %tid_load" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 68 'select' 'select_ln250' <Predicate = (!icmp_ln250)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i7 %select_ln250" [data/benchmarks/trans_fft/transposed_fft.c:252]   --->   Operation 69 'trunc' 'trunc_ln252' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln252, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:252]   --->   Operation 70 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln253 = or i9 %shl_ln5, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:253]   --->   Operation 71 'or' 'or_ln253' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i9 %or_ln253" [data/benchmarks/trans_fft/transposed_fft.c:253]   --->   Operation 72 'zext' 'zext_ln253' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%DATA_x_addr_1 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln253" [data/benchmarks/trans_fft/transposed_fft.c:253]   --->   Operation 73 'getelementptr' 'DATA_x_addr_1' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.20ns)   --->   "%c0_x_1 = load i9 %DATA_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:253]   --->   Operation 74 'load' 'c0_x_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln255 = or i9 %shl_ln5, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:255]   --->   Operation 75 'or' 'or_ln255' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i9 %or_ln255" [data/benchmarks/trans_fft/transposed_fft.c:255]   --->   Operation 76 'zext' 'zext_ln255' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%DATA_x_addr_3 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln255" [data/benchmarks/trans_fft/transposed_fft.c:255]   --->   Operation 77 'getelementptr' 'DATA_x_addr_3' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (1.20ns)   --->   "%c0_x_3 = load i9 %DATA_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:255]   --->   Operation 78 'load' 'c0_x_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%DATA_y_addr_1 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln253" [data/benchmarks/trans_fft/transposed_fft.c:262]   --->   Operation 79 'getelementptr' 'DATA_y_addr_1' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.20ns)   --->   "%c0_y_1 = load i9 %DATA_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:262]   --->   Operation 80 'load' 'c0_y_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%DATA_y_addr_3 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln255" [data/benchmarks/trans_fft/transposed_fft.c:264]   --->   Operation 81 'getelementptr' 'DATA_y_addr_3' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.20ns)   --->   "%c0_y_3 = load i9 %DATA_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:264]   --->   Operation 82 'load' 'c0_y_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %or_ln115, void %for.inc.i166.split, void %for.first.iter.for.inc.i166" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 83 'br' 'br_ln28' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%hi_3 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln250, i32 3, i32 5" [data/benchmarks/trans_fft/transposed_fft.c:274]   --->   Operation 84 'partselect' 'hi_3' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i3 %hi_3" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 85 'zext' 'zext_ln115' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (4.65ns)   --->   "%conv2_i1 = sitodp i32 %zext_ln115" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 86 'sitodp' 'conv2_i1' <Predicate = (!icmp_ln250)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %select_ln115" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 87 'zext' 'zext_ln28' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%twiddles8_reversed8_addr = getelementptr i32 %twiddles8_reversed8, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 88 'getelementptr' 'twiddles8_reversed8_addr' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 89 'load' 'twiddles8_reversed8_load' <Predicate = (!icmp_ln250)> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_x_addr_8 = getelementptr i64 %data_x, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 90 'getelementptr' 'data_x_addr_8' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_y_addr_8 = getelementptr i64 %data_y, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 91 'getelementptr' 'data_y_addr_8' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln250 = store i9 %add_ln250, i9 %indvar_flatten6" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 92 'store' 'store_ln250' <Predicate = (!icmp_ln250)> <Delay = 0.38>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %select_ln250, i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 93 'store' 'store_ln115' <Predicate = (!icmp_ln250)> <Delay = 0.38>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.i166" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 94 'br' 'br_ln28' <Predicate = (!icmp_ln250)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.35>
ST_2 : Operation 95 [1/2] (1.20ns)   --->   "%c0_x_1 = load i9 %DATA_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:253]   --->   Operation 95 'load' 'c0_x_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 96 [1/2] (1.20ns)   --->   "%c0_x_3 = load i9 %DATA_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:255]   --->   Operation 96 'load' 'c0_x_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln257 = or i9 %shl_ln5, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:257]   --->   Operation 97 'or' 'or_ln257' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i9 %or_ln257" [data/benchmarks/trans_fft/transposed_fft.c:257]   --->   Operation 98 'zext' 'zext_ln257' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%DATA_x_addr_5 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln257" [data/benchmarks/trans_fft/transposed_fft.c:257]   --->   Operation 99 'getelementptr' 'DATA_x_addr_5' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (1.20ns)   --->   "%DATA_x_load_1 = load i9 %DATA_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:257]   --->   Operation 100 'load' 'DATA_x_load_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln259 = or i9 %shl_ln5, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:259]   --->   Operation 101 'or' 'or_ln259' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i9 %or_ln259" [data/benchmarks/trans_fft/transposed_fft.c:259]   --->   Operation 102 'zext' 'zext_ln259' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%DATA_x_addr_7 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln259" [data/benchmarks/trans_fft/transposed_fft.c:259]   --->   Operation 103 'getelementptr' 'DATA_x_addr_7' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (1.20ns)   --->   "%DATA_x_load_3 = load i9 %DATA_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:259]   --->   Operation 104 'load' 'DATA_x_load_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 105 [1/2] (1.20ns)   --->   "%c0_y_1 = load i9 %DATA_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:262]   --->   Operation 105 'load' 'c0_y_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 106 [1/2] (1.20ns)   --->   "%c0_y_3 = load i9 %DATA_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:264]   --->   Operation 106 'load' 'c0_y_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%DATA_y_addr_5 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln257" [data/benchmarks/trans_fft/transposed_fft.c:266]   --->   Operation 107 'getelementptr' 'DATA_y_addr_5' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (1.20ns)   --->   "%DATA_y_load_1 = load i9 %DATA_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:266]   --->   Operation 108 'load' 'DATA_y_load_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%DATA_y_addr_7 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln259" [data/benchmarks/trans_fft/transposed_fft.c:268]   --->   Operation 109 'getelementptr' 'DATA_y_addr_7' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (1.20ns)   --->   "%DATA_y_load_3 = load i9 %DATA_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:268]   --->   Operation 110 'load' 'DATA_y_load_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 111 [1/2] (4.65ns)   --->   "%conv2_i1 = sitodp i32 %zext_ln115" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 111 'sitodp' 'conv2_i1' <Predicate = (!icmp_ln250)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 112 [1/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 112 'load' 'twiddles8_reversed8_load' <Predicate = (!icmp_ln250)> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_2 : Operation 113 [2/2] (4.65ns)   --->   "%conv_i1 = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 113 'sitodp' 'conv_i1' <Predicate = (!icmp_ln250)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.53>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln254 = or i9 %shl_ln5, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:254]   --->   Operation 114 'or' 'or_ln254' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i9 %or_ln254" [data/benchmarks/trans_fft/transposed_fft.c:254]   --->   Operation 115 'zext' 'zext_ln254' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%DATA_x_addr_2 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln254" [data/benchmarks/trans_fft/transposed_fft.c:254]   --->   Operation 116 'getelementptr' 'DATA_x_addr_2' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (1.20ns)   --->   "%c0_x_2 = load i9 %DATA_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:254]   --->   Operation 117 'load' 'c0_x_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 118 [1/2] (1.20ns)   --->   "%DATA_x_load_1 = load i9 %DATA_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:257]   --->   Operation 118 'load' 'DATA_x_load_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln258 = or i9 %shl_ln5, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:258]   --->   Operation 119 'or' 'or_ln258' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i9 %or_ln258" [data/benchmarks/trans_fft/transposed_fft.c:258]   --->   Operation 120 'zext' 'zext_ln258' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%DATA_x_addr_6 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln258" [data/benchmarks/trans_fft/transposed_fft.c:258]   --->   Operation 121 'getelementptr' 'DATA_x_addr_6' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 122 [2/2] (1.20ns)   --->   "%DATA_x_load_2 = load i9 %DATA_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:258]   --->   Operation 122 'load' 'DATA_x_load_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 123 [1/2] (1.20ns)   --->   "%DATA_x_load_3 = load i9 %DATA_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:259]   --->   Operation 123 'load' 'DATA_x_load_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%DATA_y_addr_2 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln254" [data/benchmarks/trans_fft/transposed_fft.c:263]   --->   Operation 124 'getelementptr' 'DATA_y_addr_2' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (1.20ns)   --->   "%c0_y_2 = load i9 %DATA_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:263]   --->   Operation 125 'load' 'c0_y_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 126 [1/2] (1.20ns)   --->   "%DATA_y_load_1 = load i9 %DATA_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:266]   --->   Operation 126 'load' 'DATA_y_load_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%DATA_y_addr_6 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln258" [data/benchmarks/trans_fft/transposed_fft.c:267]   --->   Operation 127 'getelementptr' 'DATA_y_addr_6' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 128 [2/2] (1.20ns)   --->   "%DATA_y_load_2 = load i9 %DATA_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:267]   --->   Operation 128 'load' 'DATA_y_load_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 129 [1/2] (1.20ns)   --->   "%DATA_y_load_3 = load i9 %DATA_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:268]   --->   Operation 129 'load' 'DATA_y_load_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 130 [4/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 130 'dadd' 'c0_x_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [4/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 131 'dadd' 'c0_y_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [4/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 132 'dsub' 'tmp_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [4/4] (4.33ns)   --->   "%sub = dsub i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 133 'dsub' 'sub' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [4/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 134 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [4/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 135 'dsub' 'sub2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/2] (4.65ns)   --->   "%conv_i1 = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 136 'sitodp' 'conv_i1' <Predicate = (!icmp_ln250)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.53>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i9 %shl_ln5" [data/benchmarks/trans_fft/transposed_fft.c:252]   --->   Operation 137 'zext' 'zext_ln252' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%DATA_x_addr = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln252" [data/benchmarks/trans_fft/transposed_fft.c:252]   --->   Operation 138 'getelementptr' 'DATA_x_addr' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 139 [2/2] (1.20ns)   --->   "%c0_x = load i9 %DATA_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:252]   --->   Operation 139 'load' 'c0_x' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 140 [1/2] (1.20ns)   --->   "%c0_x_2 = load i9 %DATA_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:254]   --->   Operation 140 'load' 'c0_x_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln256 = or i9 %shl_ln5, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:256]   --->   Operation 141 'or' 'or_ln256' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i9 %or_ln256" [data/benchmarks/trans_fft/transposed_fft.c:256]   --->   Operation 142 'zext' 'zext_ln256' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%DATA_x_addr_4 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln256" [data/benchmarks/trans_fft/transposed_fft.c:256]   --->   Operation 143 'getelementptr' 'DATA_x_addr_4' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 144 [2/2] (1.20ns)   --->   "%DATA_x_load = load i9 %DATA_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:256]   --->   Operation 144 'load' 'DATA_x_load' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 145 [1/2] (1.20ns)   --->   "%DATA_x_load_2 = load i9 %DATA_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:258]   --->   Operation 145 'load' 'DATA_x_load_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%DATA_y_addr = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln252" [data/benchmarks/trans_fft/transposed_fft.c:261]   --->   Operation 146 'getelementptr' 'DATA_y_addr' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (1.20ns)   --->   "%c0_y = load i9 %DATA_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:261]   --->   Operation 147 'load' 'c0_y' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 148 [1/2] (1.20ns)   --->   "%c0_y_2 = load i9 %DATA_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:263]   --->   Operation 148 'load' 'c0_y_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%DATA_y_addr_4 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln256" [data/benchmarks/trans_fft/transposed_fft.c:265]   --->   Operation 149 'getelementptr' 'DATA_y_addr_4' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 150 [2/2] (1.20ns)   --->   "%DATA_y_load = load i9 %DATA_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:265]   --->   Operation 150 'load' 'DATA_y_load' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 151 [1/2] (1.20ns)   --->   "%DATA_y_load_2 = load i9 %DATA_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:267]   --->   Operation 151 'load' 'DATA_y_load_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 152 [3/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 152 'dadd' 'c0_x_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [3/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 153 'dadd' 'c0_y_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [3/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 154 'dsub' 'tmp_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [3/4] (4.33ns)   --->   "%sub = dsub i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 155 'dsub' 'sub' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [4/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 156 'dadd' 'add' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [4/4] (4.33ns)   --->   "%add1 = dadd i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 157 'dadd' 'add1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [4/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 158 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [4/4] (4.33ns)   --->   "%sub1 = dsub i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 159 'dsub' 'sub1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [4/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 160 'dadd' 'add2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [4/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 161 'dadd' 'add3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [3/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 162 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [3/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 163 'dsub' 'sub2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [4/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %conv_i1, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 164 'dmul' 'mul_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.53>
ST_5 : Operation 165 [1/2] (1.20ns)   --->   "%c0_x = load i9 %DATA_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:252]   --->   Operation 165 'load' 'c0_x' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 166 [1/2] (1.20ns)   --->   "%DATA_x_load = load i9 %DATA_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:256]   --->   Operation 166 'load' 'DATA_x_load' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 167 [1/2] (1.20ns)   --->   "%c0_y = load i9 %DATA_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:261]   --->   Operation 167 'load' 'c0_y' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 168 [1/2] (1.20ns)   --->   "%DATA_y_load = load i9 %DATA_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:265]   --->   Operation 168 'load' 'DATA_y_load' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 169 [4/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 169 'dadd' 'c0_x_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [4/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 170 'dadd' 'c0_y_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [4/4] (4.33ns)   --->   "%c0_x_5 = dsub i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 171 'dsub' 'c0_x_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [4/4] (4.33ns)   --->   "%c0_y_5 = dsub i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 172 'dsub' 'c0_y_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [2/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 173 'dadd' 'c0_x_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [2/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 174 'dadd' 'c0_y_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [2/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 175 'dsub' 'tmp_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [2/4] (4.33ns)   --->   "%sub = dsub i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 176 'dsub' 'sub' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [3/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 177 'dadd' 'add' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [3/4] (4.33ns)   --->   "%add1 = dadd i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 178 'dadd' 'add1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [3/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 179 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [3/4] (4.33ns)   --->   "%sub1 = dsub i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 180 'dsub' 'sub1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [3/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 181 'dadd' 'add2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [3/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 182 'dadd' 'add3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [2/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 183 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [2/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 184 'dsub' 'sub2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [3/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %conv_i1, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 185 'dmul' 'mul_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 186 [3/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 186 'dadd' 'c0_x_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [3/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 187 'dadd' 'c0_y_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [3/4] (4.33ns)   --->   "%c0_x_5 = dsub i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 188 'dsub' 'c0_x_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [3/4] (4.33ns)   --->   "%c0_y_5 = dsub i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 189 'dsub' 'c0_y_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 190 'dadd' 'c0_x_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 191 'dadd' 'c0_y_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 192 'dsub' 'tmp_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/4] (4.33ns)   --->   "%sub = dsub i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 193 'dsub' 'sub' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [2/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 194 'dadd' 'add' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [2/4] (4.33ns)   --->   "%add1 = dadd i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 195 'dadd' 'add1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [2/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 196 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [2/4] (4.33ns)   --->   "%sub1 = dsub i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 197 'dsub' 'sub1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [2/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 198 'dadd' 'add2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [2/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 199 'dadd' 'add3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 200 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 201 'dsub' 'sub2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [2/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %conv_i1, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 202 'dmul' 'mul_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.62>
ST_7 : Operation 203 [2/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 203 'dadd' 'c0_x_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [2/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 204 'dadd' 'c0_y_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [2/4] (4.33ns)   --->   "%c0_x_5 = dsub i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 205 'dsub' 'c0_x_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [2/4] (4.33ns)   --->   "%c0_y_5 = dsub i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 206 'dsub' 'c0_y_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 207 'dadd' 'add' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/4] (4.33ns)   --->   "%add1 = dadd i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 208 'dadd' 'add1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 209 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/4] (4.33ns)   --->   "%sub1 = dsub i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 210 'dsub' 'sub1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 211 'dadd' 'add2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 212 'dadd' 'add3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln271 = bitcast i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 213 'bitcast' 'bitcast_ln271' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.28ns)   --->   "%xor_ln271 = xor i64 %bitcast_ln271, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 214 'xor' 'xor_ln271' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln271_1 = bitcast i64 %xor_ln271" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 215 'bitcast' 'bitcast_ln271_1' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 216 [4/4] (4.33ns)   --->   "%sub3 = dsub i64 %tmp_1, i64 %bitcast_ln271_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 216 'dsub' 'sub3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln271_2 = bitcast i64 %tmp_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 217 'bitcast' 'bitcast_ln271_2' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.28ns)   --->   "%xor_ln271_1 = xor i64 %bitcast_ln271_2, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 218 'xor' 'xor_ln271_1' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln271_3 = bitcast i64 %xor_ln271_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 219 'bitcast' 'bitcast_ln271_3' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 220 [4/4] (4.33ns)   --->   "%add4 = dadd i64 %bitcast_ln271_3, i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 220 'dadd' 'add4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln271_8 = bitcast i64 %tmp_1_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 221 'bitcast' 'bitcast_ln271_8' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.28ns)   --->   "%xor_ln271_4 = xor i64 %bitcast_ln271_8, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 222 'xor' 'xor_ln271_4' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln271_9 = bitcast i64 %xor_ln271_4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 223 'bitcast' 'bitcast_ln271_9' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln271_10 = bitcast i64 %sub2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 224 'bitcast' 'bitcast_ln271_10' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.28ns)   --->   "%xor_ln271_5 = xor i64 %bitcast_ln271_10, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 225 'xor' 'xor_ln271_5' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln271_11 = bitcast i64 %xor_ln271_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 226 'bitcast' 'bitcast_ln271_11' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 227 [4/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 227 'dsub' 'sub5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [4/4] (4.33ns)   --->   "%add6 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 228 'dadd' 'add6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %conv_i1, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 229 'dmul' 'mul_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 230 [1/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 230 'dadd' 'c0_x_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 231 'dadd' 'c0_y_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/4] (4.33ns)   --->   "%c0_x_5 = dsub i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 232 'dsub' 'c0_x_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/4] (4.33ns)   --->   "%c0_y_5 = dsub i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 233 'dsub' 'c0_y_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [3/4] (4.33ns)   --->   "%sub3 = dsub i64 %tmp_1, i64 %bitcast_ln271_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 234 'dsub' 'sub3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [3/4] (4.33ns)   --->   "%add4 = dadd i64 %bitcast_ln271_3, i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 235 'dadd' 'add4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 236 'dmul' 'mul8' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [4/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 237 'dmul' 'mul9' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [3/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 238 'dsub' 'sub5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [3/4] (4.33ns)   --->   "%add6 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 239 'dadd' 'add6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [4/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 240 'dadd' 'add7' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [4/4] (4.33ns)   --->   "%add8 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 241 'dadd' 'add8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [4/4] (4.33ns)   --->   "%tmp_3 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 242 'dsub' 'tmp_3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [4/4] (4.33ns)   --->   "%sub6 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 243 'dsub' 'sub6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [4/4] (4.50ns)   --->   "%div_i1 = dmul i64 %mul_i1, i64 0.015625" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 244 'dmul' 'div_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.50>
ST_9 : Operation 245 [2/4] (4.33ns)   --->   "%sub3 = dsub i64 %tmp_1, i64 %bitcast_ln271_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 245 'dsub' 'sub3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [2/4] (4.33ns)   --->   "%add4 = dadd i64 %bitcast_ln271_3, i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 246 'dadd' 'add4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 247 'dmul' 'mul8' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [3/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 248 'dmul' 'mul9' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [2/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 249 'dsub' 'sub5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [2/4] (4.33ns)   --->   "%add6 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 250 'dadd' 'add6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [4/4] (4.33ns)   --->   "%c0_x_8 = dadd i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 251 'dadd' 'c0_x_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [4/4] (4.33ns)   --->   "%c0_y_8 = dadd i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 252 'dadd' 'c0_y_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [4/4] (4.33ns)   --->   "%c0_x_9 = dsub i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 253 'dsub' 'c0_x_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [4/4] (4.33ns)   --->   "%c0_y_9 = dsub i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 254 'dsub' 'c0_y_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [3/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 255 'dadd' 'add7' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [3/4] (4.33ns)   --->   "%add8 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 256 'dadd' 'add8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [3/4] (4.33ns)   --->   "%tmp_3 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 257 'dsub' 'tmp_3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [3/4] (4.33ns)   --->   "%sub6 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 258 'dsub' 'sub6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [3/4] (4.50ns)   --->   "%div_i1 = dmul i64 %mul_i1, i64 0.015625" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 259 'dmul' 'div_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 260 [1/4] (4.33ns)   --->   "%sub3 = dsub i64 %tmp_1, i64 %bitcast_ln271_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 260 'dsub' 'sub3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/4] (4.33ns)   --->   "%add4 = dadd i64 %bitcast_ln271_3, i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 261 'dadd' 'add4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 262 'dmul' 'mul8' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [2/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 263 'dmul' 'mul9' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 264 'dsub' 'sub5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/4] (4.33ns)   --->   "%add6 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 265 'dadd' 'add6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [3/4] (4.33ns)   --->   "%c0_x_8 = dadd i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 266 'dadd' 'c0_x_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [3/4] (4.33ns)   --->   "%c0_y_8 = dadd i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 267 'dadd' 'c0_y_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [3/4] (4.33ns)   --->   "%c0_x_9 = dsub i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 268 'dsub' 'c0_x_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [3/4] (4.33ns)   --->   "%c0_y_9 = dsub i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 269 'dsub' 'c0_y_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [2/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 270 'dadd' 'add7' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [2/4] (4.33ns)   --->   "%add8 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 271 'dadd' 'add8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [2/4] (4.33ns)   --->   "%tmp_3 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 272 'dsub' 'tmp_3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [2/4] (4.33ns)   --->   "%sub6 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 273 'dsub' 'sub6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [2/4] (4.50ns)   --->   "%div_i1 = dmul i64 %mul_i1, i64 0.015625" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 274 'dmul' 'div_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 275 [4/4] (4.50ns)   --->   "%c0_x_7 = dmul i64 %sub3, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 275 'dmul' 'c0_x_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [4/4] (4.50ns)   --->   "%c0_y_7 = dmul i64 %add4, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 276 'dmul' 'c0_y_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 277 'dmul' 'mul8' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 278 'dmul' 'mul9' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [4/4] (4.50ns)   --->   "%mul = dmul i64 %sub5, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 279 'dmul' 'mul' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [4/4] (4.50ns)   --->   "%mul1 = dmul i64 %add6, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 280 'dmul' 'mul1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [2/4] (4.33ns)   --->   "%c0_x_8 = dadd i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 281 'dadd' 'c0_x_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [2/4] (4.33ns)   --->   "%c0_y_8 = dadd i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 282 'dadd' 'c0_y_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [2/4] (4.33ns)   --->   "%c0_x_9 = dsub i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 283 'dsub' 'c0_x_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [2/4] (4.33ns)   --->   "%c0_y_9 = dsub i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 284 'dsub' 'c0_y_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 285 'dadd' 'add7' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/4] (4.33ns)   --->   "%add8 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 286 'dadd' 'add8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [1/4] (4.33ns)   --->   "%tmp_3 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 287 'dsub' 'tmp_3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/4] (4.33ns)   --->   "%sub6 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 288 'dsub' 'sub6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/4] (4.50ns)   --->   "%div_i1 = dmul i64 %mul_i1, i64 0.015625" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 289 'dmul' 'div_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.62>
ST_12 : Operation 290 [3/4] (4.50ns)   --->   "%c0_x_7 = dmul i64 %sub3, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 290 'dmul' 'c0_x_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [3/4] (4.50ns)   --->   "%c0_y_7 = dmul i64 %add4, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 291 'dmul' 'c0_y_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln271_4 = bitcast i64 %sub1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 292 'bitcast' 'bitcast_ln271_4' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.28ns)   --->   "%xor_ln271_2 = xor i64 %bitcast_ln271_4, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 293 'xor' 'xor_ln271_2' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln271_5 = bitcast i64 %xor_ln271_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 294 'bitcast' 'bitcast_ln271_5' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_12 : Operation 295 [4/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul8, i64 %bitcast_ln271_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 295 'dsub' 'sub4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%bitcast_ln271_6 = bitcast i64 %tmp_1_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 296 'bitcast' 'bitcast_ln271_6' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.28ns)   --->   "%xor_ln271_3 = xor i64 %bitcast_ln271_6, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 297 'xor' 'xor_ln271_3' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln271_7 = bitcast i64 %xor_ln271_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 298 'bitcast' 'bitcast_ln271_7' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_12 : Operation 299 [4/4] (4.33ns)   --->   "%add5 = dadd i64 %bitcast_ln271_7, i64 %mul9" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 299 'dadd' 'add5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [3/4] (4.50ns)   --->   "%mul = dmul i64 %sub5, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 300 'dmul' 'mul' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [3/4] (4.50ns)   --->   "%mul1 = dmul i64 %add6, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 301 'dmul' 'mul1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [1/4] (4.33ns)   --->   "%c0_x_8 = dadd i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 302 'dadd' 'c0_x_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [1/4] (4.33ns)   --->   "%c0_y_8 = dadd i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 303 'dadd' 'c0_y_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 304 [1/4] (4.33ns)   --->   "%c0_x_9 = dsub i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 304 'dsub' 'c0_x_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/4] (4.33ns)   --->   "%c0_y_9 = dsub i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 305 'dsub' 'c0_y_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [4/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp_3, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 306 'dmul' 'mul2' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%bitcast_ln271_12 = bitcast i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 307 'bitcast' 'bitcast_ln271_12' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.28ns)   --->   "%xor_ln271_6 = xor i64 %bitcast_ln271_12, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 308 'xor' 'xor_ln271_6' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln271_14 = bitcast i64 %tmp_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 309 'bitcast' 'bitcast_ln271_14' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.28ns)   --->   "%xor_ln271_7 = xor i64 %bitcast_ln271_14, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 310 'xor' 'xor_ln271_7' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [4/4] (4.50ns)   --->   "%mul3 = dmul i64 %sub6, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 311 'dmul' 'mul3' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [4/4] (4.50ns)   --->   "%phi = dmul i64 %div_i1, i64 %conv2_i1" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 312 'dmul' 'phi' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.50>
ST_13 : Operation 313 [2/4] (4.50ns)   --->   "%c0_x_7 = dmul i64 %sub3, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 313 'dmul' 'c0_x_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 314 [2/4] (4.50ns)   --->   "%c0_y_7 = dmul i64 %add4, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 314 'dmul' 'c0_y_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [3/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul8, i64 %bitcast_ln271_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 315 'dsub' 'sub4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [3/4] (4.33ns)   --->   "%add5 = dadd i64 %bitcast_ln271_7, i64 %mul9" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 316 'dadd' 'add5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [2/4] (4.50ns)   --->   "%mul = dmul i64 %sub5, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 317 'dmul' 'mul' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [2/4] (4.50ns)   --->   "%mul1 = dmul i64 %add6, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 318 'dmul' 'mul1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [3/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp_3, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 319 'dmul' 'mul2' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [3/4] (4.50ns)   --->   "%mul3 = dmul i64 %sub6, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 320 'dmul' 'mul3' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [4/4] (4.33ns)   --->   "%add9 = dadd i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 321 'dadd' 'add9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 322 [4/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 322 'dadd' 'add10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 323 [4/4] (4.33ns)   --->   "%sub9 = dsub i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 323 'dsub' 'sub9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [4/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 324 'dsub' 'sub10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 325 [3/4] (4.50ns)   --->   "%phi = dmul i64 %div_i1, i64 %conv2_i1" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 325 'dmul' 'phi' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.50>
ST_14 : Operation 326 [1/4] (4.50ns)   --->   "%c0_x_7 = dmul i64 %sub3, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 326 'dmul' 'c0_x_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 327 [1/4] (4.50ns)   --->   "%c0_y_7 = dmul i64 %add4, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 327 'dmul' 'c0_y_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 328 [2/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul8, i64 %bitcast_ln271_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 328 'dsub' 'sub4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 329 [2/4] (4.33ns)   --->   "%add5 = dadd i64 %bitcast_ln271_7, i64 %mul9" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 329 'dadd' 'add5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [1/4] (4.50ns)   --->   "%mul = dmul i64 %sub5, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 330 'dmul' 'mul' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 331 [1/4] (4.50ns)   --->   "%mul1 = dmul i64 %add6, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 331 'dmul' 'mul1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 332 [2/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp_3, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 332 'dmul' 'mul2' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 333 [2/4] (4.50ns)   --->   "%mul3 = dmul i64 %sub6, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 333 'dmul' 'mul3' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [3/4] (4.33ns)   --->   "%add9 = dadd i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 334 'dadd' 'add9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 335 [3/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 335 'dadd' 'add10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [3/4] (4.33ns)   --->   "%sub9 = dsub i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 336 'dsub' 'sub9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 337 [3/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 337 'dsub' 'sub10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 338 [2/4] (4.50ns)   --->   "%phi = dmul i64 %div_i1, i64 %conv2_i1" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 338 'dmul' 'phi' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.50>
ST_15 : Operation 339 [1/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul8, i64 %bitcast_ln271_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 339 'dsub' 'sub4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 340 [1/4] (4.33ns)   --->   "%add5 = dadd i64 %bitcast_ln271_7, i64 %mul9" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 340 'dadd' 'add5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 341 [1/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp_3, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 341 'dmul' 'mul2' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 342 [1/4] (4.50ns)   --->   "%mul3 = dmul i64 %sub6, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 342 'dmul' 'mul3' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [2/4] (4.33ns)   --->   "%add9 = dadd i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 343 'dadd' 'add9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 344 [2/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 344 'dadd' 'add10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [2/4] (4.33ns)   --->   "%sub9 = dsub i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 345 'dsub' 'sub9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 346 [2/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 346 'dsub' 'sub10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 347 [4/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 347 'dadd' 'add13' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 348 [4/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 348 'dadd' 'add14' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 349 [4/4] (4.33ns)   --->   "%tmp_4 = dsub i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 349 'dsub' 'tmp_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 350 [4/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 350 'dsub' 'sub13' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 351 [1/4] (4.50ns)   --->   "%phi = dmul i64 %div_i1, i64 %conv2_i1" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 351 'dmul' 'phi' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.53>
ST_16 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln271_13 = bitcast i64 %xor_ln271_6" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 352 'bitcast' 'bitcast_ln271_13' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_16 : Operation 353 [4/4] (4.33ns)   --->   "%sub7 = dsub i64 %mul2, i64 %bitcast_ln271_13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 353 'dsub' 'sub7' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln271_15 = bitcast i64 %xor_ln271_7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 354 'bitcast' 'bitcast_ln271_15' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_16 : Operation 355 [4/4] (4.33ns)   --->   "%sub8 = dsub i64 %bitcast_ln271_15, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 355 'dsub' 'sub8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 356 [1/4] (4.33ns)   --->   "%add9 = dadd i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 356 'dadd' 'add9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 357 [1/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 357 'dadd' 'add10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 358 [1/4] (4.33ns)   --->   "%sub9 = dsub i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 358 'dsub' 'sub9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [1/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 359 'dsub' 'sub10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [4/4] (4.33ns)   --->   "%c0_x_10 = dadd i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 360 'dadd' 'c0_x_10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 361 [4/4] (4.33ns)   --->   "%c0_y_10 = dadd i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 361 'dadd' 'c0_y_10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 362 [4/4] (4.33ns)   --->   "%c0_x_11 = dsub i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 362 'dsub' 'c0_x_11' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 363 [4/4] (4.33ns)   --->   "%c0_y_11 = dsub i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 363 'dsub' 'c0_y_11' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 364 [3/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 364 'dadd' 'add13' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [3/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 365 'dadd' 'add14' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [3/4] (4.33ns)   --->   "%tmp_4 = dsub i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 366 'dsub' 'tmp_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 367 [3/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 367 'dsub' 'sub13' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 368 [9/9] (1.78ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 368 'call' 'phi_x' <Predicate = (!icmp_ln250)> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 369 [1/1] (0.70ns)   --->   "%add_ln28 = add i4 %select_ln115, i4 1" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 369 'add' 'add_ln28' <Predicate = (!icmp_ln250)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 370 [1/1] (0.70ns)   --->   "%icmp_ln28_1 = icmp_eq  i4 %add_ln28, i4 8" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 370 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln250)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28_1, void %new.latch.for.inc.i166.split, void %last.iter.for.inc.i166.split" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 371 'br' 'br_ln28' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_16 : Operation 372 [1/1] (1.20ns)   --->   "%store_ln280 = store i64 %add9, i9 %DATA_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:280]   --->   Operation 372 'store' 'store_ln280' <Predicate = (!icmp_ln250 & icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 373 [1/1] (1.20ns)   --->   "%store_ln289 = store i64 %add10, i9 %DATA_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:289]   --->   Operation 373 'store' 'store_ln289' <Predicate = (!icmp_ln250 & icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 374 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 %add_ln28, i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 374 'store' 'store_ln25' <Predicate = (!icmp_ln250)> <Delay = 0.38>

State 17 <SV = 16> <Delay = 5.55>
ST_17 : Operation 375 [3/4] (4.33ns)   --->   "%sub7 = dsub i64 %mul2, i64 %bitcast_ln271_13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 375 'dsub' 'sub7' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 376 [3/4] (4.33ns)   --->   "%sub8 = dsub i64 %bitcast_ln271_15, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 376 'dsub' 'sub8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 377 [3/4] (4.33ns)   --->   "%c0_x_10 = dadd i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 377 'dadd' 'c0_x_10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 378 [3/4] (4.33ns)   --->   "%c0_y_10 = dadd i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 378 'dadd' 'c0_y_10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 379 [3/4] (4.33ns)   --->   "%c0_x_11 = dsub i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 379 'dsub' 'c0_x_11' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 380 [3/4] (4.33ns)   --->   "%c0_y_11 = dsub i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 380 'dsub' 'c0_y_11' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 381 [2/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 381 'dadd' 'add13' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 382 [2/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 382 'dadd' 'add14' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 383 [2/4] (4.33ns)   --->   "%tmp_4 = dsub i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 383 'dsub' 'tmp_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 384 [2/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 384 'dsub' 'sub13' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 385 [8/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 385 'call' 'phi_x' <Predicate = (!icmp_ln250)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 386 [9/9] (1.78ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 386 'call' 'phi_y' <Predicate = (!icmp_ln250)> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.55>
ST_18 : Operation 387 [2/4] (4.33ns)   --->   "%sub7 = dsub i64 %mul2, i64 %bitcast_ln271_13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 387 'dsub' 'sub7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 388 [2/4] (4.33ns)   --->   "%sub8 = dsub i64 %bitcast_ln271_15, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 388 'dsub' 'sub8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 389 [2/4] (4.33ns)   --->   "%c0_x_10 = dadd i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 389 'dadd' 'c0_x_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 390 [2/4] (4.33ns)   --->   "%c0_y_10 = dadd i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 390 'dadd' 'c0_y_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 391 [2/4] (4.33ns)   --->   "%c0_x_11 = dsub i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 391 'dsub' 'c0_x_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 392 [2/4] (4.33ns)   --->   "%c0_y_11 = dsub i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 392 'dsub' 'c0_y_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 393 [1/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 393 'dadd' 'add13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 394 [1/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 394 'dadd' 'add14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 395 [1/4] (4.33ns)   --->   "%tmp_4 = dsub i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 395 'dsub' 'tmp_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 396 [1/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 396 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 397 [7/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 397 'call' 'phi_x' <Predicate = (!icmp_ln250)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 398 [8/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 398 'call' 'phi_y' <Predicate = (!icmp_ln250)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.55>
ST_19 : Operation 399 [1/4] (4.33ns)   --->   "%sub7 = dsub i64 %mul2, i64 %bitcast_ln271_13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 399 'dsub' 'sub7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 400 [1/4] (4.33ns)   --->   "%sub8 = dsub i64 %bitcast_ln271_15, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 400 'dsub' 'sub8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 401 [1/4] (4.33ns)   --->   "%c0_x_10 = dadd i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 401 'dadd' 'c0_x_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 402 [1/4] (4.33ns)   --->   "%c0_y_10 = dadd i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 402 'dadd' 'c0_y_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 403 [1/4] (4.33ns)   --->   "%c0_x_11 = dsub i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 403 'dsub' 'c0_x_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 404 [1/4] (4.33ns)   --->   "%c0_y_11 = dsub i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 404 'dsub' 'c0_y_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 405 [4/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_4, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 405 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln271_16 = bitcast i64 %sub13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 406 'bitcast' 'bitcast_ln271_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 407 [1/1] (0.28ns)   --->   "%xor_ln271_8 = xor i64 %bitcast_ln271_16, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 407 'xor' 'xor_ln271_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 408 [1/1] (0.00ns)   --->   "%bitcast_ln271_18 = bitcast i64 %tmp_4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 408 'bitcast' 'bitcast_ln271_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 409 [1/1] (0.28ns)   --->   "%xor_ln271_9 = xor i64 %bitcast_ln271_18, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 409 'xor' 'xor_ln271_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 410 [4/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub13, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 410 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 411 [6/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 411 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 412 [7/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 412 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.55>
ST_20 : Operation 413 [3/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_4, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 413 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 414 [3/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub13, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 414 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 415 [5/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 415 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 416 [6/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 416 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.55>
ST_21 : Operation 417 [2/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_4, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 417 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 418 [2/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub13, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 418 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 419 [4/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 419 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 420 [5/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 420 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.55>
ST_22 : Operation 421 [4/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 421 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 422 [4/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 422 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 423 [1/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_4, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 423 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 424 [1/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub13, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 424 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 425 [3/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 425 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 426 [4/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 426 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.55>
ST_23 : Operation 427 [3/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 427 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 428 [3/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 428 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 429 [4/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 429 'dsub' 'sub11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 430 [4/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 430 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln271_17 = bitcast i64 %xor_ln271_8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 431 'bitcast' 'bitcast_ln271_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 432 [4/4] (4.33ns)   --->   "%sub14 = dsub i64 %mul4, i64 %bitcast_ln271_17" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 432 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 433 [1/1] (0.00ns)   --->   "%bitcast_ln271_19 = bitcast i64 %xor_ln271_9" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 433 'bitcast' 'bitcast_ln271_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 434 [4/4] (4.33ns)   --->   "%sub15 = dsub i64 %bitcast_ln271_19, i64 %mul5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 434 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 435 [4/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 435 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 436 [4/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 436 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 437 [2/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 437 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 438 [3/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 438 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.55>
ST_24 : Operation 439 [2/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 439 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 440 [2/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 440 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 441 [3/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 441 'dsub' 'sub11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 442 [3/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 442 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 443 [3/4] (4.33ns)   --->   "%sub14 = dsub i64 %mul4, i64 %bitcast_ln271_17" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 443 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 444 [3/4] (4.33ns)   --->   "%sub15 = dsub i64 %bitcast_ln271_19, i64 %mul5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 444 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 445 [3/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 445 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 446 [3/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 446 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 447 [4/4] (4.33ns)   --->   "%sub16 = dsub i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 447 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 448 [4/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 448 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 449 [1/9] (4.94ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 449 'call' 'phi_x' <Predicate = true> <Delay = 4.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 450 [2/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 450 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 4.94>
ST_25 : Operation 451 [1/1] (0.00ns)   --->   "%data_x_addr_7 = getelementptr i64 %data_x, i64 0, i64 0"   --->   Operation 451 'getelementptr' 'data_x_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 452 [1/1] (0.00ns)   --->   "%data_y_addr_7 = getelementptr i64 %data_y, i64 0, i64 0"   --->   Operation 452 'getelementptr' 'data_y_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 453 [1/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 453 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 454 [1/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 454 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 455 [2/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 455 'dsub' 'sub11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 456 [2/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 456 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 457 [2/4] (4.33ns)   --->   "%sub14 = dsub i64 %mul4, i64 %bitcast_ln271_17" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 457 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 458 [2/4] (4.33ns)   --->   "%sub15 = dsub i64 %bitcast_ln271_19, i64 %mul5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 458 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 459 [2/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 459 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 460 [2/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 460 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 461 [3/4] (4.33ns)   --->   "%sub16 = dsub i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 461 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 462 [3/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 462 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 463 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add9, i3 %data_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 463 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 464 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add10, i3 %data_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 464 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 465 [1/9] (4.94ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 465 'call' 'phi_y' <Predicate = true> <Delay = 4.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 466 [1/1] (0.00ns)   --->   "%data_x_addr = getelementptr i64 %data_x, i64 0, i64 1"   --->   Operation 466 'getelementptr' 'data_x_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 467 [1/1] (0.00ns)   --->   "%data_x_addr_1 = getelementptr i64 %data_x, i64 0, i64 2"   --->   Operation 467 'getelementptr' 'data_x_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 468 [1/1] (0.00ns)   --->   "%data_y_addr = getelementptr i64 %data_y, i64 0, i64 1"   --->   Operation 468 'getelementptr' 'data_y_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 469 [1/1] (0.00ns)   --->   "%data_y_addr_1 = getelementptr i64 %data_y, i64 0, i64 2"   --->   Operation 469 'getelementptr' 'data_y_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 470 [1/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 470 'dsub' 'sub11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 471 [1/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 471 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 472 [1/4] (4.33ns)   --->   "%sub14 = dsub i64 %mul4, i64 %bitcast_ln271_17" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 472 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 473 [1/4] (4.33ns)   --->   "%sub15 = dsub i64 %bitcast_ln271_19, i64 %mul5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 473 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 474 [1/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 474 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 475 [1/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 475 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 476 [2/4] (4.33ns)   --->   "%sub16 = dsub i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 476 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 477 [2/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 477 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 478 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub9, i3 %data_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 478 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 479 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub10, i3 %data_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 479 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 480 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add11, i3 %data_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 480 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 481 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add12, i3 %data_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 481 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 482 [1/1] (0.00ns)   --->   "%data_x_addr_2 = getelementptr i64 %data_x, i64 0, i64 3"   --->   Operation 482 'getelementptr' 'data_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 483 [1/1] (0.00ns)   --->   "%data_x_addr_3 = getelementptr i64 %data_x, i64 0, i64 4"   --->   Operation 483 'getelementptr' 'data_x_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 484 [1/1] (0.00ns)   --->   "%data_y_addr_2 = getelementptr i64 %data_y, i64 0, i64 3"   --->   Operation 484 'getelementptr' 'data_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 485 [1/1] (0.00ns)   --->   "%data_y_addr_3 = getelementptr i64 %data_y, i64 0, i64 4"   --->   Operation 485 'getelementptr' 'data_y_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 486 [1/4] (4.33ns)   --->   "%sub16 = dsub i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 486 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 487 [1/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 487 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 488 [4/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 488 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 489 [4/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 489 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 490 [4/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 490 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 491 [4/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 491 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 492 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub11, i3 %data_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 492 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 493 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub12, i3 %data_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 493 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 494 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add15, i3 %data_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 494 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 495 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add16, i3 %data_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 495 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "%data_x_addr_4 = getelementptr i64 %data_x, i64 0, i64 5"   --->   Operation 496 'getelementptr' 'data_x_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (0.00ns)   --->   "%data_y_addr_4 = getelementptr i64 %data_y, i64 0, i64 5"   --->   Operation 497 'getelementptr' 'data_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 498 [3/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 498 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 499 [3/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 499 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 500 [3/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 500 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 501 [3/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 501 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 502 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub16, i3 %data_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 502 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 503 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub17, i3 %data_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 503 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 504 [2/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 504 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 505 [2/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 505 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 506 [2/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 506 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 507 [2/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 507 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.04>
ST_30 : Operation 508 [1/1] (0.00ns)   --->   "%data_x_addr_5 = getelementptr i64 %data_x, i64 0, i64 6"   --->   Operation 508 'getelementptr' 'data_x_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 509 [1/1] (0.00ns)   --->   "%data_x_addr_6 = getelementptr i64 %data_x, i64 0, i64 7"   --->   Operation 509 'getelementptr' 'data_x_addr_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 510 [1/1] (0.00ns)   --->   "%data_y_addr_5 = getelementptr i64 %data_y, i64 0, i64 6"   --->   Operation 510 'getelementptr' 'data_y_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 511 [1/1] (0.00ns)   --->   "%data_y_addr_6 = getelementptr i64 %data_y, i64 0, i64 7"   --->   Operation 511 'getelementptr' 'data_y_addr_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 512 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop6_twiddles_str"   --->   Operation 512 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 513 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 448, i64 448, i64 448"   --->   Operation 513 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 514 [1/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 514 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 515 [1/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 515 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 516 [1/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 516 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 517 [1/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 517 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 518 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add17, i3 %data_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 518 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 519 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add18, i3 %data_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 519 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 520 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub18, i3 %data_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 520 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 521 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub19, i3 %data_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 521 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.i166.split" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 522 'br' 'br_ln28' <Predicate = (or_ln115)> <Delay = 0.00>
ST_30 : Operation 597 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 597 'ret' 'ret_ln0' <Predicate = (icmp_ln250)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.71>
ST_31 : Operation 523 [2/2] (0.71ns)   --->   "%tmp = load i3 %data_x_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 523 'load' 'tmp' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 524 [2/2] (0.71ns)   --->   "%data_y_load = load i3 %data_y_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 524 'load' 'data_y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 32 <SV = 31> <Delay = 5.21>
ST_32 : Operation 525 [1/2] (0.71ns)   --->   "%tmp = load i3 %data_x_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 525 'load' 'tmp' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_32 : Operation 526 [4/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 526 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 527 [1/2] (0.71ns)   --->   "%data_y_load = load i3 %data_y_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 527 'load' 'data_y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_32 : Operation 528 [4/4] (4.50ns)   --->   "%mul11_i1 = dmul i64 %data_y_load, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 528 'dmul' 'mul11_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 529 [4/4] (4.50ns)   --->   "%mul14_i1 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 529 'dmul' 'mul14_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 530 [4/4] (4.50ns)   --->   "%mul17_i1 = dmul i64 %data_y_load, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 530 'dmul' 'mul17_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.50>
ST_33 : Operation 531 [3/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 531 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 532 [3/4] (4.50ns)   --->   "%mul11_i1 = dmul i64 %data_y_load, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 532 'dmul' 'mul11_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 533 [3/4] (4.50ns)   --->   "%mul14_i1 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 533 'dmul' 'mul14_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 534 [3/4] (4.50ns)   --->   "%mul17_i1 = dmul i64 %data_y_load, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 534 'dmul' 'mul17_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.50>
ST_34 : Operation 535 [2/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 535 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 536 [2/4] (4.50ns)   --->   "%mul11_i1 = dmul i64 %data_y_load, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 536 'dmul' 'mul11_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 537 [2/4] (4.50ns)   --->   "%mul14_i1 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 537 'dmul' 'mul14_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 538 [2/4] (4.50ns)   --->   "%mul17_i1 = dmul i64 %data_y_load, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 538 'dmul' 'mul17_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.50>
ST_35 : Operation 539 [1/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 539 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 540 [1/4] (4.50ns)   --->   "%mul11_i1 = dmul i64 %data_y_load, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 540 'dmul' 'mul11_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 541 [1/4] (4.50ns)   --->   "%mul14_i1 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 541 'dmul' 'mul14_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 542 [1/4] (4.50ns)   --->   "%mul17_i1 = dmul i64 %data_y_load, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 542 'dmul' 'mul17_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 543 [4/4] (4.33ns)   --->   "%sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 543 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 544 [4/4] (4.33ns)   --->   "%add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 544 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 545 [3/4] (4.33ns)   --->   "%sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 545 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 546 [3/4] (4.33ns)   --->   "%add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 546 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 547 [2/4] (4.33ns)   --->   "%sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 547 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 548 [2/4] (4.33ns)   --->   "%add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 548 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.04>
ST_39 : Operation 549 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 549 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 550 [1/4] (4.33ns)   --->   "%sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 550 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 551 [1/1] (0.71ns)   --->   "%store_ln34 = store i64 %sub_i1, i3 %data_x_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 551 'store' 'store_ln34' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_39 : Operation 552 [1/4] (4.33ns)   --->   "%add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 552 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 553 [1/1] (0.71ns)   --->   "%store_ln35 = store i64 %add_i1, i3 %data_y_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 553 'store' 'store_ln35' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 40 <SV = 39> <Delay = 0.71>
ST_40 : Operation 554 [2/2] (0.71ns)   --->   "%data_x_load_1 = load i3 %data_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:282]   --->   Operation 554 'load' 'data_x_load_1' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 555 [2/2] (0.71ns)   --->   "%data_x_load_4 = load i3 %data_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:285]   --->   Operation 555 'load' 'data_x_load_4' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 556 [2/2] (0.71ns)   --->   "%data_y_load_2 = load i3 %data_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:291]   --->   Operation 556 'load' 'data_y_load_2' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 557 [2/2] (0.71ns)   --->   "%data_y_load_5 = load i3 %data_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:294]   --->   Operation 557 'load' 'data_y_load_5' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 41 <SV = 40> <Delay = 1.91>
ST_41 : Operation 558 [1/2] (0.71ns)   --->   "%data_x_load_1 = load i3 %data_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:282]   --->   Operation 558 'load' 'data_x_load_1' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 559 [1/1] (1.20ns)   --->   "%store_ln282 = store i64 %data_x_load_1, i9 %DATA_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:282]   --->   Operation 559 'store' 'store_ln282' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 560 [2/2] (0.71ns)   --->   "%data_x_load_2 = load i3 %data_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:283]   --->   Operation 560 'load' 'data_x_load_2' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 561 [2/2] (0.71ns)   --->   "%data_x_load_3 = load i3 %data_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:284]   --->   Operation 561 'load' 'data_x_load_3' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 562 [1/2] (0.71ns)   --->   "%data_x_load_4 = load i3 %data_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:285]   --->   Operation 562 'load' 'data_x_load_4' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 563 [1/1] (1.20ns)   --->   "%store_ln285 = store i64 %data_x_load_4, i9 %DATA_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:285]   --->   Operation 563 'store' 'store_ln285' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 564 [1/2] (0.71ns)   --->   "%data_y_load_2 = load i3 %data_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:291]   --->   Operation 564 'load' 'data_y_load_2' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 565 [1/1] (1.20ns)   --->   "%store_ln291 = store i64 %data_y_load_2, i9 %DATA_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:291]   --->   Operation 565 'store' 'store_ln291' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 566 [2/2] (0.71ns)   --->   "%data_y_load_3 = load i3 %data_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:292]   --->   Operation 566 'load' 'data_y_load_3' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 567 [2/2] (0.71ns)   --->   "%data_y_load_4 = load i3 %data_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:293]   --->   Operation 567 'load' 'data_y_load_4' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 568 [1/2] (0.71ns)   --->   "%data_y_load_5 = load i3 %data_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:294]   --->   Operation 568 'load' 'data_y_load_5' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 569 [1/1] (1.20ns)   --->   "%store_ln294 = store i64 %data_y_load_5, i9 %DATA_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:294]   --->   Operation 569 'store' 'store_ln294' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 42 <SV = 41> <Delay = 1.91>
ST_42 : Operation 570 [2/2] (0.71ns)   --->   "%data_x_load = load i3 %data_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:281]   --->   Operation 570 'load' 'data_x_load' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 571 [1/2] (0.71ns)   --->   "%data_x_load_2 = load i3 %data_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:283]   --->   Operation 571 'load' 'data_x_load_2' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 572 [1/1] (1.20ns)   --->   "%store_ln283 = store i64 %data_x_load_2, i9 %DATA_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:283]   --->   Operation 572 'store' 'store_ln283' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 573 [1/2] (0.71ns)   --->   "%data_x_load_3 = load i3 %data_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:284]   --->   Operation 573 'load' 'data_x_load_3' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 574 [1/1] (1.20ns)   --->   "%store_ln284 = store i64 %data_x_load_3, i9 %DATA_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:284]   --->   Operation 574 'store' 'store_ln284' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 575 [2/2] (0.71ns)   --->   "%data_y_load_1 = load i3 %data_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:290]   --->   Operation 575 'load' 'data_y_load_1' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 576 [1/2] (0.71ns)   --->   "%data_y_load_3 = load i3 %data_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:292]   --->   Operation 576 'load' 'data_y_load_3' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 577 [1/1] (1.20ns)   --->   "%store_ln292 = store i64 %data_y_load_3, i9 %DATA_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:292]   --->   Operation 577 'store' 'store_ln292' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 578 [1/2] (0.71ns)   --->   "%data_y_load_4 = load i3 %data_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:293]   --->   Operation 578 'load' 'data_y_load_4' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 579 [1/1] (1.20ns)   --->   "%store_ln293 = store i64 %data_y_load_4, i9 %DATA_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:293]   --->   Operation 579 'store' 'store_ln293' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 43 <SV = 42> <Delay = 1.91>
ST_43 : Operation 580 [1/2] (0.71ns)   --->   "%data_x_load = load i3 %data_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:281]   --->   Operation 580 'load' 'data_x_load' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_43 : Operation 581 [1/1] (1.20ns)   --->   "%store_ln281 = store i64 %data_x_load, i9 %DATA_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:281]   --->   Operation 581 'store' 'store_ln281' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_43 : Operation 582 [1/2] (0.71ns)   --->   "%data_y_load_1 = load i3 %data_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:290]   --->   Operation 582 'load' 'data_y_load_1' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_43 : Operation 583 [1/1] (1.20ns)   --->   "%store_ln290 = store i64 %data_y_load_1, i9 %DATA_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:290]   --->   Operation 583 'store' 'store_ln290' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 44 <SV = 43> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.71>
ST_45 : Operation 584 [2/2] (0.71ns)   --->   "%data_x_load_5 = load i3 %data_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:286]   --->   Operation 584 'load' 'data_x_load_5' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_45 : Operation 585 [2/2] (0.71ns)   --->   "%data_y_load_6 = load i3 %data_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:295]   --->   Operation 585 'load' 'data_y_load_6' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 46 <SV = 45> <Delay = 1.91>
ST_46 : Operation 586 [1/2] (0.71ns)   --->   "%data_x_load_5 = load i3 %data_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:286]   --->   Operation 586 'load' 'data_x_load_5' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 587 [1/1] (1.20ns)   --->   "%store_ln286 = store i64 %data_x_load_5, i9 %DATA_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:286]   --->   Operation 587 'store' 'store_ln286' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_46 : Operation 588 [2/2] (0.71ns)   --->   "%data_x_load_6 = load i3 %data_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:287]   --->   Operation 588 'load' 'data_x_load_6' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 589 [1/2] (0.71ns)   --->   "%data_y_load_6 = load i3 %data_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:295]   --->   Operation 589 'load' 'data_y_load_6' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 590 [1/1] (1.20ns)   --->   "%store_ln295 = store i64 %data_y_load_6, i9 %DATA_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:295]   --->   Operation 590 'store' 'store_ln295' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_46 : Operation 591 [2/2] (0.71ns)   --->   "%data_y_load_7 = load i3 %data_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:296]   --->   Operation 591 'load' 'data_y_load_7' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 47 <SV = 46> <Delay = 1.91>
ST_47 : Operation 592 [1/2] (0.71ns)   --->   "%data_x_load_6 = load i3 %data_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:287]   --->   Operation 592 'load' 'data_x_load_6' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_47 : Operation 593 [1/1] (1.20ns)   --->   "%store_ln287 = store i64 %data_x_load_6, i9 %DATA_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:287]   --->   Operation 593 'store' 'store_ln287' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_47 : Operation 594 [1/2] (0.71ns)   --->   "%data_y_load_7 = load i3 %data_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:296]   --->   Operation 594 'load' 'data_y_load_7' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_47 : Operation 595 [1/1] (1.20ns)   --->   "%store_ln296 = store i64 %data_y_load_7, i9 %DATA_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:296]   --->   Operation 595 'store' 'store_ln296' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_47 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln28 = br void %new.latch.for.inc.i166.split" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 596 'br' 'br_ln28' <Predicate = (icmp_ln28_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 6.054ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln25', data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:277) of constant 1 on local variable 'j', data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:277 [17]  (0.387 ns)
	'load' operation 4 bit ('j_load', data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277) on local variable 'j', data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:277 [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277) [46]  (0.708 ns)
	'select' operation 7 bit ('select_ln250', data/benchmarks/trans_fft/transposed_fft.c:250) [50]  (0.308 ns)
	'sitodp' operation 64 bit ('conv2_i1', data/benchmarks/trans_fft/transposed_fft.c:115) [220]  (4.651 ns)

 <State 2>: 5.350ns
The critical path consists of the following:
	'load' operation 32 bit ('twiddles8_reversed8_load', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277) on array 'twiddles8_reversed8' [224]  (0.699 ns)
	'sitodp' operation 64 bit ('conv_i1', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277) [225]  (4.651 ns)

 <State 3>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_1', data/benchmarks/trans_fft/transposed_fft.c:257) on array 'DATA_x_r' [75]  (1.200 ns)
	'dadd' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:271) [104]  (4.334 ns)

 <State 4>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:254) on array 'DATA_x_r' [63]  (1.200 ns)
	'dadd' operation 64 bit ('add', data/benchmarks/trans_fft/transposed_fft.c:271) [108]  (4.334 ns)

 <State 5>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:252) on array 'DATA_x_r' [55]  (1.200 ns)
	'dadd' operation 64 bit ('c0_x', data/benchmarks/trans_fft/transposed_fft.c:271) [100]  (4.334 ns)

 <State 6>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i1', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277) [226]  (4.503 ns)

 <State 7>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln271', data/benchmarks/trans_fft/transposed_fft.c:271) [117]  (0.289 ns)
	'dsub' operation 64 bit ('sub3', data/benchmarks/trans_fft/transposed_fft.c:271) [119]  (4.334 ns)

 <State 8>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div_i1', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277) [227]  (4.503 ns)

 <State 9>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div_i1', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277) [227]  (4.503 ns)

 <State 10>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div_i1', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277) [227]  (4.503 ns)

 <State 11>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('div_i1', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277) [227]  (4.503 ns)

 <State 12>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln271_2', data/benchmarks/trans_fft/transposed_fft.c:271) [128]  (0.289 ns)
	'dsub' operation 64 bit ('sub4', data/benchmarks/trans_fft/transposed_fft.c:271) [130]  (4.334 ns)

 <State 13>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('phi', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277) [228]  (4.503 ns)

 <State 14>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('phi', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277) [228]  (4.503 ns)

 <State 15>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('phi', data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277) [228]  (4.503 ns)

 <State 16>: 5.534ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add9', data/benchmarks/trans_fft/transposed_fft.c:271) [164]  (4.334 ns)
	'store' operation 0 bit ('store_ln280', data/benchmarks/trans_fft/transposed_fft.c:280) of variable 'add9', data/benchmarks/trans_fft/transposed_fft.c:271 on array 'DATA_x_r' [247]  (1.200 ns)

 <State 17>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277) to 'sin_or_cos<double>' [229]  (5.558 ns)

 <State 18>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277) to 'sin_or_cos<double>' [229]  (5.558 ns)

 <State 19>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277) to 'sin_or_cos<double>' [229]  (5.558 ns)

 <State 20>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277) to 'sin_or_cos<double>' [229]  (5.558 ns)

 <State 21>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277) to 'sin_or_cos<double>' [229]  (5.558 ns)

 <State 22>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277) to 'sin_or_cos<double>' [229]  (5.558 ns)

 <State 23>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_x', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277) to 'sin_or_cos<double>' [229]  (5.558 ns)

 <State 24>: 5.558ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_y', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277) to 'sin_or_cos<double>' [230]  (5.558 ns)

 <State 25>: 4.944ns
The critical path consists of the following:
	'call' operation 64 bit ('phi_y', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277) to 'sin_or_cos<double>' [230]  (4.944 ns)

 <State 26>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub11', data/benchmarks/trans_fft/transposed_fft.c:271) [170]  (4.334 ns)

 <State 27>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub16', data/benchmarks/trans_fft/transposed_fft.c:271) [192]  (4.334 ns)

 <State 28>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17', data/benchmarks/trans_fft/transposed_fft.c:271) [194]  (4.334 ns)

 <State 29>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17', data/benchmarks/trans_fft/transposed_fft.c:271) [194]  (4.334 ns)

 <State 30>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17', data/benchmarks/trans_fft/transposed_fft.c:271) [194]  (4.334 ns)
	'store' operation 0 bit ('store_ln271', data/benchmarks/trans_fft/transposed_fft.c:271) of variable 'add17', data/benchmarks/trans_fft/transposed_fft.c:271 on array 'data_x' [212]  (0.714 ns)

 <State 31>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('tmp', data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:277) on array 'data_x' [232]  (0.714 ns)

 <State 32>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('tmp', data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:277) on array 'data_x' [232]  (0.714 ns)
	'dmul' operation 64 bit ('mul8_i1', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277) [233]  (4.503 ns)

 <State 33>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i1', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277) [233]  (4.503 ns)

 <State 34>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i1', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277) [233]  (4.503 ns)

 <State 35>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i1', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277) [233]  (4.503 ns)

 <State 36>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i1', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277) [237]  (4.334 ns)

 <State 37>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i1', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277) [237]  (4.334 ns)

 <State 38>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i1', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277) [237]  (4.334 ns)

 <State 39>: 5.048ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i1', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277) [237]  (4.334 ns)
	'store' operation 0 bit ('store_ln34', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277) of variable 'sub_i1', data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277 on array 'data_x' [238]  (0.714 ns)

 <State 40>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_1', data/benchmarks/trans_fft/transposed_fft.c:282) on array 'data_x' [250]  (0.714 ns)

 <State 41>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_1', data/benchmarks/trans_fft/transposed_fft.c:282) on array 'data_x' [250]  (0.714 ns)
	'store' operation 0 bit ('store_ln282', data/benchmarks/trans_fft/transposed_fft.c:282) of variable 'data_x_load_1', data/benchmarks/trans_fft/transposed_fft.c:282 on array 'DATA_x_r' [251]  (1.200 ns)

 <State 42>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_2', data/benchmarks/trans_fft/transposed_fft.c:283) on array 'data_x' [252]  (0.714 ns)
	'store' operation 0 bit ('store_ln283', data/benchmarks/trans_fft/transposed_fft.c:283) of variable 'data_x_load_2', data/benchmarks/trans_fft/transposed_fft.c:283 on array 'DATA_x_r' [253]  (1.200 ns)

 <State 43>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load', data/benchmarks/trans_fft/transposed_fft.c:281) on array 'data_x' [248]  (0.714 ns)
	'store' operation 0 bit ('store_ln281', data/benchmarks/trans_fft/transposed_fft.c:281) of variable 'data_x_load', data/benchmarks/trans_fft/transposed_fft.c:281 on array 'DATA_x_r' [249]  (1.200 ns)

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_5', data/benchmarks/trans_fft/transposed_fft.c:286) on array 'data_x' [258]  (0.714 ns)

 <State 46>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_5', data/benchmarks/trans_fft/transposed_fft.c:286) on array 'data_x' [258]  (0.714 ns)
	'store' operation 0 bit ('store_ln286', data/benchmarks/trans_fft/transposed_fft.c:286) of variable 'data_x_load_5', data/benchmarks/trans_fft/transposed_fft.c:286 on array 'DATA_x_r' [259]  (1.200 ns)

 <State 47>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_6', data/benchmarks/trans_fft/transposed_fft.c:287) on array 'data_x' [260]  (0.714 ns)
	'store' operation 0 bit ('store_ln287', data/benchmarks/trans_fft/transposed_fft.c:287) of variable 'data_x_load_6', data/benchmarks/trans_fft/transposed_fft.c:287 on array 'DATA_x_r' [261]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
