-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_process_ipv4_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_crc2ipFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    rx_crc2ipFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_crc2ipFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_crc2ipFifo_empty_n : IN STD_LOGIC;
    rx_crc2ipFifo_read : OUT STD_LOGIC;
    rx_process2dropFifo_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    rx_process2dropFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    rx_process2dropFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    rx_process2dropFifo_full_n : IN STD_LOGIC;
    rx_process2dropFifo_write : OUT STD_LOGIC;
    rx_process2dropLengthFifo_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    rx_process2dropLengthFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_process2dropLengthFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_process2dropLengthFifo_full_n : IN STD_LOGIC;
    rx_process2dropLengthFifo_write : OUT STD_LOGIC;
    rx_ip2udpMetaFifo_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    rx_ip2udpMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_ip2udpMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_ip2udpMetaFifo_full_n : IN STD_LOGIC;
    rx_ip2udpMetaFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_process_ipv4_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv23_40 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_const_lv23_A0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010100000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv160_lc_3 : STD_LOGIC_VECTOR (159 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv160_lc_4 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_92_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_i_reg_500 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_500_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_reg_538 : STD_LOGIC_VECTOR (0 downto 0);
    signal header_ready_load_reg_525 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op83_write_state3 : BOOLEAN;
    signal metaWritten_3_load_reg_534 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op86_write_state3 : BOOLEAN;
    signal ap_predicate_op92_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal header_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal header_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal header_header_V : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000101";
    signal metaWritten_3 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal headerWordsDropped_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal rx_crc2ipFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rx_process2dropFifo_blk_n : STD_LOGIC;
    signal rx_process2dropLengthFifo_blk_n : STD_LOGIC;
    signal rx_ip2udpMetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal rx_crc2ipFifo_read_reg_504 : STD_LOGIC_VECTOR (127 downto 0);
    signal rx_crc2ipFifo_read_reg_504_pp0_iter1_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal currWord_data_V_fu_212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal currWord_data_V_reg_509 : STD_LOGIC_VECTOR (63 downto 0);
    signal currWord_last_V_reg_515 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_last_V_reg_515_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal header_ready_load_load_fu_224_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_3_load_load_fu_236_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_11_fu_325_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_header_idx_new_0_i_phi_fu_141_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_fu_271_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_138 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_header_ready_flag_1_i_phi_fu_151_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_148 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_header_idx_flag_1_i_phi_fu_165_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_header_idx_flag_1_i_reg_162 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_header_idx_new_1_i_phi_fu_179_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_176 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_metaWritten_5_flag_1_i_phi_fu_192_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_metaWritten_5_flag_1_i_reg_189 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_12_in_i_in_in_reg_203 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_12_in_i_in_in_reg_203 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203 : STD_LOGIC_VECTOR (159 downto 0);
    signal xor_ln63_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln63_fu_376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln63_fu_391_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln63_1_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_364_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal or_ln63_2_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln63_1_fu_487_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal shl_ln_fu_244_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln58_fu_252_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln58_fu_256_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln58_fu_240_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_279_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln186_fu_268_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln368_fu_287_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln368_7_fu_291_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal shl_ln368_9_fu_301_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal xor_ln368_3_fu_307_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal shl_ln368_8_fu_295_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal and_ln368_5_fu_313_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal and_ln368_6_fu_319_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal shl_ln368_fu_337_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal xor_ln368_fu_343_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln368_6_fu_355_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal and_ln368_fu_349_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal shl_ln368_7_fu_358_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal trunc_ln628_fu_425_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_127_i_fu_456_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_126_i_fu_446_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_125_i_fu_436_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_121_i_fu_466_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln840_fu_481_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_177 : BOOLEAN;
    signal ap_condition_183 : BOOLEAN;
    signal ap_condition_382 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_183)) then
                if ((ap_const_boolean_1 = ap_condition_177)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203 <= p_Result_11_fu_325_p2;
                elsif (((tmp_i_reg_500 = ap_const_lv1_1) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203 <= header_header_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203 <= ap_phi_reg_pp0_iter1_p_Val2_12_in_i_in_in_reg_203;
                end if;
            end if; 
        end if;
    end process;

    header_header_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_382)) then
                if ((icmp_ln58_fu_262_p2 = ap_const_lv1_1)) then 
                    header_header_V <= p_Result_s_fu_364_p2;
                elsif ((icmp_ln58_fu_262_p2 = ap_const_lv1_0)) then 
                    header_header_V <= p_Result_11_fu_325_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_p_Val2_12_in_i_in_in_reg_203 <= ap_phi_reg_pp0_iter0_p_Val2_12_in_i_in_in_reg_203;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                currWord_data_V_reg_509 <= currWord_data_V_fu_212_p1;
                currWord_last_V_reg_515 <= rx_crc2ipFifo_dout(72 downto 72);
                rx_crc2ipFifo_read_reg_504 <= rx_crc2ipFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                currWord_last_V_reg_515_pp0_iter1_reg <= currWord_last_V_reg_515;
                rx_crc2ipFifo_read_reg_504_pp0_iter1_reg <= rx_crc2ipFifo_read_reg_504;
                tmp_i_reg_500 <= tmp_i_nbreadreq_fu_92_p3;
                tmp_i_reg_500_pp0_iter1_reg <= tmp_i_reg_500;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_500_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                headerWordsDropped_V <= select_ln63_1_fu_487_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_500 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln63_1_fu_386_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_idx <= select_ln63_fu_391_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_500 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln63_fu_376_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_ready <= xor_ln63_fu_381_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_500 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_ready_load_reg_525 <= header_ready;
                metaWritten_3_load_reg_534 <= metaWritten_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_500 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln58_reg_538 <= icmp_ln58_fu_262_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_500 = ap_const_lv1_1) and (or_ln63_2_fu_398_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                metaWritten_3 <= xor_ln63_fu_381_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln58_fu_256_p2 <= std_logic_vector(unsigned(zext_ln58_fu_252_p1) + unsigned(ap_const_lv23_40));
    add_ln67_fu_271_p2 <= std_logic_vector(unsigned(header_idx) + unsigned(ap_const_lv16_1));
    add_ln840_fu_481_p2 <= std_logic_vector(unsigned(headerWordsDropped_V) + unsigned(ap_const_lv4_2));
    and_ln368_5_fu_313_p2 <= (xor_ln368_3_fu_307_p2 and header_header_V);
    and_ln368_6_fu_319_p2 <= (shl_ln368_9_fu_301_p2 and shl_ln368_8_fu_295_p2);
    and_ln368_fu_349_p2 <= (xor_ln368_fu_343_p2 and header_header_V);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, rx_crc2ipFifo_empty_n, tmp_i_nbreadreq_fu_92_p3, ap_done_reg, rx_process2dropFifo_full_n, ap_predicate_op83_write_state3, rx_process2dropLengthFifo_full_n, ap_predicate_op86_write_state3, rx_ip2udpMetaFifo_full_n, ap_predicate_op92_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (rx_crc2ipFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op92_write_state3 = ap_const_boolean_1) and (rx_ip2udpMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op86_write_state3 = ap_const_boolean_1) and (rx_process2dropLengthFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op83_write_state3 = ap_const_boolean_1) and (rx_process2dropFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, rx_crc2ipFifo_empty_n, tmp_i_nbreadreq_fu_92_p3, ap_done_reg, rx_process2dropFifo_full_n, ap_predicate_op83_write_state3, rx_process2dropLengthFifo_full_n, ap_predicate_op86_write_state3, rx_ip2udpMetaFifo_full_n, ap_predicate_op92_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (rx_crc2ipFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op92_write_state3 = ap_const_boolean_1) and (rx_ip2udpMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op86_write_state3 = ap_const_boolean_1) and (rx_process2dropLengthFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op83_write_state3 = ap_const_boolean_1) and (rx_process2dropFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, rx_crc2ipFifo_empty_n, tmp_i_nbreadreq_fu_92_p3, ap_done_reg, rx_process2dropFifo_full_n, ap_predicate_op83_write_state3, rx_process2dropLengthFifo_full_n, ap_predicate_op86_write_state3, rx_ip2udpMetaFifo_full_n, ap_predicate_op92_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (rx_crc2ipFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op92_write_state3 = ap_const_boolean_1) and (rx_ip2udpMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op86_write_state3 = ap_const_boolean_1) and (rx_process2dropLengthFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op83_write_state3 = ap_const_boolean_1) and (rx_process2dropFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rx_crc2ipFifo_empty_n, tmp_i_nbreadreq_fu_92_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (rx_crc2ipFifo_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(rx_process2dropFifo_full_n, ap_predicate_op83_write_state3, rx_process2dropLengthFifo_full_n, ap_predicate_op86_write_state3, rx_ip2udpMetaFifo_full_n, ap_predicate_op92_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((ap_predicate_op92_write_state3 = ap_const_boolean_1) and (rx_ip2udpMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op86_write_state3 = ap_const_boolean_1) and (rx_process2dropLengthFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op83_write_state3 = ap_const_boolean_1) and (rx_process2dropFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_177_assign_proc : process(tmp_i_reg_500, header_ready_load_load_fu_224_p1, icmp_ln58_fu_262_p2)
    begin
                ap_condition_177 <= ((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_0) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_0));
    end process;


    ap_condition_183_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_183 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_382_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_500, ap_block_pp0_stage0_11001, header_ready_load_load_fu_224_p1)
    begin
                ap_condition_382 <= ((tmp_i_reg_500 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_header_idx_flag_1_i_phi_fu_165_p6_assign_proc : process(tmp_i_reg_500, header_ready_load_load_fu_224_p1, metaWritten_3_load_load_fu_236_p1, icmp_ln58_fu_262_p2, ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4, ap_phi_reg_pp0_iter1_header_idx_flag_1_i_reg_162)
    begin
        if ((((tmp_i_reg_500 = ap_const_lv1_1) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_1) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_1)) or ((tmp_i_reg_500 = ap_const_lv1_1) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_0) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_1)) or ((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_0) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_1)) or ((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_0) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_0)))) then 
            ap_phi_mux_header_idx_flag_1_i_phi_fu_165_p6 <= ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4;
        elsif (((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_1) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_0))) then 
            ap_phi_mux_header_idx_flag_1_i_phi_fu_165_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_header_idx_flag_1_i_phi_fu_165_p6 <= ap_phi_reg_pp0_iter1_header_idx_flag_1_i_reg_162;
        end if; 
    end process;


    ap_phi_mux_header_idx_new_0_i_phi_fu_141_p4_assign_proc : process(tmp_i_reg_500, header_ready_load_load_fu_224_p1, icmp_ln58_fu_262_p2, add_ln67_fu_271_p2, ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_138)
    begin
        if (((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_0) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_0))) then 
            ap_phi_mux_header_idx_new_0_i_phi_fu_141_p4 <= add_ln67_fu_271_p2;
        else 
            ap_phi_mux_header_idx_new_0_i_phi_fu_141_p4 <= ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_138;
        end if; 
    end process;


    ap_phi_mux_header_idx_new_1_i_phi_fu_179_p6_assign_proc : process(tmp_i_reg_500, header_ready_load_load_fu_224_p1, metaWritten_3_load_load_fu_236_p1, icmp_ln58_fu_262_p2, ap_phi_mux_header_idx_new_0_i_phi_fu_141_p4, add_ln67_fu_271_p2, ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_176)
    begin
        if ((((tmp_i_reg_500 = ap_const_lv1_1) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_1) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_1)) or ((tmp_i_reg_500 = ap_const_lv1_1) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_0) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_1)) or ((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_0) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_1)) or ((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_0) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_0)))) then 
            ap_phi_mux_header_idx_new_1_i_phi_fu_179_p6 <= ap_phi_mux_header_idx_new_0_i_phi_fu_141_p4;
        elsif (((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_1) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_0))) then 
            ap_phi_mux_header_idx_new_1_i_phi_fu_179_p6 <= add_ln67_fu_271_p2;
        else 
            ap_phi_mux_header_idx_new_1_i_phi_fu_179_p6 <= ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_176;
        end if; 
    end process;


    ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4_assign_proc : process(tmp_i_reg_500, header_ready_load_load_fu_224_p1, icmp_ln58_fu_262_p2, ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_127)
    begin
        if ((tmp_i_reg_500 = ap_const_lv1_1)) then
            if (((icmp_ln58_fu_262_p2 = ap_const_lv1_0) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_0))) then 
                ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4 <= ap_const_lv1_1;
            elsif ((header_ready_load_load_fu_224_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4 <= ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_127;
            end if;
        else 
            ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4 <= ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_127;
        end if; 
    end process;


    ap_phi_mux_header_ready_flag_1_i_phi_fu_151_p6_assign_proc : process(tmp_i_reg_500, header_ready_load_load_fu_224_p1, metaWritten_3_load_load_fu_236_p1, icmp_ln58_fu_262_p2, ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4, ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_148)
    begin
        if ((((tmp_i_reg_500 = ap_const_lv1_1) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_1) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_1)) or ((tmp_i_reg_500 = ap_const_lv1_1) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_0) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_1)) or ((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_0) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_1)) or ((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_0) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_0)))) then 
            ap_phi_mux_header_ready_flag_1_i_phi_fu_151_p6 <= ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4;
        elsif (((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_1) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_0))) then 
            ap_phi_mux_header_ready_flag_1_i_phi_fu_151_p6 <= ap_const_lv1_0;
        else 
            ap_phi_mux_header_ready_flag_1_i_phi_fu_151_p6 <= ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_148;
        end if; 
    end process;


    ap_phi_mux_metaWritten_5_flag_1_i_phi_fu_192_p6_assign_proc : process(tmp_i_reg_500, header_ready_load_load_fu_224_p1, metaWritten_3_load_load_fu_236_p1, icmp_ln58_fu_262_p2, ap_phi_reg_pp0_iter1_metaWritten_5_flag_1_i_reg_189)
    begin
        if ((((tmp_i_reg_500 = ap_const_lv1_1) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_0) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_1)) or ((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_0) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_0)))) then 
            ap_phi_mux_metaWritten_5_flag_1_i_phi_fu_192_p6 <= ap_const_lv1_1;
        elsif ((((tmp_i_reg_500 = ap_const_lv1_1) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_1) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_1)) or ((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_1) and (header_ready_load_load_fu_224_p1 = ap_const_lv1_0)) or ((tmp_i_reg_500 = ap_const_lv1_1) and (icmp_ln58_fu_262_p2 = ap_const_lv1_0) and (metaWritten_3_load_load_fu_236_p1 = ap_const_lv1_1)))) then 
            ap_phi_mux_metaWritten_5_flag_1_i_phi_fu_192_p6 <= ap_const_lv1_0;
        else 
            ap_phi_mux_metaWritten_5_flag_1_i_phi_fu_192_p6 <= ap_phi_reg_pp0_iter1_metaWritten_5_flag_1_i_reg_189;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_Val2_12_in_i_in_in_reg_203 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_header_idx_flag_1_i_reg_162 <= "X";
    ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_138 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_176 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_127 <= "X";
    ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_148 <= "X";
    ap_phi_reg_pp0_iter1_metaWritten_5_flag_1_i_reg_189 <= "X";

    ap_predicate_op83_write_state3_assign_proc : process(tmp_i_reg_500_pp0_iter1_reg, icmp_ln58_reg_538, header_ready_load_reg_525)
    begin
                ap_predicate_op83_write_state3 <= (((header_ready_load_reg_525 = ap_const_lv1_1) and (tmp_i_reg_500_pp0_iter1_reg = ap_const_lv1_1)) or ((icmp_ln58_reg_538 = ap_const_lv1_0) and (tmp_i_reg_500_pp0_iter1_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op86_write_state3_assign_proc : process(tmp_i_reg_500_pp0_iter1_reg, icmp_ln58_reg_538, header_ready_load_reg_525, metaWritten_3_load_reg_534)
    begin
                ap_predicate_op86_write_state3 <= (((metaWritten_3_load_reg_534 = ap_const_lv1_0) and (header_ready_load_reg_525 = ap_const_lv1_1) and (tmp_i_reg_500_pp0_iter1_reg = ap_const_lv1_1)) or ((metaWritten_3_load_reg_534 = ap_const_lv1_0) and (icmp_ln58_reg_538 = ap_const_lv1_0) and (tmp_i_reg_500_pp0_iter1_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op92_write_state3_assign_proc : process(tmp_i_reg_500_pp0_iter1_reg, icmp_ln58_reg_538, header_ready_load_reg_525, metaWritten_3_load_reg_534)
    begin
                ap_predicate_op92_write_state3 <= (((metaWritten_3_load_reg_534 = ap_const_lv1_0) and (header_ready_load_reg_525 = ap_const_lv1_1) and (tmp_i_reg_500_pp0_iter1_reg = ap_const_lv1_1)) or ((metaWritten_3_load_reg_534 = ap_const_lv1_0) and (icmp_ln58_reg_538 = ap_const_lv1_0) and (tmp_i_reg_500_pp0_iter1_reg = ap_const_lv1_1)));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_data_V_fu_212_p1 <= rx_crc2ipFifo_dout(64 - 1 downto 0);
    header_ready_load_load_fu_224_p1 <= header_ready;
    icmp_ln58_fu_262_p2 <= "1" when (unsigned(add_ln58_fu_256_p2) < unsigned(ap_const_lv23_A0)) else "0";
    metaWritten_3_load_load_fu_236_p1 <= metaWritten_3;
    or_ln63_1_fu_386_p2 <= (currWord_last_V_reg_515 or ap_phi_mux_header_idx_flag_1_i_phi_fu_165_p6);
    or_ln63_2_fu_398_p2 <= (currWord_last_V_reg_515 or ap_phi_mux_metaWritten_5_flag_1_i_phi_fu_192_p6);
    or_ln63_fu_376_p2 <= (currWord_last_V_reg_515 or ap_phi_mux_header_ready_flag_1_i_phi_fu_151_p6);
    p_Result_11_fu_325_p2 <= (and_ln368_6_fu_319_p2 or and_ln368_5_fu_313_p2);
    p_Result_s_fu_364_p2 <= (shl_ln368_7_fu_358_p2 or and_ln368_fu_349_p2);

    rx_crc2ipFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rx_crc2ipFifo_empty_n, tmp_i_nbreadreq_fu_92_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_crc2ipFifo_blk_n <= rx_crc2ipFifo_empty_n;
        else 
            rx_crc2ipFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_crc2ipFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_92_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_crc2ipFifo_read <= ap_const_logic_1;
        else 
            rx_crc2ipFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_ip2udpMetaFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rx_ip2udpMetaFifo_full_n, ap_predicate_op92_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op92_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_ip2udpMetaFifo_blk_n <= rx_ip2udpMetaFifo_full_n;
        else 
            rx_ip2udpMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_ip2udpMetaFifo_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_121_i_fu_466_p4),64));

    rx_ip2udpMetaFifo_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op92_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op92_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_ip2udpMetaFifo_write <= ap_const_logic_1;
        else 
            rx_ip2udpMetaFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_process2dropFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rx_process2dropFifo_full_n, ap_predicate_op83_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op83_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_process2dropFifo_blk_n <= rx_process2dropFifo_full_n;
        else 
            rx_process2dropFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_process2dropFifo_din <= rx_crc2ipFifo_read_reg_504_pp0_iter1_reg;

    rx_process2dropFifo_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op83_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op83_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_process2dropFifo_write <= ap_const_logic_1;
        else 
            rx_process2dropFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_process2dropLengthFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rx_process2dropLengthFifo_full_n, ap_predicate_op86_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op86_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_process2dropLengthFifo_blk_n <= rx_process2dropLengthFifo_full_n;
        else 
            rx_process2dropLengthFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_process2dropLengthFifo_din <= std_logic_vector(unsigned(trunc_ln628_fu_425_p1) - unsigned(headerWordsDropped_V));

    rx_process2dropLengthFifo_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op86_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op86_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_process2dropLengthFifo_write <= ap_const_logic_1;
        else 
            rx_process2dropLengthFifo_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln63_1_fu_487_p3 <= 
        ap_const_lv4_0 when (currWord_last_V_reg_515_pp0_iter1_reg(0) = '1') else 
        add_ln840_fu_481_p2;
    select_ln63_fu_391_p3 <= 
        ap_const_lv16_0 when (currWord_last_V_reg_515(0) = '1') else 
        ap_phi_mux_header_idx_new_1_i_phi_fu_179_p6;
    shl_ln368_7_fu_358_p2 <= std_logic_vector(shift_left(unsigned(zext_ln368_6_fu_355_p1),to_integer(unsigned('0' & zext_ln368_fu_287_p1(31-1 downto 0)))));
    shl_ln368_8_fu_295_p2 <= std_logic_vector(shift_left(unsigned(zext_ln186_fu_268_p1),to_integer(unsigned('0' & zext_ln368_fu_287_p1(31-1 downto 0)))));
    shl_ln368_9_fu_301_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv160_lc_3),to_integer(unsigned('0' & zext_ln368_7_fu_291_p1(31-1 downto 0)))));
    shl_ln368_fu_337_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv160_lc_4),to_integer(unsigned('0' & zext_ln368_fu_287_p1(31-1 downto 0)))));
    shl_ln_fu_244_p3 <= (header_idx & ap_const_lv6_0);
    tmp_121_i_fu_466_p4 <= ((tmp_127_i_fu_456_p4 & tmp_126_i_fu_446_p4) & tmp_125_i_fu_436_p4);
    tmp_125_i_fu_436_p4 <= ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203(127 downto 96);
    tmp_126_i_fu_446_p4 <= ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203(31 downto 24);
    tmp_127_i_fu_456_p4 <= ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203(23 downto 16);
    tmp_fu_279_p3 <= (trunc_ln58_fu_240_p1 & ap_const_lv6_0);
    tmp_i_nbreadreq_fu_92_p3 <= (0=>(rx_crc2ipFifo_empty_n), others=>'-');
    trunc_ln58_fu_240_p1 <= header_idx(2 - 1 downto 0);
    trunc_ln628_fu_425_p1 <= ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203(4 - 1 downto 0);
    xor_ln368_3_fu_307_p2 <= (shl_ln368_9_fu_301_p2 xor ap_const_lv160_lc_3);
    xor_ln368_fu_343_p2 <= (shl_ln368_fu_337_p2 xor ap_const_lv160_lc_3);
    xor_ln63_fu_381_p2 <= (currWord_last_V_reg_515 xor ap_const_lv1_1);
    zext_ln186_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(currWord_data_V_reg_509),160));
    zext_ln368_6_fu_355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(currWord_data_V_reg_509),160));
    zext_ln368_7_fu_291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_279_p3),160));
    zext_ln368_fu_287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_279_p3),160));
    zext_ln58_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_244_p3),23));
end behav;
