FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/* bench 3202.0.0 d4eb535e3cb1 */
/* bench 3202.0.1 a9eb2a074e7b */
/* bench 3202.0.2 c28165e8144a */
/* bench 3202.0.3 4c8edc749f1e */
/* bench 3202.0.4 942a0d228b46 */
/* bench 3202.0.5 a0fc6f1ba655 */
/* bench 3202.0.6 d31967d74ecc */
/* bench 13441.1.0 9bf85620e0ed */
/* bench 13441.1.1 efb4d4cfa606 */
/* bench 13441.1.2 5f385b398ca5 */
/* bench 13441.1.3 51f14e3bd37f */
/* bench 13441.1.4 774f07196ec8 */
/* bench 13441.1.5 7ab4a2d11cc3 */
/* bench 13441.1.6 43d38ba43ef9 */
/* bench 13441.1.7 428b4a9ed92e */
 *  Copyright (c) 1996-2000 Russell King.
 *
 *  Changelog:
 *   24-Sep-1996	RMK	Created
 *   10-Oct-1996	RMK	Brought up to date with arch-sa110eval
 *   04-Dec-1997	RMK	Updated for new arch/arm/time.c
 *   13=Jun-2004	DS	Moved to arch/arm/common b/c shared w/CLPS7500
 */
#include <linux/clocksource.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/io.h>

#include <mach/hardware.h>
#include <asm/hardware/ioc.h>

#include <asm/mach/time.h>

#define RPC_CLOCK_FREQ 2000000
#define RPC_LATCH DIV_ROUND_CLOSEST(RPC_CLOCK_FREQ, HZ)

static u32 ioc_time;

static u64 ioc_timer_read(struct clocksource *cs)
{
	unsigned int count1, count2, status;
	unsigned long flags;
	u32 ticks;

	local_irq_save(flags);
	ioc_writeb (0, IOC_T0LATCH);
	barrier ();
	count1 = ioc_readb(IOC_T0CNTL) | (ioc_readb(IOC_T0CNTH) << 8);
	barrier ();
	status = ioc_readb(IOC_IRQREQA);
	barrier ();
	ioc_writeb (0, IOC_T0LATCH);
	barrier ();
	count2 = ioc_readb(IOC_T0CNTL) | (ioc_readb(IOC_T0CNTH) << 8);
	ticks = ioc_time + RPC_LATCH - count2;
	local_irq_restore(flags);

	if (count2 < count1) {
		/*
		 * The timer has not reloaded between reading count1 and
		 * count2, check whether an interrupt was actually pending.
		 */
		if (status & (1 << 5))
			ticks += RPC_LATCH;
	} else if (count2 > count1) {
		/*
		 * The timer has reloaded, so count2 indicates the new
		 * count since the wrap.  The interrupt would not have
		 * been processed, so add the missed ticks.
		 */
		ticks += RPC_LATCH;
	}

	return ticks;
}

static struct clocksource ioctime_clocksource = {
	.read = ioc_timer_read,
	.mask = CLOCKSOURCE_MASK(32),
	.rating = 100,
};

void __init ioctime_init(void)
{
	ioc_writeb(RPC_LATCH & 255, IOC_T0LTCHL);
	ioc_writeb(RPC_LATCH >> 8, IOC_T0LTCHH);
	ioc_writeb(0, IOC_T0GO);
}
/* bench 23822.0.0 0b768f4f71eb */
/* bench 23822.0.1 636f9a2ecdb8 */
/* bench 23822.0.2 b3f4f0a52a97 */
/* bench 23822.0.3 376338b914fc */
/* bench 23822.0.4 c1a5850a1dd4 */
/* bench 23822.0.5 56093ab9a907 */
/* bench 23822.0.6 ceeb4553ec19 */
/* bench 23822.0.7 ac6dce3f1d63 */
/* bench 23822.0.8 6455c1122a8a */
/* bench 23822.0.9 5df43a76fb4d */
/* bench 23822.0.10 73c2b121ba5c */

static irqreturn_t
ioc_timer_interrupt(int irq, void *dev_id)
{
	ioc_time += RPC_LATCH;
	legacy_timer_tick(1);
	return IRQ_HANDLED;
}

/*
 * Set up timer interrupt.
 */
void __init ioc_timer_init(void)
{
	WARN_ON(clocksource_register_hz(&ioctime_clocksource, RPC_CLOCK_FREQ));
	ioctime_init();
	if (request_irq(IRQ_TIMER0, ioc_timer_interrupt, 0, "timer", NULL))
		pr_err("Failed to request irq %d (timer)\n", IRQ_TIMER0);
}
