$date
	Sun Oct 23 07:59:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1035878
b11010 &
b11010 %
1$
b11010 !
1"
#1035879
0"
#1035882
b1101 &
b1101 %
#1035886
b101000 &
b101000 %
#1035890
b10100 &
b10100 %
#1035894
b1010 &
b1010 %
#1035898
b101 &
b101 %
#1035902
b10000 &
b10000 %
#1035906
b1000 &
b1000 %
#1035910
b100 &
b100 %
#1035914
b10 &
b10 %
#1035918
b1 &
1#
b1 %
#1035922
b0 &
b0 %
0#
0$
#2024637
b1000 !
1"
#2024638
b1000 &
b1000 %
1$
#2024639
0"
#2024642
b100 &
b100 %
#2024646
b10 &
b10 %
#2024650
b1 &
b1 %
1#
#2024654
b0 &
0#
b0 %
0$
#3071753
1"
#3071754
b1000 &
b1000 %
1$
#3071755
0"
#3071758
b100 &
b100 %
#3071762
b10 &
b10 %
#3071766
b1 &
1#
b1 %
#3071770
b0 &
b0 %
0#
0$
#4500012
