{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 22:55:46 2013 " "Info: Processing started: Mon Jan 21 22:55:46 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_sd -c spi_sd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off spi_sd -c spi_sd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_sd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file spi_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_sd " "Info: Found entity 1: spi_sd" {  } { { "spi_sd.v" "" { Text "C:/altera/11.0/spi_sd/spi_sd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zrb_sync_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file zrb_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 zrb_sync_fifo " "Info: Found entity 1: zrb_sync_fifo" {  } { { "zrb_sync_fifo.v" "" { Text "C:/altera/11.0/spi_sd/zrb_sync_fifo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUTPUT_CLK output_clk zrb_clk_generator.v(5) " "Info (10281): Verilog HDL Declaration information at zrb_clk_generator.v(5): object \"OUTPUT_CLK\" differs only in case from object \"output_clk\" in the same scope" {  } { { "zrb_clk_generator.v" "" { Text "C:/altera/11.0/spi_sd/zrb_clk_generator.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zrb_clk_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file zrb_clk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 zrb_clk_generator " "Info: Found entity 1: zrb_clk_generator" {  } { { "zrb_clk_generator.v" "" { Text "C:/altera/11.0/spi_sd/zrb_clk_generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zrb_spi_rxtx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file zrb_spi_rxtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 zrb_spi_rxtx " "Info: Found entity 1: zrb_spi_rxtx" {  } { { "zrb_spi_rxtx.v" "" { Text "C:/altera/11.0/spi_sd/zrb_spi_rxtx.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zrb_sd_core.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file zrb_sd_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 zrb_sd_core " "Info: Found entity 1: zrb_sd_core" {  } { { "zrb_sd_core.v" "" { Text "C:/altera/11.0/spi_sd/zrb_sd_core.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_sd " "Info: Elaborating entity \"spi_sd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zrb_sd_core zrb_sd_core:spi_core " "Info: Elaborating entity \"zrb_sd_core\" for hierarchy \"zrb_sd_core:spi_core\"" {  } { { "spi_sd.v" "spi_core" { Text "C:/altera/11.0/spi_sd/spi_sd.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "zrb_sd_core.v(95) " "Info (10264): Verilog HDL Case Statement information at zrb_sd_core.v(95): all case item expressions in this case statement are onehot" {  } { { "zrb_sd_core.v" "" { Text "C:/altera/11.0/spi_sd/zrb_sd_core.v" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zrb_spi_rxtx zrb_sd_core:spi_core\|zrb_spi_rxtx:spi_rxtx " "Info: Elaborating entity \"zrb_spi_rxtx\" for hierarchy \"zrb_sd_core:spi_core\|zrb_spi_rxtx:spi_rxtx\"" {  } { { "zrb_sd_core.v" "spi_rxtx" { Text "C:/altera/11.0/spi_sd/zrb_sd_core.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zrb_sync_fifo zrb_sd_core:spi_core\|zrb_spi_rxtx:spi_rxtx\|zrb_sync_fifo:input_fifo " "Info: Elaborating entity \"zrb_sync_fifo\" for hierarchy \"zrb_sd_core:spi_core\|zrb_spi_rxtx:spi_rxtx\|zrb_sync_fifo:input_fifo\"" {  } { { "zrb_spi_rxtx.v" "input_fifo" { Text "C:/altera/11.0/spi_sd/zrb_spi_rxtx.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zrb_clk_generator zrb_sd_core:spi_core\|zrb_clk_generator:spi_clkgen " "Info: Elaborating entity \"zrb_clk_generator\" for hierarchy \"zrb_sd_core:spi_core\|zrb_clk_generator:spi_clkgen\"" {  } { { "zrb_sd_core.v" "spi_clkgen" { Text "C:/altera/11.0/spi_sd/zrb_sd_core.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 zrb_clk_generator.v(13) " "Warning (10230): Verilog HDL assignment warning at zrb_clk_generator.v(13): truncated value with size 32 to match size of target (29)" {  } { { "zrb_clk_generator.v" "" { Text "C:/altera/11.0/spi_sd/zrb_clk_generator.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 zrb_clk_generator.v(15) " "Warning (10230): Verilog HDL assignment warning at zrb_clk_generator.v(15): truncated value with size 32 to match size of target (29)" {  } { { "zrb_clk_generator.v" "" { Text "C:/altera/11.0/spi_sd/zrb_clk_generator.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Info: Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "zrb_sd_core:spi_core\|zrb_spi_rxtx:spi_rxtx\|zrb_sync_fifo:input_fifo\|mem " "Info: RAM logic \"zrb_sd_core:spi_core\|zrb_spi_rxtx:spi_rxtx\|zrb_sync_fifo:input_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "zrb_sync_fifo.v" "mem" { Text "C:/altera/11.0/spi_sd/zrb_sync_fifo.v" 34 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "zrb_sd_core:spi_core\|zrb_spi_rxtx:spi_rxtx\|zrb_sync_fifo:output_fifo\|mem " "Info: RAM logic \"zrb_sd_core:spi_core\|zrb_spi_rxtx:spi_rxtx\|zrb_sync_fifo:output_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "zrb_sync_fifo.v" "mem" { Text "C:/altera/11.0/spi_sd/zrb_sync_fifo.v" 34 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "zrb_sd_core:spi_core\|zrb_spi_rxtx:spi_rxtx\|r_state~6 " "Info: Register \"zrb_sd_core:spi_core\|zrb_spi_rxtx:spi_rxtx\|r_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "zrb_sd_core:spi_core\|zrb_spi_rxtx:spi_rxtx\|r_state~7 " "Info: Register \"zrb_sd_core:spi_core\|zrb_spi_rxtx:spi_rxtx\|r_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/11.0/spi_sd/spi_sd.map.smsg " "Info: Generated suppressed messages file C:/altera/11.0/spi_sd/spi_sd.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Info: Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Info: Implemented 269 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 22:55:48 2013 " "Info: Processing ended: Mon Jan 21 22:55:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
