static inline void F_1 ( T_1 V_1 , void T_2 * V_2 )\r\n{\r\nF_2 ( V_1 , V_2 + V_3 ) ;\r\n}\r\nstatic inline void F_3 ( T_1 V_1 , void T_2 * V_2 )\r\n{\r\nF_2 ( V_1 , V_2 + V_4 ) ;\r\n}\r\nstatic inline void F_4 ( T_1 V_1 , void T_2 * V_2 )\r\n{\r\nF_2 ( V_1 , V_2 + V_5 ) ;\r\n}\r\nstatic const T_1 * F_5 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nvoid T_2 * V_8 ;\r\nint V_9 = 0x400 ;\r\nT_3 V_10 ;\r\nstatic int V_11 ;\r\nif ( V_11 )\r\nreturn V_12 ;\r\nV_7 = F_6 ( NULL , NULL , L_1 ) ;\r\nV_8 = F_7 ( V_7 , 0 ) ;\r\nF_8 ( ! V_8 ) ;\r\nF_9 ( & V_13 ) ;\r\nF_3 ( V_14 , V_8 ) ;\r\nwhile ( ( F_10 ( V_8 ) &\r\n( V_15 | V_14 ) ) && -- V_9 )\r\nF_11 () ;\r\nif ( F_12 ( ! V_9 ) )\r\ngoto V_16;\r\nF_1 ( V_17 , V_8 ) ;\r\nF_13 ( 1 ) ;\r\nV_9 = 0x400 ;\r\nwhile ( ( F_10 ( V_8 ) & V_15 ) && -- V_9 )\r\nF_11 () ;\r\nif ( F_12 ( ! V_9 ) )\r\ngoto V_16;\r\nfor ( V_10 = 0 ; V_10 < V_18 ; V_10 ++ )\r\nV_12 [ V_10 ] = F_10 ( V_8 + V_19 +\r\nV_10 * 0x10 ) ;\r\nF_3 ( V_17 , V_8 ) ;\r\nV_11 = 1 ;\r\nF_14 ( & V_13 ) ;\r\nreturn V_12 ;\r\nV_16:\r\nF_14 ( & V_13 ) ;\r\nF_15 ( L_2 , V_20 ) ;\r\nreturn NULL ;\r\n}\r\nstatic void T_4 F_16 ( enum V_21 V_22 )\r\n{\r\nstruct V_6 * V_7 , * V_23 = NULL ;\r\nstruct V_24 * V_25 ;\r\nconst T_1 * V_26 = F_5 () ;\r\nT_5 * V_27 ;\r\nT_1 V_28 ;\r\nint V_10 ;\r\nfor ( V_10 = 0 ; V_10 < 2 ; V_10 ++ ) {\r\nV_7 = F_6 ( V_23 , NULL , L_3 ) ;\r\nif ( ! V_7 )\r\nreturn;\r\nV_23 = V_7 ;\r\nif ( F_17 ( V_7 , L_4 , NULL ) )\r\ncontinue;\r\nV_25 = F_18 ( sizeof( * V_25 ) + 6 , V_29 ) ;\r\nif ( ! V_25 )\r\nreturn;\r\nV_25 -> V_30 = V_25 + 1 ;\r\nV_25 -> V_31 = 6 ;\r\nV_25 -> V_32 = F_19 ( L_4 , V_29 ) ;\r\nif ( ! V_25 -> V_32 ) {\r\nF_20 ( V_25 ) ;\r\nreturn;\r\n}\r\nV_27 = V_25 -> V_30 ;\r\nswitch ( V_22 ) {\r\ncase V_33 :\r\nV_27 [ 0 ] = 0x00 ;\r\nV_27 [ 1 ] = 0x04 ;\r\nV_27 [ 2 ] = 0x9f ;\r\nbreak;\r\ncase V_34 :\r\nV_27 [ 0 ] = 0xc0 ;\r\nV_27 [ 1 ] = 0xe5 ;\r\nV_27 [ 2 ] = 0x4e ;\r\nbreak;\r\ncase V_35 :\r\nV_27 [ 0 ] = 0x58 ;\r\nV_27 [ 1 ] = 0xb9 ;\r\nV_27 [ 2 ] = 0xe1 ;\r\nbreak;\r\ncase V_36 :\r\nV_27 [ 0 ] = 0x00 ;\r\nV_27 [ 1 ] = 0x01 ;\r\nV_27 [ 2 ] = 0x87 ;\r\nbreak;\r\ncase V_37 :\r\nV_27 [ 0 ] = 0x00 ;\r\nV_27 [ 1 ] = 0x1e ;\r\nV_27 [ 2 ] = 0xac ;\r\nbreak;\r\n}\r\nV_28 = V_26 [ V_10 ] ;\r\nV_27 [ 3 ] = ( V_28 >> 16 ) & 0xff ;\r\nV_27 [ 4 ] = ( V_28 >> 8 ) & 0xff ;\r\nV_27 [ 5 ] = ( V_28 >> 0 ) & 0xff ;\r\nF_21 ( V_7 , V_25 ) ;\r\n}\r\n}\r\nstatic inline void F_22 ( void )\r\n{\r\nstruct V_38 * V_38 = F_23 ( L_5 , NULL ) ;\r\nif ( ! F_24 ( V_38 ) )\r\nF_25 ( V_38 ) ;\r\n}\r\nstatic void T_4 F_26 ( void )\r\n{\r\nF_16 ( V_33 ) ;\r\nF_27 ( V_39 ) ;\r\n}\r\nstatic void T_4 F_28 ( void )\r\n{\r\nF_16 ( V_37 ) ;\r\n}\r\nstatic int F_29 ( struct V_40 * V_41 )\r\n{\r\nV_41 -> V_42 |= V_43 ;\r\nreturn 0 ;\r\n}\r\nstatic void T_4 F_30 ( void )\r\n{\r\nF_22 () ;\r\nif ( F_31 ( V_44 ) )\r\nF_32 ( V_45 , V_46 ,\r\nF_29 ) ;\r\n}\r\nstatic void T_4 F_33 ( void )\r\n{\r\nF_16 ( V_35 ) ;\r\n}\r\nstatic void T_4 F_34 ( void )\r\n{\r\nF_16 ( V_36 ) ;\r\n}\r\nstatic void T_4 F_35 ( void )\r\n{\r\nF_16 ( V_34 ) ;\r\n}\r\nstatic const char T_4 * F_36 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nvoid T_2 * V_47 ;\r\nV_7 = F_6 ( NULL , NULL , L_6 ) ;\r\nV_47 = F_7 ( V_7 , 0 ) ;\r\nF_8 ( ! V_47 ) ;\r\nV_48 = F_37 ( V_47 + V_49 ) ;\r\nV_50 = V_48 & V_51 ;\r\nF_38 ( V_47 ) ;\r\nF_39 ( V_7 ) ;\r\nswitch ( V_50 ) {\r\ncase V_52 :\r\nreturn L_7 ;\r\ncase V_53 :\r\nreturn L_8 ;\r\ndefault:\r\nreturn L_9 ;\r\n}\r\n}\r\nstatic T_1 T_4 F_40 ( void )\r\n{\r\nT_1 V_54 = V_48 & V_55 ;\r\nswitch ( V_50 ) {\r\ncase V_52 :\r\nswitch ( V_54 ) {\r\ncase 0x0 :\r\nreturn V_56 ;\r\ncase 0x1 :\r\nreturn V_57 ;\r\ncase 0x2 :\r\nreturn V_58 ;\r\ncase 0x3 :\r\nreturn V_59 ;\r\ncase 0x4 :\r\nreturn V_60 ;\r\ndefault:\r\nreturn V_61 ;\r\n}\r\ncase V_53 :\r\nswitch ( V_54 ) {\r\ncase 0x0 :\r\nreturn V_57 ;\r\ncase 0x1 :\r\nreturn V_58 ;\r\ndefault:\r\nreturn V_61 ;\r\n}\r\ndefault:\r\nreturn V_61 ;\r\n}\r\n}\r\nstatic const char T_4 * F_41 ( void )\r\n{\r\nT_1 V_54 = F_40 () ;\r\nif ( V_54 != V_61 )\r\nreturn F_42 ( V_29 , L_10 , ( V_54 >> 4 ) & 0xf ,\r\nV_54 & 0xf ) ;\r\nelse\r\nreturn F_42 ( V_29 , L_11 , L_9 ) ;\r\n}\r\nstatic int T_4 F_43 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nV_7 = F_6 ( NULL , NULL , L_12 ) ;\r\nV_62 = F_7 ( V_7 , 0 ) ;\r\nif ( ! V_62 )\r\nreturn - V_63 ;\r\nif ( F_44 ( V_7 , L_13 ) )\r\nV_62 += V_64 ;\r\nelse\r\nV_62 += V_65 ;\r\nF_39 ( V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_4 F_45 ( void )\r\n{\r\nF_27 ( V_39 ) ;\r\n}\r\nstatic void T_4 F_46 ( void )\r\n{\r\nstruct V_6 * V_66 ;\r\nstruct V_67 * V_68 ;\r\nstruct V_69 * V_70 ;\r\nstruct V_71 * V_72 ;\r\nint V_73 ;\r\nV_72 = F_18 ( sizeof( * V_72 ) , V_29 ) ;\r\nif ( ! V_72 )\r\nreturn;\r\nV_66 = F_47 ( L_14 ) ;\r\nV_73 = F_48 ( V_66 , L_15 , & V_72 -> V_74 ) ;\r\nif ( V_73 )\r\nreturn;\r\nV_72 -> V_75 = L_16 ;\r\nV_72 -> V_76 = F_36 () ;\r\nV_72 -> V_77 = F_41 () ;\r\nV_70 = F_49 ( V_72 ) ;\r\nif ( F_24 ( V_70 ) ) {\r\nF_20 ( V_72 -> V_77 ) ;\r\nF_20 ( V_72 ) ;\r\nreturn;\r\n}\r\nV_68 = F_50 ( V_70 ) ;\r\nif ( F_51 ( L_17 ) )\r\nF_26 () ;\r\nif ( F_51 ( L_18 ) )\r\nF_28 () ;\r\nelse if ( F_51 ( L_19 ) )\r\nF_30 () ;\r\nelse if ( F_51 ( L_20 ) )\r\nF_33 () ;\r\nelse if ( F_51 ( L_21 ) )\r\nF_45 () ;\r\nelse if ( F_51 ( L_22 ) ||\r\nF_51 ( L_23 ) )\r\nF_34 () ;\r\nelse if ( F_51 ( L_24 ) )\r\nF_35 () ;\r\nF_52 ( NULL , NULL , V_68 ) ;\r\nF_43 () ;\r\n}\r\nstatic void F_53 ( enum V_78 V_79 , const char * V_80 )\r\n{\r\nif ( V_62 ) {\r\nF_1 ( V_81 , V_62 ) ;\r\nF_15 ( L_25 ) ;\r\nF_54 ( 50 ) ;\r\n}\r\nF_55 ( 0 ) ;\r\n}
