
SPI_TX_RX_ITRUPTS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054ec  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  0800569c  0800569c  0001569c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057c0  080057c0  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  080057c0  080057c0  000157c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057c8  080057c8  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057c8  080057c8  000157c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057cc  080057cc  000157cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080057d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  2000007c  0800584c  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  0800584c  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f5b1  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021ba  00000000  00000000  0002f65d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c90  00000000  00000000  00031818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bb8  00000000  00000000  000324a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000296ed  00000000  00000000  00033060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ed20  00000000  00000000  0005c74d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9852  00000000  00000000  0006b46d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00164cbf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b1c  00000000  00000000  00164d10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005684 	.word	0x08005684

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	08005684 	.word	0x08005684

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059a:	f000 faf8 	bl	8000b8e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059e:	f000 f82d 	bl	80005fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a2:	f000 f8e5 	bl	8000770 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80005a6:	f000 f87d 	bl	80006a4 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 80005aa:	f000 f8a7 	bl	80006fc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
printf("hello...\n");
 80005ae:	480d      	ldr	r0, [pc, #52]	; (80005e4 <main+0x50>)
 80005b0:	f004 f8ea 	bl	8004788 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("SPI:SIREIAL PERIFRAL INTERFACE\n");
 80005b4:	480c      	ldr	r0, [pc, #48]	; (80005e8 <main+0x54>)
 80005b6:	f004 f8e7 	bl	8004788 <puts>
if(HAL_SPI_TransmitReceive(&hspi1,tx_data,Rx_data,10,1000)==HAL_OK)
 80005ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	230a      	movs	r3, #10
 80005c2:	4a0a      	ldr	r2, [pc, #40]	; (80005ec <main+0x58>)
 80005c4:	490a      	ldr	r1, [pc, #40]	; (80005f0 <main+0x5c>)
 80005c6:	480b      	ldr	r0, [pc, #44]	; (80005f4 <main+0x60>)
 80005c8:	f002 fa97 	bl	8002afa <HAL_SPI_TransmitReceive>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d1f0      	bne.n	80005b4 <main+0x20>
{
	printf("SPI:SIREIAL PERIFRAL INTERFACE\n");
 80005d2:	4805      	ldr	r0, [pc, #20]	; (80005e8 <main+0x54>)
 80005d4:	f004 f8d8 	bl	8004788 <puts>
	printf("recived data is ==%s\n",Rx_data);
 80005d8:	4904      	ldr	r1, [pc, #16]	; (80005ec <main+0x58>)
 80005da:	4807      	ldr	r0, [pc, #28]	; (80005f8 <main+0x64>)
 80005dc:	f004 f84e 	bl	800467c <iprintf>
	  printf("SPI:SIREIAL PERIFRAL INTERFACE\n");
 80005e0:	e7e8      	b.n	80005b4 <main+0x20>
 80005e2:	bf00      	nop
 80005e4:	0800569c 	.word	0x0800569c
 80005e8:	080056a8 	.word	0x080056a8
 80005ec:	20000180 	.word	0x20000180
 80005f0:	20000000 	.word	0x20000000
 80005f4:	2000011c 	.word	0x2000011c
 80005f8:	080056c8 	.word	0x080056c8

080005fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b096      	sub	sp, #88	; 0x58
 8000600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000602:	f107 0314 	add.w	r3, r7, #20
 8000606:	2244      	movs	r2, #68	; 0x44
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f004 f82e 	bl	800466c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000610:	463b      	mov	r3, r7
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
 8000616:	605a      	str	r2, [r3, #4]
 8000618:	609a      	str	r2, [r3, #8]
 800061a:	60da      	str	r2, [r3, #12]
 800061c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800061e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000622:	f000 fe59 	bl	80012d8 <HAL_PWREx_ControlVoltageScaling>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800062c:	f000 f8b8 	bl	80007a0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000630:	2310      	movs	r3, #16
 8000632:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000634:	2301      	movs	r3, #1
 8000636:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000638:	2300      	movs	r3, #0
 800063a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
 800063c:	2390      	movs	r3, #144	; 0x90
 800063e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000640:	2302      	movs	r3, #2
 8000642:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000644:	2301      	movs	r3, #1
 8000646:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000648:	2305      	movs	r3, #5
 800064a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 800064c:	2347      	movs	r3, #71	; 0x47
 800064e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000650:	2302      	movs	r3, #2
 8000652:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000654:	2302      	movs	r3, #2
 8000656:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 8000658:	2306      	movs	r3, #6
 800065a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065c:	f107 0314 	add.w	r3, r7, #20
 8000660:	4618      	mov	r0, r3
 8000662:	f000 fe9f 	bl	80013a4 <HAL_RCC_OscConfig>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800066c:	f000 f898 	bl	80007a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000670:	230f      	movs	r3, #15
 8000672:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000674:	2303      	movs	r3, #3
 8000676:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000678:	2390      	movs	r3, #144	; 0x90
 800067a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800067c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000680:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000682:	2300      	movs	r3, #0
 8000684:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000686:	463b      	mov	r3, r7
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f001 faa4 	bl	8001bd8 <HAL_RCC_ClockConfig>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000696:	f000 f883 	bl	80007a0 <Error_Handler>
  }
}
 800069a:	bf00      	nop
 800069c:	3758      	adds	r7, #88	; 0x58
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
	...

080006a4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80006a8:	4b12      	ldr	r3, [pc, #72]	; (80006f4 <MX_LPUART1_UART_Init+0x50>)
 80006aa:	4a13      	ldr	r2, [pc, #76]	; (80006f8 <MX_LPUART1_UART_Init+0x54>)
 80006ac:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80006ae:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <MX_LPUART1_UART_Init+0x50>)
 80006b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006b4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006b6:	4b0f      	ldr	r3, [pc, #60]	; (80006f4 <MX_LPUART1_UART_Init+0x50>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80006bc:	4b0d      	ldr	r3, [pc, #52]	; (80006f4 <MX_LPUART1_UART_Init+0x50>)
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80006c2:	4b0c      	ldr	r3, [pc, #48]	; (80006f4 <MX_LPUART1_UART_Init+0x50>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80006c8:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <MX_LPUART1_UART_Init+0x50>)
 80006ca:	220c      	movs	r2, #12
 80006cc:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ce:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <MX_LPUART1_UART_Init+0x50>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006d4:	4b07      	ldr	r3, [pc, #28]	; (80006f4 <MX_LPUART1_UART_Init+0x50>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <MX_LPUART1_UART_Init+0x50>)
 80006dc:	2200      	movs	r2, #0
 80006de:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80006e0:	4804      	ldr	r0, [pc, #16]	; (80006f4 <MX_LPUART1_UART_Init+0x50>)
 80006e2:	f002 fea1 	bl	8003428 <HAL_UART_Init>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80006ec:	f000 f858 	bl	80007a0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80006f0:	bf00      	nop
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20000098 	.word	0x20000098
 80006f8:	40008000 	.word	0x40008000

080006fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000700:	4b19      	ldr	r3, [pc, #100]	; (8000768 <MX_SPI1_Init+0x6c>)
 8000702:	4a1a      	ldr	r2, [pc, #104]	; (800076c <MX_SPI1_Init+0x70>)
 8000704:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000706:	4b18      	ldr	r3, [pc, #96]	; (8000768 <MX_SPI1_Init+0x6c>)
 8000708:	2200      	movs	r2, #0
 800070a:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800070c:	4b16      	ldr	r3, [pc, #88]	; (8000768 <MX_SPI1_Init+0x6c>)
 800070e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000712:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000714:	4b14      	ldr	r3, [pc, #80]	; (8000768 <MX_SPI1_Init+0x6c>)
 8000716:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800071a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800071c:	4b12      	ldr	r3, [pc, #72]	; (8000768 <MX_SPI1_Init+0x6c>)
 800071e:	2200      	movs	r2, #0
 8000720:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000722:	4b11      	ldr	r3, [pc, #68]	; (8000768 <MX_SPI1_Init+0x6c>)
 8000724:	2200      	movs	r2, #0
 8000726:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000728:	4b0f      	ldr	r3, [pc, #60]	; (8000768 <MX_SPI1_Init+0x6c>)
 800072a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800072e:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000730:	4b0d      	ldr	r3, [pc, #52]	; (8000768 <MX_SPI1_Init+0x6c>)
 8000732:	2200      	movs	r2, #0
 8000734:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000736:	4b0c      	ldr	r3, [pc, #48]	; (8000768 <MX_SPI1_Init+0x6c>)
 8000738:	2200      	movs	r2, #0
 800073a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800073c:	4b0a      	ldr	r3, [pc, #40]	; (8000768 <MX_SPI1_Init+0x6c>)
 800073e:	2200      	movs	r2, #0
 8000740:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000742:	4b09      	ldr	r3, [pc, #36]	; (8000768 <MX_SPI1_Init+0x6c>)
 8000744:	2207      	movs	r2, #7
 8000746:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000748:	4b07      	ldr	r3, [pc, #28]	; (8000768 <MX_SPI1_Init+0x6c>)
 800074a:	2200      	movs	r2, #0
 800074c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800074e:	4b06      	ldr	r3, [pc, #24]	; (8000768 <MX_SPI1_Init+0x6c>)
 8000750:	2200      	movs	r2, #0
 8000752:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000754:	4804      	ldr	r0, [pc, #16]	; (8000768 <MX_SPI1_Init+0x6c>)
 8000756:	f002 f92d 	bl	80029b4 <HAL_SPI_Init>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_SPI1_Init+0x68>
  {
    Error_Handler();
 8000760:	f000 f81e 	bl	80007a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000764:	bf00      	nop
 8000766:	bd80      	pop	{r7, pc}
 8000768:	2000011c 	.word	0x2000011c
 800076c:	40013000 	.word	0x40013000

08000770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000776:	4b09      	ldr	r3, [pc, #36]	; (800079c <MX_GPIO_Init+0x2c>)
 8000778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077a:	4a08      	ldr	r2, [pc, #32]	; (800079c <MX_GPIO_Init+0x2c>)
 800077c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000780:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000782:	4b06      	ldr	r3, [pc, #24]	; (800079c <MX_GPIO_Init+0x2c>)
 8000784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800078e:	f000 fdf9 	bl	8001384 <HAL_PWREx_EnableVddIO2>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40021000 	.word	0x40021000

080007a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007a4:	b672      	cpsid	i
}
 80007a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007a8:	e7fe      	b.n	80007a8 <Error_Handler+0x8>
	...

080007ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b2:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <HAL_MspInit+0x44>)
 80007b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007b6:	4a0e      	ldr	r2, [pc, #56]	; (80007f0 <HAL_MspInit+0x44>)
 80007b8:	f043 0301 	orr.w	r3, r3, #1
 80007bc:	6613      	str	r3, [r2, #96]	; 0x60
 80007be:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <HAL_MspInit+0x44>)
 80007c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ca:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <HAL_MspInit+0x44>)
 80007cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007ce:	4a08      	ldr	r2, [pc, #32]	; (80007f0 <HAL_MspInit+0x44>)
 80007d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007d4:	6593      	str	r3, [r2, #88]	; 0x58
 80007d6:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <HAL_MspInit+0x44>)
 80007d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007de:	603b      	str	r3, [r7, #0]
 80007e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	40021000 	.word	0x40021000

080007f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b0ac      	sub	sp, #176	; 0xb0
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]
 800080a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800080c:	f107 0310 	add.w	r3, r7, #16
 8000810:	228c      	movs	r2, #140	; 0x8c
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f003 ff29 	bl	800466c <memset>
  if(huart->Instance==LPUART1)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a26      	ldr	r2, [pc, #152]	; (80008b8 <HAL_UART_MspInit+0xc4>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d145      	bne.n	80008b0 <HAL_UART_MspInit+0xbc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000824:	2320      	movs	r3, #32
 8000826:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000828:	2300      	movs	r3, #0
 800082a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800082c:	f107 0310 	add.w	r3, r7, #16
 8000830:	4618      	mov	r0, r3
 8000832:	f001 fbf5 	bl	8002020 <HAL_RCCEx_PeriphCLKConfig>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800083c:	f7ff ffb0 	bl	80007a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000840:	4b1e      	ldr	r3, [pc, #120]	; (80008bc <HAL_UART_MspInit+0xc8>)
 8000842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000844:	4a1d      	ldr	r2, [pc, #116]	; (80008bc <HAL_UART_MspInit+0xc8>)
 8000846:	f043 0301 	orr.w	r3, r3, #1
 800084a:	65d3      	str	r3, [r2, #92]	; 0x5c
 800084c:	4b1b      	ldr	r3, [pc, #108]	; (80008bc <HAL_UART_MspInit+0xc8>)
 800084e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000850:	f003 0301 	and.w	r3, r3, #1
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000858:	4b18      	ldr	r3, [pc, #96]	; (80008bc <HAL_UART_MspInit+0xc8>)
 800085a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085c:	4a17      	ldr	r2, [pc, #92]	; (80008bc <HAL_UART_MspInit+0xc8>)
 800085e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000862:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000864:	4b15      	ldr	r3, [pc, #84]	; (80008bc <HAL_UART_MspInit+0xc8>)
 8000866:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800086c:	60bb      	str	r3, [r7, #8]
 800086e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000870:	f000 fd88 	bl	8001384 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000874:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000878:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087c:	2302      	movs	r3, #2
 800087e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000888:	2303      	movs	r3, #3
 800088a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800088e:	2308      	movs	r3, #8
 8000890:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000894:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000898:	4619      	mov	r1, r3
 800089a:	4809      	ldr	r0, [pc, #36]	; (80008c0 <HAL_UART_MspInit+0xcc>)
 800089c:	f000 fb7c 	bl	8000f98 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80008a0:	2200      	movs	r2, #0
 80008a2:	2100      	movs	r1, #0
 80008a4:	2046      	movs	r0, #70	; 0x46
 80008a6:	f000 fac2 	bl	8000e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80008aa:	2046      	movs	r0, #70	; 0x46
 80008ac:	f000 fadb 	bl	8000e66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80008b0:	bf00      	nop
 80008b2:	37b0      	adds	r7, #176	; 0xb0
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40008000 	.word	0x40008000
 80008bc:	40021000 	.word	0x40021000
 80008c0:	48001800 	.word	0x48001800

080008c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b08a      	sub	sp, #40	; 0x28
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a1c      	ldr	r2, [pc, #112]	; (8000954 <HAL_SPI_MspInit+0x90>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d131      	bne.n	800094a <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008e6:	4b1c      	ldr	r3, [pc, #112]	; (8000958 <HAL_SPI_MspInit+0x94>)
 80008e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008ea:	4a1b      	ldr	r2, [pc, #108]	; (8000958 <HAL_SPI_MspInit+0x94>)
 80008ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80008f0:	6613      	str	r3, [r2, #96]	; 0x60
 80008f2:	4b19      	ldr	r3, [pc, #100]	; (8000958 <HAL_SPI_MspInit+0x94>)
 80008f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80008fa:	613b      	str	r3, [r7, #16]
 80008fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80008fe:	4b16      	ldr	r3, [pc, #88]	; (8000958 <HAL_SPI_MspInit+0x94>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000902:	4a15      	ldr	r2, [pc, #84]	; (8000958 <HAL_SPI_MspInit+0x94>)
 8000904:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800090a:	4b13      	ldr	r3, [pc, #76]	; (8000958 <HAL_SPI_MspInit+0x94>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 8000916:	f000 fd35 	bl	8001384 <HAL_PWREx_EnableVddIO2>
    /**SPI1 GPIO Configuration
    PG2     ------> SPI1_SCK
    PG3     ------> SPI1_MISO
    PG4     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 800091a:	231c      	movs	r3, #28
 800091c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091e:	2302      	movs	r3, #2
 8000920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	2300      	movs	r3, #0
 8000924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000926:	2303      	movs	r3, #3
 8000928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800092a:	2305      	movs	r3, #5
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800092e:	f107 0314 	add.w	r3, r7, #20
 8000932:	4619      	mov	r1, r3
 8000934:	4809      	ldr	r0, [pc, #36]	; (800095c <HAL_SPI_MspInit+0x98>)
 8000936:	f000 fb2f 	bl	8000f98 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800093a:	2200      	movs	r2, #0
 800093c:	2100      	movs	r1, #0
 800093e:	2023      	movs	r0, #35	; 0x23
 8000940:	f000 fa75 	bl	8000e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000944:	2023      	movs	r0, #35	; 0x23
 8000946:	f000 fa8e 	bl	8000e66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800094a:	bf00      	nop
 800094c:	3728      	adds	r7, #40	; 0x28
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	40013000 	.word	0x40013000
 8000958:	40021000 	.word	0x40021000
 800095c:	48001800 	.word	0x48001800

08000960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000964:	e7fe      	b.n	8000964 <NMI_Handler+0x4>

08000966 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000966:	b480      	push	{r7}
 8000968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800096a:	e7fe      	b.n	800096a <HardFault_Handler+0x4>

0800096c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000970:	e7fe      	b.n	8000970 <MemManage_Handler+0x4>

08000972 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000972:	b480      	push	{r7}
 8000974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000976:	e7fe      	b.n	8000976 <BusFault_Handler+0x4>

08000978 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800097c:	e7fe      	b.n	800097c <UsageFault_Handler+0x4>

0800097e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800097e:	b480      	push	{r7}
 8000980:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000982:	bf00      	nop
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr

0800099a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800099e:	bf00      	nop
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr

080009a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ac:	f000 f944 	bl	8000c38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80009b8:	4802      	ldr	r0, [pc, #8]	; (80009c4 <SPI1_IRQHandler+0x10>)
 80009ba:	f002 fab1 	bl	8002f20 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	2000011c 	.word	0x2000011c

080009c8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80009cc:	4802      	ldr	r0, [pc, #8]	; (80009d8 <LPUART1_IRQHandler+0x10>)
 80009ce:	f002 fe0d 	bl	80035ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	20000098 	.word	0x20000098

080009dc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b086      	sub	sp, #24
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60f8      	str	r0, [r7, #12]
 80009e4:	60b9      	str	r1, [r7, #8]
 80009e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e8:	2300      	movs	r3, #0
 80009ea:	617b      	str	r3, [r7, #20]
 80009ec:	e00a      	b.n	8000a04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009ee:	f3af 8000 	nop.w
 80009f2:	4601      	mov	r1, r0
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	1c5a      	adds	r2, r3, #1
 80009f8:	60ba      	str	r2, [r7, #8]
 80009fa:	b2ca      	uxtb	r2, r1
 80009fc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	3301      	adds	r3, #1
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	697a      	ldr	r2, [r7, #20]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	dbf0      	blt.n	80009ee <_read+0x12>
  }

  return len;
 8000a0c:	687b      	ldr	r3, [r7, #4]
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3718      	adds	r7, #24
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
	...

08000a18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	60f8      	str	r0, [r7, #12]
 8000a20:	60b9      	str	r1, [r7, #8]
 8000a22:	607a      	str	r2, [r7, #4]
//  for (DataIdx = 0; DataIdx < len; DataIdx++)
//  {
//    __io_putchar(*ptr++);
//  }
//  return len;
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)ptr, len,HAL_MAX_DELAY);
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	b29a      	uxth	r2, r3
 8000a28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a2c:	68b9      	ldr	r1, [r7, #8]
 8000a2e:	4804      	ldr	r0, [pc, #16]	; (8000a40 <_write+0x28>)
 8000a30:	f002 fd48 	bl	80034c4 <HAL_UART_Transmit>

							return len;
 8000a34:	687b      	ldr	r3, [r7, #4]


}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3710      	adds	r7, #16
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	20000098 	.word	0x20000098

08000a44 <_close>:

int _close(int file)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000a50:	4618      	mov	r0, r3
 8000a52:	370c      	adds	r7, #12
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr

08000a5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a6c:	605a      	str	r2, [r3, #4]
  return 0;
 8000a6e:	2300      	movs	r3, #0
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr

08000a7c <_isatty>:

int _isatty(int file)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a84:	2301      	movs	r3, #1
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr

08000a92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a92:	b480      	push	{r7}
 8000a94:	b085      	sub	sp, #20
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	60f8      	str	r0, [r7, #12]
 8000a9a:	60b9      	str	r1, [r7, #8]
 8000a9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a9e:	2300      	movs	r3, #0
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	3714      	adds	r7, #20
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr

08000aac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b086      	sub	sp, #24
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ab4:	4a14      	ldr	r2, [pc, #80]	; (8000b08 <_sbrk+0x5c>)
 8000ab6:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <_sbrk+0x60>)
 8000ab8:	1ad3      	subs	r3, r2, r3
 8000aba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ac0:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <_sbrk+0x64>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d102      	bne.n	8000ace <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ac8:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <_sbrk+0x64>)
 8000aca:	4a12      	ldr	r2, [pc, #72]	; (8000b14 <_sbrk+0x68>)
 8000acc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ace:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <_sbrk+0x64>)
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	693a      	ldr	r2, [r7, #16]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d207      	bcs.n	8000aec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000adc:	f003 fd9c 	bl	8004618 <__errno>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	220c      	movs	r2, #12
 8000ae4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ae6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000aea:	e009      	b.n	8000b00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aec:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <_sbrk+0x64>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000af2:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <_sbrk+0x64>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4413      	add	r3, r2
 8000afa:	4a05      	ldr	r2, [pc, #20]	; (8000b10 <_sbrk+0x64>)
 8000afc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000afe:	68fb      	ldr	r3, [r7, #12]
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3718      	adds	r7, #24
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20050000 	.word	0x20050000
 8000b0c:	00000400 	.word	0x00000400
 8000b10:	2000018c 	.word	0x2000018c
 8000b14:	200001a8 	.word	0x200001a8

08000b18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <SystemInit+0x20>)
 8000b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b22:	4a05      	ldr	r2, [pc, #20]	; (8000b38 <SystemInit+0x20>)
 8000b24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	e000ed00 	.word	0xe000ed00

08000b3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b74 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b40:	f7ff ffea 	bl	8000b18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b44:	480c      	ldr	r0, [pc, #48]	; (8000b78 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b46:	490d      	ldr	r1, [pc, #52]	; (8000b7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b48:	4a0d      	ldr	r2, [pc, #52]	; (8000b80 <LoopForever+0xe>)
  movs r3, #0
 8000b4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b4c:	e002      	b.n	8000b54 <LoopCopyDataInit>

08000b4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b52:	3304      	adds	r3, #4

08000b54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b58:	d3f9      	bcc.n	8000b4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b5a:	4a0a      	ldr	r2, [pc, #40]	; (8000b84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b5c:	4c0a      	ldr	r4, [pc, #40]	; (8000b88 <LoopForever+0x16>)
  movs r3, #0
 8000b5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b60:	e001      	b.n	8000b66 <LoopFillZerobss>

08000b62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b64:	3204      	adds	r2, #4

08000b66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b68:	d3fb      	bcc.n	8000b62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b6a:	f003 fd5b 	bl	8004624 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b6e:	f7ff fd11 	bl	8000594 <main>

08000b72 <LoopForever>:

LoopForever:
    b LoopForever
 8000b72:	e7fe      	b.n	8000b72 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b74:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000b78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b7c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000b80:	080057d0 	.word	0x080057d0
  ldr r2, =_sbss
 8000b84:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000b88:	200001a4 	.word	0x200001a4

08000b8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b8c:	e7fe      	b.n	8000b8c <ADC1_2_IRQHandler>

08000b8e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b082      	sub	sp, #8
 8000b92:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b94:	2300      	movs	r3, #0
 8000b96:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b98:	2003      	movs	r0, #3
 8000b9a:	f000 f93d 	bl	8000e18 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f000 f80e 	bl	8000bc0 <HAL_InitTick>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d002      	beq.n	8000bb0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
 8000bac:	71fb      	strb	r3, [r7, #7]
 8000bae:	e001      	b.n	8000bb4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bb0:	f7ff fdfc 	bl	80007ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
	...

08000bc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000bcc:	4b17      	ldr	r3, [pc, #92]	; (8000c2c <HAL_InitTick+0x6c>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d023      	beq.n	8000c1c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000bd4:	4b16      	ldr	r3, [pc, #88]	; (8000c30 <HAL_InitTick+0x70>)
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	4b14      	ldr	r3, [pc, #80]	; (8000c2c <HAL_InitTick+0x6c>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	4619      	mov	r1, r3
 8000bde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000be2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bea:	4618      	mov	r0, r3
 8000bec:	f000 f949 	bl	8000e82 <HAL_SYSTICK_Config>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d10f      	bne.n	8000c16 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2b0f      	cmp	r3, #15
 8000bfa:	d809      	bhi.n	8000c10 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	6879      	ldr	r1, [r7, #4]
 8000c00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c04:	f000 f913 	bl	8000e2e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c08:	4a0a      	ldr	r2, [pc, #40]	; (8000c34 <HAL_InitTick+0x74>)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	6013      	str	r3, [r2, #0]
 8000c0e:	e007      	b.n	8000c20 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c10:	2301      	movs	r3, #1
 8000c12:	73fb      	strb	r3, [r7, #15]
 8000c14:	e004      	b.n	8000c20 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c16:	2301      	movs	r3, #1
 8000c18:	73fb      	strb	r3, [r7, #15]
 8000c1a:	e001      	b.n	8000c20 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000014 	.word	0x20000014
 8000c30:	2000000c 	.word	0x2000000c
 8000c34:	20000010 	.word	0x20000010

08000c38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	; (8000c58 <HAL_IncTick+0x20>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	461a      	mov	r2, r3
 8000c42:	4b06      	ldr	r3, [pc, #24]	; (8000c5c <HAL_IncTick+0x24>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4413      	add	r3, r2
 8000c48:	4a04      	ldr	r2, [pc, #16]	; (8000c5c <HAL_IncTick+0x24>)
 8000c4a:	6013      	str	r3, [r2, #0]
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	20000014 	.word	0x20000014
 8000c5c:	20000190 	.word	0x20000190

08000c60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  return uwTick;
 8000c64:	4b03      	ldr	r3, [pc, #12]	; (8000c74 <HAL_GetTick+0x14>)
 8000c66:	681b      	ldr	r3, [r3, #0]
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	20000190 	.word	0x20000190

08000c78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	f003 0307 	and.w	r3, r3, #7
 8000c86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c88:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <__NVIC_SetPriorityGrouping+0x44>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c8e:	68ba      	ldr	r2, [r7, #8]
 8000c90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c94:	4013      	ands	r3, r2
 8000c96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ca0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ca4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ca8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000caa:	4a04      	ldr	r2, [pc, #16]	; (8000cbc <__NVIC_SetPriorityGrouping+0x44>)
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	60d3      	str	r3, [r2, #12]
}
 8000cb0:	bf00      	nop
 8000cb2:	3714      	adds	r7, #20
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	e000ed00 	.word	0xe000ed00

08000cc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cc4:	4b04      	ldr	r3, [pc, #16]	; (8000cd8 <__NVIC_GetPriorityGrouping+0x18>)
 8000cc6:	68db      	ldr	r3, [r3, #12]
 8000cc8:	0a1b      	lsrs	r3, r3, #8
 8000cca:	f003 0307 	and.w	r3, r3, #7
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr
 8000cd8:	e000ed00 	.word	0xe000ed00

08000cdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	db0b      	blt.n	8000d06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	f003 021f 	and.w	r2, r3, #31
 8000cf4:	4907      	ldr	r1, [pc, #28]	; (8000d14 <__NVIC_EnableIRQ+0x38>)
 8000cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfa:	095b      	lsrs	r3, r3, #5
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	fa00 f202 	lsl.w	r2, r0, r2
 8000d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d06:	bf00      	nop
 8000d08:	370c      	adds	r7, #12
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	e000e100 	.word	0xe000e100

08000d18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	4603      	mov	r3, r0
 8000d20:	6039      	str	r1, [r7, #0]
 8000d22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	db0a      	blt.n	8000d42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	b2da      	uxtb	r2, r3
 8000d30:	490c      	ldr	r1, [pc, #48]	; (8000d64 <__NVIC_SetPriority+0x4c>)
 8000d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d36:	0112      	lsls	r2, r2, #4
 8000d38:	b2d2      	uxtb	r2, r2
 8000d3a:	440b      	add	r3, r1
 8000d3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d40:	e00a      	b.n	8000d58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	b2da      	uxtb	r2, r3
 8000d46:	4908      	ldr	r1, [pc, #32]	; (8000d68 <__NVIC_SetPriority+0x50>)
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	f003 030f 	and.w	r3, r3, #15
 8000d4e:	3b04      	subs	r3, #4
 8000d50:	0112      	lsls	r2, r2, #4
 8000d52:	b2d2      	uxtb	r2, r2
 8000d54:	440b      	add	r3, r1
 8000d56:	761a      	strb	r2, [r3, #24]
}
 8000d58:	bf00      	nop
 8000d5a:	370c      	adds	r7, #12
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	e000e100 	.word	0xe000e100
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b089      	sub	sp, #36	; 0x24
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	60b9      	str	r1, [r7, #8]
 8000d76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	f003 0307 	and.w	r3, r3, #7
 8000d7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	f1c3 0307 	rsb	r3, r3, #7
 8000d86:	2b04      	cmp	r3, #4
 8000d88:	bf28      	it	cs
 8000d8a:	2304      	movcs	r3, #4
 8000d8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	3304      	adds	r3, #4
 8000d92:	2b06      	cmp	r3, #6
 8000d94:	d902      	bls.n	8000d9c <NVIC_EncodePriority+0x30>
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	3b03      	subs	r3, #3
 8000d9a:	e000      	b.n	8000d9e <NVIC_EncodePriority+0x32>
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000da4:	69bb      	ldr	r3, [r7, #24]
 8000da6:	fa02 f303 	lsl.w	r3, r2, r3
 8000daa:	43da      	mvns	r2, r3
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	401a      	ands	r2, r3
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000db4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	43d9      	mvns	r1, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc4:	4313      	orrs	r3, r2
         );
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3724      	adds	r7, #36	; 0x24
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
	...

08000dd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	3b01      	subs	r3, #1
 8000de0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000de4:	d301      	bcc.n	8000dea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000de6:	2301      	movs	r3, #1
 8000de8:	e00f      	b.n	8000e0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dea:	4a0a      	ldr	r2, [pc, #40]	; (8000e14 <SysTick_Config+0x40>)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3b01      	subs	r3, #1
 8000df0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000df2:	210f      	movs	r1, #15
 8000df4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000df8:	f7ff ff8e 	bl	8000d18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dfc:	4b05      	ldr	r3, [pc, #20]	; (8000e14 <SysTick_Config+0x40>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e02:	4b04      	ldr	r3, [pc, #16]	; (8000e14 <SysTick_Config+0x40>)
 8000e04:	2207      	movs	r2, #7
 8000e06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	e000e010 	.word	0xe000e010

08000e18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e20:	6878      	ldr	r0, [r7, #4]
 8000e22:	f7ff ff29 	bl	8000c78 <__NVIC_SetPriorityGrouping>
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b086      	sub	sp, #24
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	4603      	mov	r3, r0
 8000e36:	60b9      	str	r1, [r7, #8]
 8000e38:	607a      	str	r2, [r7, #4]
 8000e3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e40:	f7ff ff3e 	bl	8000cc0 <__NVIC_GetPriorityGrouping>
 8000e44:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	68b9      	ldr	r1, [r7, #8]
 8000e4a:	6978      	ldr	r0, [r7, #20]
 8000e4c:	f7ff ff8e 	bl	8000d6c <NVIC_EncodePriority>
 8000e50:	4602      	mov	r2, r0
 8000e52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e56:	4611      	mov	r1, r2
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff ff5d 	bl	8000d18 <__NVIC_SetPriority>
}
 8000e5e:	bf00      	nop
 8000e60:	3718      	adds	r7, #24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	b082      	sub	sp, #8
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff ff31 	bl	8000cdc <__NVIC_EnableIRQ>
}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b082      	sub	sp, #8
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e8a:	6878      	ldr	r0, [r7, #4]
 8000e8c:	f7ff ffa2 	bl	8000dd4 <SysTick_Config>
 8000e90:	4603      	mov	r3, r0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e9a:	b480      	push	{r7}
 8000e9c:	b085      	sub	sp, #20
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d008      	beq.n	8000ec4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2204      	movs	r2, #4
 8000eb6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	e022      	b.n	8000f0a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f022 020e 	bic.w	r2, r2, #14
 8000ed2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f022 0201 	bic.w	r2, r2, #1
 8000ee2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee8:	f003 021c 	and.w	r2, r3, #28
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef0:	2101      	movs	r1, #1
 8000ef2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ef6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2201      	movs	r2, #1
 8000efc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2200      	movs	r2, #0
 8000f04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3714      	adds	r7, #20
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr

08000f16 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b084      	sub	sp, #16
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d005      	beq.n	8000f3a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2204      	movs	r2, #4
 8000f32:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000f34:	2301      	movs	r3, #1
 8000f36:	73fb      	strb	r3, [r7, #15]
 8000f38:	e029      	b.n	8000f8e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f022 020e 	bic.w	r2, r2, #14
 8000f48:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f022 0201 	bic.w	r2, r2, #1
 8000f58:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f5e:	f003 021c 	and.w	r2, r3, #28
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f66:	2101      	movs	r1, #1
 8000f68:	fa01 f202 	lsl.w	r2, r1, r2
 8000f6c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2201      	movs	r2, #1
 8000f72:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d003      	beq.n	8000f8e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	4798      	blx	r3
    }
  }
  return status;
 8000f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b087      	sub	sp, #28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fa6:	e166      	b.n	8001276 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	2101      	movs	r1, #1
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	f000 8158 	beq.w	8001270 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	f003 0303 	and.w	r3, r3, #3
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d005      	beq.n	8000fd8 <HAL_GPIO_Init+0x40>
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f003 0303 	and.w	r3, r3, #3
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	d130      	bne.n	800103a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	2203      	movs	r2, #3
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	4013      	ands	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	68da      	ldr	r2, [r3, #12]
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	693a      	ldr	r2, [r7, #16]
 8001006:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800100e:	2201      	movs	r2, #1
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	43db      	mvns	r3, r3
 8001018:	693a      	ldr	r2, [r7, #16]
 800101a:	4013      	ands	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	091b      	lsrs	r3, r3, #4
 8001024:	f003 0201 	and.w	r2, r3, #1
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f003 0303 	and.w	r3, r3, #3
 8001042:	2b03      	cmp	r3, #3
 8001044:	d017      	beq.n	8001076 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	2203      	movs	r2, #3
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	43db      	mvns	r3, r3
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	4013      	ands	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	689a      	ldr	r2, [r3, #8]
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	fa02 f303 	lsl.w	r3, r2, r3
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	4313      	orrs	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f003 0303 	and.w	r3, r3, #3
 800107e:	2b02      	cmp	r3, #2
 8001080:	d123      	bne.n	80010ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	08da      	lsrs	r2, r3, #3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	3208      	adds	r2, #8
 800108a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800108e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	f003 0307 	and.w	r3, r3, #7
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	220f      	movs	r2, #15
 800109a:	fa02 f303 	lsl.w	r3, r2, r3
 800109e:	43db      	mvns	r3, r3
 80010a0:	693a      	ldr	r2, [r7, #16]
 80010a2:	4013      	ands	r3, r2
 80010a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	691a      	ldr	r2, [r3, #16]
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	f003 0307 	and.w	r3, r3, #7
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	08da      	lsrs	r2, r3, #3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	3208      	adds	r2, #8
 80010c4:	6939      	ldr	r1, [r7, #16]
 80010c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	2203      	movs	r2, #3
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	43db      	mvns	r3, r3
 80010dc:	693a      	ldr	r2, [r7, #16]
 80010de:	4013      	ands	r3, r2
 80010e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f003 0203 	and.w	r2, r3, #3
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001106:	2b00      	cmp	r3, #0
 8001108:	f000 80b2 	beq.w	8001270 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800110c:	4b61      	ldr	r3, [pc, #388]	; (8001294 <HAL_GPIO_Init+0x2fc>)
 800110e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001110:	4a60      	ldr	r2, [pc, #384]	; (8001294 <HAL_GPIO_Init+0x2fc>)
 8001112:	f043 0301 	orr.w	r3, r3, #1
 8001116:	6613      	str	r3, [r2, #96]	; 0x60
 8001118:	4b5e      	ldr	r3, [pc, #376]	; (8001294 <HAL_GPIO_Init+0x2fc>)
 800111a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001124:	4a5c      	ldr	r2, [pc, #368]	; (8001298 <HAL_GPIO_Init+0x300>)
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	089b      	lsrs	r3, r3, #2
 800112a:	3302      	adds	r3, #2
 800112c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001130:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	f003 0303 	and.w	r3, r3, #3
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	220f      	movs	r2, #15
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	43db      	mvns	r3, r3
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	4013      	ands	r3, r2
 8001146:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800114e:	d02b      	beq.n	80011a8 <HAL_GPIO_Init+0x210>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4a52      	ldr	r2, [pc, #328]	; (800129c <HAL_GPIO_Init+0x304>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d025      	beq.n	80011a4 <HAL_GPIO_Init+0x20c>
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4a51      	ldr	r2, [pc, #324]	; (80012a0 <HAL_GPIO_Init+0x308>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d01f      	beq.n	80011a0 <HAL_GPIO_Init+0x208>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4a50      	ldr	r2, [pc, #320]	; (80012a4 <HAL_GPIO_Init+0x30c>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d019      	beq.n	800119c <HAL_GPIO_Init+0x204>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4a4f      	ldr	r2, [pc, #316]	; (80012a8 <HAL_GPIO_Init+0x310>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d013      	beq.n	8001198 <HAL_GPIO_Init+0x200>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	4a4e      	ldr	r2, [pc, #312]	; (80012ac <HAL_GPIO_Init+0x314>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d00d      	beq.n	8001194 <HAL_GPIO_Init+0x1fc>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4a4d      	ldr	r2, [pc, #308]	; (80012b0 <HAL_GPIO_Init+0x318>)
 800117c:	4293      	cmp	r3, r2
 800117e:	d007      	beq.n	8001190 <HAL_GPIO_Init+0x1f8>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	4a4c      	ldr	r2, [pc, #304]	; (80012b4 <HAL_GPIO_Init+0x31c>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d101      	bne.n	800118c <HAL_GPIO_Init+0x1f4>
 8001188:	2307      	movs	r3, #7
 800118a:	e00e      	b.n	80011aa <HAL_GPIO_Init+0x212>
 800118c:	2308      	movs	r3, #8
 800118e:	e00c      	b.n	80011aa <HAL_GPIO_Init+0x212>
 8001190:	2306      	movs	r3, #6
 8001192:	e00a      	b.n	80011aa <HAL_GPIO_Init+0x212>
 8001194:	2305      	movs	r3, #5
 8001196:	e008      	b.n	80011aa <HAL_GPIO_Init+0x212>
 8001198:	2304      	movs	r3, #4
 800119a:	e006      	b.n	80011aa <HAL_GPIO_Init+0x212>
 800119c:	2303      	movs	r3, #3
 800119e:	e004      	b.n	80011aa <HAL_GPIO_Init+0x212>
 80011a0:	2302      	movs	r3, #2
 80011a2:	e002      	b.n	80011aa <HAL_GPIO_Init+0x212>
 80011a4:	2301      	movs	r3, #1
 80011a6:	e000      	b.n	80011aa <HAL_GPIO_Init+0x212>
 80011a8:	2300      	movs	r3, #0
 80011aa:	697a      	ldr	r2, [r7, #20]
 80011ac:	f002 0203 	and.w	r2, r2, #3
 80011b0:	0092      	lsls	r2, r2, #2
 80011b2:	4093      	lsls	r3, r2
 80011b4:	693a      	ldr	r2, [r7, #16]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011ba:	4937      	ldr	r1, [pc, #220]	; (8001298 <HAL_GPIO_Init+0x300>)
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	089b      	lsrs	r3, r3, #2
 80011c0:	3302      	adds	r3, #2
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80011c8:	4b3b      	ldr	r3, [pc, #236]	; (80012b8 <HAL_GPIO_Init+0x320>)
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	43db      	mvns	r3, r3
 80011d2:	693a      	ldr	r2, [r7, #16]
 80011d4:	4013      	ands	r3, r2
 80011d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d003      	beq.n	80011ec <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011ec:	4a32      	ldr	r2, [pc, #200]	; (80012b8 <HAL_GPIO_Init+0x320>)
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80011f2:	4b31      	ldr	r3, [pc, #196]	; (80012b8 <HAL_GPIO_Init+0x320>)
 80011f4:	68db      	ldr	r3, [r3, #12]
 80011f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	43db      	mvns	r3, r3
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	4013      	ands	r3, r2
 8001200:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	4313      	orrs	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001216:	4a28      	ldr	r2, [pc, #160]	; (80012b8 <HAL_GPIO_Init+0x320>)
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800121c:	4b26      	ldr	r3, [pc, #152]	; (80012b8 <HAL_GPIO_Init+0x320>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	43db      	mvns	r3, r3
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	4013      	ands	r3, r2
 800122a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d003      	beq.n	8001240 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	4313      	orrs	r3, r2
 800123e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001240:	4a1d      	ldr	r2, [pc, #116]	; (80012b8 <HAL_GPIO_Init+0x320>)
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001246:	4b1c      	ldr	r3, [pc, #112]	; (80012b8 <HAL_GPIO_Init+0x320>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	43db      	mvns	r3, r3
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	4013      	ands	r3, r2
 8001254:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d003      	beq.n	800126a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	4313      	orrs	r3, r2
 8001268:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800126a:	4a13      	ldr	r2, [pc, #76]	; (80012b8 <HAL_GPIO_Init+0x320>)
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	3301      	adds	r3, #1
 8001274:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	fa22 f303 	lsr.w	r3, r2, r3
 8001280:	2b00      	cmp	r3, #0
 8001282:	f47f ae91 	bne.w	8000fa8 <HAL_GPIO_Init+0x10>
  }
}
 8001286:	bf00      	nop
 8001288:	bf00      	nop
 800128a:	371c      	adds	r7, #28
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	40021000 	.word	0x40021000
 8001298:	40010000 	.word	0x40010000
 800129c:	48000400 	.word	0x48000400
 80012a0:	48000800 	.word	0x48000800
 80012a4:	48000c00 	.word	0x48000c00
 80012a8:	48001000 	.word	0x48001000
 80012ac:	48001400 	.word	0x48001400
 80012b0:	48001800 	.word	0x48001800
 80012b4:	48001c00 	.word	0x48001c00
 80012b8:	40010400 	.word	0x40010400

080012bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80012c0:	4b04      	ldr	r3, [pc, #16]	; (80012d4 <HAL_PWREx_GetVoltageRange+0x18>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	40007000 	.word	0x40007000

080012d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80012e6:	d130      	bne.n	800134a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80012e8:	4b23      	ldr	r3, [pc, #140]	; (8001378 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80012f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80012f4:	d038      	beq.n	8001368 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80012f6:	4b20      	ldr	r3, [pc, #128]	; (8001378 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80012fe:	4a1e      	ldr	r2, [pc, #120]	; (8001378 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001300:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001304:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001306:	4b1d      	ldr	r3, [pc, #116]	; (800137c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2232      	movs	r2, #50	; 0x32
 800130c:	fb02 f303 	mul.w	r3, r2, r3
 8001310:	4a1b      	ldr	r2, [pc, #108]	; (8001380 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001312:	fba2 2303 	umull	r2, r3, r2, r3
 8001316:	0c9b      	lsrs	r3, r3, #18
 8001318:	3301      	adds	r3, #1
 800131a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800131c:	e002      	b.n	8001324 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	3b01      	subs	r3, #1
 8001322:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001324:	4b14      	ldr	r3, [pc, #80]	; (8001378 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001326:	695b      	ldr	r3, [r3, #20]
 8001328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800132c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001330:	d102      	bne.n	8001338 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1f2      	bne.n	800131e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001338:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800133a:	695b      	ldr	r3, [r3, #20]
 800133c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001340:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001344:	d110      	bne.n	8001368 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e00f      	b.n	800136a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800134a:	4b0b      	ldr	r3, [pc, #44]	; (8001378 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001352:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001356:	d007      	beq.n	8001368 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001358:	4b07      	ldr	r3, [pc, #28]	; (8001378 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001360:	4a05      	ldr	r2, [pc, #20]	; (8001378 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001362:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001366:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3714      	adds	r7, #20
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	40007000 	.word	0x40007000
 800137c:	2000000c 	.word	0x2000000c
 8001380:	431bde83 	.word	0x431bde83

08001384 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001388:	4b05      	ldr	r3, [pc, #20]	; (80013a0 <HAL_PWREx_EnableVddIO2+0x1c>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	4a04      	ldr	r2, [pc, #16]	; (80013a0 <HAL_PWREx_EnableVddIO2+0x1c>)
 800138e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001392:	6053      	str	r3, [r2, #4]
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	40007000 	.word	0x40007000

080013a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d102      	bne.n	80013b8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	f000 bc08 	b.w	8001bc8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013b8:	4b96      	ldr	r3, [pc, #600]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	f003 030c 	and.w	r3, r3, #12
 80013c0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013c2:	4b94      	ldr	r3, [pc, #592]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	f003 0303 	and.w	r3, r3, #3
 80013ca:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 0310 	and.w	r3, r3, #16
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	f000 80e4 	beq.w	80015a2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d007      	beq.n	80013f0 <HAL_RCC_OscConfig+0x4c>
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	2b0c      	cmp	r3, #12
 80013e4:	f040 808b 	bne.w	80014fe <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	f040 8087 	bne.w	80014fe <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013f0:	4b88      	ldr	r3, [pc, #544]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0302 	and.w	r3, r3, #2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d005      	beq.n	8001408 <HAL_RCC_OscConfig+0x64>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d101      	bne.n	8001408 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e3df      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a1a      	ldr	r2, [r3, #32]
 800140c:	4b81      	ldr	r3, [pc, #516]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0308 	and.w	r3, r3, #8
 8001414:	2b00      	cmp	r3, #0
 8001416:	d004      	beq.n	8001422 <HAL_RCC_OscConfig+0x7e>
 8001418:	4b7e      	ldr	r3, [pc, #504]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001420:	e005      	b.n	800142e <HAL_RCC_OscConfig+0x8a>
 8001422:	4b7c      	ldr	r3, [pc, #496]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001424:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001428:	091b      	lsrs	r3, r3, #4
 800142a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800142e:	4293      	cmp	r3, r2
 8001430:	d223      	bcs.n	800147a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6a1b      	ldr	r3, [r3, #32]
 8001436:	4618      	mov	r0, r3
 8001438:	f000 fd92 	bl	8001f60 <RCC_SetFlashLatencyFromMSIRange>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e3c0      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001446:	4b73      	ldr	r3, [pc, #460]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a72      	ldr	r2, [pc, #456]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 800144c:	f043 0308 	orr.w	r3, r3, #8
 8001450:	6013      	str	r3, [r2, #0]
 8001452:	4b70      	ldr	r3, [pc, #448]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6a1b      	ldr	r3, [r3, #32]
 800145e:	496d      	ldr	r1, [pc, #436]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001460:	4313      	orrs	r3, r2
 8001462:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001464:	4b6b      	ldr	r3, [pc, #428]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	69db      	ldr	r3, [r3, #28]
 8001470:	021b      	lsls	r3, r3, #8
 8001472:	4968      	ldr	r1, [pc, #416]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001474:	4313      	orrs	r3, r2
 8001476:	604b      	str	r3, [r1, #4]
 8001478:	e025      	b.n	80014c6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800147a:	4b66      	ldr	r3, [pc, #408]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a65      	ldr	r2, [pc, #404]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001480:	f043 0308 	orr.w	r3, r3, #8
 8001484:	6013      	str	r3, [r2, #0]
 8001486:	4b63      	ldr	r3, [pc, #396]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6a1b      	ldr	r3, [r3, #32]
 8001492:	4960      	ldr	r1, [pc, #384]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001494:	4313      	orrs	r3, r2
 8001496:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001498:	4b5e      	ldr	r3, [pc, #376]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	69db      	ldr	r3, [r3, #28]
 80014a4:	021b      	lsls	r3, r3, #8
 80014a6:	495b      	ldr	r1, [pc, #364]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 80014a8:	4313      	orrs	r3, r2
 80014aa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d109      	bne.n	80014c6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a1b      	ldr	r3, [r3, #32]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 fd52 	bl	8001f60 <RCC_SetFlashLatencyFromMSIRange>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e380      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80014c6:	f000 fc87 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 80014ca:	4602      	mov	r2, r0
 80014cc:	4b51      	ldr	r3, [pc, #324]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	091b      	lsrs	r3, r3, #4
 80014d2:	f003 030f 	and.w	r3, r3, #15
 80014d6:	4950      	ldr	r1, [pc, #320]	; (8001618 <HAL_RCC_OscConfig+0x274>)
 80014d8:	5ccb      	ldrb	r3, [r1, r3]
 80014da:	f003 031f 	and.w	r3, r3, #31
 80014de:	fa22 f303 	lsr.w	r3, r2, r3
 80014e2:	4a4e      	ldr	r2, [pc, #312]	; (800161c <HAL_RCC_OscConfig+0x278>)
 80014e4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80014e6:	4b4e      	ldr	r3, [pc, #312]	; (8001620 <HAL_RCC_OscConfig+0x27c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff fb68 	bl	8000bc0 <HAL_InitTick>
 80014f0:	4603      	mov	r3, r0
 80014f2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d052      	beq.n	80015a0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	e364      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	699b      	ldr	r3, [r3, #24]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d032      	beq.n	800156c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001506:	4b43      	ldr	r3, [pc, #268]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a42      	ldr	r2, [pc, #264]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001512:	f7ff fba5 	bl	8000c60 <HAL_GetTick>
 8001516:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001518:	e008      	b.n	800152c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800151a:	f7ff fba1 	bl	8000c60 <HAL_GetTick>
 800151e:	4602      	mov	r2, r0
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	2b02      	cmp	r3, #2
 8001526:	d901      	bls.n	800152c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001528:	2303      	movs	r3, #3
 800152a:	e34d      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800152c:	4b39      	ldr	r3, [pc, #228]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d0f0      	beq.n	800151a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001538:	4b36      	ldr	r3, [pc, #216]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a35      	ldr	r2, [pc, #212]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 800153e:	f043 0308 	orr.w	r3, r3, #8
 8001542:	6013      	str	r3, [r2, #0]
 8001544:	4b33      	ldr	r3, [pc, #204]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6a1b      	ldr	r3, [r3, #32]
 8001550:	4930      	ldr	r1, [pc, #192]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001552:	4313      	orrs	r3, r2
 8001554:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001556:	4b2f      	ldr	r3, [pc, #188]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	021b      	lsls	r3, r3, #8
 8001564:	492b      	ldr	r1, [pc, #172]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001566:	4313      	orrs	r3, r2
 8001568:	604b      	str	r3, [r1, #4]
 800156a:	e01a      	b.n	80015a2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800156c:	4b29      	ldr	r3, [pc, #164]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a28      	ldr	r2, [pc, #160]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001572:	f023 0301 	bic.w	r3, r3, #1
 8001576:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001578:	f7ff fb72 	bl	8000c60 <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001580:	f7ff fb6e 	bl	8000c60 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e31a      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001592:	4b20      	ldr	r3, [pc, #128]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1f0      	bne.n	8001580 <HAL_RCC_OscConfig+0x1dc>
 800159e:	e000      	b.n	80015a2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d073      	beq.n	8001696 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	2b08      	cmp	r3, #8
 80015b2:	d005      	beq.n	80015c0 <HAL_RCC_OscConfig+0x21c>
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	2b0c      	cmp	r3, #12
 80015b8:	d10e      	bne.n	80015d8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	2b03      	cmp	r3, #3
 80015be:	d10b      	bne.n	80015d8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c0:	4b14      	ldr	r3, [pc, #80]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d063      	beq.n	8001694 <HAL_RCC_OscConfig+0x2f0>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d15f      	bne.n	8001694 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e2f7      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015e0:	d106      	bne.n	80015f0 <HAL_RCC_OscConfig+0x24c>
 80015e2:	4b0c      	ldr	r3, [pc, #48]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a0b      	ldr	r2, [pc, #44]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 80015e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ec:	6013      	str	r3, [r2, #0]
 80015ee:	e025      	b.n	800163c <HAL_RCC_OscConfig+0x298>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015f8:	d114      	bne.n	8001624 <HAL_RCC_OscConfig+0x280>
 80015fa:	4b06      	ldr	r3, [pc, #24]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a05      	ldr	r2, [pc, #20]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001600:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001604:	6013      	str	r3, [r2, #0]
 8001606:	4b03      	ldr	r3, [pc, #12]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a02      	ldr	r2, [pc, #8]	; (8001614 <HAL_RCC_OscConfig+0x270>)
 800160c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001610:	6013      	str	r3, [r2, #0]
 8001612:	e013      	b.n	800163c <HAL_RCC_OscConfig+0x298>
 8001614:	40021000 	.word	0x40021000
 8001618:	080056e0 	.word	0x080056e0
 800161c:	2000000c 	.word	0x2000000c
 8001620:	20000010 	.word	0x20000010
 8001624:	4ba0      	ldr	r3, [pc, #640]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a9f      	ldr	r2, [pc, #636]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 800162a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800162e:	6013      	str	r3, [r2, #0]
 8001630:	4b9d      	ldr	r3, [pc, #628]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a9c      	ldr	r2, [pc, #624]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001636:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800163a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d013      	beq.n	800166c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001644:	f7ff fb0c 	bl	8000c60 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800164a:	e008      	b.n	800165e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800164c:	f7ff fb08 	bl	8000c60 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b64      	cmp	r3, #100	; 0x64
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e2b4      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800165e:	4b92      	ldr	r3, [pc, #584]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d0f0      	beq.n	800164c <HAL_RCC_OscConfig+0x2a8>
 800166a:	e014      	b.n	8001696 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800166c:	f7ff faf8 	bl	8000c60 <HAL_GetTick>
 8001670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001672:	e008      	b.n	8001686 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001674:	f7ff faf4 	bl	8000c60 <HAL_GetTick>
 8001678:	4602      	mov	r2, r0
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	2b64      	cmp	r3, #100	; 0x64
 8001680:	d901      	bls.n	8001686 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	e2a0      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001686:	4b88      	ldr	r3, [pc, #544]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800168e:	2b00      	cmp	r3, #0
 8001690:	d1f0      	bne.n	8001674 <HAL_RCC_OscConfig+0x2d0>
 8001692:	e000      	b.n	8001696 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001694:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d060      	beq.n	8001764 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	2b04      	cmp	r3, #4
 80016a6:	d005      	beq.n	80016b4 <HAL_RCC_OscConfig+0x310>
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	2b0c      	cmp	r3, #12
 80016ac:	d119      	bne.n	80016e2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d116      	bne.n	80016e2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016b4:	4b7c      	ldr	r3, [pc, #496]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d005      	beq.n	80016cc <HAL_RCC_OscConfig+0x328>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d101      	bne.n	80016cc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	e27d      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016cc:	4b76      	ldr	r3, [pc, #472]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	691b      	ldr	r3, [r3, #16]
 80016d8:	061b      	lsls	r3, r3, #24
 80016da:	4973      	ldr	r1, [pc, #460]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 80016dc:	4313      	orrs	r3, r2
 80016de:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016e0:	e040      	b.n	8001764 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d023      	beq.n	8001732 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016ea:	4b6f      	ldr	r3, [pc, #444]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a6e      	ldr	r2, [pc, #440]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 80016f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f6:	f7ff fab3 	bl	8000c60 <HAL_GetTick>
 80016fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016fc:	e008      	b.n	8001710 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016fe:	f7ff faaf 	bl	8000c60 <HAL_GetTick>
 8001702:	4602      	mov	r2, r0
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	2b02      	cmp	r3, #2
 800170a:	d901      	bls.n	8001710 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800170c:	2303      	movs	r3, #3
 800170e:	e25b      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001710:	4b65      	ldr	r3, [pc, #404]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001718:	2b00      	cmp	r3, #0
 800171a:	d0f0      	beq.n	80016fe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800171c:	4b62      	ldr	r3, [pc, #392]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	691b      	ldr	r3, [r3, #16]
 8001728:	061b      	lsls	r3, r3, #24
 800172a:	495f      	ldr	r1, [pc, #380]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 800172c:	4313      	orrs	r3, r2
 800172e:	604b      	str	r3, [r1, #4]
 8001730:	e018      	b.n	8001764 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001732:	4b5d      	ldr	r3, [pc, #372]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a5c      	ldr	r2, [pc, #368]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001738:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800173c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800173e:	f7ff fa8f 	bl	8000c60 <HAL_GetTick>
 8001742:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001744:	e008      	b.n	8001758 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001746:	f7ff fa8b 	bl	8000c60 <HAL_GetTick>
 800174a:	4602      	mov	r2, r0
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d901      	bls.n	8001758 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e237      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001758:	4b53      	ldr	r3, [pc, #332]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001760:	2b00      	cmp	r3, #0
 8001762:	d1f0      	bne.n	8001746 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0308 	and.w	r3, r3, #8
 800176c:	2b00      	cmp	r3, #0
 800176e:	d03c      	beq.n	80017ea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	695b      	ldr	r3, [r3, #20]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d01c      	beq.n	80017b2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001778:	4b4b      	ldr	r3, [pc, #300]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 800177a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800177e:	4a4a      	ldr	r2, [pc, #296]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001780:	f043 0301 	orr.w	r3, r3, #1
 8001784:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001788:	f7ff fa6a 	bl	8000c60 <HAL_GetTick>
 800178c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001790:	f7ff fa66 	bl	8000c60 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e212      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017a2:	4b41      	ldr	r3, [pc, #260]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 80017a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d0ef      	beq.n	8001790 <HAL_RCC_OscConfig+0x3ec>
 80017b0:	e01b      	b.n	80017ea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017b2:	4b3d      	ldr	r3, [pc, #244]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 80017b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017b8:	4a3b      	ldr	r2, [pc, #236]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 80017ba:	f023 0301 	bic.w	r3, r3, #1
 80017be:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c2:	f7ff fa4d 	bl	8000c60 <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017c8:	e008      	b.n	80017dc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017ca:	f7ff fa49 	bl	8000c60 <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d901      	bls.n	80017dc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e1f5      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017dc:	4b32      	ldr	r3, [pc, #200]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 80017de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1ef      	bne.n	80017ca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 0304 	and.w	r3, r3, #4
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	f000 80a6 	beq.w	8001944 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017f8:	2300      	movs	r3, #0
 80017fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80017fc:	4b2a      	ldr	r3, [pc, #168]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 80017fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001800:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001804:	2b00      	cmp	r3, #0
 8001806:	d10d      	bne.n	8001824 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001808:	4b27      	ldr	r3, [pc, #156]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 800180a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800180c:	4a26      	ldr	r2, [pc, #152]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 800180e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001812:	6593      	str	r3, [r2, #88]	; 0x58
 8001814:	4b24      	ldr	r3, [pc, #144]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800181c:	60bb      	str	r3, [r7, #8]
 800181e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001820:	2301      	movs	r3, #1
 8001822:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001824:	4b21      	ldr	r3, [pc, #132]	; (80018ac <HAL_RCC_OscConfig+0x508>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800182c:	2b00      	cmp	r3, #0
 800182e:	d118      	bne.n	8001862 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001830:	4b1e      	ldr	r3, [pc, #120]	; (80018ac <HAL_RCC_OscConfig+0x508>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a1d      	ldr	r2, [pc, #116]	; (80018ac <HAL_RCC_OscConfig+0x508>)
 8001836:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800183a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800183c:	f7ff fa10 	bl	8000c60 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001844:	f7ff fa0c 	bl	8000c60 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e1b8      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001856:	4b15      	ldr	r3, [pc, #84]	; (80018ac <HAL_RCC_OscConfig+0x508>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0f0      	beq.n	8001844 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	2b01      	cmp	r3, #1
 8001868:	d108      	bne.n	800187c <HAL_RCC_OscConfig+0x4d8>
 800186a:	4b0f      	ldr	r3, [pc, #60]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 800186c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001870:	4a0d      	ldr	r2, [pc, #52]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001872:	f043 0301 	orr.w	r3, r3, #1
 8001876:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800187a:	e029      	b.n	80018d0 <HAL_RCC_OscConfig+0x52c>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	2b05      	cmp	r3, #5
 8001882:	d115      	bne.n	80018b0 <HAL_RCC_OscConfig+0x50c>
 8001884:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001886:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800188a:	4a07      	ldr	r2, [pc, #28]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 800188c:	f043 0304 	orr.w	r3, r3, #4
 8001890:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001894:	4b04      	ldr	r3, [pc, #16]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 8001896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800189a:	4a03      	ldr	r2, [pc, #12]	; (80018a8 <HAL_RCC_OscConfig+0x504>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80018a4:	e014      	b.n	80018d0 <HAL_RCC_OscConfig+0x52c>
 80018a6:	bf00      	nop
 80018a8:	40021000 	.word	0x40021000
 80018ac:	40007000 	.word	0x40007000
 80018b0:	4b9d      	ldr	r3, [pc, #628]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 80018b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018b6:	4a9c      	ldr	r2, [pc, #624]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 80018b8:	f023 0301 	bic.w	r3, r3, #1
 80018bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80018c0:	4b99      	ldr	r3, [pc, #612]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 80018c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018c6:	4a98      	ldr	r2, [pc, #608]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 80018c8:	f023 0304 	bic.w	r3, r3, #4
 80018cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d016      	beq.n	8001906 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018d8:	f7ff f9c2 	bl	8000c60 <HAL_GetTick>
 80018dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018de:	e00a      	b.n	80018f6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018e0:	f7ff f9be 	bl	8000c60 <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e168      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018f6:	4b8c      	ldr	r3, [pc, #560]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 80018f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	2b00      	cmp	r3, #0
 8001902:	d0ed      	beq.n	80018e0 <HAL_RCC_OscConfig+0x53c>
 8001904:	e015      	b.n	8001932 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001906:	f7ff f9ab 	bl	8000c60 <HAL_GetTick>
 800190a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800190c:	e00a      	b.n	8001924 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800190e:	f7ff f9a7 	bl	8000c60 <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	f241 3288 	movw	r2, #5000	; 0x1388
 800191c:	4293      	cmp	r3, r2
 800191e:	d901      	bls.n	8001924 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001920:	2303      	movs	r3, #3
 8001922:	e151      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001924:	4b80      	ldr	r3, [pc, #512]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1ed      	bne.n	800190e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001932:	7ffb      	ldrb	r3, [r7, #31]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d105      	bne.n	8001944 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001938:	4b7b      	ldr	r3, [pc, #492]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 800193a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800193c:	4a7a      	ldr	r2, [pc, #488]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 800193e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001942:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 0320 	and.w	r3, r3, #32
 800194c:	2b00      	cmp	r3, #0
 800194e:	d03c      	beq.n	80019ca <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001954:	2b00      	cmp	r3, #0
 8001956:	d01c      	beq.n	8001992 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001958:	4b73      	ldr	r3, [pc, #460]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 800195a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800195e:	4a72      	ldr	r2, [pc, #456]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001968:	f7ff f97a 	bl	8000c60 <HAL_GetTick>
 800196c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800196e:	e008      	b.n	8001982 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001970:	f7ff f976 	bl	8000c60 <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	2b02      	cmp	r3, #2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e122      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001982:	4b69      	ldr	r3, [pc, #420]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001984:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001988:	f003 0302 	and.w	r3, r3, #2
 800198c:	2b00      	cmp	r3, #0
 800198e:	d0ef      	beq.n	8001970 <HAL_RCC_OscConfig+0x5cc>
 8001990:	e01b      	b.n	80019ca <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001992:	4b65      	ldr	r3, [pc, #404]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001994:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001998:	4a63      	ldr	r2, [pc, #396]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 800199a:	f023 0301 	bic.w	r3, r3, #1
 800199e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019a2:	f7ff f95d 	bl	8000c60 <HAL_GetTick>
 80019a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80019a8:	e008      	b.n	80019bc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019aa:	f7ff f959 	bl	8000c60 <HAL_GetTick>
 80019ae:	4602      	mov	r2, r0
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d901      	bls.n	80019bc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e105      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80019bc:	4b5a      	ldr	r3, [pc, #360]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 80019be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80019c2:	f003 0302 	and.w	r3, r3, #2
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d1ef      	bne.n	80019aa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	f000 80f9 	beq.w	8001bc6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d8:	2b02      	cmp	r3, #2
 80019da:	f040 80cf 	bne.w	8001b7c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80019de:	4b52      	ldr	r3, [pc, #328]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	f003 0203 	and.w	r2, r3, #3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d12c      	bne.n	8001a4c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fc:	3b01      	subs	r3, #1
 80019fe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d123      	bne.n	8001a4c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a0e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d11b      	bne.n	8001a4c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a1e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d113      	bne.n	8001a4c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a2e:	085b      	lsrs	r3, r3, #1
 8001a30:	3b01      	subs	r3, #1
 8001a32:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d109      	bne.n	8001a4c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a42:	085b      	lsrs	r3, r3, #1
 8001a44:	3b01      	subs	r3, #1
 8001a46:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d071      	beq.n	8001b30 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	2b0c      	cmp	r3, #12
 8001a50:	d068      	beq.n	8001b24 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001a52:	4b35      	ldr	r3, [pc, #212]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d105      	bne.n	8001a6a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001a5e:	4b32      	ldr	r3, [pc, #200]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e0ac      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001a6e:	4b2e      	ldr	r3, [pc, #184]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a2d      	ldr	r2, [pc, #180]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001a74:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a78:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a7a:	f7ff f8f1 	bl	8000c60 <HAL_GetTick>
 8001a7e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a80:	e008      	b.n	8001a94 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a82:	f7ff f8ed 	bl	8000c60 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e099      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a94:	4b24      	ldr	r3, [pc, #144]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1f0      	bne.n	8001a82 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001aa0:	4b21      	ldr	r3, [pc, #132]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001aa2:	68da      	ldr	r2, [r3, #12]
 8001aa4:	4b21      	ldr	r3, [pc, #132]	; (8001b2c <HAL_RCC_OscConfig+0x788>)
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	687a      	ldr	r2, [r7, #4]
 8001aaa:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001ab0:	3a01      	subs	r2, #1
 8001ab2:	0112      	lsls	r2, r2, #4
 8001ab4:	4311      	orrs	r1, r2
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001aba:	0212      	lsls	r2, r2, #8
 8001abc:	4311      	orrs	r1, r2
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001ac2:	0852      	lsrs	r2, r2, #1
 8001ac4:	3a01      	subs	r2, #1
 8001ac6:	0552      	lsls	r2, r2, #21
 8001ac8:	4311      	orrs	r1, r2
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001ace:	0852      	lsrs	r2, r2, #1
 8001ad0:	3a01      	subs	r2, #1
 8001ad2:	0652      	lsls	r2, r2, #25
 8001ad4:	4311      	orrs	r1, r2
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001ada:	06d2      	lsls	r2, r2, #27
 8001adc:	430a      	orrs	r2, r1
 8001ade:	4912      	ldr	r1, [pc, #72]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001ae4:	4b10      	ldr	r3, [pc, #64]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a0f      	ldr	r2, [pc, #60]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001aea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001af0:	4b0d      	ldr	r3, [pc, #52]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	4a0c      	ldr	r2, [pc, #48]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001af6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001afa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001afc:	f7ff f8b0 	bl	8000c60 <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b02:	e008      	b.n	8001b16 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b04:	f7ff f8ac 	bl	8000c60 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e058      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b16:	4b04      	ldr	r3, [pc, #16]	; (8001b28 <HAL_RCC_OscConfig+0x784>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d0f0      	beq.n	8001b04 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b22:	e050      	b.n	8001bc6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e04f      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b30:	4b27      	ldr	r3, [pc, #156]	; (8001bd0 <HAL_RCC_OscConfig+0x82c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d144      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001b3c:	4b24      	ldr	r3, [pc, #144]	; (8001bd0 <HAL_RCC_OscConfig+0x82c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a23      	ldr	r2, [pc, #140]	; (8001bd0 <HAL_RCC_OscConfig+0x82c>)
 8001b42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b46:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001b48:	4b21      	ldr	r3, [pc, #132]	; (8001bd0 <HAL_RCC_OscConfig+0x82c>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	4a20      	ldr	r2, [pc, #128]	; (8001bd0 <HAL_RCC_OscConfig+0x82c>)
 8001b4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b52:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001b54:	f7ff f884 	bl	8000c60 <HAL_GetTick>
 8001b58:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b5a:	e008      	b.n	8001b6e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b5c:	f7ff f880 	bl	8000c60 <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d901      	bls.n	8001b6e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e02c      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b6e:	4b18      	ldr	r3, [pc, #96]	; (8001bd0 <HAL_RCC_OscConfig+0x82c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d0f0      	beq.n	8001b5c <HAL_RCC_OscConfig+0x7b8>
 8001b7a:	e024      	b.n	8001bc6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	2b0c      	cmp	r3, #12
 8001b80:	d01f      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b82:	4b13      	ldr	r3, [pc, #76]	; (8001bd0 <HAL_RCC_OscConfig+0x82c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a12      	ldr	r2, [pc, #72]	; (8001bd0 <HAL_RCC_OscConfig+0x82c>)
 8001b88:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b8e:	f7ff f867 	bl	8000c60 <HAL_GetTick>
 8001b92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b94:	e008      	b.n	8001ba8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b96:	f7ff f863 	bl	8000c60 <HAL_GetTick>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d901      	bls.n	8001ba8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	e00f      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ba8:	4b09      	ldr	r3, [pc, #36]	; (8001bd0 <HAL_RCC_OscConfig+0x82c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d1f0      	bne.n	8001b96 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001bb4:	4b06      	ldr	r3, [pc, #24]	; (8001bd0 <HAL_RCC_OscConfig+0x82c>)
 8001bb6:	68da      	ldr	r2, [r3, #12]
 8001bb8:	4905      	ldr	r1, [pc, #20]	; (8001bd0 <HAL_RCC_OscConfig+0x82c>)
 8001bba:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <HAL_RCC_OscConfig+0x830>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	60cb      	str	r3, [r1, #12]
 8001bc0:	e001      	b.n	8001bc6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e000      	b.n	8001bc8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3720      	adds	r7, #32
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	feeefffc 	.word	0xfeeefffc

08001bd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e0e7      	b.n	8001dbc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bec:	4b75      	ldr	r3, [pc, #468]	; (8001dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	683a      	ldr	r2, [r7, #0]
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d910      	bls.n	8001c1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bfa:	4b72      	ldr	r3, [pc, #456]	; (8001dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f023 0207 	bic.w	r2, r3, #7
 8001c02:	4970      	ldr	r1, [pc, #448]	; (8001dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c0a:	4b6e      	ldr	r3, [pc, #440]	; (8001dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0307 	and.w	r3, r3, #7
 8001c12:	683a      	ldr	r2, [r7, #0]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d001      	beq.n	8001c1c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e0cf      	b.n	8001dbc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0302 	and.w	r3, r3, #2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d010      	beq.n	8001c4a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	4b66      	ldr	r3, [pc, #408]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d908      	bls.n	8001c4a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c38:	4b63      	ldr	r3, [pc, #396]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	4960      	ldr	r1, [pc, #384]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c46:	4313      	orrs	r3, r2
 8001c48:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d04c      	beq.n	8001cf0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	2b03      	cmp	r3, #3
 8001c5c:	d107      	bne.n	8001c6e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c5e:	4b5a      	ldr	r3, [pc, #360]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d121      	bne.n	8001cae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e0a6      	b.n	8001dbc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d107      	bne.n	8001c86 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c76:	4b54      	ldr	r3, [pc, #336]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d115      	bne.n	8001cae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e09a      	b.n	8001dbc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d107      	bne.n	8001c9e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c8e:	4b4e      	ldr	r3, [pc, #312]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d109      	bne.n	8001cae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e08e      	b.n	8001dbc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c9e:	4b4a      	ldr	r3, [pc, #296]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d101      	bne.n	8001cae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e086      	b.n	8001dbc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001cae:	4b46      	ldr	r3, [pc, #280]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f023 0203 	bic.w	r2, r3, #3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	4943      	ldr	r1, [pc, #268]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001cc0:	f7fe ffce 	bl	8000c60 <HAL_GetTick>
 8001cc4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cc6:	e00a      	b.n	8001cde <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cc8:	f7fe ffca 	bl	8000c60 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e06e      	b.n	8001dbc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cde:	4b3a      	ldr	r3, [pc, #232]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	f003 020c 	and.w	r2, r3, #12
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d1eb      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0302 	and.w	r3, r3, #2
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d010      	beq.n	8001d1e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	689a      	ldr	r2, [r3, #8]
 8001d00:	4b31      	ldr	r3, [pc, #196]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d208      	bcs.n	8001d1e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d0c:	4b2e      	ldr	r3, [pc, #184]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	492b      	ldr	r1, [pc, #172]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d1e:	4b29      	ldr	r3, [pc, #164]	; (8001dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0307 	and.w	r3, r3, #7
 8001d26:	683a      	ldr	r2, [r7, #0]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d210      	bcs.n	8001d4e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d2c:	4b25      	ldr	r3, [pc, #148]	; (8001dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f023 0207 	bic.w	r2, r3, #7
 8001d34:	4923      	ldr	r1, [pc, #140]	; (8001dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d3c:	4b21      	ldr	r3, [pc, #132]	; (8001dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0307 	and.w	r3, r3, #7
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d001      	beq.n	8001d4e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e036      	b.n	8001dbc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0304 	and.w	r3, r3, #4
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d008      	beq.n	8001d6c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d5a:	4b1b      	ldr	r3, [pc, #108]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	4918      	ldr	r1, [pc, #96]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0308 	and.w	r3, r3, #8
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d009      	beq.n	8001d8c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d78:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	00db      	lsls	r3, r3, #3
 8001d86:	4910      	ldr	r1, [pc, #64]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d8c:	f000 f824 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 8001d90:	4602      	mov	r2, r0
 8001d92:	4b0d      	ldr	r3, [pc, #52]	; (8001dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	091b      	lsrs	r3, r3, #4
 8001d98:	f003 030f 	and.w	r3, r3, #15
 8001d9c:	490b      	ldr	r1, [pc, #44]	; (8001dcc <HAL_RCC_ClockConfig+0x1f4>)
 8001d9e:	5ccb      	ldrb	r3, [r1, r3]
 8001da0:	f003 031f 	and.w	r3, r3, #31
 8001da4:	fa22 f303 	lsr.w	r3, r2, r3
 8001da8:	4a09      	ldr	r2, [pc, #36]	; (8001dd0 <HAL_RCC_ClockConfig+0x1f8>)
 8001daa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001dac:	4b09      	ldr	r3, [pc, #36]	; (8001dd4 <HAL_RCC_ClockConfig+0x1fc>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7fe ff05 	bl	8000bc0 <HAL_InitTick>
 8001db6:	4603      	mov	r3, r0
 8001db8:	72fb      	strb	r3, [r7, #11]

  return status;
 8001dba:	7afb      	ldrb	r3, [r7, #11]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3710      	adds	r7, #16
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40022000 	.word	0x40022000
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	080056e0 	.word	0x080056e0
 8001dd0:	2000000c 	.word	0x2000000c
 8001dd4:	20000010 	.word	0x20000010

08001dd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b089      	sub	sp, #36	; 0x24
 8001ddc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001dde:	2300      	movs	r3, #0
 8001de0:	61fb      	str	r3, [r7, #28]
 8001de2:	2300      	movs	r3, #0
 8001de4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001de6:	4b3e      	ldr	r3, [pc, #248]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f003 030c 	and.w	r3, r3, #12
 8001dee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001df0:	4b3b      	ldr	r3, [pc, #236]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	f003 0303 	and.w	r3, r3, #3
 8001df8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d005      	beq.n	8001e0c <HAL_RCC_GetSysClockFreq+0x34>
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	2b0c      	cmp	r3, #12
 8001e04:	d121      	bne.n	8001e4a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d11e      	bne.n	8001e4a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001e0c:	4b34      	ldr	r3, [pc, #208]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0308 	and.w	r3, r3, #8
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d107      	bne.n	8001e28 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e18:	4b31      	ldr	r3, [pc, #196]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e1e:	0a1b      	lsrs	r3, r3, #8
 8001e20:	f003 030f 	and.w	r3, r3, #15
 8001e24:	61fb      	str	r3, [r7, #28]
 8001e26:	e005      	b.n	8001e34 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001e28:	4b2d      	ldr	r3, [pc, #180]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	091b      	lsrs	r3, r3, #4
 8001e2e:	f003 030f 	and.w	r3, r3, #15
 8001e32:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001e34:	4a2b      	ldr	r2, [pc, #172]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e3c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d10d      	bne.n	8001e60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e48:	e00a      	b.n	8001e60 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	2b04      	cmp	r3, #4
 8001e4e:	d102      	bne.n	8001e56 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e50:	4b25      	ldr	r3, [pc, #148]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001e52:	61bb      	str	r3, [r7, #24]
 8001e54:	e004      	b.n	8001e60 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d101      	bne.n	8001e60 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e5c:	4b23      	ldr	r3, [pc, #140]	; (8001eec <HAL_RCC_GetSysClockFreq+0x114>)
 8001e5e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	2b0c      	cmp	r3, #12
 8001e64:	d134      	bne.n	8001ed0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e66:	4b1e      	ldr	r3, [pc, #120]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	f003 0303 	and.w	r3, r3, #3
 8001e6e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d003      	beq.n	8001e7e <HAL_RCC_GetSysClockFreq+0xa6>
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	2b03      	cmp	r3, #3
 8001e7a:	d003      	beq.n	8001e84 <HAL_RCC_GetSysClockFreq+0xac>
 8001e7c:	e005      	b.n	8001e8a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001e7e:	4b1a      	ldr	r3, [pc, #104]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001e80:	617b      	str	r3, [r7, #20]
      break;
 8001e82:	e005      	b.n	8001e90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001e84:	4b19      	ldr	r3, [pc, #100]	; (8001eec <HAL_RCC_GetSysClockFreq+0x114>)
 8001e86:	617b      	str	r3, [r7, #20]
      break;
 8001e88:	e002      	b.n	8001e90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	617b      	str	r3, [r7, #20]
      break;
 8001e8e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e90:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	091b      	lsrs	r3, r3, #4
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001e9e:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	0a1b      	lsrs	r3, r3, #8
 8001ea4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ea8:	697a      	ldr	r2, [r7, #20]
 8001eaa:	fb03 f202 	mul.w	r2, r3, r2
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001eb6:	4b0a      	ldr	r3, [pc, #40]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	0e5b      	lsrs	r3, r3, #25
 8001ebc:	f003 0303 	and.w	r3, r3, #3
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001ec6:	697a      	ldr	r2, [r7, #20]
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ece:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001ed0:	69bb      	ldr	r3, [r7, #24]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3724      	adds	r7, #36	; 0x24
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	080056f8 	.word	0x080056f8
 8001ee8:	00f42400 	.word	0x00f42400
 8001eec:	007a1200 	.word	0x007a1200

08001ef0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ef4:	4b03      	ldr	r3, [pc, #12]	; (8001f04 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	2000000c 	.word	0x2000000c

08001f08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001f0c:	f7ff fff0 	bl	8001ef0 <HAL_RCC_GetHCLKFreq>
 8001f10:	4602      	mov	r2, r0
 8001f12:	4b06      	ldr	r3, [pc, #24]	; (8001f2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	0a1b      	lsrs	r3, r3, #8
 8001f18:	f003 0307 	and.w	r3, r3, #7
 8001f1c:	4904      	ldr	r1, [pc, #16]	; (8001f30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f1e:	5ccb      	ldrb	r3, [r1, r3]
 8001f20:	f003 031f 	and.w	r3, r3, #31
 8001f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	080056f0 	.word	0x080056f0

08001f34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001f38:	f7ff ffda 	bl	8001ef0 <HAL_RCC_GetHCLKFreq>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	4b06      	ldr	r3, [pc, #24]	; (8001f58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	0adb      	lsrs	r3, r3, #11
 8001f44:	f003 0307 	and.w	r3, r3, #7
 8001f48:	4904      	ldr	r1, [pc, #16]	; (8001f5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f4a:	5ccb      	ldrb	r3, [r1, r3]
 8001f4c:	f003 031f 	and.w	r3, r3, #31
 8001f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	080056f0 	.word	0x080056f0

08001f60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f68:	2300      	movs	r3, #0
 8001f6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001f6c:	4b2a      	ldr	r3, [pc, #168]	; (8002018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d003      	beq.n	8001f80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f78:	f7ff f9a0 	bl	80012bc <HAL_PWREx_GetVoltageRange>
 8001f7c:	6178      	str	r0, [r7, #20]
 8001f7e:	e014      	b.n	8001faa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f80:	4b25      	ldr	r3, [pc, #148]	; (8002018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f84:	4a24      	ldr	r2, [pc, #144]	; (8002018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f8a:	6593      	str	r3, [r2, #88]	; 0x58
 8001f8c:	4b22      	ldr	r3, [pc, #136]	; (8002018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f98:	f7ff f990 	bl	80012bc <HAL_PWREx_GetVoltageRange>
 8001f9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f9e:	4b1e      	ldr	r3, [pc, #120]	; (8002018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa2:	4a1d      	ldr	r2, [pc, #116]	; (8002018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001fa4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fa8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fb0:	d10b      	bne.n	8001fca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b80      	cmp	r3, #128	; 0x80
 8001fb6:	d919      	bls.n	8001fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2ba0      	cmp	r3, #160	; 0xa0
 8001fbc:	d902      	bls.n	8001fc4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	613b      	str	r3, [r7, #16]
 8001fc2:	e013      	b.n	8001fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	613b      	str	r3, [r7, #16]
 8001fc8:	e010      	b.n	8001fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2b80      	cmp	r3, #128	; 0x80
 8001fce:	d902      	bls.n	8001fd6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	613b      	str	r3, [r7, #16]
 8001fd4:	e00a      	b.n	8001fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b80      	cmp	r3, #128	; 0x80
 8001fda:	d102      	bne.n	8001fe2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001fdc:	2302      	movs	r3, #2
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	e004      	b.n	8001fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2b70      	cmp	r3, #112	; 0x70
 8001fe6:	d101      	bne.n	8001fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fe8:	2301      	movs	r3, #1
 8001fea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001fec:	4b0b      	ldr	r3, [pc, #44]	; (800201c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f023 0207 	bic.w	r2, r3, #7
 8001ff4:	4909      	ldr	r1, [pc, #36]	; (800201c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ffc:	4b07      	ldr	r3, [pc, #28]	; (800201c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0307 	and.w	r3, r3, #7
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	429a      	cmp	r2, r3
 8002008:	d001      	beq.n	800200e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e000      	b.n	8002010 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40021000 	.word	0x40021000
 800201c:	40022000 	.word	0x40022000

08002020 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002028:	2300      	movs	r3, #0
 800202a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800202c:	2300      	movs	r3, #0
 800202e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002038:	2b00      	cmp	r3, #0
 800203a:	d041      	beq.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002040:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002044:	d02a      	beq.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002046:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800204a:	d824      	bhi.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800204c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002050:	d008      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002052:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002056:	d81e      	bhi.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00a      	beq.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800205c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002060:	d010      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002062:	e018      	b.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002064:	4b86      	ldr	r3, [pc, #536]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	4a85      	ldr	r2, [pc, #532]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800206a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800206e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002070:	e015      	b.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	3304      	adds	r3, #4
 8002076:	2100      	movs	r1, #0
 8002078:	4618      	mov	r0, r3
 800207a:	f000 facd 	bl	8002618 <RCCEx_PLLSAI1_Config>
 800207e:	4603      	mov	r3, r0
 8002080:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002082:	e00c      	b.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3320      	adds	r3, #32
 8002088:	2100      	movs	r1, #0
 800208a:	4618      	mov	r0, r3
 800208c:	f000 fbb6 	bl	80027fc <RCCEx_PLLSAI2_Config>
 8002090:	4603      	mov	r3, r0
 8002092:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002094:	e003      	b.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	74fb      	strb	r3, [r7, #19]
      break;
 800209a:	e000      	b.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800209c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800209e:	7cfb      	ldrb	r3, [r7, #19]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d10b      	bne.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80020a4:	4b76      	ldr	r3, [pc, #472]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80020b2:	4973      	ldr	r1, [pc, #460]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020b4:	4313      	orrs	r3, r2
 80020b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80020ba:	e001      	b.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020bc:	7cfb      	ldrb	r3, [r7, #19]
 80020be:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d041      	beq.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020d0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80020d4:	d02a      	beq.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80020d6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80020da:	d824      	bhi.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80020dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80020e0:	d008      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80020e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80020e6:	d81e      	bhi.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d00a      	beq.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80020ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020f0:	d010      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80020f2:	e018      	b.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80020f4:	4b62      	ldr	r3, [pc, #392]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	4a61      	ldr	r2, [pc, #388]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020fe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002100:	e015      	b.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	3304      	adds	r3, #4
 8002106:	2100      	movs	r1, #0
 8002108:	4618      	mov	r0, r3
 800210a:	f000 fa85 	bl	8002618 <RCCEx_PLLSAI1_Config>
 800210e:	4603      	mov	r3, r0
 8002110:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002112:	e00c      	b.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3320      	adds	r3, #32
 8002118:	2100      	movs	r1, #0
 800211a:	4618      	mov	r0, r3
 800211c:	f000 fb6e 	bl	80027fc <RCCEx_PLLSAI2_Config>
 8002120:	4603      	mov	r3, r0
 8002122:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002124:	e003      	b.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	74fb      	strb	r3, [r7, #19]
      break;
 800212a:	e000      	b.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800212c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800212e:	7cfb      	ldrb	r3, [r7, #19]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d10b      	bne.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002134:	4b52      	ldr	r3, [pc, #328]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800213a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002142:	494f      	ldr	r1, [pc, #316]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002144:	4313      	orrs	r3, r2
 8002146:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800214a:	e001      	b.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800214c:	7cfb      	ldrb	r3, [r7, #19]
 800214e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002158:	2b00      	cmp	r3, #0
 800215a:	f000 80a0 	beq.w	800229e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800215e:	2300      	movs	r3, #0
 8002160:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002162:	4b47      	ldr	r3, [pc, #284]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d101      	bne.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800216e:	2301      	movs	r3, #1
 8002170:	e000      	b.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002172:	2300      	movs	r3, #0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d00d      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002178:	4b41      	ldr	r3, [pc, #260]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800217a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800217c:	4a40      	ldr	r2, [pc, #256]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800217e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002182:	6593      	str	r3, [r2, #88]	; 0x58
 8002184:	4b3e      	ldr	r3, [pc, #248]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002188:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218c:	60bb      	str	r3, [r7, #8]
 800218e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002190:	2301      	movs	r3, #1
 8002192:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002194:	4b3b      	ldr	r3, [pc, #236]	; (8002284 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a3a      	ldr	r2, [pc, #232]	; (8002284 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800219a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800219e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80021a0:	f7fe fd5e 	bl	8000c60 <HAL_GetTick>
 80021a4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80021a6:	e009      	b.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021a8:	f7fe fd5a 	bl	8000c60 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d902      	bls.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	74fb      	strb	r3, [r7, #19]
        break;
 80021ba:	e005      	b.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80021bc:	4b31      	ldr	r3, [pc, #196]	; (8002284 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d0ef      	beq.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80021c8:	7cfb      	ldrb	r3, [r7, #19]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d15c      	bne.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021ce:	4b2c      	ldr	r3, [pc, #176]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021d8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d01f      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d019      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80021ec:	4b24      	ldr	r3, [pc, #144]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80021f8:	4b21      	ldr	r3, [pc, #132]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021fe:	4a20      	ldr	r2, [pc, #128]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002204:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002208:	4b1d      	ldr	r3, [pc, #116]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800220a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800220e:	4a1c      	ldr	r2, [pc, #112]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002210:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002214:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002218:	4a19      	ldr	r2, [pc, #100]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	2b00      	cmp	r3, #0
 8002228:	d016      	beq.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800222a:	f7fe fd19 	bl	8000c60 <HAL_GetTick>
 800222e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002230:	e00b      	b.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002232:	f7fe fd15 	bl	8000c60 <HAL_GetTick>
 8002236:	4602      	mov	r2, r0
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002240:	4293      	cmp	r3, r2
 8002242:	d902      	bls.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	74fb      	strb	r3, [r7, #19]
            break;
 8002248:	e006      	b.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800224a:	4b0d      	ldr	r3, [pc, #52]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800224c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d0ec      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002258:	7cfb      	ldrb	r3, [r7, #19]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d10c      	bne.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800225e:	4b08      	ldr	r3, [pc, #32]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002260:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002264:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800226e:	4904      	ldr	r1, [pc, #16]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002270:	4313      	orrs	r3, r2
 8002272:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002276:	e009      	b.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002278:	7cfb      	ldrb	r3, [r7, #19]
 800227a:	74bb      	strb	r3, [r7, #18]
 800227c:	e006      	b.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800227e:	bf00      	nop
 8002280:	40021000 	.word	0x40021000
 8002284:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002288:	7cfb      	ldrb	r3, [r7, #19]
 800228a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800228c:	7c7b      	ldrb	r3, [r7, #17]
 800228e:	2b01      	cmp	r3, #1
 8002290:	d105      	bne.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002292:	4ba6      	ldr	r3, [pc, #664]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002296:	4aa5      	ldr	r2, [pc, #660]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002298:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800229c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0301 	and.w	r3, r3, #1
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d00a      	beq.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022aa:	4ba0      	ldr	r3, [pc, #640]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022b0:	f023 0203 	bic.w	r2, r3, #3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022b8:	499c      	ldr	r1, [pc, #624]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022ba:	4313      	orrs	r3, r2
 80022bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0302 	and.w	r3, r3, #2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d00a      	beq.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022cc:	4b97      	ldr	r3, [pc, #604]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022d2:	f023 020c 	bic.w	r2, r3, #12
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022da:	4994      	ldr	r1, [pc, #592]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0304 	and.w	r3, r3, #4
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00a      	beq.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80022ee:	4b8f      	ldr	r3, [pc, #572]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022f4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fc:	498b      	ldr	r1, [pc, #556]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022fe:	4313      	orrs	r3, r2
 8002300:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0308 	and.w	r3, r3, #8
 800230c:	2b00      	cmp	r3, #0
 800230e:	d00a      	beq.n	8002326 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002310:	4b86      	ldr	r3, [pc, #536]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002316:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800231e:	4983      	ldr	r1, [pc, #524]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002320:	4313      	orrs	r3, r2
 8002322:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0310 	and.w	r3, r3, #16
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00a      	beq.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002332:	4b7e      	ldr	r3, [pc, #504]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002338:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002340:	497a      	ldr	r1, [pc, #488]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002342:	4313      	orrs	r3, r2
 8002344:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0320 	and.w	r3, r3, #32
 8002350:	2b00      	cmp	r3, #0
 8002352:	d00a      	beq.n	800236a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002354:	4b75      	ldr	r3, [pc, #468]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800235a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002362:	4972      	ldr	r1, [pc, #456]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002364:	4313      	orrs	r3, r2
 8002366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00a      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002376:	4b6d      	ldr	r3, [pc, #436]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002378:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800237c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002384:	4969      	ldr	r1, [pc, #420]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002386:	4313      	orrs	r3, r2
 8002388:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002394:	2b00      	cmp	r3, #0
 8002396:	d00a      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002398:	4b64      	ldr	r3, [pc, #400]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800239a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800239e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023a6:	4961      	ldr	r1, [pc, #388]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00a      	beq.n	80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023ba:	4b5c      	ldr	r3, [pc, #368]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023c8:	4958      	ldr	r1, [pc, #352]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023ca:	4313      	orrs	r3, r2
 80023cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d00a      	beq.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80023dc:	4b53      	ldr	r3, [pc, #332]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023e2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ea:	4950      	ldr	r1, [pc, #320]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d00a      	beq.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023fe:	4b4b      	ldr	r3, [pc, #300]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002404:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800240c:	4947      	ldr	r1, [pc, #284]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800240e:	4313      	orrs	r3, r2
 8002410:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d00a      	beq.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002420:	4b42      	ldr	r3, [pc, #264]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002422:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002426:	f023 0203 	bic.w	r2, r3, #3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800242e:	493f      	ldr	r1, [pc, #252]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002430:	4313      	orrs	r3, r2
 8002432:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d028      	beq.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002442:	4b3a      	ldr	r3, [pc, #232]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002444:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002448:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002450:	4936      	ldr	r1, [pc, #216]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002452:	4313      	orrs	r3, r2
 8002454:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800245c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002460:	d106      	bne.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002462:	4b32      	ldr	r3, [pc, #200]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	4a31      	ldr	r2, [pc, #196]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002468:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800246c:	60d3      	str	r3, [r2, #12]
 800246e:	e011      	b.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002474:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002478:	d10c      	bne.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3304      	adds	r3, #4
 800247e:	2101      	movs	r1, #1
 8002480:	4618      	mov	r0, r3
 8002482:	f000 f8c9 	bl	8002618 <RCCEx_PLLSAI1_Config>
 8002486:	4603      	mov	r3, r0
 8002488:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800248a:	7cfb      	ldrb	r3, [r7, #19]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8002490:	7cfb      	ldrb	r3, [r7, #19]
 8002492:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d028      	beq.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80024a0:	4b22      	ldr	r3, [pc, #136]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024a6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024ae:	491f      	ldr	r1, [pc, #124]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024be:	d106      	bne.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024c0:	4b1a      	ldr	r3, [pc, #104]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	4a19      	ldr	r2, [pc, #100]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024ca:	60d3      	str	r3, [r2, #12]
 80024cc:	e011      	b.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024d2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80024d6:	d10c      	bne.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	3304      	adds	r3, #4
 80024dc:	2101      	movs	r1, #1
 80024de:	4618      	mov	r0, r3
 80024e0:	f000 f89a 	bl	8002618 <RCCEx_PLLSAI1_Config>
 80024e4:	4603      	mov	r3, r0
 80024e6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024e8:	7cfb      	ldrb	r3, [r7, #19]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80024ee:	7cfb      	ldrb	r3, [r7, #19]
 80024f0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d02a      	beq.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80024fe:	4b0b      	ldr	r3, [pc, #44]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002500:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002504:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800250c:	4907      	ldr	r1, [pc, #28]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800250e:	4313      	orrs	r3, r2
 8002510:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002518:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800251c:	d108      	bne.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800251e:	4b03      	ldr	r3, [pc, #12]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	4a02      	ldr	r2, [pc, #8]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002524:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002528:	60d3      	str	r3, [r2, #12]
 800252a:	e013      	b.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x534>
 800252c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002534:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002538:	d10c      	bne.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	3304      	adds	r3, #4
 800253e:	2101      	movs	r1, #1
 8002540:	4618      	mov	r0, r3
 8002542:	f000 f869 	bl	8002618 <RCCEx_PLLSAI1_Config>
 8002546:	4603      	mov	r3, r0
 8002548:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800254a:	7cfb      	ldrb	r3, [r7, #19]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8002550:	7cfb      	ldrb	r3, [r7, #19]
 8002552:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d02f      	beq.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002560:	4b2c      	ldr	r3, [pc, #176]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002566:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800256e:	4929      	ldr	r1, [pc, #164]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002570:	4313      	orrs	r3, r2
 8002572:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800257a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800257e:	d10d      	bne.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	3304      	adds	r3, #4
 8002584:	2102      	movs	r1, #2
 8002586:	4618      	mov	r0, r3
 8002588:	f000 f846 	bl	8002618 <RCCEx_PLLSAI1_Config>
 800258c:	4603      	mov	r3, r0
 800258e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002590:	7cfb      	ldrb	r3, [r7, #19]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d014      	beq.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8002596:	7cfb      	ldrb	r3, [r7, #19]
 8002598:	74bb      	strb	r3, [r7, #18]
 800259a:	e011      	b.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80025a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80025a4:	d10c      	bne.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	3320      	adds	r3, #32
 80025aa:	2102      	movs	r1, #2
 80025ac:	4618      	mov	r0, r3
 80025ae:	f000 f925 	bl	80027fc <RCCEx_PLLSAI2_Config>
 80025b2:	4603      	mov	r3, r0
 80025b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025b6:	7cfb      	ldrb	r3, [r7, #19]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80025bc:	7cfb      	ldrb	r3, [r7, #19]
 80025be:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00b      	beq.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80025cc:	4b11      	ldr	r3, [pc, #68]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80025ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025d2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025dc:	490d      	ldr	r1, [pc, #52]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00b      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80025f0:	4b08      	ldr	r3, [pc, #32]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80025f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025f6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002600:	4904      	ldr	r1, [pc, #16]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002602:	4313      	orrs	r3, r2
 8002604:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002608:	7cbb      	ldrb	r3, [r7, #18]
}
 800260a:	4618      	mov	r0, r3
 800260c:	3718      	adds	r7, #24
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	40021000 	.word	0x40021000

08002618 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002622:	2300      	movs	r3, #0
 8002624:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002626:	4b74      	ldr	r3, [pc, #464]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	f003 0303 	and.w	r3, r3, #3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d018      	beq.n	8002664 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002632:	4b71      	ldr	r3, [pc, #452]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	f003 0203 	and.w	r2, r3, #3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	429a      	cmp	r2, r3
 8002640:	d10d      	bne.n	800265e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
       ||
 8002646:	2b00      	cmp	r3, #0
 8002648:	d009      	beq.n	800265e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800264a:	4b6b      	ldr	r3, [pc, #428]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	091b      	lsrs	r3, r3, #4
 8002650:	f003 0307 	and.w	r3, r3, #7
 8002654:	1c5a      	adds	r2, r3, #1
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
       ||
 800265a:	429a      	cmp	r2, r3
 800265c:	d047      	beq.n	80026ee <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	73fb      	strb	r3, [r7, #15]
 8002662:	e044      	b.n	80026ee <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2b03      	cmp	r3, #3
 800266a:	d018      	beq.n	800269e <RCCEx_PLLSAI1_Config+0x86>
 800266c:	2b03      	cmp	r3, #3
 800266e:	d825      	bhi.n	80026bc <RCCEx_PLLSAI1_Config+0xa4>
 8002670:	2b01      	cmp	r3, #1
 8002672:	d002      	beq.n	800267a <RCCEx_PLLSAI1_Config+0x62>
 8002674:	2b02      	cmp	r3, #2
 8002676:	d009      	beq.n	800268c <RCCEx_PLLSAI1_Config+0x74>
 8002678:	e020      	b.n	80026bc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800267a:	4b5f      	ldr	r3, [pc, #380]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0302 	and.w	r3, r3, #2
 8002682:	2b00      	cmp	r3, #0
 8002684:	d11d      	bne.n	80026c2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800268a:	e01a      	b.n	80026c2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800268c:	4b5a      	ldr	r3, [pc, #360]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002694:	2b00      	cmp	r3, #0
 8002696:	d116      	bne.n	80026c6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800269c:	e013      	b.n	80026c6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800269e:	4b56      	ldr	r3, [pc, #344]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d10f      	bne.n	80026ca <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80026aa:	4b53      	ldr	r3, [pc, #332]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d109      	bne.n	80026ca <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80026ba:	e006      	b.n	80026ca <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	73fb      	strb	r3, [r7, #15]
      break;
 80026c0:	e004      	b.n	80026cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80026c2:	bf00      	nop
 80026c4:	e002      	b.n	80026cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80026c6:	bf00      	nop
 80026c8:	e000      	b.n	80026cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80026ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d10d      	bne.n	80026ee <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80026d2:	4b49      	ldr	r3, [pc, #292]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6819      	ldr	r1, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	3b01      	subs	r3, #1
 80026e4:	011b      	lsls	r3, r3, #4
 80026e6:	430b      	orrs	r3, r1
 80026e8:	4943      	ldr	r1, [pc, #268]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80026ee:	7bfb      	ldrb	r3, [r7, #15]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d17c      	bne.n	80027ee <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80026f4:	4b40      	ldr	r3, [pc, #256]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a3f      	ldr	r2, [pc, #252]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026fa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80026fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002700:	f7fe faae 	bl	8000c60 <HAL_GetTick>
 8002704:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002706:	e009      	b.n	800271c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002708:	f7fe faaa 	bl	8000c60 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d902      	bls.n	800271c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	73fb      	strb	r3, [r7, #15]
        break;
 800271a:	e005      	b.n	8002728 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800271c:	4b36      	ldr	r3, [pc, #216]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1ef      	bne.n	8002708 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002728:	7bfb      	ldrb	r3, [r7, #15]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d15f      	bne.n	80027ee <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d110      	bne.n	8002756 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002734:	4b30      	ldr	r3, [pc, #192]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002736:	691b      	ldr	r3, [r3, #16]
 8002738:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800273c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	6892      	ldr	r2, [r2, #8]
 8002744:	0211      	lsls	r1, r2, #8
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	68d2      	ldr	r2, [r2, #12]
 800274a:	06d2      	lsls	r2, r2, #27
 800274c:	430a      	orrs	r2, r1
 800274e:	492a      	ldr	r1, [pc, #168]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002750:	4313      	orrs	r3, r2
 8002752:	610b      	str	r3, [r1, #16]
 8002754:	e027      	b.n	80027a6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	2b01      	cmp	r3, #1
 800275a:	d112      	bne.n	8002782 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800275c:	4b26      	ldr	r3, [pc, #152]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002764:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	6892      	ldr	r2, [r2, #8]
 800276c:	0211      	lsls	r1, r2, #8
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	6912      	ldr	r2, [r2, #16]
 8002772:	0852      	lsrs	r2, r2, #1
 8002774:	3a01      	subs	r2, #1
 8002776:	0552      	lsls	r2, r2, #21
 8002778:	430a      	orrs	r2, r1
 800277a:	491f      	ldr	r1, [pc, #124]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800277c:	4313      	orrs	r3, r2
 800277e:	610b      	str	r3, [r1, #16]
 8002780:	e011      	b.n	80027a6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002782:	4b1d      	ldr	r3, [pc, #116]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800278a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	6892      	ldr	r2, [r2, #8]
 8002792:	0211      	lsls	r1, r2, #8
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6952      	ldr	r2, [r2, #20]
 8002798:	0852      	lsrs	r2, r2, #1
 800279a:	3a01      	subs	r2, #1
 800279c:	0652      	lsls	r2, r2, #25
 800279e:	430a      	orrs	r2, r1
 80027a0:	4915      	ldr	r1, [pc, #84]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80027a6:	4b14      	ldr	r3, [pc, #80]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a13      	ldr	r2, [pc, #76]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027ac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80027b0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b2:	f7fe fa55 	bl	8000c60 <HAL_GetTick>
 80027b6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80027b8:	e009      	b.n	80027ce <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027ba:	f7fe fa51 	bl	8000c60 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d902      	bls.n	80027ce <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	73fb      	strb	r3, [r7, #15]
          break;
 80027cc:	e005      	b.n	80027da <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80027ce:	4b0a      	ldr	r3, [pc, #40]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d0ef      	beq.n	80027ba <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80027da:	7bfb      	ldrb	r3, [r7, #15]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d106      	bne.n	80027ee <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80027e0:	4b05      	ldr	r3, [pc, #20]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	4903      	ldr	r1, [pc, #12]	; (80027f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80027ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3710      	adds	r7, #16
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	40021000 	.word	0x40021000

080027fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002806:	2300      	movs	r3, #0
 8002808:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800280a:	4b69      	ldr	r3, [pc, #420]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	f003 0303 	and.w	r3, r3, #3
 8002812:	2b00      	cmp	r3, #0
 8002814:	d018      	beq.n	8002848 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002816:	4b66      	ldr	r3, [pc, #408]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	f003 0203 	and.w	r2, r3, #3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	429a      	cmp	r2, r3
 8002824:	d10d      	bne.n	8002842 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
       ||
 800282a:	2b00      	cmp	r3, #0
 800282c:	d009      	beq.n	8002842 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800282e:	4b60      	ldr	r3, [pc, #384]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	091b      	lsrs	r3, r3, #4
 8002834:	f003 0307 	and.w	r3, r3, #7
 8002838:	1c5a      	adds	r2, r3, #1
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
       ||
 800283e:	429a      	cmp	r2, r3
 8002840:	d047      	beq.n	80028d2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	73fb      	strb	r3, [r7, #15]
 8002846:	e044      	b.n	80028d2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2b03      	cmp	r3, #3
 800284e:	d018      	beq.n	8002882 <RCCEx_PLLSAI2_Config+0x86>
 8002850:	2b03      	cmp	r3, #3
 8002852:	d825      	bhi.n	80028a0 <RCCEx_PLLSAI2_Config+0xa4>
 8002854:	2b01      	cmp	r3, #1
 8002856:	d002      	beq.n	800285e <RCCEx_PLLSAI2_Config+0x62>
 8002858:	2b02      	cmp	r3, #2
 800285a:	d009      	beq.n	8002870 <RCCEx_PLLSAI2_Config+0x74>
 800285c:	e020      	b.n	80028a0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800285e:	4b54      	ldr	r3, [pc, #336]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d11d      	bne.n	80028a6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800286e:	e01a      	b.n	80028a6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002870:	4b4f      	ldr	r3, [pc, #316]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002878:	2b00      	cmp	r3, #0
 800287a:	d116      	bne.n	80028aa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002880:	e013      	b.n	80028aa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002882:	4b4b      	ldr	r3, [pc, #300]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d10f      	bne.n	80028ae <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800288e:	4b48      	ldr	r3, [pc, #288]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d109      	bne.n	80028ae <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800289e:	e006      	b.n	80028ae <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	73fb      	strb	r3, [r7, #15]
      break;
 80028a4:	e004      	b.n	80028b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80028a6:	bf00      	nop
 80028a8:	e002      	b.n	80028b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80028aa:	bf00      	nop
 80028ac:	e000      	b.n	80028b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80028ae:	bf00      	nop
    }

    if(status == HAL_OK)
 80028b0:	7bfb      	ldrb	r3, [r7, #15]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d10d      	bne.n	80028d2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80028b6:	4b3e      	ldr	r3, [pc, #248]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6819      	ldr	r1, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	3b01      	subs	r3, #1
 80028c8:	011b      	lsls	r3, r3, #4
 80028ca:	430b      	orrs	r3, r1
 80028cc:	4938      	ldr	r1, [pc, #224]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80028d2:	7bfb      	ldrb	r3, [r7, #15]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d166      	bne.n	80029a6 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80028d8:	4b35      	ldr	r3, [pc, #212]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a34      	ldr	r2, [pc, #208]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 80028de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028e4:	f7fe f9bc 	bl	8000c60 <HAL_GetTick>
 80028e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80028ea:	e009      	b.n	8002900 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80028ec:	f7fe f9b8 	bl	8000c60 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d902      	bls.n	8002900 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	73fb      	strb	r3, [r7, #15]
        break;
 80028fe:	e005      	b.n	800290c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002900:	4b2b      	ldr	r3, [pc, #172]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1ef      	bne.n	80028ec <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800290c:	7bfb      	ldrb	r3, [r7, #15]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d149      	bne.n	80029a6 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d110      	bne.n	800293a <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002918:	4b25      	ldr	r3, [pc, #148]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800291a:	695b      	ldr	r3, [r3, #20]
 800291c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002920:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	6892      	ldr	r2, [r2, #8]
 8002928:	0211      	lsls	r1, r2, #8
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	68d2      	ldr	r2, [r2, #12]
 800292e:	06d2      	lsls	r2, r2, #27
 8002930:	430a      	orrs	r2, r1
 8002932:	491f      	ldr	r1, [pc, #124]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002934:	4313      	orrs	r3, r2
 8002936:	614b      	str	r3, [r1, #20]
 8002938:	e011      	b.n	800295e <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800293a:	4b1d      	ldr	r3, [pc, #116]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002942:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	6892      	ldr	r2, [r2, #8]
 800294a:	0211      	lsls	r1, r2, #8
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	6912      	ldr	r2, [r2, #16]
 8002950:	0852      	lsrs	r2, r2, #1
 8002952:	3a01      	subs	r2, #1
 8002954:	0652      	lsls	r2, r2, #25
 8002956:	430a      	orrs	r2, r1
 8002958:	4915      	ldr	r1, [pc, #84]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800295a:	4313      	orrs	r3, r2
 800295c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800295e:	4b14      	ldr	r3, [pc, #80]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a13      	ldr	r2, [pc, #76]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002964:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002968:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800296a:	f7fe f979 	bl	8000c60 <HAL_GetTick>
 800296e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002970:	e009      	b.n	8002986 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002972:	f7fe f975 	bl	8000c60 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	2b02      	cmp	r3, #2
 800297e:	d902      	bls.n	8002986 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	73fb      	strb	r3, [r7, #15]
          break;
 8002984:	e005      	b.n	8002992 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002986:	4b0a      	ldr	r3, [pc, #40]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d0ef      	beq.n	8002972 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8002992:	7bfb      	ldrb	r3, [r7, #15]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d106      	bne.n	80029a6 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002998:	4b05      	ldr	r3, [pc, #20]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 800299a:	695a      	ldr	r2, [r3, #20]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	4903      	ldr	r1, [pc, #12]	; (80029b0 <RCCEx_PLLSAI2_Config+0x1b4>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80029a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	40021000 	.word	0x40021000

080029b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e095      	b.n	8002af2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d108      	bne.n	80029e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80029d6:	d009      	beq.n	80029ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	61da      	str	r2, [r3, #28]
 80029de:	e005      	b.n	80029ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d106      	bne.n	8002a0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f7fd ff5c 	bl	80008c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2202      	movs	r2, #2
 8002a10:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a22:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002a2c:	d902      	bls.n	8002a34 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	e002      	b.n	8002a3a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002a34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a38:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002a42:	d007      	beq.n	8002a54 <HAL_SPI_Init+0xa0>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002a4c:	d002      	beq.n	8002a54 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002a64:	431a      	orrs	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	431a      	orrs	r2, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	695b      	ldr	r3, [r3, #20]
 8002a74:	f003 0301 	and.w	r3, r3, #1
 8002a78:	431a      	orrs	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a82:	431a      	orrs	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	69db      	ldr	r3, [r3, #28]
 8002a88:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a8c:	431a      	orrs	r2, r3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6a1b      	ldr	r3, [r3, #32]
 8002a92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a96:	ea42 0103 	orr.w	r1, r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a9e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	0c1b      	lsrs	r3, r3, #16
 8002ab0:	f003 0204 	and.w	r2, r3, #4
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab8:	f003 0310 	and.w	r3, r3, #16
 8002abc:	431a      	orrs	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac2:	f003 0308 	and.w	r3, r3, #8
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002ad0:	ea42 0103 	orr.w	r1, r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3710      	adds	r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b08a      	sub	sp, #40	; 0x28
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	60f8      	str	r0, [r7, #12]
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d101      	bne.n	8002b20 <HAL_SPI_TransmitReceive+0x26>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	e1fb      	b.n	8002f18 <HAL_SPI_TransmitReceive+0x41e>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b28:	f7fe f89a 	bl	8000c60 <HAL_GetTick>
 8002b2c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002b34:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002b3c:	887b      	ldrh	r3, [r7, #2]
 8002b3e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002b40:	887b      	ldrh	r3, [r7, #2]
 8002b42:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b44:	7efb      	ldrb	r3, [r7, #27]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d00e      	beq.n	8002b68 <HAL_SPI_TransmitReceive+0x6e>
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b50:	d106      	bne.n	8002b60 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d102      	bne.n	8002b60 <HAL_SPI_TransmitReceive+0x66>
 8002b5a:	7efb      	ldrb	r3, [r7, #27]
 8002b5c:	2b04      	cmp	r3, #4
 8002b5e:	d003      	beq.n	8002b68 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002b60:	2302      	movs	r3, #2
 8002b62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002b66:	e1cd      	b.n	8002f04 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d005      	beq.n	8002b7a <HAL_SPI_TransmitReceive+0x80>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d002      	beq.n	8002b7a <HAL_SPI_TransmitReceive+0x80>
 8002b74:	887b      	ldrh	r3, [r7, #2]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d103      	bne.n	8002b82 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002b80:	e1c0      	b.n	8002f04 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b04      	cmp	r3, #4
 8002b8c:	d003      	beq.n	8002b96 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2205      	movs	r2, #5
 8002b92:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	887a      	ldrh	r2, [r7, #2]
 8002ba6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	887a      	ldrh	r2, [r7, #2]
 8002bae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	68ba      	ldr	r2, [r7, #8]
 8002bb6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	887a      	ldrh	r2, [r7, #2]
 8002bbc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	887a      	ldrh	r2, [r7, #2]
 8002bc2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002bd8:	d802      	bhi.n	8002be0 <HAL_SPI_TransmitReceive+0xe6>
 8002bda:	8a3b      	ldrh	r3, [r7, #16]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d908      	bls.n	8002bf2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002bee:	605a      	str	r2, [r3, #4]
 8002bf0:	e007      	b.n	8002c02 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	685a      	ldr	r2, [r3, #4]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002c00:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c0c:	2b40      	cmp	r3, #64	; 0x40
 8002c0e:	d007      	beq.n	8002c20 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c1e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002c28:	d97c      	bls.n	8002d24 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d002      	beq.n	8002c38 <HAL_SPI_TransmitReceive+0x13e>
 8002c32:	8a7b      	ldrh	r3, [r7, #18]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d169      	bne.n	8002d0c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c3c:	881a      	ldrh	r2, [r3, #0]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c48:	1c9a      	adds	r2, r3, #2
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	3b01      	subs	r3, #1
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c5c:	e056      	b.n	8002d0c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f003 0302 	and.w	r3, r3, #2
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d11b      	bne.n	8002ca4 <HAL_SPI_TransmitReceive+0x1aa>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d016      	beq.n	8002ca4 <HAL_SPI_TransmitReceive+0x1aa>
 8002c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d113      	bne.n	8002ca4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c80:	881a      	ldrh	r2, [r3, #0]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c8c:	1c9a      	adds	r2, r3, #2
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	3b01      	subs	r3, #1
 8002c9a:	b29a      	uxth	r2, r3
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d11c      	bne.n	8002cec <HAL_SPI_TransmitReceive+0x1f2>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d016      	beq.n	8002cec <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68da      	ldr	r2, [r3, #12]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc8:	b292      	uxth	r2, r2
 8002cca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd0:	1c9a      	adds	r2, r3, #2
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002cec:	f7fd ffb8 	bl	8000c60 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d807      	bhi.n	8002d0c <HAL_SPI_TransmitReceive+0x212>
 8002cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d02:	d003      	beq.n	8002d0c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002d0a:	e0fb      	b.n	8002f04 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1a3      	bne.n	8002c5e <HAL_SPI_TransmitReceive+0x164>
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d19d      	bne.n	8002c5e <HAL_SPI_TransmitReceive+0x164>
 8002d22:	e0df      	b.n	8002ee4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d003      	beq.n	8002d34 <HAL_SPI_TransmitReceive+0x23a>
 8002d2c:	8a7b      	ldrh	r3, [r7, #18]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	f040 80cb 	bne.w	8002eca <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d912      	bls.n	8002d64 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d42:	881a      	ldrh	r2, [r3, #0]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d4e:	1c9a      	adds	r2, r3, #2
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	3b02      	subs	r3, #2
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d62:	e0b2      	b.n	8002eca <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	330c      	adds	r3, #12
 8002d6e:	7812      	ldrb	r2, [r2, #0]
 8002d70:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d76:	1c5a      	adds	r2, r3, #1
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	3b01      	subs	r3, #1
 8002d84:	b29a      	uxth	r2, r3
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d8a:	e09e      	b.n	8002eca <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d134      	bne.n	8002e04 <HAL_SPI_TransmitReceive+0x30a>
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d02f      	beq.n	8002e04 <HAL_SPI_TransmitReceive+0x30a>
 8002da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d12c      	bne.n	8002e04 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d912      	bls.n	8002dda <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db8:	881a      	ldrh	r2, [r3, #0]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc4:	1c9a      	adds	r2, r3, #2
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	3b02      	subs	r3, #2
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002dd8:	e012      	b.n	8002e00 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	330c      	adds	r3, #12
 8002de4:	7812      	ldrb	r2, [r2, #0]
 8002de6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dec:	1c5a      	adds	r2, r3, #1
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e00:	2300      	movs	r3, #0
 8002e02:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d148      	bne.n	8002ea4 <HAL_SPI_TransmitReceive+0x3aa>
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d042      	beq.n	8002ea4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d923      	bls.n	8002e72 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68da      	ldr	r2, [r3, #12]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e34:	b292      	uxth	r2, r2
 8002e36:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	1c9a      	adds	r2, r3, #2
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	3b02      	subs	r3, #2
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d81f      	bhi.n	8002ea0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	685a      	ldr	r2, [r3, #4]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002e6e:	605a      	str	r2, [r3, #4]
 8002e70:	e016      	b.n	8002ea0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f103 020c 	add.w	r2, r3, #12
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7e:	7812      	ldrb	r2, [r2, #0]
 8002e80:	b2d2      	uxtb	r2, r2
 8002e82:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e88:	1c5a      	adds	r2, r3, #1
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	3b01      	subs	r3, #1
 8002e98:	b29a      	uxth	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002ea4:	f7fd fedc 	bl	8000c60 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d803      	bhi.n	8002ebc <HAL_SPI_TransmitReceive+0x3c2>
 8002eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002eba:	d102      	bne.n	8002ec2 <HAL_SPI_TransmitReceive+0x3c8>
 8002ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d103      	bne.n	8002eca <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002ec8:	e01c      	b.n	8002f04 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	f47f af5b 	bne.w	8002d8c <HAL_SPI_TransmitReceive+0x292>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f47f af54 	bne.w	8002d8c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ee4:	69fa      	ldr	r2, [r7, #28]
 8002ee6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ee8:	68f8      	ldr	r0, [r7, #12]
 8002eea:	f000 fa57 	bl	800339c <SPI_EndRxTxTransaction>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d006      	beq.n	8002f02 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2220      	movs	r2, #32
 8002efe:	661a      	str	r2, [r3, #96]	; 0x60
 8002f00:	e000      	b.n	8002f04 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8002f02:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002f14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3728      	adds	r7, #40	; 0x28
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b088      	sub	sp, #32
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	099b      	lsrs	r3, r3, #6
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d10f      	bne.n	8002f64 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00a      	beq.n	8002f64 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	099b      	lsrs	r3, r3, #6
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d004      	beq.n	8002f64 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	4798      	blx	r3
    return;
 8002f62:	e0d7      	b.n	8003114 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	085b      	lsrs	r3, r3, #1
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00a      	beq.n	8002f86 <HAL_SPI_IRQHandler+0x66>
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	09db      	lsrs	r3, r3, #7
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d004      	beq.n	8002f86 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	4798      	blx	r3
    return;
 8002f84:	e0c6      	b.n	8003114 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	095b      	lsrs	r3, r3, #5
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10c      	bne.n	8002fac <HAL_SPI_IRQHandler+0x8c>
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	099b      	lsrs	r3, r3, #6
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d106      	bne.n	8002fac <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	0a1b      	lsrs	r3, r3, #8
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f000 80b4 	beq.w	8003114 <HAL_SPI_IRQHandler+0x1f4>
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	095b      	lsrs	r3, r3, #5
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	f000 80ad 	beq.w	8003114 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	099b      	lsrs	r3, r3, #6
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d023      	beq.n	800300e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	2b03      	cmp	r3, #3
 8002fd0:	d011      	beq.n	8002ff6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fd6:	f043 0204 	orr.w	r2, r3, #4
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fde:	2300      	movs	r3, #0
 8002fe0:	617b      	str	r3, [r7, #20]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	617b      	str	r3, [r7, #20]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	617b      	str	r3, [r7, #20]
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	e00b      	b.n	800300e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	613b      	str	r3, [r7, #16]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	613b      	str	r3, [r7, #16]
 800300a:	693b      	ldr	r3, [r7, #16]
        return;
 800300c:	e082      	b.n	8003114 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	095b      	lsrs	r3, r3, #5
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b00      	cmp	r3, #0
 8003018:	d014      	beq.n	8003044 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800301e:	f043 0201 	orr.w	r2, r3, #1
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003026:	2300      	movs	r3, #0
 8003028:	60fb      	str	r3, [r7, #12]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003040:	601a      	str	r2, [r3, #0]
 8003042:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	0a1b      	lsrs	r3, r3, #8
 8003048:	f003 0301 	and.w	r3, r3, #1
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00c      	beq.n	800306a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003054:	f043 0208 	orr.w	r2, r3, #8
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800305c:	2300      	movs	r3, #0
 800305e:	60bb      	str	r3, [r7, #8]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	60bb      	str	r3, [r7, #8]
 8003068:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800306e:	2b00      	cmp	r3, #0
 8003070:	d04f      	beq.n	8003112 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	685a      	ldr	r2, [r3, #4]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003080:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d104      	bne.n	800309e <HAL_SPI_IRQHandler+0x17e>
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	f003 0301 	and.w	r3, r3, #1
 800309a:	2b00      	cmp	r3, #0
 800309c:	d034      	beq.n	8003108 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	685a      	ldr	r2, [r3, #4]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 0203 	bic.w	r2, r2, #3
 80030ac:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d011      	beq.n	80030da <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ba:	4a18      	ldr	r2, [pc, #96]	; (800311c <HAL_SPI_IRQHandler+0x1fc>)
 80030bc:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c2:	4618      	mov	r0, r3
 80030c4:	f7fd ff27 	bl	8000f16 <HAL_DMA_Abort_IT>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d005      	beq.n	80030da <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030d2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d016      	beq.n	8003110 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030e6:	4a0d      	ldr	r2, [pc, #52]	; (800311c <HAL_SPI_IRQHandler+0x1fc>)
 80030e8:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fd ff11 	bl	8000f16 <HAL_DMA_Abort_IT>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00a      	beq.n	8003110 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8003106:	e003      	b.n	8003110 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 f809 	bl	8003120 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800310e:	e000      	b.n	8003112 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003110:	bf00      	nop
    return;
 8003112:	bf00      	nop
  }
}
 8003114:	3720      	adds	r7, #32
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	08003135 	.word	0x08003135

08003120 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003128:	bf00      	nop
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003140:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2200      	movs	r2, #0
 8003146:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003150:	68f8      	ldr	r0, [r7, #12]
 8003152:	f7ff ffe5 	bl	8003120 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003156:	bf00      	nop
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
	...

08003160 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	603b      	str	r3, [r7, #0]
 800316c:	4613      	mov	r3, r2
 800316e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003170:	f7fd fd76 	bl	8000c60 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003178:	1a9b      	subs	r3, r3, r2
 800317a:	683a      	ldr	r2, [r7, #0]
 800317c:	4413      	add	r3, r2
 800317e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003180:	f7fd fd6e 	bl	8000c60 <HAL_GetTick>
 8003184:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003186:	4b39      	ldr	r3, [pc, #228]	; (800326c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	015b      	lsls	r3, r3, #5
 800318c:	0d1b      	lsrs	r3, r3, #20
 800318e:	69fa      	ldr	r2, [r7, #28]
 8003190:	fb02 f303 	mul.w	r3, r2, r3
 8003194:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003196:	e054      	b.n	8003242 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800319e:	d050      	beq.n	8003242 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80031a0:	f7fd fd5e 	bl	8000c60 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	69fa      	ldr	r2, [r7, #28]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d902      	bls.n	80031b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d13d      	bne.n	8003232 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80031c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031ce:	d111      	bne.n	80031f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031d8:	d004      	beq.n	80031e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031e2:	d107      	bne.n	80031f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031fc:	d10f      	bne.n	800321e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800320c:	601a      	str	r2, [r3, #0]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800321c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2201      	movs	r2, #1
 8003222:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e017      	b.n	8003262 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d101      	bne.n	800323c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003238:	2300      	movs	r3, #0
 800323a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	3b01      	subs	r3, #1
 8003240:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	4013      	ands	r3, r2
 800324c:	68ba      	ldr	r2, [r7, #8]
 800324e:	429a      	cmp	r2, r3
 8003250:	bf0c      	ite	eq
 8003252:	2301      	moveq	r3, #1
 8003254:	2300      	movne	r3, #0
 8003256:	b2db      	uxtb	r3, r3
 8003258:	461a      	mov	r2, r3
 800325a:	79fb      	ldrb	r3, [r7, #7]
 800325c:	429a      	cmp	r2, r3
 800325e:	d19b      	bne.n	8003198 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3720      	adds	r7, #32
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	2000000c 	.word	0x2000000c

08003270 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b08a      	sub	sp, #40	; 0x28
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
 800327c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800327e:	2300      	movs	r3, #0
 8003280:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003282:	f7fd fced 	bl	8000c60 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800328a:	1a9b      	subs	r3, r3, r2
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	4413      	add	r3, r2
 8003290:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003292:	f7fd fce5 	bl	8000c60 <HAL_GetTick>
 8003296:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	330c      	adds	r3, #12
 800329e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80032a0:	4b3d      	ldr	r3, [pc, #244]	; (8003398 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	4613      	mov	r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	4413      	add	r3, r2
 80032aa:	00da      	lsls	r2, r3, #3
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	0d1b      	lsrs	r3, r3, #20
 80032b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032b2:	fb02 f303 	mul.w	r3, r2, r3
 80032b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80032b8:	e060      	b.n	800337c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80032c0:	d107      	bne.n	80032d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d104      	bne.n	80032d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80032d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032d8:	d050      	beq.n	800337c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80032da:	f7fd fcc1 	bl	8000c60 <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	6a3b      	ldr	r3, [r7, #32]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032e6:	429a      	cmp	r2, r3
 80032e8:	d902      	bls.n	80032f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80032ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d13d      	bne.n	800336c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	685a      	ldr	r2, [r3, #4]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80032fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003308:	d111      	bne.n	800332e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003312:	d004      	beq.n	800331e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800331c:	d107      	bne.n	800332e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800332c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003332:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003336:	d10f      	bne.n	8003358 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003356:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e010      	b.n	800338e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d101      	bne.n	8003376 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003372:	2300      	movs	r3, #0
 8003374:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	3b01      	subs	r3, #1
 800337a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	4013      	ands	r3, r2
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	429a      	cmp	r2, r3
 800338a:	d196      	bne.n	80032ba <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800338c:	2300      	movs	r3, #0
}
 800338e:	4618      	mov	r0, r3
 8003390:	3728      	adds	r7, #40	; 0x28
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	2000000c 	.word	0x2000000c

0800339c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b086      	sub	sp, #24
 80033a0:	af02      	add	r7, sp, #8
 80033a2:	60f8      	str	r0, [r7, #12]
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80033b4:	68f8      	ldr	r0, [r7, #12]
 80033b6:	f7ff ff5b 	bl	8003270 <SPI_WaitFifoStateUntilTimeout>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d007      	beq.n	80033d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033c4:	f043 0220 	orr.w	r2, r3, #32
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e027      	b.n	8003420 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	2200      	movs	r2, #0
 80033d8:	2180      	movs	r1, #128	; 0x80
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f7ff fec0 	bl	8003160 <SPI_WaitFlagStateUntilTimeout>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d007      	beq.n	80033f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033ea:	f043 0220 	orr.w	r2, r3, #32
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e014      	b.n	8003420 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	9300      	str	r3, [sp, #0]
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003402:	68f8      	ldr	r0, [r7, #12]
 8003404:	f7ff ff34 	bl	8003270 <SPI_WaitFifoStateUntilTimeout>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d007      	beq.n	800341e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003412:	f043 0220 	orr.w	r2, r3, #32
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e000      	b.n	8003420 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3710      	adds	r7, #16
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d101      	bne.n	800343a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e040      	b.n	80034bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800343e:	2b00      	cmp	r3, #0
 8003440:	d106      	bne.n	8003450 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f7fd f9d2 	bl	80007f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2224      	movs	r2, #36	; 0x24
 8003454:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 0201 	bic.w	r2, r2, #1
 8003464:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 fbc2 	bl	8003bf0 <UART_SetConfig>
 800346c:	4603      	mov	r3, r0
 800346e:	2b01      	cmp	r3, #1
 8003470:	d101      	bne.n	8003476 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e022      	b.n	80034bc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347a:	2b00      	cmp	r3, #0
 800347c:	d002      	beq.n	8003484 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 fe6e 	bl	8004160 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003492:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	689a      	ldr	r2, [r3, #8]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 fef5 	bl	80042a4 <UART_CheckIdleState>
 80034ba:	4603      	mov	r3, r0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3708      	adds	r7, #8
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b08a      	sub	sp, #40	; 0x28
 80034c8:	af02      	add	r7, sp, #8
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	603b      	str	r3, [r7, #0]
 80034d0:	4613      	mov	r3, r2
 80034d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80034d8:	2b20      	cmp	r3, #32
 80034da:	f040 8082 	bne.w	80035e2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d002      	beq.n	80034ea <HAL_UART_Transmit+0x26>
 80034e4:	88fb      	ldrh	r3, [r7, #6]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d101      	bne.n	80034ee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e07a      	b.n	80035e4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d101      	bne.n	80034fc <HAL_UART_Transmit+0x38>
 80034f8:	2302      	movs	r3, #2
 80034fa:	e073      	b.n	80035e4 <HAL_UART_Transmit+0x120>
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2200      	movs	r2, #0
 8003508:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2221      	movs	r2, #33	; 0x21
 8003510:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003512:	f7fd fba5 	bl	8000c60 <HAL_GetTick>
 8003516:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	88fa      	ldrh	r2, [r7, #6]
 800351c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	88fa      	ldrh	r2, [r7, #6]
 8003524:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003530:	d108      	bne.n	8003544 <HAL_UART_Transmit+0x80>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d104      	bne.n	8003544 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800353a:	2300      	movs	r3, #0
 800353c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	61bb      	str	r3, [r7, #24]
 8003542:	e003      	b.n	800354c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003548:	2300      	movs	r3, #0
 800354a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003554:	e02d      	b.n	80035b2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	9300      	str	r3, [sp, #0]
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	2200      	movs	r2, #0
 800355e:	2180      	movs	r1, #128	; 0x80
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	f000 fee8 	bl	8004336 <UART_WaitOnFlagUntilTimeout>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d001      	beq.n	8003570 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800356c:	2303      	movs	r3, #3
 800356e:	e039      	b.n	80035e4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d10b      	bne.n	800358e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	881a      	ldrh	r2, [r3, #0]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003582:	b292      	uxth	r2, r2
 8003584:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	3302      	adds	r3, #2
 800358a:	61bb      	str	r3, [r7, #24]
 800358c:	e008      	b.n	80035a0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	781a      	ldrb	r2, [r3, #0]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	b292      	uxth	r2, r2
 8003598:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	3301      	adds	r3, #1
 800359e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	3b01      	subs	r3, #1
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1cb      	bne.n	8003556 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	9300      	str	r3, [sp, #0]
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	2200      	movs	r2, #0
 80035c6:	2140      	movs	r1, #64	; 0x40
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f000 feb4 	bl	8004336 <UART_WaitOnFlagUntilTimeout>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d001      	beq.n	80035d8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e005      	b.n	80035e4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2220      	movs	r2, #32
 80035dc:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80035de:	2300      	movs	r3, #0
 80035e0:	e000      	b.n	80035e4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80035e2:	2302      	movs	r3, #2
  }
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3720      	adds	r7, #32
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b0ba      	sub	sp, #232	; 0xe8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	69db      	ldr	r3, [r3, #28]
 80035fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003612:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003616:	f640 030f 	movw	r3, #2063	; 0x80f
 800361a:	4013      	ands	r3, r2
 800361c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003620:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003624:	2b00      	cmp	r3, #0
 8003626:	d115      	bne.n	8003654 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800362c:	f003 0320 	and.w	r3, r3, #32
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00f      	beq.n	8003654 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003638:	f003 0320 	and.w	r3, r3, #32
 800363c:	2b00      	cmp	r3, #0
 800363e:	d009      	beq.n	8003654 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003644:	2b00      	cmp	r3, #0
 8003646:	f000 82a6 	beq.w	8003b96 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	4798      	blx	r3
      }
      return;
 8003652:	e2a0      	b.n	8003b96 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003654:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003658:	2b00      	cmp	r3, #0
 800365a:	f000 8117 	beq.w	800388c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800365e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	2b00      	cmp	r3, #0
 8003668:	d106      	bne.n	8003678 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800366a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800366e:	4b85      	ldr	r3, [pc, #532]	; (8003884 <HAL_UART_IRQHandler+0x298>)
 8003670:	4013      	ands	r3, r2
 8003672:	2b00      	cmp	r3, #0
 8003674:	f000 810a 	beq.w	800388c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800367c:	f003 0301 	and.w	r3, r3, #1
 8003680:	2b00      	cmp	r3, #0
 8003682:	d011      	beq.n	80036a8 <HAL_UART_IRQHandler+0xbc>
 8003684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00b      	beq.n	80036a8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2201      	movs	r2, #1
 8003696:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800369e:	f043 0201 	orr.w	r2, r3, #1
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80036a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d011      	beq.n	80036d8 <HAL_UART_IRQHandler+0xec>
 80036b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d00b      	beq.n	80036d8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2202      	movs	r2, #2
 80036c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036ce:	f043 0204 	orr.w	r2, r3, #4
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80036d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036dc:	f003 0304 	and.w	r3, r3, #4
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d011      	beq.n	8003708 <HAL_UART_IRQHandler+0x11c>
 80036e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00b      	beq.n	8003708 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2204      	movs	r2, #4
 80036f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036fe:	f043 0202 	orr.w	r2, r3, #2
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003708:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d017      	beq.n	8003744 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003714:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003718:	f003 0320 	and.w	r3, r3, #32
 800371c:	2b00      	cmp	r3, #0
 800371e:	d105      	bne.n	800372c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003720:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003724:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00b      	beq.n	8003744 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2208      	movs	r2, #8
 8003732:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800373a:	f043 0208 	orr.w	r2, r3, #8
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003748:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800374c:	2b00      	cmp	r3, #0
 800374e:	d012      	beq.n	8003776 <HAL_UART_IRQHandler+0x18a>
 8003750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003754:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00c      	beq.n	8003776 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003764:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800376c:	f043 0220 	orr.w	r2, r3, #32
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800377c:	2b00      	cmp	r3, #0
 800377e:	f000 820c 	beq.w	8003b9a <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003782:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003786:	f003 0320 	and.w	r3, r3, #32
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00d      	beq.n	80037aa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800378e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003792:	f003 0320 	and.w	r3, r3, #32
 8003796:	2b00      	cmp	r3, #0
 8003798:	d007      	beq.n	80037aa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d003      	beq.n	80037aa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037b0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037be:	2b40      	cmp	r3, #64	; 0x40
 80037c0:	d005      	beq.n	80037ce <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80037c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80037c6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d04f      	beq.n	800386e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f000 fe75 	bl	80044be <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037de:	2b40      	cmp	r3, #64	; 0x40
 80037e0:	d141      	bne.n	8003866 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	3308      	adds	r3, #8
 80037e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80037f0:	e853 3f00 	ldrex	r3, [r3]
 80037f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80037f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80037fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003800:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	3308      	adds	r3, #8
 800380a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800380e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003812:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003816:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800381a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800381e:	e841 2300 	strex	r3, r2, [r1]
 8003822:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003826:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1d9      	bne.n	80037e2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003832:	2b00      	cmp	r3, #0
 8003834:	d013      	beq.n	800385e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800383a:	4a13      	ldr	r2, [pc, #76]	; (8003888 <HAL_UART_IRQHandler+0x29c>)
 800383c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003842:	4618      	mov	r0, r3
 8003844:	f7fd fb67 	bl	8000f16 <HAL_DMA_Abort_IT>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d017      	beq.n	800387e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003858:	4610      	mov	r0, r2
 800385a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800385c:	e00f      	b.n	800387e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f9b0 	bl	8003bc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003864:	e00b      	b.n	800387e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 f9ac 	bl	8003bc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800386c:	e007      	b.n	800387e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f000 f9a8 	bl	8003bc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800387c:	e18d      	b.n	8003b9a <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800387e:	bf00      	nop
    return;
 8003880:	e18b      	b.n	8003b9a <HAL_UART_IRQHandler+0x5ae>
 8003882:	bf00      	nop
 8003884:	04000120 	.word	0x04000120
 8003888:	08004585 	.word	0x08004585

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003890:	2b01      	cmp	r3, #1
 8003892:	f040 8146 	bne.w	8003b22 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800389a:	f003 0310 	and.w	r3, r3, #16
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 813f 	beq.w	8003b22 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80038a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80038a8:	f003 0310 	and.w	r3, r3, #16
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	f000 8138 	beq.w	8003b22 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2210      	movs	r2, #16
 80038b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038c4:	2b40      	cmp	r3, #64	; 0x40
 80038c6:	f040 80b4 	bne.w	8003a32 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80038d6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80038da:	2b00      	cmp	r3, #0
 80038dc:	f000 815f 	beq.w	8003b9e <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80038e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80038ea:	429a      	cmp	r2, r3
 80038ec:	f080 8157 	bcs.w	8003b9e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80038f6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0320 	and.w	r3, r3, #32
 8003906:	2b00      	cmp	r3, #0
 8003908:	f040 8085 	bne.w	8003a16 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003914:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003918:	e853 3f00 	ldrex	r3, [r3]
 800391c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003920:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003924:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003928:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	461a      	mov	r2, r3
 8003932:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003936:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800393a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800393e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003942:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003946:	e841 2300 	strex	r3, r2, [r1]
 800394a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800394e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1da      	bne.n	800390c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	3308      	adds	r3, #8
 800395c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800395e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003960:	e853 3f00 	ldrex	r3, [r3]
 8003964:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003966:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003968:	f023 0301 	bic.w	r3, r3, #1
 800396c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	3308      	adds	r3, #8
 8003976:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800397a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800397e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003980:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003982:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003986:	e841 2300 	strex	r3, r2, [r1]
 800398a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800398c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1e1      	bne.n	8003956 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	3308      	adds	r3, #8
 8003998:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800399a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800399c:	e853 3f00 	ldrex	r3, [r3]
 80039a0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80039a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	3308      	adds	r3, #8
 80039b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80039b6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80039b8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ba:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80039bc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80039be:	e841 2300 	strex	r3, r2, [r1]
 80039c2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80039c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d1e3      	bne.n	8003992 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2220      	movs	r2, #32
 80039ce:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039de:	e853 3f00 	ldrex	r3, [r3]
 80039e2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80039e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039e6:	f023 0310 	bic.w	r3, r3, #16
 80039ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	461a      	mov	r2, r3
 80039f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80039f8:	65bb      	str	r3, [r7, #88]	; 0x58
 80039fa:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80039fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a00:	e841 2300 	strex	r3, r2, [r1]
 8003a04:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003a06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1e4      	bne.n	80039d6 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7fd fa42 	bl	8000e9a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	4619      	mov	r1, r3
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 f8d4 	bl	8003bd8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003a30:	e0b5      	b.n	8003b9e <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	f000 80a7 	beq.w	8003ba2 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8003a54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f000 80a2 	beq.w	8003ba2 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a66:	e853 3f00 	ldrex	r3, [r3]
 8003a6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003a6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a72:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003a80:	647b      	str	r3, [r7, #68]	; 0x44
 8003a82:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a84:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003a86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003a88:	e841 2300 	strex	r3, r2, [r1]
 8003a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003a8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d1e4      	bne.n	8003a5e <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	3308      	adds	r3, #8
 8003a9a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9e:	e853 3f00 	ldrex	r3, [r3]
 8003aa2:	623b      	str	r3, [r7, #32]
   return(result);
 8003aa4:	6a3b      	ldr	r3, [r7, #32]
 8003aa6:	f023 0301 	bic.w	r3, r3, #1
 8003aaa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	3308      	adds	r3, #8
 8003ab4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003ab8:	633a      	str	r2, [r7, #48]	; 0x30
 8003aba:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003abc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003abe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ac0:	e841 2300 	strex	r3, r2, [r1]
 8003ac4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1e3      	bne.n	8003a94 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2220      	movs	r2, #32
 8003ad0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	e853 3f00 	ldrex	r3, [r3]
 8003aea:	60fb      	str	r3, [r7, #12]
   return(result);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f023 0310 	bic.w	r3, r3, #16
 8003af2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	461a      	mov	r2, r3
 8003afc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003b00:	61fb      	str	r3, [r7, #28]
 8003b02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b04:	69b9      	ldr	r1, [r7, #24]
 8003b06:	69fa      	ldr	r2, [r7, #28]
 8003b08:	e841 2300 	strex	r3, r2, [r1]
 8003b0c:	617b      	str	r3, [r7, #20]
   return(result);
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1e4      	bne.n	8003ade <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003b14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003b18:	4619      	mov	r1, r3
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f85c 	bl	8003bd8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003b20:	e03f      	b.n	8003ba2 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00e      	beq.n	8003b4c <HAL_UART_IRQHandler+0x560>
 8003b2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d008      	beq.n	8003b4c <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003b42:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 fd5d 	bl	8004604 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003b4a:	e02d      	b.n	8003ba8 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003b4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00e      	beq.n	8003b76 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003b58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d008      	beq.n	8003b76 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d01c      	beq.n	8003ba6 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	4798      	blx	r3
    }
    return;
 8003b74:	e017      	b.n	8003ba6 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d012      	beq.n	8003ba8 <HAL_UART_IRQHandler+0x5bc>
 8003b82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00c      	beq.n	8003ba8 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 fd0e 	bl	80045b0 <UART_EndTransmit_IT>
    return;
 8003b94:	e008      	b.n	8003ba8 <HAL_UART_IRQHandler+0x5bc>
      return;
 8003b96:	bf00      	nop
 8003b98:	e006      	b.n	8003ba8 <HAL_UART_IRQHandler+0x5bc>
    return;
 8003b9a:	bf00      	nop
 8003b9c:	e004      	b.n	8003ba8 <HAL_UART_IRQHandler+0x5bc>
      return;
 8003b9e:	bf00      	nop
 8003ba0:	e002      	b.n	8003ba8 <HAL_UART_IRQHandler+0x5bc>
      return;
 8003ba2:	bf00      	nop
 8003ba4:	e000      	b.n	8003ba8 <HAL_UART_IRQHandler+0x5bc>
    return;
 8003ba6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003ba8:	37e8      	adds	r7, #232	; 0xe8
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop

08003bb0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003bb8:	bf00      	nop
 8003bba:	370c      	adds	r7, #12
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr

08003bc4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	460b      	mov	r3, r1
 8003be2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bf4:	b08a      	sub	sp, #40	; 0x28
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	689a      	ldr	r2, [r3, #8]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	691b      	ldr	r3, [r3, #16]
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	69db      	ldr	r3, [r3, #28]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	4ba4      	ldr	r3, [pc, #656]	; (8003eb0 <UART_SetConfig+0x2c0>)
 8003c20:	4013      	ands	r3, r2
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	6812      	ldr	r2, [r2, #0]
 8003c26:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c28:	430b      	orrs	r3, r1
 8003c2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	68da      	ldr	r2, [r3, #12]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a99      	ldr	r2, [pc, #612]	; (8003eb4 <UART_SetConfig+0x2c4>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d004      	beq.n	8003c5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6a1b      	ldr	r3, [r3, #32]
 8003c56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a90      	ldr	r2, [pc, #576]	; (8003eb8 <UART_SetConfig+0x2c8>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d126      	bne.n	8003cc8 <UART_SetConfig+0xd8>
 8003c7a:	4b90      	ldr	r3, [pc, #576]	; (8003ebc <UART_SetConfig+0x2cc>)
 8003c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c80:	f003 0303 	and.w	r3, r3, #3
 8003c84:	2b03      	cmp	r3, #3
 8003c86:	d81b      	bhi.n	8003cc0 <UART_SetConfig+0xd0>
 8003c88:	a201      	add	r2, pc, #4	; (adr r2, 8003c90 <UART_SetConfig+0xa0>)
 8003c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c8e:	bf00      	nop
 8003c90:	08003ca1 	.word	0x08003ca1
 8003c94:	08003cb1 	.word	0x08003cb1
 8003c98:	08003ca9 	.word	0x08003ca9
 8003c9c:	08003cb9 	.word	0x08003cb9
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ca6:	e116      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003ca8:	2302      	movs	r3, #2
 8003caa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003cae:	e112      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003cb0:	2304      	movs	r3, #4
 8003cb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003cb6:	e10e      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003cb8:	2308      	movs	r3, #8
 8003cba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003cbe:	e10a      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003cc0:	2310      	movs	r3, #16
 8003cc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003cc6:	e106      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a7c      	ldr	r2, [pc, #496]	; (8003ec0 <UART_SetConfig+0x2d0>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d138      	bne.n	8003d44 <UART_SetConfig+0x154>
 8003cd2:	4b7a      	ldr	r3, [pc, #488]	; (8003ebc <UART_SetConfig+0x2cc>)
 8003cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cd8:	f003 030c 	and.w	r3, r3, #12
 8003cdc:	2b0c      	cmp	r3, #12
 8003cde:	d82d      	bhi.n	8003d3c <UART_SetConfig+0x14c>
 8003ce0:	a201      	add	r2, pc, #4	; (adr r2, 8003ce8 <UART_SetConfig+0xf8>)
 8003ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce6:	bf00      	nop
 8003ce8:	08003d1d 	.word	0x08003d1d
 8003cec:	08003d3d 	.word	0x08003d3d
 8003cf0:	08003d3d 	.word	0x08003d3d
 8003cf4:	08003d3d 	.word	0x08003d3d
 8003cf8:	08003d2d 	.word	0x08003d2d
 8003cfc:	08003d3d 	.word	0x08003d3d
 8003d00:	08003d3d 	.word	0x08003d3d
 8003d04:	08003d3d 	.word	0x08003d3d
 8003d08:	08003d25 	.word	0x08003d25
 8003d0c:	08003d3d 	.word	0x08003d3d
 8003d10:	08003d3d 	.word	0x08003d3d
 8003d14:	08003d3d 	.word	0x08003d3d
 8003d18:	08003d35 	.word	0x08003d35
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d22:	e0d8      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003d24:	2302      	movs	r3, #2
 8003d26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d2a:	e0d4      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003d2c:	2304      	movs	r3, #4
 8003d2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d32:	e0d0      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003d34:	2308      	movs	r3, #8
 8003d36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d3a:	e0cc      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003d3c:	2310      	movs	r3, #16
 8003d3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d42:	e0c8      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a5e      	ldr	r2, [pc, #376]	; (8003ec4 <UART_SetConfig+0x2d4>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d125      	bne.n	8003d9a <UART_SetConfig+0x1aa>
 8003d4e:	4b5b      	ldr	r3, [pc, #364]	; (8003ebc <UART_SetConfig+0x2cc>)
 8003d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d54:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003d58:	2b30      	cmp	r3, #48	; 0x30
 8003d5a:	d016      	beq.n	8003d8a <UART_SetConfig+0x19a>
 8003d5c:	2b30      	cmp	r3, #48	; 0x30
 8003d5e:	d818      	bhi.n	8003d92 <UART_SetConfig+0x1a2>
 8003d60:	2b20      	cmp	r3, #32
 8003d62:	d00a      	beq.n	8003d7a <UART_SetConfig+0x18a>
 8003d64:	2b20      	cmp	r3, #32
 8003d66:	d814      	bhi.n	8003d92 <UART_SetConfig+0x1a2>
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d002      	beq.n	8003d72 <UART_SetConfig+0x182>
 8003d6c:	2b10      	cmp	r3, #16
 8003d6e:	d008      	beq.n	8003d82 <UART_SetConfig+0x192>
 8003d70:	e00f      	b.n	8003d92 <UART_SetConfig+0x1a2>
 8003d72:	2300      	movs	r3, #0
 8003d74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d78:	e0ad      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d80:	e0a9      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003d82:	2304      	movs	r3, #4
 8003d84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d88:	e0a5      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003d8a:	2308      	movs	r3, #8
 8003d8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d90:	e0a1      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003d92:	2310      	movs	r3, #16
 8003d94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d98:	e09d      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a4a      	ldr	r2, [pc, #296]	; (8003ec8 <UART_SetConfig+0x2d8>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d125      	bne.n	8003df0 <UART_SetConfig+0x200>
 8003da4:	4b45      	ldr	r3, [pc, #276]	; (8003ebc <UART_SetConfig+0x2cc>)
 8003da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003daa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003dae:	2bc0      	cmp	r3, #192	; 0xc0
 8003db0:	d016      	beq.n	8003de0 <UART_SetConfig+0x1f0>
 8003db2:	2bc0      	cmp	r3, #192	; 0xc0
 8003db4:	d818      	bhi.n	8003de8 <UART_SetConfig+0x1f8>
 8003db6:	2b80      	cmp	r3, #128	; 0x80
 8003db8:	d00a      	beq.n	8003dd0 <UART_SetConfig+0x1e0>
 8003dba:	2b80      	cmp	r3, #128	; 0x80
 8003dbc:	d814      	bhi.n	8003de8 <UART_SetConfig+0x1f8>
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d002      	beq.n	8003dc8 <UART_SetConfig+0x1d8>
 8003dc2:	2b40      	cmp	r3, #64	; 0x40
 8003dc4:	d008      	beq.n	8003dd8 <UART_SetConfig+0x1e8>
 8003dc6:	e00f      	b.n	8003de8 <UART_SetConfig+0x1f8>
 8003dc8:	2300      	movs	r3, #0
 8003dca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dce:	e082      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003dd0:	2302      	movs	r3, #2
 8003dd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dd6:	e07e      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003dd8:	2304      	movs	r3, #4
 8003dda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dde:	e07a      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003de0:	2308      	movs	r3, #8
 8003de2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003de6:	e076      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003de8:	2310      	movs	r3, #16
 8003dea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dee:	e072      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a35      	ldr	r2, [pc, #212]	; (8003ecc <UART_SetConfig+0x2dc>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d12a      	bne.n	8003e50 <UART_SetConfig+0x260>
 8003dfa:	4b30      	ldr	r3, [pc, #192]	; (8003ebc <UART_SetConfig+0x2cc>)
 8003dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e04:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e08:	d01a      	beq.n	8003e40 <UART_SetConfig+0x250>
 8003e0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e0e:	d81b      	bhi.n	8003e48 <UART_SetConfig+0x258>
 8003e10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e14:	d00c      	beq.n	8003e30 <UART_SetConfig+0x240>
 8003e16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e1a:	d815      	bhi.n	8003e48 <UART_SetConfig+0x258>
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d003      	beq.n	8003e28 <UART_SetConfig+0x238>
 8003e20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e24:	d008      	beq.n	8003e38 <UART_SetConfig+0x248>
 8003e26:	e00f      	b.n	8003e48 <UART_SetConfig+0x258>
 8003e28:	2300      	movs	r3, #0
 8003e2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e2e:	e052      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003e30:	2302      	movs	r3, #2
 8003e32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e36:	e04e      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003e38:	2304      	movs	r3, #4
 8003e3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e3e:	e04a      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003e40:	2308      	movs	r3, #8
 8003e42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e46:	e046      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003e48:	2310      	movs	r3, #16
 8003e4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e4e:	e042      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a17      	ldr	r2, [pc, #92]	; (8003eb4 <UART_SetConfig+0x2c4>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d13a      	bne.n	8003ed0 <UART_SetConfig+0x2e0>
 8003e5a:	4b18      	ldr	r3, [pc, #96]	; (8003ebc <UART_SetConfig+0x2cc>)
 8003e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e60:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003e64:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003e68:	d01a      	beq.n	8003ea0 <UART_SetConfig+0x2b0>
 8003e6a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003e6e:	d81b      	bhi.n	8003ea8 <UART_SetConfig+0x2b8>
 8003e70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e74:	d00c      	beq.n	8003e90 <UART_SetConfig+0x2a0>
 8003e76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e7a:	d815      	bhi.n	8003ea8 <UART_SetConfig+0x2b8>
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d003      	beq.n	8003e88 <UART_SetConfig+0x298>
 8003e80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e84:	d008      	beq.n	8003e98 <UART_SetConfig+0x2a8>
 8003e86:	e00f      	b.n	8003ea8 <UART_SetConfig+0x2b8>
 8003e88:	2300      	movs	r3, #0
 8003e8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e8e:	e022      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003e90:	2302      	movs	r3, #2
 8003e92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e96:	e01e      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003e98:	2304      	movs	r3, #4
 8003e9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e9e:	e01a      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003ea0:	2308      	movs	r3, #8
 8003ea2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ea6:	e016      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003ea8:	2310      	movs	r3, #16
 8003eaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003eae:	e012      	b.n	8003ed6 <UART_SetConfig+0x2e6>
 8003eb0:	efff69f3 	.word	0xefff69f3
 8003eb4:	40008000 	.word	0x40008000
 8003eb8:	40013800 	.word	0x40013800
 8003ebc:	40021000 	.word	0x40021000
 8003ec0:	40004400 	.word	0x40004400
 8003ec4:	40004800 	.word	0x40004800
 8003ec8:	40004c00 	.word	0x40004c00
 8003ecc:	40005000 	.word	0x40005000
 8003ed0:	2310      	movs	r3, #16
 8003ed2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a9f      	ldr	r2, [pc, #636]	; (8004158 <UART_SetConfig+0x568>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d17a      	bne.n	8003fd6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003ee0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003ee4:	2b08      	cmp	r3, #8
 8003ee6:	d824      	bhi.n	8003f32 <UART_SetConfig+0x342>
 8003ee8:	a201      	add	r2, pc, #4	; (adr r2, 8003ef0 <UART_SetConfig+0x300>)
 8003eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eee:	bf00      	nop
 8003ef0:	08003f15 	.word	0x08003f15
 8003ef4:	08003f33 	.word	0x08003f33
 8003ef8:	08003f1d 	.word	0x08003f1d
 8003efc:	08003f33 	.word	0x08003f33
 8003f00:	08003f23 	.word	0x08003f23
 8003f04:	08003f33 	.word	0x08003f33
 8003f08:	08003f33 	.word	0x08003f33
 8003f0c:	08003f33 	.word	0x08003f33
 8003f10:	08003f2b 	.word	0x08003f2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f14:	f7fd fff8 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 8003f18:	61f8      	str	r0, [r7, #28]
        break;
 8003f1a:	e010      	b.n	8003f3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f1c:	4b8f      	ldr	r3, [pc, #572]	; (800415c <UART_SetConfig+0x56c>)
 8003f1e:	61fb      	str	r3, [r7, #28]
        break;
 8003f20:	e00d      	b.n	8003f3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f22:	f7fd ff59 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 8003f26:	61f8      	str	r0, [r7, #28]
        break;
 8003f28:	e009      	b.n	8003f3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f2e:	61fb      	str	r3, [r7, #28]
        break;
 8003f30:	e005      	b.n	8003f3e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003f32:	2300      	movs	r3, #0
 8003f34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003f3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f000 80fb 	beq.w	800413c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	685a      	ldr	r2, [r3, #4]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	4413      	add	r3, r2
 8003f50:	69fa      	ldr	r2, [r7, #28]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d305      	bcc.n	8003f62 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003f5c:	69fa      	ldr	r2, [r7, #28]
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d903      	bls.n	8003f6a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003f68:	e0e8      	b.n	800413c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	461c      	mov	r4, r3
 8003f70:	4615      	mov	r5, r2
 8003f72:	f04f 0200 	mov.w	r2, #0
 8003f76:	f04f 0300 	mov.w	r3, #0
 8003f7a:	022b      	lsls	r3, r5, #8
 8003f7c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003f80:	0222      	lsls	r2, r4, #8
 8003f82:	68f9      	ldr	r1, [r7, #12]
 8003f84:	6849      	ldr	r1, [r1, #4]
 8003f86:	0849      	lsrs	r1, r1, #1
 8003f88:	2000      	movs	r0, #0
 8003f8a:	4688      	mov	r8, r1
 8003f8c:	4681      	mov	r9, r0
 8003f8e:	eb12 0a08 	adds.w	sl, r2, r8
 8003f92:	eb43 0b09 	adc.w	fp, r3, r9
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	603b      	str	r3, [r7, #0]
 8003f9e:	607a      	str	r2, [r7, #4]
 8003fa0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fa4:	4650      	mov	r0, sl
 8003fa6:	4659      	mov	r1, fp
 8003fa8:	f7fc f972 	bl	8000290 <__aeabi_uldivmod>
 8003fac:	4602      	mov	r2, r0
 8003fae:	460b      	mov	r3, r1
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003fb4:	69bb      	ldr	r3, [r7, #24]
 8003fb6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003fba:	d308      	bcc.n	8003fce <UART_SetConfig+0x3de>
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fc2:	d204      	bcs.n	8003fce <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	60da      	str	r2, [r3, #12]
 8003fcc:	e0b6      	b.n	800413c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003fd4:	e0b2      	b.n	800413c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fde:	d15e      	bne.n	800409e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003fe0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003fe4:	2b08      	cmp	r3, #8
 8003fe6:	d828      	bhi.n	800403a <UART_SetConfig+0x44a>
 8003fe8:	a201      	add	r2, pc, #4	; (adr r2, 8003ff0 <UART_SetConfig+0x400>)
 8003fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fee:	bf00      	nop
 8003ff0:	08004015 	.word	0x08004015
 8003ff4:	0800401d 	.word	0x0800401d
 8003ff8:	08004025 	.word	0x08004025
 8003ffc:	0800403b 	.word	0x0800403b
 8004000:	0800402b 	.word	0x0800402b
 8004004:	0800403b 	.word	0x0800403b
 8004008:	0800403b 	.word	0x0800403b
 800400c:	0800403b 	.word	0x0800403b
 8004010:	08004033 	.word	0x08004033
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004014:	f7fd ff78 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 8004018:	61f8      	str	r0, [r7, #28]
        break;
 800401a:	e014      	b.n	8004046 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800401c:	f7fd ff8a 	bl	8001f34 <HAL_RCC_GetPCLK2Freq>
 8004020:	61f8      	str	r0, [r7, #28]
        break;
 8004022:	e010      	b.n	8004046 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004024:	4b4d      	ldr	r3, [pc, #308]	; (800415c <UART_SetConfig+0x56c>)
 8004026:	61fb      	str	r3, [r7, #28]
        break;
 8004028:	e00d      	b.n	8004046 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800402a:	f7fd fed5 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 800402e:	61f8      	str	r0, [r7, #28]
        break;
 8004030:	e009      	b.n	8004046 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004032:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004036:	61fb      	str	r3, [r7, #28]
        break;
 8004038:	e005      	b.n	8004046 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800403a:	2300      	movs	r3, #0
 800403c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004044:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d077      	beq.n	800413c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	005a      	lsls	r2, r3, #1
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	085b      	lsrs	r3, r3, #1
 8004056:	441a      	add	r2, r3
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004060:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	2b0f      	cmp	r3, #15
 8004066:	d916      	bls.n	8004096 <UART_SetConfig+0x4a6>
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800406e:	d212      	bcs.n	8004096 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004070:	69bb      	ldr	r3, [r7, #24]
 8004072:	b29b      	uxth	r3, r3
 8004074:	f023 030f 	bic.w	r3, r3, #15
 8004078:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	085b      	lsrs	r3, r3, #1
 800407e:	b29b      	uxth	r3, r3
 8004080:	f003 0307 	and.w	r3, r3, #7
 8004084:	b29a      	uxth	r2, r3
 8004086:	8afb      	ldrh	r3, [r7, #22]
 8004088:	4313      	orrs	r3, r2
 800408a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	8afa      	ldrh	r2, [r7, #22]
 8004092:	60da      	str	r2, [r3, #12]
 8004094:	e052      	b.n	800413c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800409c:	e04e      	b.n	800413c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800409e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80040a2:	2b08      	cmp	r3, #8
 80040a4:	d827      	bhi.n	80040f6 <UART_SetConfig+0x506>
 80040a6:	a201      	add	r2, pc, #4	; (adr r2, 80040ac <UART_SetConfig+0x4bc>)
 80040a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ac:	080040d1 	.word	0x080040d1
 80040b0:	080040d9 	.word	0x080040d9
 80040b4:	080040e1 	.word	0x080040e1
 80040b8:	080040f7 	.word	0x080040f7
 80040bc:	080040e7 	.word	0x080040e7
 80040c0:	080040f7 	.word	0x080040f7
 80040c4:	080040f7 	.word	0x080040f7
 80040c8:	080040f7 	.word	0x080040f7
 80040cc:	080040ef 	.word	0x080040ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040d0:	f7fd ff1a 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 80040d4:	61f8      	str	r0, [r7, #28]
        break;
 80040d6:	e014      	b.n	8004102 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040d8:	f7fd ff2c 	bl	8001f34 <HAL_RCC_GetPCLK2Freq>
 80040dc:	61f8      	str	r0, [r7, #28]
        break;
 80040de:	e010      	b.n	8004102 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040e0:	4b1e      	ldr	r3, [pc, #120]	; (800415c <UART_SetConfig+0x56c>)
 80040e2:	61fb      	str	r3, [r7, #28]
        break;
 80040e4:	e00d      	b.n	8004102 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040e6:	f7fd fe77 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 80040ea:	61f8      	str	r0, [r7, #28]
        break;
 80040ec:	e009      	b.n	8004102 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040f2:	61fb      	str	r3, [r7, #28]
        break;
 80040f4:	e005      	b.n	8004102 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80040f6:	2300      	movs	r3, #0
 80040f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004100:	bf00      	nop
    }

    if (pclk != 0U)
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d019      	beq.n	800413c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	085a      	lsrs	r2, r3, #1
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	441a      	add	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	fbb2 f3f3 	udiv	r3, r2, r3
 800411a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	2b0f      	cmp	r3, #15
 8004120:	d909      	bls.n	8004136 <UART_SetConfig+0x546>
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004128:	d205      	bcs.n	8004136 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	b29a      	uxth	r2, r3
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	60da      	str	r2, [r3, #12]
 8004134:	e002      	b.n	800413c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004148:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800414c:	4618      	mov	r0, r3
 800414e:	3728      	adds	r7, #40	; 0x28
 8004150:	46bd      	mov	sp, r7
 8004152:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004156:	bf00      	nop
 8004158:	40008000 	.word	0x40008000
 800415c:	00f42400 	.word	0x00f42400

08004160 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416c:	f003 0301 	and.w	r3, r3, #1
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00a      	beq.n	800418a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	430a      	orrs	r2, r1
 8004188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00a      	beq.n	80041ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	430a      	orrs	r2, r1
 80041aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00a      	beq.n	80041ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	430a      	orrs	r2, r1
 80041cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d2:	f003 0308 	and.w	r3, r3, #8
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00a      	beq.n	80041f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	430a      	orrs	r2, r1
 80041ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f4:	f003 0310 	and.w	r3, r3, #16
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00a      	beq.n	8004212 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	430a      	orrs	r2, r1
 8004210:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004216:	f003 0320 	and.w	r3, r3, #32
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00a      	beq.n	8004234 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	430a      	orrs	r2, r1
 8004232:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800423c:	2b00      	cmp	r3, #0
 800423e:	d01a      	beq.n	8004276 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	430a      	orrs	r2, r1
 8004254:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800425e:	d10a      	bne.n	8004276 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	430a      	orrs	r2, r1
 8004274:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00a      	beq.n	8004298 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	430a      	orrs	r2, r1
 8004296:	605a      	str	r2, [r3, #4]
  }
}
 8004298:	bf00      	nop
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b086      	sub	sp, #24
 80042a8:	af02      	add	r7, sp, #8
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80042b4:	f7fc fcd4 	bl	8000c60 <HAL_GetTick>
 80042b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0308 	and.w	r3, r3, #8
 80042c4:	2b08      	cmp	r3, #8
 80042c6:	d10e      	bne.n	80042e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 f82d 	bl	8004336 <UART_WaitOnFlagUntilTimeout>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d001      	beq.n	80042e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e023      	b.n	800432e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0304 	and.w	r3, r3, #4
 80042f0:	2b04      	cmp	r3, #4
 80042f2:	d10e      	bne.n	8004312 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80042f8:	9300      	str	r3, [sp, #0]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 f817 	bl	8004336 <UART_WaitOnFlagUntilTimeout>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d001      	beq.n	8004312 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800430e:	2303      	movs	r3, #3
 8004310:	e00d      	b.n	800432e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2220      	movs	r2, #32
 8004316:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2220      	movs	r2, #32
 800431c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}

08004336 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004336:	b580      	push	{r7, lr}
 8004338:	b09c      	sub	sp, #112	; 0x70
 800433a:	af00      	add	r7, sp, #0
 800433c:	60f8      	str	r0, [r7, #12]
 800433e:	60b9      	str	r1, [r7, #8]
 8004340:	603b      	str	r3, [r7, #0]
 8004342:	4613      	mov	r3, r2
 8004344:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004346:	e0a5      	b.n	8004494 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004348:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800434a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800434e:	f000 80a1 	beq.w	8004494 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004352:	f7fc fc85 	bl	8000c60 <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800435e:	429a      	cmp	r2, r3
 8004360:	d302      	bcc.n	8004368 <UART_WaitOnFlagUntilTimeout+0x32>
 8004362:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004364:	2b00      	cmp	r3, #0
 8004366:	d13e      	bne.n	80043e6 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800436e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004370:	e853 3f00 	ldrex	r3, [r3]
 8004374:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004376:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004378:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800437c:	667b      	str	r3, [r7, #100]	; 0x64
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	461a      	mov	r2, r3
 8004384:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004386:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004388:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800438a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800438c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800438e:	e841 2300 	strex	r3, r2, [r1]
 8004392:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004394:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1e6      	bne.n	8004368 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	3308      	adds	r3, #8
 80043a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043a4:	e853 3f00 	ldrex	r3, [r3]
 80043a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80043aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043ac:	f023 0301 	bic.w	r3, r3, #1
 80043b0:	663b      	str	r3, [r7, #96]	; 0x60
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	3308      	adds	r3, #8
 80043b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80043ba:	64ba      	str	r2, [r7, #72]	; 0x48
 80043bc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043be:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80043c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80043c2:	e841 2300 	strex	r3, r2, [r1]
 80043c6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80043c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1e5      	bne.n	800439a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2220      	movs	r2, #32
 80043d2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2220      	movs	r2, #32
 80043d8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e067      	b.n	80044b6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0304 	and.w	r3, r3, #4
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d04f      	beq.n	8004494 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	69db      	ldr	r3, [r3, #28]
 80043fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004402:	d147      	bne.n	8004494 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800440c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004416:	e853 3f00 	ldrex	r3, [r3]
 800441a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800441c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004422:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	461a      	mov	r2, r3
 800442a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800442c:	637b      	str	r3, [r7, #52]	; 0x34
 800442e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004430:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004432:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004434:	e841 2300 	strex	r3, r2, [r1]
 8004438:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800443a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1e6      	bne.n	800440e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	3308      	adds	r3, #8
 8004446:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	e853 3f00 	ldrex	r3, [r3]
 800444e:	613b      	str	r3, [r7, #16]
   return(result);
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	f023 0301 	bic.w	r3, r3, #1
 8004456:	66bb      	str	r3, [r7, #104]	; 0x68
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	3308      	adds	r3, #8
 800445e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004460:	623a      	str	r2, [r7, #32]
 8004462:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004464:	69f9      	ldr	r1, [r7, #28]
 8004466:	6a3a      	ldr	r2, [r7, #32]
 8004468:	e841 2300 	strex	r3, r2, [r1]
 800446c:	61bb      	str	r3, [r7, #24]
   return(result);
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1e5      	bne.n	8004440 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2220      	movs	r2, #32
 8004478:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2220      	movs	r2, #32
 800447e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2220      	movs	r2, #32
 8004484:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e010      	b.n	80044b6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	69da      	ldr	r2, [r3, #28]
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	4013      	ands	r3, r2
 800449e:	68ba      	ldr	r2, [r7, #8]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	bf0c      	ite	eq
 80044a4:	2301      	moveq	r3, #1
 80044a6:	2300      	movne	r3, #0
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	461a      	mov	r2, r3
 80044ac:	79fb      	ldrb	r3, [r7, #7]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	f43f af4a 	beq.w	8004348 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3770      	adds	r7, #112	; 0x70
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044be:	b480      	push	{r7}
 80044c0:	b095      	sub	sp, #84	; 0x54
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ce:	e853 3f00 	ldrex	r3, [r3]
 80044d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80044d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80044da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	461a      	mov	r2, r3
 80044e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044e4:	643b      	str	r3, [r7, #64]	; 0x40
 80044e6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80044ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80044ec:	e841 2300 	strex	r3, r2, [r1]
 80044f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80044f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1e6      	bne.n	80044c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	3308      	adds	r3, #8
 80044fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004500:	6a3b      	ldr	r3, [r7, #32]
 8004502:	e853 3f00 	ldrex	r3, [r3]
 8004506:	61fb      	str	r3, [r7, #28]
   return(result);
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	f023 0301 	bic.w	r3, r3, #1
 800450e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	3308      	adds	r3, #8
 8004516:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004518:	62fa      	str	r2, [r7, #44]	; 0x2c
 800451a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800451e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004520:	e841 2300 	strex	r3, r2, [r1]
 8004524:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004528:	2b00      	cmp	r3, #0
 800452a:	d1e5      	bne.n	80044f8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004530:	2b01      	cmp	r3, #1
 8004532:	d118      	bne.n	8004566 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	e853 3f00 	ldrex	r3, [r3]
 8004540:	60bb      	str	r3, [r7, #8]
   return(result);
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	f023 0310 	bic.w	r3, r3, #16
 8004548:	647b      	str	r3, [r7, #68]	; 0x44
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	461a      	mov	r2, r3
 8004550:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004552:	61bb      	str	r3, [r7, #24]
 8004554:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004556:	6979      	ldr	r1, [r7, #20]
 8004558:	69ba      	ldr	r2, [r7, #24]
 800455a:	e841 2300 	strex	r3, r2, [r1]
 800455e:	613b      	str	r3, [r7, #16]
   return(result);
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1e6      	bne.n	8004534 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2220      	movs	r2, #32
 800456a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004578:	bf00      	nop
 800457a:	3754      	adds	r7, #84	; 0x54
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004590:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045a2:	68f8      	ldr	r0, [r7, #12]
 80045a4:	f7ff fb0e 	bl	8003bc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045a8:	bf00      	nop
 80045aa:	3710      	adds	r7, #16
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b088      	sub	sp, #32
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	e853 3f00 	ldrex	r3, [r3]
 80045c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045cc:	61fb      	str	r3, [r7, #28]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	461a      	mov	r2, r3
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	61bb      	str	r3, [r7, #24]
 80045d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045da:	6979      	ldr	r1, [r7, #20]
 80045dc:	69ba      	ldr	r2, [r7, #24]
 80045de:	e841 2300 	strex	r3, r2, [r1]
 80045e2:	613b      	str	r3, [r7, #16]
   return(result);
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1e6      	bne.n	80045b8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2220      	movs	r2, #32
 80045ee:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f7ff fada 	bl	8003bb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045fc:	bf00      	nop
 80045fe:	3720      	adds	r7, #32
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr

08004618 <__errno>:
 8004618:	4b01      	ldr	r3, [pc, #4]	; (8004620 <__errno+0x8>)
 800461a:	6818      	ldr	r0, [r3, #0]
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	20000018 	.word	0x20000018

08004624 <__libc_init_array>:
 8004624:	b570      	push	{r4, r5, r6, lr}
 8004626:	4d0d      	ldr	r5, [pc, #52]	; (800465c <__libc_init_array+0x38>)
 8004628:	4c0d      	ldr	r4, [pc, #52]	; (8004660 <__libc_init_array+0x3c>)
 800462a:	1b64      	subs	r4, r4, r5
 800462c:	10a4      	asrs	r4, r4, #2
 800462e:	2600      	movs	r6, #0
 8004630:	42a6      	cmp	r6, r4
 8004632:	d109      	bne.n	8004648 <__libc_init_array+0x24>
 8004634:	4d0b      	ldr	r5, [pc, #44]	; (8004664 <__libc_init_array+0x40>)
 8004636:	4c0c      	ldr	r4, [pc, #48]	; (8004668 <__libc_init_array+0x44>)
 8004638:	f001 f824 	bl	8005684 <_init>
 800463c:	1b64      	subs	r4, r4, r5
 800463e:	10a4      	asrs	r4, r4, #2
 8004640:	2600      	movs	r6, #0
 8004642:	42a6      	cmp	r6, r4
 8004644:	d105      	bne.n	8004652 <__libc_init_array+0x2e>
 8004646:	bd70      	pop	{r4, r5, r6, pc}
 8004648:	f855 3b04 	ldr.w	r3, [r5], #4
 800464c:	4798      	blx	r3
 800464e:	3601      	adds	r6, #1
 8004650:	e7ee      	b.n	8004630 <__libc_init_array+0xc>
 8004652:	f855 3b04 	ldr.w	r3, [r5], #4
 8004656:	4798      	blx	r3
 8004658:	3601      	adds	r6, #1
 800465a:	e7f2      	b.n	8004642 <__libc_init_array+0x1e>
 800465c:	080057c8 	.word	0x080057c8
 8004660:	080057c8 	.word	0x080057c8
 8004664:	080057c8 	.word	0x080057c8
 8004668:	080057cc 	.word	0x080057cc

0800466c <memset>:
 800466c:	4402      	add	r2, r0
 800466e:	4603      	mov	r3, r0
 8004670:	4293      	cmp	r3, r2
 8004672:	d100      	bne.n	8004676 <memset+0xa>
 8004674:	4770      	bx	lr
 8004676:	f803 1b01 	strb.w	r1, [r3], #1
 800467a:	e7f9      	b.n	8004670 <memset+0x4>

0800467c <iprintf>:
 800467c:	b40f      	push	{r0, r1, r2, r3}
 800467e:	4b0a      	ldr	r3, [pc, #40]	; (80046a8 <iprintf+0x2c>)
 8004680:	b513      	push	{r0, r1, r4, lr}
 8004682:	681c      	ldr	r4, [r3, #0]
 8004684:	b124      	cbz	r4, 8004690 <iprintf+0x14>
 8004686:	69a3      	ldr	r3, [r4, #24]
 8004688:	b913      	cbnz	r3, 8004690 <iprintf+0x14>
 800468a:	4620      	mov	r0, r4
 800468c:	f000 fa5e 	bl	8004b4c <__sinit>
 8004690:	ab05      	add	r3, sp, #20
 8004692:	9a04      	ldr	r2, [sp, #16]
 8004694:	68a1      	ldr	r1, [r4, #8]
 8004696:	9301      	str	r3, [sp, #4]
 8004698:	4620      	mov	r0, r4
 800469a:	f000 fc67 	bl	8004f6c <_vfiprintf_r>
 800469e:	b002      	add	sp, #8
 80046a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046a4:	b004      	add	sp, #16
 80046a6:	4770      	bx	lr
 80046a8:	20000018 	.word	0x20000018

080046ac <_puts_r>:
 80046ac:	b570      	push	{r4, r5, r6, lr}
 80046ae:	460e      	mov	r6, r1
 80046b0:	4605      	mov	r5, r0
 80046b2:	b118      	cbz	r0, 80046bc <_puts_r+0x10>
 80046b4:	6983      	ldr	r3, [r0, #24]
 80046b6:	b90b      	cbnz	r3, 80046bc <_puts_r+0x10>
 80046b8:	f000 fa48 	bl	8004b4c <__sinit>
 80046bc:	69ab      	ldr	r3, [r5, #24]
 80046be:	68ac      	ldr	r4, [r5, #8]
 80046c0:	b913      	cbnz	r3, 80046c8 <_puts_r+0x1c>
 80046c2:	4628      	mov	r0, r5
 80046c4:	f000 fa42 	bl	8004b4c <__sinit>
 80046c8:	4b2c      	ldr	r3, [pc, #176]	; (800477c <_puts_r+0xd0>)
 80046ca:	429c      	cmp	r4, r3
 80046cc:	d120      	bne.n	8004710 <_puts_r+0x64>
 80046ce:	686c      	ldr	r4, [r5, #4]
 80046d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80046d2:	07db      	lsls	r3, r3, #31
 80046d4:	d405      	bmi.n	80046e2 <_puts_r+0x36>
 80046d6:	89a3      	ldrh	r3, [r4, #12]
 80046d8:	0598      	lsls	r0, r3, #22
 80046da:	d402      	bmi.n	80046e2 <_puts_r+0x36>
 80046dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80046de:	f000 fad3 	bl	8004c88 <__retarget_lock_acquire_recursive>
 80046e2:	89a3      	ldrh	r3, [r4, #12]
 80046e4:	0719      	lsls	r1, r3, #28
 80046e6:	d51d      	bpl.n	8004724 <_puts_r+0x78>
 80046e8:	6923      	ldr	r3, [r4, #16]
 80046ea:	b1db      	cbz	r3, 8004724 <_puts_r+0x78>
 80046ec:	3e01      	subs	r6, #1
 80046ee:	68a3      	ldr	r3, [r4, #8]
 80046f0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80046f4:	3b01      	subs	r3, #1
 80046f6:	60a3      	str	r3, [r4, #8]
 80046f8:	bb39      	cbnz	r1, 800474a <_puts_r+0x9e>
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	da38      	bge.n	8004770 <_puts_r+0xc4>
 80046fe:	4622      	mov	r2, r4
 8004700:	210a      	movs	r1, #10
 8004702:	4628      	mov	r0, r5
 8004704:	f000 f848 	bl	8004798 <__swbuf_r>
 8004708:	3001      	adds	r0, #1
 800470a:	d011      	beq.n	8004730 <_puts_r+0x84>
 800470c:	250a      	movs	r5, #10
 800470e:	e011      	b.n	8004734 <_puts_r+0x88>
 8004710:	4b1b      	ldr	r3, [pc, #108]	; (8004780 <_puts_r+0xd4>)
 8004712:	429c      	cmp	r4, r3
 8004714:	d101      	bne.n	800471a <_puts_r+0x6e>
 8004716:	68ac      	ldr	r4, [r5, #8]
 8004718:	e7da      	b.n	80046d0 <_puts_r+0x24>
 800471a:	4b1a      	ldr	r3, [pc, #104]	; (8004784 <_puts_r+0xd8>)
 800471c:	429c      	cmp	r4, r3
 800471e:	bf08      	it	eq
 8004720:	68ec      	ldreq	r4, [r5, #12]
 8004722:	e7d5      	b.n	80046d0 <_puts_r+0x24>
 8004724:	4621      	mov	r1, r4
 8004726:	4628      	mov	r0, r5
 8004728:	f000 f888 	bl	800483c <__swsetup_r>
 800472c:	2800      	cmp	r0, #0
 800472e:	d0dd      	beq.n	80046ec <_puts_r+0x40>
 8004730:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004734:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004736:	07da      	lsls	r2, r3, #31
 8004738:	d405      	bmi.n	8004746 <_puts_r+0x9a>
 800473a:	89a3      	ldrh	r3, [r4, #12]
 800473c:	059b      	lsls	r3, r3, #22
 800473e:	d402      	bmi.n	8004746 <_puts_r+0x9a>
 8004740:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004742:	f000 faa2 	bl	8004c8a <__retarget_lock_release_recursive>
 8004746:	4628      	mov	r0, r5
 8004748:	bd70      	pop	{r4, r5, r6, pc}
 800474a:	2b00      	cmp	r3, #0
 800474c:	da04      	bge.n	8004758 <_puts_r+0xac>
 800474e:	69a2      	ldr	r2, [r4, #24]
 8004750:	429a      	cmp	r2, r3
 8004752:	dc06      	bgt.n	8004762 <_puts_r+0xb6>
 8004754:	290a      	cmp	r1, #10
 8004756:	d004      	beq.n	8004762 <_puts_r+0xb6>
 8004758:	6823      	ldr	r3, [r4, #0]
 800475a:	1c5a      	adds	r2, r3, #1
 800475c:	6022      	str	r2, [r4, #0]
 800475e:	7019      	strb	r1, [r3, #0]
 8004760:	e7c5      	b.n	80046ee <_puts_r+0x42>
 8004762:	4622      	mov	r2, r4
 8004764:	4628      	mov	r0, r5
 8004766:	f000 f817 	bl	8004798 <__swbuf_r>
 800476a:	3001      	adds	r0, #1
 800476c:	d1bf      	bne.n	80046ee <_puts_r+0x42>
 800476e:	e7df      	b.n	8004730 <_puts_r+0x84>
 8004770:	6823      	ldr	r3, [r4, #0]
 8004772:	250a      	movs	r5, #10
 8004774:	1c5a      	adds	r2, r3, #1
 8004776:	6022      	str	r2, [r4, #0]
 8004778:	701d      	strb	r5, [r3, #0]
 800477a:	e7db      	b.n	8004734 <_puts_r+0x88>
 800477c:	0800574c 	.word	0x0800574c
 8004780:	0800576c 	.word	0x0800576c
 8004784:	0800572c 	.word	0x0800572c

08004788 <puts>:
 8004788:	4b02      	ldr	r3, [pc, #8]	; (8004794 <puts+0xc>)
 800478a:	4601      	mov	r1, r0
 800478c:	6818      	ldr	r0, [r3, #0]
 800478e:	f7ff bf8d 	b.w	80046ac <_puts_r>
 8004792:	bf00      	nop
 8004794:	20000018 	.word	0x20000018

08004798 <__swbuf_r>:
 8004798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800479a:	460e      	mov	r6, r1
 800479c:	4614      	mov	r4, r2
 800479e:	4605      	mov	r5, r0
 80047a0:	b118      	cbz	r0, 80047aa <__swbuf_r+0x12>
 80047a2:	6983      	ldr	r3, [r0, #24]
 80047a4:	b90b      	cbnz	r3, 80047aa <__swbuf_r+0x12>
 80047a6:	f000 f9d1 	bl	8004b4c <__sinit>
 80047aa:	4b21      	ldr	r3, [pc, #132]	; (8004830 <__swbuf_r+0x98>)
 80047ac:	429c      	cmp	r4, r3
 80047ae:	d12b      	bne.n	8004808 <__swbuf_r+0x70>
 80047b0:	686c      	ldr	r4, [r5, #4]
 80047b2:	69a3      	ldr	r3, [r4, #24]
 80047b4:	60a3      	str	r3, [r4, #8]
 80047b6:	89a3      	ldrh	r3, [r4, #12]
 80047b8:	071a      	lsls	r2, r3, #28
 80047ba:	d52f      	bpl.n	800481c <__swbuf_r+0x84>
 80047bc:	6923      	ldr	r3, [r4, #16]
 80047be:	b36b      	cbz	r3, 800481c <__swbuf_r+0x84>
 80047c0:	6923      	ldr	r3, [r4, #16]
 80047c2:	6820      	ldr	r0, [r4, #0]
 80047c4:	1ac0      	subs	r0, r0, r3
 80047c6:	6963      	ldr	r3, [r4, #20]
 80047c8:	b2f6      	uxtb	r6, r6
 80047ca:	4283      	cmp	r3, r0
 80047cc:	4637      	mov	r7, r6
 80047ce:	dc04      	bgt.n	80047da <__swbuf_r+0x42>
 80047d0:	4621      	mov	r1, r4
 80047d2:	4628      	mov	r0, r5
 80047d4:	f000 f926 	bl	8004a24 <_fflush_r>
 80047d8:	bb30      	cbnz	r0, 8004828 <__swbuf_r+0x90>
 80047da:	68a3      	ldr	r3, [r4, #8]
 80047dc:	3b01      	subs	r3, #1
 80047de:	60a3      	str	r3, [r4, #8]
 80047e0:	6823      	ldr	r3, [r4, #0]
 80047e2:	1c5a      	adds	r2, r3, #1
 80047e4:	6022      	str	r2, [r4, #0]
 80047e6:	701e      	strb	r6, [r3, #0]
 80047e8:	6963      	ldr	r3, [r4, #20]
 80047ea:	3001      	adds	r0, #1
 80047ec:	4283      	cmp	r3, r0
 80047ee:	d004      	beq.n	80047fa <__swbuf_r+0x62>
 80047f0:	89a3      	ldrh	r3, [r4, #12]
 80047f2:	07db      	lsls	r3, r3, #31
 80047f4:	d506      	bpl.n	8004804 <__swbuf_r+0x6c>
 80047f6:	2e0a      	cmp	r6, #10
 80047f8:	d104      	bne.n	8004804 <__swbuf_r+0x6c>
 80047fa:	4621      	mov	r1, r4
 80047fc:	4628      	mov	r0, r5
 80047fe:	f000 f911 	bl	8004a24 <_fflush_r>
 8004802:	b988      	cbnz	r0, 8004828 <__swbuf_r+0x90>
 8004804:	4638      	mov	r0, r7
 8004806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004808:	4b0a      	ldr	r3, [pc, #40]	; (8004834 <__swbuf_r+0x9c>)
 800480a:	429c      	cmp	r4, r3
 800480c:	d101      	bne.n	8004812 <__swbuf_r+0x7a>
 800480e:	68ac      	ldr	r4, [r5, #8]
 8004810:	e7cf      	b.n	80047b2 <__swbuf_r+0x1a>
 8004812:	4b09      	ldr	r3, [pc, #36]	; (8004838 <__swbuf_r+0xa0>)
 8004814:	429c      	cmp	r4, r3
 8004816:	bf08      	it	eq
 8004818:	68ec      	ldreq	r4, [r5, #12]
 800481a:	e7ca      	b.n	80047b2 <__swbuf_r+0x1a>
 800481c:	4621      	mov	r1, r4
 800481e:	4628      	mov	r0, r5
 8004820:	f000 f80c 	bl	800483c <__swsetup_r>
 8004824:	2800      	cmp	r0, #0
 8004826:	d0cb      	beq.n	80047c0 <__swbuf_r+0x28>
 8004828:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800482c:	e7ea      	b.n	8004804 <__swbuf_r+0x6c>
 800482e:	bf00      	nop
 8004830:	0800574c 	.word	0x0800574c
 8004834:	0800576c 	.word	0x0800576c
 8004838:	0800572c 	.word	0x0800572c

0800483c <__swsetup_r>:
 800483c:	4b32      	ldr	r3, [pc, #200]	; (8004908 <__swsetup_r+0xcc>)
 800483e:	b570      	push	{r4, r5, r6, lr}
 8004840:	681d      	ldr	r5, [r3, #0]
 8004842:	4606      	mov	r6, r0
 8004844:	460c      	mov	r4, r1
 8004846:	b125      	cbz	r5, 8004852 <__swsetup_r+0x16>
 8004848:	69ab      	ldr	r3, [r5, #24]
 800484a:	b913      	cbnz	r3, 8004852 <__swsetup_r+0x16>
 800484c:	4628      	mov	r0, r5
 800484e:	f000 f97d 	bl	8004b4c <__sinit>
 8004852:	4b2e      	ldr	r3, [pc, #184]	; (800490c <__swsetup_r+0xd0>)
 8004854:	429c      	cmp	r4, r3
 8004856:	d10f      	bne.n	8004878 <__swsetup_r+0x3c>
 8004858:	686c      	ldr	r4, [r5, #4]
 800485a:	89a3      	ldrh	r3, [r4, #12]
 800485c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004860:	0719      	lsls	r1, r3, #28
 8004862:	d42c      	bmi.n	80048be <__swsetup_r+0x82>
 8004864:	06dd      	lsls	r5, r3, #27
 8004866:	d411      	bmi.n	800488c <__swsetup_r+0x50>
 8004868:	2309      	movs	r3, #9
 800486a:	6033      	str	r3, [r6, #0]
 800486c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004870:	81a3      	strh	r3, [r4, #12]
 8004872:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004876:	e03e      	b.n	80048f6 <__swsetup_r+0xba>
 8004878:	4b25      	ldr	r3, [pc, #148]	; (8004910 <__swsetup_r+0xd4>)
 800487a:	429c      	cmp	r4, r3
 800487c:	d101      	bne.n	8004882 <__swsetup_r+0x46>
 800487e:	68ac      	ldr	r4, [r5, #8]
 8004880:	e7eb      	b.n	800485a <__swsetup_r+0x1e>
 8004882:	4b24      	ldr	r3, [pc, #144]	; (8004914 <__swsetup_r+0xd8>)
 8004884:	429c      	cmp	r4, r3
 8004886:	bf08      	it	eq
 8004888:	68ec      	ldreq	r4, [r5, #12]
 800488a:	e7e6      	b.n	800485a <__swsetup_r+0x1e>
 800488c:	0758      	lsls	r0, r3, #29
 800488e:	d512      	bpl.n	80048b6 <__swsetup_r+0x7a>
 8004890:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004892:	b141      	cbz	r1, 80048a6 <__swsetup_r+0x6a>
 8004894:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004898:	4299      	cmp	r1, r3
 800489a:	d002      	beq.n	80048a2 <__swsetup_r+0x66>
 800489c:	4630      	mov	r0, r6
 800489e:	f000 fa5b 	bl	8004d58 <_free_r>
 80048a2:	2300      	movs	r3, #0
 80048a4:	6363      	str	r3, [r4, #52]	; 0x34
 80048a6:	89a3      	ldrh	r3, [r4, #12]
 80048a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80048ac:	81a3      	strh	r3, [r4, #12]
 80048ae:	2300      	movs	r3, #0
 80048b0:	6063      	str	r3, [r4, #4]
 80048b2:	6923      	ldr	r3, [r4, #16]
 80048b4:	6023      	str	r3, [r4, #0]
 80048b6:	89a3      	ldrh	r3, [r4, #12]
 80048b8:	f043 0308 	orr.w	r3, r3, #8
 80048bc:	81a3      	strh	r3, [r4, #12]
 80048be:	6923      	ldr	r3, [r4, #16]
 80048c0:	b94b      	cbnz	r3, 80048d6 <__swsetup_r+0x9a>
 80048c2:	89a3      	ldrh	r3, [r4, #12]
 80048c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80048c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048cc:	d003      	beq.n	80048d6 <__swsetup_r+0x9a>
 80048ce:	4621      	mov	r1, r4
 80048d0:	4630      	mov	r0, r6
 80048d2:	f000 fa01 	bl	8004cd8 <__smakebuf_r>
 80048d6:	89a0      	ldrh	r0, [r4, #12]
 80048d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80048dc:	f010 0301 	ands.w	r3, r0, #1
 80048e0:	d00a      	beq.n	80048f8 <__swsetup_r+0xbc>
 80048e2:	2300      	movs	r3, #0
 80048e4:	60a3      	str	r3, [r4, #8]
 80048e6:	6963      	ldr	r3, [r4, #20]
 80048e8:	425b      	negs	r3, r3
 80048ea:	61a3      	str	r3, [r4, #24]
 80048ec:	6923      	ldr	r3, [r4, #16]
 80048ee:	b943      	cbnz	r3, 8004902 <__swsetup_r+0xc6>
 80048f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80048f4:	d1ba      	bne.n	800486c <__swsetup_r+0x30>
 80048f6:	bd70      	pop	{r4, r5, r6, pc}
 80048f8:	0781      	lsls	r1, r0, #30
 80048fa:	bf58      	it	pl
 80048fc:	6963      	ldrpl	r3, [r4, #20]
 80048fe:	60a3      	str	r3, [r4, #8]
 8004900:	e7f4      	b.n	80048ec <__swsetup_r+0xb0>
 8004902:	2000      	movs	r0, #0
 8004904:	e7f7      	b.n	80048f6 <__swsetup_r+0xba>
 8004906:	bf00      	nop
 8004908:	20000018 	.word	0x20000018
 800490c:	0800574c 	.word	0x0800574c
 8004910:	0800576c 	.word	0x0800576c
 8004914:	0800572c 	.word	0x0800572c

08004918 <__sflush_r>:
 8004918:	898a      	ldrh	r2, [r1, #12]
 800491a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800491e:	4605      	mov	r5, r0
 8004920:	0710      	lsls	r0, r2, #28
 8004922:	460c      	mov	r4, r1
 8004924:	d458      	bmi.n	80049d8 <__sflush_r+0xc0>
 8004926:	684b      	ldr	r3, [r1, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	dc05      	bgt.n	8004938 <__sflush_r+0x20>
 800492c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800492e:	2b00      	cmp	r3, #0
 8004930:	dc02      	bgt.n	8004938 <__sflush_r+0x20>
 8004932:	2000      	movs	r0, #0
 8004934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004938:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800493a:	2e00      	cmp	r6, #0
 800493c:	d0f9      	beq.n	8004932 <__sflush_r+0x1a>
 800493e:	2300      	movs	r3, #0
 8004940:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004944:	682f      	ldr	r7, [r5, #0]
 8004946:	602b      	str	r3, [r5, #0]
 8004948:	d032      	beq.n	80049b0 <__sflush_r+0x98>
 800494a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800494c:	89a3      	ldrh	r3, [r4, #12]
 800494e:	075a      	lsls	r2, r3, #29
 8004950:	d505      	bpl.n	800495e <__sflush_r+0x46>
 8004952:	6863      	ldr	r3, [r4, #4]
 8004954:	1ac0      	subs	r0, r0, r3
 8004956:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004958:	b10b      	cbz	r3, 800495e <__sflush_r+0x46>
 800495a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800495c:	1ac0      	subs	r0, r0, r3
 800495e:	2300      	movs	r3, #0
 8004960:	4602      	mov	r2, r0
 8004962:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004964:	6a21      	ldr	r1, [r4, #32]
 8004966:	4628      	mov	r0, r5
 8004968:	47b0      	blx	r6
 800496a:	1c43      	adds	r3, r0, #1
 800496c:	89a3      	ldrh	r3, [r4, #12]
 800496e:	d106      	bne.n	800497e <__sflush_r+0x66>
 8004970:	6829      	ldr	r1, [r5, #0]
 8004972:	291d      	cmp	r1, #29
 8004974:	d82c      	bhi.n	80049d0 <__sflush_r+0xb8>
 8004976:	4a2a      	ldr	r2, [pc, #168]	; (8004a20 <__sflush_r+0x108>)
 8004978:	40ca      	lsrs	r2, r1
 800497a:	07d6      	lsls	r6, r2, #31
 800497c:	d528      	bpl.n	80049d0 <__sflush_r+0xb8>
 800497e:	2200      	movs	r2, #0
 8004980:	6062      	str	r2, [r4, #4]
 8004982:	04d9      	lsls	r1, r3, #19
 8004984:	6922      	ldr	r2, [r4, #16]
 8004986:	6022      	str	r2, [r4, #0]
 8004988:	d504      	bpl.n	8004994 <__sflush_r+0x7c>
 800498a:	1c42      	adds	r2, r0, #1
 800498c:	d101      	bne.n	8004992 <__sflush_r+0x7a>
 800498e:	682b      	ldr	r3, [r5, #0]
 8004990:	b903      	cbnz	r3, 8004994 <__sflush_r+0x7c>
 8004992:	6560      	str	r0, [r4, #84]	; 0x54
 8004994:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004996:	602f      	str	r7, [r5, #0]
 8004998:	2900      	cmp	r1, #0
 800499a:	d0ca      	beq.n	8004932 <__sflush_r+0x1a>
 800499c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80049a0:	4299      	cmp	r1, r3
 80049a2:	d002      	beq.n	80049aa <__sflush_r+0x92>
 80049a4:	4628      	mov	r0, r5
 80049a6:	f000 f9d7 	bl	8004d58 <_free_r>
 80049aa:	2000      	movs	r0, #0
 80049ac:	6360      	str	r0, [r4, #52]	; 0x34
 80049ae:	e7c1      	b.n	8004934 <__sflush_r+0x1c>
 80049b0:	6a21      	ldr	r1, [r4, #32]
 80049b2:	2301      	movs	r3, #1
 80049b4:	4628      	mov	r0, r5
 80049b6:	47b0      	blx	r6
 80049b8:	1c41      	adds	r1, r0, #1
 80049ba:	d1c7      	bne.n	800494c <__sflush_r+0x34>
 80049bc:	682b      	ldr	r3, [r5, #0]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d0c4      	beq.n	800494c <__sflush_r+0x34>
 80049c2:	2b1d      	cmp	r3, #29
 80049c4:	d001      	beq.n	80049ca <__sflush_r+0xb2>
 80049c6:	2b16      	cmp	r3, #22
 80049c8:	d101      	bne.n	80049ce <__sflush_r+0xb6>
 80049ca:	602f      	str	r7, [r5, #0]
 80049cc:	e7b1      	b.n	8004932 <__sflush_r+0x1a>
 80049ce:	89a3      	ldrh	r3, [r4, #12]
 80049d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049d4:	81a3      	strh	r3, [r4, #12]
 80049d6:	e7ad      	b.n	8004934 <__sflush_r+0x1c>
 80049d8:	690f      	ldr	r7, [r1, #16]
 80049da:	2f00      	cmp	r7, #0
 80049dc:	d0a9      	beq.n	8004932 <__sflush_r+0x1a>
 80049de:	0793      	lsls	r3, r2, #30
 80049e0:	680e      	ldr	r6, [r1, #0]
 80049e2:	bf08      	it	eq
 80049e4:	694b      	ldreq	r3, [r1, #20]
 80049e6:	600f      	str	r7, [r1, #0]
 80049e8:	bf18      	it	ne
 80049ea:	2300      	movne	r3, #0
 80049ec:	eba6 0807 	sub.w	r8, r6, r7
 80049f0:	608b      	str	r3, [r1, #8]
 80049f2:	f1b8 0f00 	cmp.w	r8, #0
 80049f6:	dd9c      	ble.n	8004932 <__sflush_r+0x1a>
 80049f8:	6a21      	ldr	r1, [r4, #32]
 80049fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80049fc:	4643      	mov	r3, r8
 80049fe:	463a      	mov	r2, r7
 8004a00:	4628      	mov	r0, r5
 8004a02:	47b0      	blx	r6
 8004a04:	2800      	cmp	r0, #0
 8004a06:	dc06      	bgt.n	8004a16 <__sflush_r+0xfe>
 8004a08:	89a3      	ldrh	r3, [r4, #12]
 8004a0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a0e:	81a3      	strh	r3, [r4, #12]
 8004a10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a14:	e78e      	b.n	8004934 <__sflush_r+0x1c>
 8004a16:	4407      	add	r7, r0
 8004a18:	eba8 0800 	sub.w	r8, r8, r0
 8004a1c:	e7e9      	b.n	80049f2 <__sflush_r+0xda>
 8004a1e:	bf00      	nop
 8004a20:	20400001 	.word	0x20400001

08004a24 <_fflush_r>:
 8004a24:	b538      	push	{r3, r4, r5, lr}
 8004a26:	690b      	ldr	r3, [r1, #16]
 8004a28:	4605      	mov	r5, r0
 8004a2a:	460c      	mov	r4, r1
 8004a2c:	b913      	cbnz	r3, 8004a34 <_fflush_r+0x10>
 8004a2e:	2500      	movs	r5, #0
 8004a30:	4628      	mov	r0, r5
 8004a32:	bd38      	pop	{r3, r4, r5, pc}
 8004a34:	b118      	cbz	r0, 8004a3e <_fflush_r+0x1a>
 8004a36:	6983      	ldr	r3, [r0, #24]
 8004a38:	b90b      	cbnz	r3, 8004a3e <_fflush_r+0x1a>
 8004a3a:	f000 f887 	bl	8004b4c <__sinit>
 8004a3e:	4b14      	ldr	r3, [pc, #80]	; (8004a90 <_fflush_r+0x6c>)
 8004a40:	429c      	cmp	r4, r3
 8004a42:	d11b      	bne.n	8004a7c <_fflush_r+0x58>
 8004a44:	686c      	ldr	r4, [r5, #4]
 8004a46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d0ef      	beq.n	8004a2e <_fflush_r+0xa>
 8004a4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004a50:	07d0      	lsls	r0, r2, #31
 8004a52:	d404      	bmi.n	8004a5e <_fflush_r+0x3a>
 8004a54:	0599      	lsls	r1, r3, #22
 8004a56:	d402      	bmi.n	8004a5e <_fflush_r+0x3a>
 8004a58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a5a:	f000 f915 	bl	8004c88 <__retarget_lock_acquire_recursive>
 8004a5e:	4628      	mov	r0, r5
 8004a60:	4621      	mov	r1, r4
 8004a62:	f7ff ff59 	bl	8004918 <__sflush_r>
 8004a66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a68:	07da      	lsls	r2, r3, #31
 8004a6a:	4605      	mov	r5, r0
 8004a6c:	d4e0      	bmi.n	8004a30 <_fflush_r+0xc>
 8004a6e:	89a3      	ldrh	r3, [r4, #12]
 8004a70:	059b      	lsls	r3, r3, #22
 8004a72:	d4dd      	bmi.n	8004a30 <_fflush_r+0xc>
 8004a74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a76:	f000 f908 	bl	8004c8a <__retarget_lock_release_recursive>
 8004a7a:	e7d9      	b.n	8004a30 <_fflush_r+0xc>
 8004a7c:	4b05      	ldr	r3, [pc, #20]	; (8004a94 <_fflush_r+0x70>)
 8004a7e:	429c      	cmp	r4, r3
 8004a80:	d101      	bne.n	8004a86 <_fflush_r+0x62>
 8004a82:	68ac      	ldr	r4, [r5, #8]
 8004a84:	e7df      	b.n	8004a46 <_fflush_r+0x22>
 8004a86:	4b04      	ldr	r3, [pc, #16]	; (8004a98 <_fflush_r+0x74>)
 8004a88:	429c      	cmp	r4, r3
 8004a8a:	bf08      	it	eq
 8004a8c:	68ec      	ldreq	r4, [r5, #12]
 8004a8e:	e7da      	b.n	8004a46 <_fflush_r+0x22>
 8004a90:	0800574c 	.word	0x0800574c
 8004a94:	0800576c 	.word	0x0800576c
 8004a98:	0800572c 	.word	0x0800572c

08004a9c <std>:
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	b510      	push	{r4, lr}
 8004aa0:	4604      	mov	r4, r0
 8004aa2:	e9c0 3300 	strd	r3, r3, [r0]
 8004aa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004aaa:	6083      	str	r3, [r0, #8]
 8004aac:	8181      	strh	r1, [r0, #12]
 8004aae:	6643      	str	r3, [r0, #100]	; 0x64
 8004ab0:	81c2      	strh	r2, [r0, #14]
 8004ab2:	6183      	str	r3, [r0, #24]
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	2208      	movs	r2, #8
 8004ab8:	305c      	adds	r0, #92	; 0x5c
 8004aba:	f7ff fdd7 	bl	800466c <memset>
 8004abe:	4b05      	ldr	r3, [pc, #20]	; (8004ad4 <std+0x38>)
 8004ac0:	6263      	str	r3, [r4, #36]	; 0x24
 8004ac2:	4b05      	ldr	r3, [pc, #20]	; (8004ad8 <std+0x3c>)
 8004ac4:	62a3      	str	r3, [r4, #40]	; 0x28
 8004ac6:	4b05      	ldr	r3, [pc, #20]	; (8004adc <std+0x40>)
 8004ac8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004aca:	4b05      	ldr	r3, [pc, #20]	; (8004ae0 <std+0x44>)
 8004acc:	6224      	str	r4, [r4, #32]
 8004ace:	6323      	str	r3, [r4, #48]	; 0x30
 8004ad0:	bd10      	pop	{r4, pc}
 8004ad2:	bf00      	nop
 8004ad4:	08005515 	.word	0x08005515
 8004ad8:	08005537 	.word	0x08005537
 8004adc:	0800556f 	.word	0x0800556f
 8004ae0:	08005593 	.word	0x08005593

08004ae4 <_cleanup_r>:
 8004ae4:	4901      	ldr	r1, [pc, #4]	; (8004aec <_cleanup_r+0x8>)
 8004ae6:	f000 b8af 	b.w	8004c48 <_fwalk_reent>
 8004aea:	bf00      	nop
 8004aec:	08004a25 	.word	0x08004a25

08004af0 <__sfmoreglue>:
 8004af0:	b570      	push	{r4, r5, r6, lr}
 8004af2:	2268      	movs	r2, #104	; 0x68
 8004af4:	1e4d      	subs	r5, r1, #1
 8004af6:	4355      	muls	r5, r2
 8004af8:	460e      	mov	r6, r1
 8004afa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004afe:	f000 f997 	bl	8004e30 <_malloc_r>
 8004b02:	4604      	mov	r4, r0
 8004b04:	b140      	cbz	r0, 8004b18 <__sfmoreglue+0x28>
 8004b06:	2100      	movs	r1, #0
 8004b08:	e9c0 1600 	strd	r1, r6, [r0]
 8004b0c:	300c      	adds	r0, #12
 8004b0e:	60a0      	str	r0, [r4, #8]
 8004b10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004b14:	f7ff fdaa 	bl	800466c <memset>
 8004b18:	4620      	mov	r0, r4
 8004b1a:	bd70      	pop	{r4, r5, r6, pc}

08004b1c <__sfp_lock_acquire>:
 8004b1c:	4801      	ldr	r0, [pc, #4]	; (8004b24 <__sfp_lock_acquire+0x8>)
 8004b1e:	f000 b8b3 	b.w	8004c88 <__retarget_lock_acquire_recursive>
 8004b22:	bf00      	nop
 8004b24:	20000195 	.word	0x20000195

08004b28 <__sfp_lock_release>:
 8004b28:	4801      	ldr	r0, [pc, #4]	; (8004b30 <__sfp_lock_release+0x8>)
 8004b2a:	f000 b8ae 	b.w	8004c8a <__retarget_lock_release_recursive>
 8004b2e:	bf00      	nop
 8004b30:	20000195 	.word	0x20000195

08004b34 <__sinit_lock_acquire>:
 8004b34:	4801      	ldr	r0, [pc, #4]	; (8004b3c <__sinit_lock_acquire+0x8>)
 8004b36:	f000 b8a7 	b.w	8004c88 <__retarget_lock_acquire_recursive>
 8004b3a:	bf00      	nop
 8004b3c:	20000196 	.word	0x20000196

08004b40 <__sinit_lock_release>:
 8004b40:	4801      	ldr	r0, [pc, #4]	; (8004b48 <__sinit_lock_release+0x8>)
 8004b42:	f000 b8a2 	b.w	8004c8a <__retarget_lock_release_recursive>
 8004b46:	bf00      	nop
 8004b48:	20000196 	.word	0x20000196

08004b4c <__sinit>:
 8004b4c:	b510      	push	{r4, lr}
 8004b4e:	4604      	mov	r4, r0
 8004b50:	f7ff fff0 	bl	8004b34 <__sinit_lock_acquire>
 8004b54:	69a3      	ldr	r3, [r4, #24]
 8004b56:	b11b      	cbz	r3, 8004b60 <__sinit+0x14>
 8004b58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b5c:	f7ff bff0 	b.w	8004b40 <__sinit_lock_release>
 8004b60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004b64:	6523      	str	r3, [r4, #80]	; 0x50
 8004b66:	4b13      	ldr	r3, [pc, #76]	; (8004bb4 <__sinit+0x68>)
 8004b68:	4a13      	ldr	r2, [pc, #76]	; (8004bb8 <__sinit+0x6c>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	62a2      	str	r2, [r4, #40]	; 0x28
 8004b6e:	42a3      	cmp	r3, r4
 8004b70:	bf04      	itt	eq
 8004b72:	2301      	moveq	r3, #1
 8004b74:	61a3      	streq	r3, [r4, #24]
 8004b76:	4620      	mov	r0, r4
 8004b78:	f000 f820 	bl	8004bbc <__sfp>
 8004b7c:	6060      	str	r0, [r4, #4]
 8004b7e:	4620      	mov	r0, r4
 8004b80:	f000 f81c 	bl	8004bbc <__sfp>
 8004b84:	60a0      	str	r0, [r4, #8]
 8004b86:	4620      	mov	r0, r4
 8004b88:	f000 f818 	bl	8004bbc <__sfp>
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	60e0      	str	r0, [r4, #12]
 8004b90:	2104      	movs	r1, #4
 8004b92:	6860      	ldr	r0, [r4, #4]
 8004b94:	f7ff ff82 	bl	8004a9c <std>
 8004b98:	68a0      	ldr	r0, [r4, #8]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	2109      	movs	r1, #9
 8004b9e:	f7ff ff7d 	bl	8004a9c <std>
 8004ba2:	68e0      	ldr	r0, [r4, #12]
 8004ba4:	2202      	movs	r2, #2
 8004ba6:	2112      	movs	r1, #18
 8004ba8:	f7ff ff78 	bl	8004a9c <std>
 8004bac:	2301      	movs	r3, #1
 8004bae:	61a3      	str	r3, [r4, #24]
 8004bb0:	e7d2      	b.n	8004b58 <__sinit+0xc>
 8004bb2:	bf00      	nop
 8004bb4:	08005728 	.word	0x08005728
 8004bb8:	08004ae5 	.word	0x08004ae5

08004bbc <__sfp>:
 8004bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bbe:	4607      	mov	r7, r0
 8004bc0:	f7ff ffac 	bl	8004b1c <__sfp_lock_acquire>
 8004bc4:	4b1e      	ldr	r3, [pc, #120]	; (8004c40 <__sfp+0x84>)
 8004bc6:	681e      	ldr	r6, [r3, #0]
 8004bc8:	69b3      	ldr	r3, [r6, #24]
 8004bca:	b913      	cbnz	r3, 8004bd2 <__sfp+0x16>
 8004bcc:	4630      	mov	r0, r6
 8004bce:	f7ff ffbd 	bl	8004b4c <__sinit>
 8004bd2:	3648      	adds	r6, #72	; 0x48
 8004bd4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	d503      	bpl.n	8004be4 <__sfp+0x28>
 8004bdc:	6833      	ldr	r3, [r6, #0]
 8004bde:	b30b      	cbz	r3, 8004c24 <__sfp+0x68>
 8004be0:	6836      	ldr	r6, [r6, #0]
 8004be2:	e7f7      	b.n	8004bd4 <__sfp+0x18>
 8004be4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004be8:	b9d5      	cbnz	r5, 8004c20 <__sfp+0x64>
 8004bea:	4b16      	ldr	r3, [pc, #88]	; (8004c44 <__sfp+0x88>)
 8004bec:	60e3      	str	r3, [r4, #12]
 8004bee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004bf2:	6665      	str	r5, [r4, #100]	; 0x64
 8004bf4:	f000 f847 	bl	8004c86 <__retarget_lock_init_recursive>
 8004bf8:	f7ff ff96 	bl	8004b28 <__sfp_lock_release>
 8004bfc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004c00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004c04:	6025      	str	r5, [r4, #0]
 8004c06:	61a5      	str	r5, [r4, #24]
 8004c08:	2208      	movs	r2, #8
 8004c0a:	4629      	mov	r1, r5
 8004c0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004c10:	f7ff fd2c 	bl	800466c <memset>
 8004c14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004c18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004c1c:	4620      	mov	r0, r4
 8004c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c20:	3468      	adds	r4, #104	; 0x68
 8004c22:	e7d9      	b.n	8004bd8 <__sfp+0x1c>
 8004c24:	2104      	movs	r1, #4
 8004c26:	4638      	mov	r0, r7
 8004c28:	f7ff ff62 	bl	8004af0 <__sfmoreglue>
 8004c2c:	4604      	mov	r4, r0
 8004c2e:	6030      	str	r0, [r6, #0]
 8004c30:	2800      	cmp	r0, #0
 8004c32:	d1d5      	bne.n	8004be0 <__sfp+0x24>
 8004c34:	f7ff ff78 	bl	8004b28 <__sfp_lock_release>
 8004c38:	230c      	movs	r3, #12
 8004c3a:	603b      	str	r3, [r7, #0]
 8004c3c:	e7ee      	b.n	8004c1c <__sfp+0x60>
 8004c3e:	bf00      	nop
 8004c40:	08005728 	.word	0x08005728
 8004c44:	ffff0001 	.word	0xffff0001

08004c48 <_fwalk_reent>:
 8004c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c4c:	4606      	mov	r6, r0
 8004c4e:	4688      	mov	r8, r1
 8004c50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004c54:	2700      	movs	r7, #0
 8004c56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c5a:	f1b9 0901 	subs.w	r9, r9, #1
 8004c5e:	d505      	bpl.n	8004c6c <_fwalk_reent+0x24>
 8004c60:	6824      	ldr	r4, [r4, #0]
 8004c62:	2c00      	cmp	r4, #0
 8004c64:	d1f7      	bne.n	8004c56 <_fwalk_reent+0xe>
 8004c66:	4638      	mov	r0, r7
 8004c68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c6c:	89ab      	ldrh	r3, [r5, #12]
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d907      	bls.n	8004c82 <_fwalk_reent+0x3a>
 8004c72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c76:	3301      	adds	r3, #1
 8004c78:	d003      	beq.n	8004c82 <_fwalk_reent+0x3a>
 8004c7a:	4629      	mov	r1, r5
 8004c7c:	4630      	mov	r0, r6
 8004c7e:	47c0      	blx	r8
 8004c80:	4307      	orrs	r7, r0
 8004c82:	3568      	adds	r5, #104	; 0x68
 8004c84:	e7e9      	b.n	8004c5a <_fwalk_reent+0x12>

08004c86 <__retarget_lock_init_recursive>:
 8004c86:	4770      	bx	lr

08004c88 <__retarget_lock_acquire_recursive>:
 8004c88:	4770      	bx	lr

08004c8a <__retarget_lock_release_recursive>:
 8004c8a:	4770      	bx	lr

08004c8c <__swhatbuf_r>:
 8004c8c:	b570      	push	{r4, r5, r6, lr}
 8004c8e:	460e      	mov	r6, r1
 8004c90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c94:	2900      	cmp	r1, #0
 8004c96:	b096      	sub	sp, #88	; 0x58
 8004c98:	4614      	mov	r4, r2
 8004c9a:	461d      	mov	r5, r3
 8004c9c:	da08      	bge.n	8004cb0 <__swhatbuf_r+0x24>
 8004c9e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	602a      	str	r2, [r5, #0]
 8004ca6:	061a      	lsls	r2, r3, #24
 8004ca8:	d410      	bmi.n	8004ccc <__swhatbuf_r+0x40>
 8004caa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cae:	e00e      	b.n	8004cce <__swhatbuf_r+0x42>
 8004cb0:	466a      	mov	r2, sp
 8004cb2:	f000 fc95 	bl	80055e0 <_fstat_r>
 8004cb6:	2800      	cmp	r0, #0
 8004cb8:	dbf1      	blt.n	8004c9e <__swhatbuf_r+0x12>
 8004cba:	9a01      	ldr	r2, [sp, #4]
 8004cbc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004cc0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004cc4:	425a      	negs	r2, r3
 8004cc6:	415a      	adcs	r2, r3
 8004cc8:	602a      	str	r2, [r5, #0]
 8004cca:	e7ee      	b.n	8004caa <__swhatbuf_r+0x1e>
 8004ccc:	2340      	movs	r3, #64	; 0x40
 8004cce:	2000      	movs	r0, #0
 8004cd0:	6023      	str	r3, [r4, #0]
 8004cd2:	b016      	add	sp, #88	; 0x58
 8004cd4:	bd70      	pop	{r4, r5, r6, pc}
	...

08004cd8 <__smakebuf_r>:
 8004cd8:	898b      	ldrh	r3, [r1, #12]
 8004cda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004cdc:	079d      	lsls	r5, r3, #30
 8004cde:	4606      	mov	r6, r0
 8004ce0:	460c      	mov	r4, r1
 8004ce2:	d507      	bpl.n	8004cf4 <__smakebuf_r+0x1c>
 8004ce4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004ce8:	6023      	str	r3, [r4, #0]
 8004cea:	6123      	str	r3, [r4, #16]
 8004cec:	2301      	movs	r3, #1
 8004cee:	6163      	str	r3, [r4, #20]
 8004cf0:	b002      	add	sp, #8
 8004cf2:	bd70      	pop	{r4, r5, r6, pc}
 8004cf4:	ab01      	add	r3, sp, #4
 8004cf6:	466a      	mov	r2, sp
 8004cf8:	f7ff ffc8 	bl	8004c8c <__swhatbuf_r>
 8004cfc:	9900      	ldr	r1, [sp, #0]
 8004cfe:	4605      	mov	r5, r0
 8004d00:	4630      	mov	r0, r6
 8004d02:	f000 f895 	bl	8004e30 <_malloc_r>
 8004d06:	b948      	cbnz	r0, 8004d1c <__smakebuf_r+0x44>
 8004d08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d0c:	059a      	lsls	r2, r3, #22
 8004d0e:	d4ef      	bmi.n	8004cf0 <__smakebuf_r+0x18>
 8004d10:	f023 0303 	bic.w	r3, r3, #3
 8004d14:	f043 0302 	orr.w	r3, r3, #2
 8004d18:	81a3      	strh	r3, [r4, #12]
 8004d1a:	e7e3      	b.n	8004ce4 <__smakebuf_r+0xc>
 8004d1c:	4b0d      	ldr	r3, [pc, #52]	; (8004d54 <__smakebuf_r+0x7c>)
 8004d1e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004d20:	89a3      	ldrh	r3, [r4, #12]
 8004d22:	6020      	str	r0, [r4, #0]
 8004d24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d28:	81a3      	strh	r3, [r4, #12]
 8004d2a:	9b00      	ldr	r3, [sp, #0]
 8004d2c:	6163      	str	r3, [r4, #20]
 8004d2e:	9b01      	ldr	r3, [sp, #4]
 8004d30:	6120      	str	r0, [r4, #16]
 8004d32:	b15b      	cbz	r3, 8004d4c <__smakebuf_r+0x74>
 8004d34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d38:	4630      	mov	r0, r6
 8004d3a:	f000 fc63 	bl	8005604 <_isatty_r>
 8004d3e:	b128      	cbz	r0, 8004d4c <__smakebuf_r+0x74>
 8004d40:	89a3      	ldrh	r3, [r4, #12]
 8004d42:	f023 0303 	bic.w	r3, r3, #3
 8004d46:	f043 0301 	orr.w	r3, r3, #1
 8004d4a:	81a3      	strh	r3, [r4, #12]
 8004d4c:	89a0      	ldrh	r0, [r4, #12]
 8004d4e:	4305      	orrs	r5, r0
 8004d50:	81a5      	strh	r5, [r4, #12]
 8004d52:	e7cd      	b.n	8004cf0 <__smakebuf_r+0x18>
 8004d54:	08004ae5 	.word	0x08004ae5

08004d58 <_free_r>:
 8004d58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d5a:	2900      	cmp	r1, #0
 8004d5c:	d044      	beq.n	8004de8 <_free_r+0x90>
 8004d5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d62:	9001      	str	r0, [sp, #4]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f1a1 0404 	sub.w	r4, r1, #4
 8004d6a:	bfb8      	it	lt
 8004d6c:	18e4      	addlt	r4, r4, r3
 8004d6e:	f000 fc6b 	bl	8005648 <__malloc_lock>
 8004d72:	4a1e      	ldr	r2, [pc, #120]	; (8004dec <_free_r+0x94>)
 8004d74:	9801      	ldr	r0, [sp, #4]
 8004d76:	6813      	ldr	r3, [r2, #0]
 8004d78:	b933      	cbnz	r3, 8004d88 <_free_r+0x30>
 8004d7a:	6063      	str	r3, [r4, #4]
 8004d7c:	6014      	str	r4, [r2, #0]
 8004d7e:	b003      	add	sp, #12
 8004d80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d84:	f000 bc66 	b.w	8005654 <__malloc_unlock>
 8004d88:	42a3      	cmp	r3, r4
 8004d8a:	d908      	bls.n	8004d9e <_free_r+0x46>
 8004d8c:	6825      	ldr	r5, [r4, #0]
 8004d8e:	1961      	adds	r1, r4, r5
 8004d90:	428b      	cmp	r3, r1
 8004d92:	bf01      	itttt	eq
 8004d94:	6819      	ldreq	r1, [r3, #0]
 8004d96:	685b      	ldreq	r3, [r3, #4]
 8004d98:	1949      	addeq	r1, r1, r5
 8004d9a:	6021      	streq	r1, [r4, #0]
 8004d9c:	e7ed      	b.n	8004d7a <_free_r+0x22>
 8004d9e:	461a      	mov	r2, r3
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	b10b      	cbz	r3, 8004da8 <_free_r+0x50>
 8004da4:	42a3      	cmp	r3, r4
 8004da6:	d9fa      	bls.n	8004d9e <_free_r+0x46>
 8004da8:	6811      	ldr	r1, [r2, #0]
 8004daa:	1855      	adds	r5, r2, r1
 8004dac:	42a5      	cmp	r5, r4
 8004dae:	d10b      	bne.n	8004dc8 <_free_r+0x70>
 8004db0:	6824      	ldr	r4, [r4, #0]
 8004db2:	4421      	add	r1, r4
 8004db4:	1854      	adds	r4, r2, r1
 8004db6:	42a3      	cmp	r3, r4
 8004db8:	6011      	str	r1, [r2, #0]
 8004dba:	d1e0      	bne.n	8004d7e <_free_r+0x26>
 8004dbc:	681c      	ldr	r4, [r3, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	6053      	str	r3, [r2, #4]
 8004dc2:	4421      	add	r1, r4
 8004dc4:	6011      	str	r1, [r2, #0]
 8004dc6:	e7da      	b.n	8004d7e <_free_r+0x26>
 8004dc8:	d902      	bls.n	8004dd0 <_free_r+0x78>
 8004dca:	230c      	movs	r3, #12
 8004dcc:	6003      	str	r3, [r0, #0]
 8004dce:	e7d6      	b.n	8004d7e <_free_r+0x26>
 8004dd0:	6825      	ldr	r5, [r4, #0]
 8004dd2:	1961      	adds	r1, r4, r5
 8004dd4:	428b      	cmp	r3, r1
 8004dd6:	bf04      	itt	eq
 8004dd8:	6819      	ldreq	r1, [r3, #0]
 8004dda:	685b      	ldreq	r3, [r3, #4]
 8004ddc:	6063      	str	r3, [r4, #4]
 8004dde:	bf04      	itt	eq
 8004de0:	1949      	addeq	r1, r1, r5
 8004de2:	6021      	streq	r1, [r4, #0]
 8004de4:	6054      	str	r4, [r2, #4]
 8004de6:	e7ca      	b.n	8004d7e <_free_r+0x26>
 8004de8:	b003      	add	sp, #12
 8004dea:	bd30      	pop	{r4, r5, pc}
 8004dec:	20000198 	.word	0x20000198

08004df0 <sbrk_aligned>:
 8004df0:	b570      	push	{r4, r5, r6, lr}
 8004df2:	4e0e      	ldr	r6, [pc, #56]	; (8004e2c <sbrk_aligned+0x3c>)
 8004df4:	460c      	mov	r4, r1
 8004df6:	6831      	ldr	r1, [r6, #0]
 8004df8:	4605      	mov	r5, r0
 8004dfa:	b911      	cbnz	r1, 8004e02 <sbrk_aligned+0x12>
 8004dfc:	f000 fb7a 	bl	80054f4 <_sbrk_r>
 8004e00:	6030      	str	r0, [r6, #0]
 8004e02:	4621      	mov	r1, r4
 8004e04:	4628      	mov	r0, r5
 8004e06:	f000 fb75 	bl	80054f4 <_sbrk_r>
 8004e0a:	1c43      	adds	r3, r0, #1
 8004e0c:	d00a      	beq.n	8004e24 <sbrk_aligned+0x34>
 8004e0e:	1cc4      	adds	r4, r0, #3
 8004e10:	f024 0403 	bic.w	r4, r4, #3
 8004e14:	42a0      	cmp	r0, r4
 8004e16:	d007      	beq.n	8004e28 <sbrk_aligned+0x38>
 8004e18:	1a21      	subs	r1, r4, r0
 8004e1a:	4628      	mov	r0, r5
 8004e1c:	f000 fb6a 	bl	80054f4 <_sbrk_r>
 8004e20:	3001      	adds	r0, #1
 8004e22:	d101      	bne.n	8004e28 <sbrk_aligned+0x38>
 8004e24:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004e28:	4620      	mov	r0, r4
 8004e2a:	bd70      	pop	{r4, r5, r6, pc}
 8004e2c:	2000019c 	.word	0x2000019c

08004e30 <_malloc_r>:
 8004e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e34:	1ccd      	adds	r5, r1, #3
 8004e36:	f025 0503 	bic.w	r5, r5, #3
 8004e3a:	3508      	adds	r5, #8
 8004e3c:	2d0c      	cmp	r5, #12
 8004e3e:	bf38      	it	cc
 8004e40:	250c      	movcc	r5, #12
 8004e42:	2d00      	cmp	r5, #0
 8004e44:	4607      	mov	r7, r0
 8004e46:	db01      	blt.n	8004e4c <_malloc_r+0x1c>
 8004e48:	42a9      	cmp	r1, r5
 8004e4a:	d905      	bls.n	8004e58 <_malloc_r+0x28>
 8004e4c:	230c      	movs	r3, #12
 8004e4e:	603b      	str	r3, [r7, #0]
 8004e50:	2600      	movs	r6, #0
 8004e52:	4630      	mov	r0, r6
 8004e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e58:	4e2e      	ldr	r6, [pc, #184]	; (8004f14 <_malloc_r+0xe4>)
 8004e5a:	f000 fbf5 	bl	8005648 <__malloc_lock>
 8004e5e:	6833      	ldr	r3, [r6, #0]
 8004e60:	461c      	mov	r4, r3
 8004e62:	bb34      	cbnz	r4, 8004eb2 <_malloc_r+0x82>
 8004e64:	4629      	mov	r1, r5
 8004e66:	4638      	mov	r0, r7
 8004e68:	f7ff ffc2 	bl	8004df0 <sbrk_aligned>
 8004e6c:	1c43      	adds	r3, r0, #1
 8004e6e:	4604      	mov	r4, r0
 8004e70:	d14d      	bne.n	8004f0e <_malloc_r+0xde>
 8004e72:	6834      	ldr	r4, [r6, #0]
 8004e74:	4626      	mov	r6, r4
 8004e76:	2e00      	cmp	r6, #0
 8004e78:	d140      	bne.n	8004efc <_malloc_r+0xcc>
 8004e7a:	6823      	ldr	r3, [r4, #0]
 8004e7c:	4631      	mov	r1, r6
 8004e7e:	4638      	mov	r0, r7
 8004e80:	eb04 0803 	add.w	r8, r4, r3
 8004e84:	f000 fb36 	bl	80054f4 <_sbrk_r>
 8004e88:	4580      	cmp	r8, r0
 8004e8a:	d13a      	bne.n	8004f02 <_malloc_r+0xd2>
 8004e8c:	6821      	ldr	r1, [r4, #0]
 8004e8e:	3503      	adds	r5, #3
 8004e90:	1a6d      	subs	r5, r5, r1
 8004e92:	f025 0503 	bic.w	r5, r5, #3
 8004e96:	3508      	adds	r5, #8
 8004e98:	2d0c      	cmp	r5, #12
 8004e9a:	bf38      	it	cc
 8004e9c:	250c      	movcc	r5, #12
 8004e9e:	4629      	mov	r1, r5
 8004ea0:	4638      	mov	r0, r7
 8004ea2:	f7ff ffa5 	bl	8004df0 <sbrk_aligned>
 8004ea6:	3001      	adds	r0, #1
 8004ea8:	d02b      	beq.n	8004f02 <_malloc_r+0xd2>
 8004eaa:	6823      	ldr	r3, [r4, #0]
 8004eac:	442b      	add	r3, r5
 8004eae:	6023      	str	r3, [r4, #0]
 8004eb0:	e00e      	b.n	8004ed0 <_malloc_r+0xa0>
 8004eb2:	6822      	ldr	r2, [r4, #0]
 8004eb4:	1b52      	subs	r2, r2, r5
 8004eb6:	d41e      	bmi.n	8004ef6 <_malloc_r+0xc6>
 8004eb8:	2a0b      	cmp	r2, #11
 8004eba:	d916      	bls.n	8004eea <_malloc_r+0xba>
 8004ebc:	1961      	adds	r1, r4, r5
 8004ebe:	42a3      	cmp	r3, r4
 8004ec0:	6025      	str	r5, [r4, #0]
 8004ec2:	bf18      	it	ne
 8004ec4:	6059      	strne	r1, [r3, #4]
 8004ec6:	6863      	ldr	r3, [r4, #4]
 8004ec8:	bf08      	it	eq
 8004eca:	6031      	streq	r1, [r6, #0]
 8004ecc:	5162      	str	r2, [r4, r5]
 8004ece:	604b      	str	r3, [r1, #4]
 8004ed0:	4638      	mov	r0, r7
 8004ed2:	f104 060b 	add.w	r6, r4, #11
 8004ed6:	f000 fbbd 	bl	8005654 <__malloc_unlock>
 8004eda:	f026 0607 	bic.w	r6, r6, #7
 8004ede:	1d23      	adds	r3, r4, #4
 8004ee0:	1af2      	subs	r2, r6, r3
 8004ee2:	d0b6      	beq.n	8004e52 <_malloc_r+0x22>
 8004ee4:	1b9b      	subs	r3, r3, r6
 8004ee6:	50a3      	str	r3, [r4, r2]
 8004ee8:	e7b3      	b.n	8004e52 <_malloc_r+0x22>
 8004eea:	6862      	ldr	r2, [r4, #4]
 8004eec:	42a3      	cmp	r3, r4
 8004eee:	bf0c      	ite	eq
 8004ef0:	6032      	streq	r2, [r6, #0]
 8004ef2:	605a      	strne	r2, [r3, #4]
 8004ef4:	e7ec      	b.n	8004ed0 <_malloc_r+0xa0>
 8004ef6:	4623      	mov	r3, r4
 8004ef8:	6864      	ldr	r4, [r4, #4]
 8004efa:	e7b2      	b.n	8004e62 <_malloc_r+0x32>
 8004efc:	4634      	mov	r4, r6
 8004efe:	6876      	ldr	r6, [r6, #4]
 8004f00:	e7b9      	b.n	8004e76 <_malloc_r+0x46>
 8004f02:	230c      	movs	r3, #12
 8004f04:	603b      	str	r3, [r7, #0]
 8004f06:	4638      	mov	r0, r7
 8004f08:	f000 fba4 	bl	8005654 <__malloc_unlock>
 8004f0c:	e7a1      	b.n	8004e52 <_malloc_r+0x22>
 8004f0e:	6025      	str	r5, [r4, #0]
 8004f10:	e7de      	b.n	8004ed0 <_malloc_r+0xa0>
 8004f12:	bf00      	nop
 8004f14:	20000198 	.word	0x20000198

08004f18 <__sfputc_r>:
 8004f18:	6893      	ldr	r3, [r2, #8]
 8004f1a:	3b01      	subs	r3, #1
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	b410      	push	{r4}
 8004f20:	6093      	str	r3, [r2, #8]
 8004f22:	da08      	bge.n	8004f36 <__sfputc_r+0x1e>
 8004f24:	6994      	ldr	r4, [r2, #24]
 8004f26:	42a3      	cmp	r3, r4
 8004f28:	db01      	blt.n	8004f2e <__sfputc_r+0x16>
 8004f2a:	290a      	cmp	r1, #10
 8004f2c:	d103      	bne.n	8004f36 <__sfputc_r+0x1e>
 8004f2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f32:	f7ff bc31 	b.w	8004798 <__swbuf_r>
 8004f36:	6813      	ldr	r3, [r2, #0]
 8004f38:	1c58      	adds	r0, r3, #1
 8004f3a:	6010      	str	r0, [r2, #0]
 8004f3c:	7019      	strb	r1, [r3, #0]
 8004f3e:	4608      	mov	r0, r1
 8004f40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f44:	4770      	bx	lr

08004f46 <__sfputs_r>:
 8004f46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f48:	4606      	mov	r6, r0
 8004f4a:	460f      	mov	r7, r1
 8004f4c:	4614      	mov	r4, r2
 8004f4e:	18d5      	adds	r5, r2, r3
 8004f50:	42ac      	cmp	r4, r5
 8004f52:	d101      	bne.n	8004f58 <__sfputs_r+0x12>
 8004f54:	2000      	movs	r0, #0
 8004f56:	e007      	b.n	8004f68 <__sfputs_r+0x22>
 8004f58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f5c:	463a      	mov	r2, r7
 8004f5e:	4630      	mov	r0, r6
 8004f60:	f7ff ffda 	bl	8004f18 <__sfputc_r>
 8004f64:	1c43      	adds	r3, r0, #1
 8004f66:	d1f3      	bne.n	8004f50 <__sfputs_r+0xa>
 8004f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004f6c <_vfiprintf_r>:
 8004f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f70:	460d      	mov	r5, r1
 8004f72:	b09d      	sub	sp, #116	; 0x74
 8004f74:	4614      	mov	r4, r2
 8004f76:	4698      	mov	r8, r3
 8004f78:	4606      	mov	r6, r0
 8004f7a:	b118      	cbz	r0, 8004f84 <_vfiprintf_r+0x18>
 8004f7c:	6983      	ldr	r3, [r0, #24]
 8004f7e:	b90b      	cbnz	r3, 8004f84 <_vfiprintf_r+0x18>
 8004f80:	f7ff fde4 	bl	8004b4c <__sinit>
 8004f84:	4b89      	ldr	r3, [pc, #548]	; (80051ac <_vfiprintf_r+0x240>)
 8004f86:	429d      	cmp	r5, r3
 8004f88:	d11b      	bne.n	8004fc2 <_vfiprintf_r+0x56>
 8004f8a:	6875      	ldr	r5, [r6, #4]
 8004f8c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f8e:	07d9      	lsls	r1, r3, #31
 8004f90:	d405      	bmi.n	8004f9e <_vfiprintf_r+0x32>
 8004f92:	89ab      	ldrh	r3, [r5, #12]
 8004f94:	059a      	lsls	r2, r3, #22
 8004f96:	d402      	bmi.n	8004f9e <_vfiprintf_r+0x32>
 8004f98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004f9a:	f7ff fe75 	bl	8004c88 <__retarget_lock_acquire_recursive>
 8004f9e:	89ab      	ldrh	r3, [r5, #12]
 8004fa0:	071b      	lsls	r3, r3, #28
 8004fa2:	d501      	bpl.n	8004fa8 <_vfiprintf_r+0x3c>
 8004fa4:	692b      	ldr	r3, [r5, #16]
 8004fa6:	b9eb      	cbnz	r3, 8004fe4 <_vfiprintf_r+0x78>
 8004fa8:	4629      	mov	r1, r5
 8004faa:	4630      	mov	r0, r6
 8004fac:	f7ff fc46 	bl	800483c <__swsetup_r>
 8004fb0:	b1c0      	cbz	r0, 8004fe4 <_vfiprintf_r+0x78>
 8004fb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004fb4:	07dc      	lsls	r4, r3, #31
 8004fb6:	d50e      	bpl.n	8004fd6 <_vfiprintf_r+0x6a>
 8004fb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004fbc:	b01d      	add	sp, #116	; 0x74
 8004fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fc2:	4b7b      	ldr	r3, [pc, #492]	; (80051b0 <_vfiprintf_r+0x244>)
 8004fc4:	429d      	cmp	r5, r3
 8004fc6:	d101      	bne.n	8004fcc <_vfiprintf_r+0x60>
 8004fc8:	68b5      	ldr	r5, [r6, #8]
 8004fca:	e7df      	b.n	8004f8c <_vfiprintf_r+0x20>
 8004fcc:	4b79      	ldr	r3, [pc, #484]	; (80051b4 <_vfiprintf_r+0x248>)
 8004fce:	429d      	cmp	r5, r3
 8004fd0:	bf08      	it	eq
 8004fd2:	68f5      	ldreq	r5, [r6, #12]
 8004fd4:	e7da      	b.n	8004f8c <_vfiprintf_r+0x20>
 8004fd6:	89ab      	ldrh	r3, [r5, #12]
 8004fd8:	0598      	lsls	r0, r3, #22
 8004fda:	d4ed      	bmi.n	8004fb8 <_vfiprintf_r+0x4c>
 8004fdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004fde:	f7ff fe54 	bl	8004c8a <__retarget_lock_release_recursive>
 8004fe2:	e7e9      	b.n	8004fb8 <_vfiprintf_r+0x4c>
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	9309      	str	r3, [sp, #36]	; 0x24
 8004fe8:	2320      	movs	r3, #32
 8004fea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004fee:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ff2:	2330      	movs	r3, #48	; 0x30
 8004ff4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80051b8 <_vfiprintf_r+0x24c>
 8004ff8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ffc:	f04f 0901 	mov.w	r9, #1
 8005000:	4623      	mov	r3, r4
 8005002:	469a      	mov	sl, r3
 8005004:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005008:	b10a      	cbz	r2, 800500e <_vfiprintf_r+0xa2>
 800500a:	2a25      	cmp	r2, #37	; 0x25
 800500c:	d1f9      	bne.n	8005002 <_vfiprintf_r+0x96>
 800500e:	ebba 0b04 	subs.w	fp, sl, r4
 8005012:	d00b      	beq.n	800502c <_vfiprintf_r+0xc0>
 8005014:	465b      	mov	r3, fp
 8005016:	4622      	mov	r2, r4
 8005018:	4629      	mov	r1, r5
 800501a:	4630      	mov	r0, r6
 800501c:	f7ff ff93 	bl	8004f46 <__sfputs_r>
 8005020:	3001      	adds	r0, #1
 8005022:	f000 80aa 	beq.w	800517a <_vfiprintf_r+0x20e>
 8005026:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005028:	445a      	add	r2, fp
 800502a:	9209      	str	r2, [sp, #36]	; 0x24
 800502c:	f89a 3000 	ldrb.w	r3, [sl]
 8005030:	2b00      	cmp	r3, #0
 8005032:	f000 80a2 	beq.w	800517a <_vfiprintf_r+0x20e>
 8005036:	2300      	movs	r3, #0
 8005038:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800503c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005040:	f10a 0a01 	add.w	sl, sl, #1
 8005044:	9304      	str	r3, [sp, #16]
 8005046:	9307      	str	r3, [sp, #28]
 8005048:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800504c:	931a      	str	r3, [sp, #104]	; 0x68
 800504e:	4654      	mov	r4, sl
 8005050:	2205      	movs	r2, #5
 8005052:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005056:	4858      	ldr	r0, [pc, #352]	; (80051b8 <_vfiprintf_r+0x24c>)
 8005058:	f7fb f8ca 	bl	80001f0 <memchr>
 800505c:	9a04      	ldr	r2, [sp, #16]
 800505e:	b9d8      	cbnz	r0, 8005098 <_vfiprintf_r+0x12c>
 8005060:	06d1      	lsls	r1, r2, #27
 8005062:	bf44      	itt	mi
 8005064:	2320      	movmi	r3, #32
 8005066:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800506a:	0713      	lsls	r3, r2, #28
 800506c:	bf44      	itt	mi
 800506e:	232b      	movmi	r3, #43	; 0x2b
 8005070:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005074:	f89a 3000 	ldrb.w	r3, [sl]
 8005078:	2b2a      	cmp	r3, #42	; 0x2a
 800507a:	d015      	beq.n	80050a8 <_vfiprintf_r+0x13c>
 800507c:	9a07      	ldr	r2, [sp, #28]
 800507e:	4654      	mov	r4, sl
 8005080:	2000      	movs	r0, #0
 8005082:	f04f 0c0a 	mov.w	ip, #10
 8005086:	4621      	mov	r1, r4
 8005088:	f811 3b01 	ldrb.w	r3, [r1], #1
 800508c:	3b30      	subs	r3, #48	; 0x30
 800508e:	2b09      	cmp	r3, #9
 8005090:	d94e      	bls.n	8005130 <_vfiprintf_r+0x1c4>
 8005092:	b1b0      	cbz	r0, 80050c2 <_vfiprintf_r+0x156>
 8005094:	9207      	str	r2, [sp, #28]
 8005096:	e014      	b.n	80050c2 <_vfiprintf_r+0x156>
 8005098:	eba0 0308 	sub.w	r3, r0, r8
 800509c:	fa09 f303 	lsl.w	r3, r9, r3
 80050a0:	4313      	orrs	r3, r2
 80050a2:	9304      	str	r3, [sp, #16]
 80050a4:	46a2      	mov	sl, r4
 80050a6:	e7d2      	b.n	800504e <_vfiprintf_r+0xe2>
 80050a8:	9b03      	ldr	r3, [sp, #12]
 80050aa:	1d19      	adds	r1, r3, #4
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	9103      	str	r1, [sp, #12]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	bfbb      	ittet	lt
 80050b4:	425b      	neglt	r3, r3
 80050b6:	f042 0202 	orrlt.w	r2, r2, #2
 80050ba:	9307      	strge	r3, [sp, #28]
 80050bc:	9307      	strlt	r3, [sp, #28]
 80050be:	bfb8      	it	lt
 80050c0:	9204      	strlt	r2, [sp, #16]
 80050c2:	7823      	ldrb	r3, [r4, #0]
 80050c4:	2b2e      	cmp	r3, #46	; 0x2e
 80050c6:	d10c      	bne.n	80050e2 <_vfiprintf_r+0x176>
 80050c8:	7863      	ldrb	r3, [r4, #1]
 80050ca:	2b2a      	cmp	r3, #42	; 0x2a
 80050cc:	d135      	bne.n	800513a <_vfiprintf_r+0x1ce>
 80050ce:	9b03      	ldr	r3, [sp, #12]
 80050d0:	1d1a      	adds	r2, r3, #4
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	9203      	str	r2, [sp, #12]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	bfb8      	it	lt
 80050da:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80050de:	3402      	adds	r4, #2
 80050e0:	9305      	str	r3, [sp, #20]
 80050e2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80051c8 <_vfiprintf_r+0x25c>
 80050e6:	7821      	ldrb	r1, [r4, #0]
 80050e8:	2203      	movs	r2, #3
 80050ea:	4650      	mov	r0, sl
 80050ec:	f7fb f880 	bl	80001f0 <memchr>
 80050f0:	b140      	cbz	r0, 8005104 <_vfiprintf_r+0x198>
 80050f2:	2340      	movs	r3, #64	; 0x40
 80050f4:	eba0 000a 	sub.w	r0, r0, sl
 80050f8:	fa03 f000 	lsl.w	r0, r3, r0
 80050fc:	9b04      	ldr	r3, [sp, #16]
 80050fe:	4303      	orrs	r3, r0
 8005100:	3401      	adds	r4, #1
 8005102:	9304      	str	r3, [sp, #16]
 8005104:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005108:	482c      	ldr	r0, [pc, #176]	; (80051bc <_vfiprintf_r+0x250>)
 800510a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800510e:	2206      	movs	r2, #6
 8005110:	f7fb f86e 	bl	80001f0 <memchr>
 8005114:	2800      	cmp	r0, #0
 8005116:	d03f      	beq.n	8005198 <_vfiprintf_r+0x22c>
 8005118:	4b29      	ldr	r3, [pc, #164]	; (80051c0 <_vfiprintf_r+0x254>)
 800511a:	bb1b      	cbnz	r3, 8005164 <_vfiprintf_r+0x1f8>
 800511c:	9b03      	ldr	r3, [sp, #12]
 800511e:	3307      	adds	r3, #7
 8005120:	f023 0307 	bic.w	r3, r3, #7
 8005124:	3308      	adds	r3, #8
 8005126:	9303      	str	r3, [sp, #12]
 8005128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800512a:	443b      	add	r3, r7
 800512c:	9309      	str	r3, [sp, #36]	; 0x24
 800512e:	e767      	b.n	8005000 <_vfiprintf_r+0x94>
 8005130:	fb0c 3202 	mla	r2, ip, r2, r3
 8005134:	460c      	mov	r4, r1
 8005136:	2001      	movs	r0, #1
 8005138:	e7a5      	b.n	8005086 <_vfiprintf_r+0x11a>
 800513a:	2300      	movs	r3, #0
 800513c:	3401      	adds	r4, #1
 800513e:	9305      	str	r3, [sp, #20]
 8005140:	4619      	mov	r1, r3
 8005142:	f04f 0c0a 	mov.w	ip, #10
 8005146:	4620      	mov	r0, r4
 8005148:	f810 2b01 	ldrb.w	r2, [r0], #1
 800514c:	3a30      	subs	r2, #48	; 0x30
 800514e:	2a09      	cmp	r2, #9
 8005150:	d903      	bls.n	800515a <_vfiprintf_r+0x1ee>
 8005152:	2b00      	cmp	r3, #0
 8005154:	d0c5      	beq.n	80050e2 <_vfiprintf_r+0x176>
 8005156:	9105      	str	r1, [sp, #20]
 8005158:	e7c3      	b.n	80050e2 <_vfiprintf_r+0x176>
 800515a:	fb0c 2101 	mla	r1, ip, r1, r2
 800515e:	4604      	mov	r4, r0
 8005160:	2301      	movs	r3, #1
 8005162:	e7f0      	b.n	8005146 <_vfiprintf_r+0x1da>
 8005164:	ab03      	add	r3, sp, #12
 8005166:	9300      	str	r3, [sp, #0]
 8005168:	462a      	mov	r2, r5
 800516a:	4b16      	ldr	r3, [pc, #88]	; (80051c4 <_vfiprintf_r+0x258>)
 800516c:	a904      	add	r1, sp, #16
 800516e:	4630      	mov	r0, r6
 8005170:	f3af 8000 	nop.w
 8005174:	4607      	mov	r7, r0
 8005176:	1c78      	adds	r0, r7, #1
 8005178:	d1d6      	bne.n	8005128 <_vfiprintf_r+0x1bc>
 800517a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800517c:	07d9      	lsls	r1, r3, #31
 800517e:	d405      	bmi.n	800518c <_vfiprintf_r+0x220>
 8005180:	89ab      	ldrh	r3, [r5, #12]
 8005182:	059a      	lsls	r2, r3, #22
 8005184:	d402      	bmi.n	800518c <_vfiprintf_r+0x220>
 8005186:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005188:	f7ff fd7f 	bl	8004c8a <__retarget_lock_release_recursive>
 800518c:	89ab      	ldrh	r3, [r5, #12]
 800518e:	065b      	lsls	r3, r3, #25
 8005190:	f53f af12 	bmi.w	8004fb8 <_vfiprintf_r+0x4c>
 8005194:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005196:	e711      	b.n	8004fbc <_vfiprintf_r+0x50>
 8005198:	ab03      	add	r3, sp, #12
 800519a:	9300      	str	r3, [sp, #0]
 800519c:	462a      	mov	r2, r5
 800519e:	4b09      	ldr	r3, [pc, #36]	; (80051c4 <_vfiprintf_r+0x258>)
 80051a0:	a904      	add	r1, sp, #16
 80051a2:	4630      	mov	r0, r6
 80051a4:	f000 f880 	bl	80052a8 <_printf_i>
 80051a8:	e7e4      	b.n	8005174 <_vfiprintf_r+0x208>
 80051aa:	bf00      	nop
 80051ac:	0800574c 	.word	0x0800574c
 80051b0:	0800576c 	.word	0x0800576c
 80051b4:	0800572c 	.word	0x0800572c
 80051b8:	0800578c 	.word	0x0800578c
 80051bc:	08005796 	.word	0x08005796
 80051c0:	00000000 	.word	0x00000000
 80051c4:	08004f47 	.word	0x08004f47
 80051c8:	08005792 	.word	0x08005792

080051cc <_printf_common>:
 80051cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051d0:	4616      	mov	r6, r2
 80051d2:	4699      	mov	r9, r3
 80051d4:	688a      	ldr	r2, [r1, #8]
 80051d6:	690b      	ldr	r3, [r1, #16]
 80051d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80051dc:	4293      	cmp	r3, r2
 80051de:	bfb8      	it	lt
 80051e0:	4613      	movlt	r3, r2
 80051e2:	6033      	str	r3, [r6, #0]
 80051e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80051e8:	4607      	mov	r7, r0
 80051ea:	460c      	mov	r4, r1
 80051ec:	b10a      	cbz	r2, 80051f2 <_printf_common+0x26>
 80051ee:	3301      	adds	r3, #1
 80051f0:	6033      	str	r3, [r6, #0]
 80051f2:	6823      	ldr	r3, [r4, #0]
 80051f4:	0699      	lsls	r1, r3, #26
 80051f6:	bf42      	ittt	mi
 80051f8:	6833      	ldrmi	r3, [r6, #0]
 80051fa:	3302      	addmi	r3, #2
 80051fc:	6033      	strmi	r3, [r6, #0]
 80051fe:	6825      	ldr	r5, [r4, #0]
 8005200:	f015 0506 	ands.w	r5, r5, #6
 8005204:	d106      	bne.n	8005214 <_printf_common+0x48>
 8005206:	f104 0a19 	add.w	sl, r4, #25
 800520a:	68e3      	ldr	r3, [r4, #12]
 800520c:	6832      	ldr	r2, [r6, #0]
 800520e:	1a9b      	subs	r3, r3, r2
 8005210:	42ab      	cmp	r3, r5
 8005212:	dc26      	bgt.n	8005262 <_printf_common+0x96>
 8005214:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005218:	1e13      	subs	r3, r2, #0
 800521a:	6822      	ldr	r2, [r4, #0]
 800521c:	bf18      	it	ne
 800521e:	2301      	movne	r3, #1
 8005220:	0692      	lsls	r2, r2, #26
 8005222:	d42b      	bmi.n	800527c <_printf_common+0xb0>
 8005224:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005228:	4649      	mov	r1, r9
 800522a:	4638      	mov	r0, r7
 800522c:	47c0      	blx	r8
 800522e:	3001      	adds	r0, #1
 8005230:	d01e      	beq.n	8005270 <_printf_common+0xa4>
 8005232:	6823      	ldr	r3, [r4, #0]
 8005234:	68e5      	ldr	r5, [r4, #12]
 8005236:	6832      	ldr	r2, [r6, #0]
 8005238:	f003 0306 	and.w	r3, r3, #6
 800523c:	2b04      	cmp	r3, #4
 800523e:	bf08      	it	eq
 8005240:	1aad      	subeq	r5, r5, r2
 8005242:	68a3      	ldr	r3, [r4, #8]
 8005244:	6922      	ldr	r2, [r4, #16]
 8005246:	bf0c      	ite	eq
 8005248:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800524c:	2500      	movne	r5, #0
 800524e:	4293      	cmp	r3, r2
 8005250:	bfc4      	itt	gt
 8005252:	1a9b      	subgt	r3, r3, r2
 8005254:	18ed      	addgt	r5, r5, r3
 8005256:	2600      	movs	r6, #0
 8005258:	341a      	adds	r4, #26
 800525a:	42b5      	cmp	r5, r6
 800525c:	d11a      	bne.n	8005294 <_printf_common+0xc8>
 800525e:	2000      	movs	r0, #0
 8005260:	e008      	b.n	8005274 <_printf_common+0xa8>
 8005262:	2301      	movs	r3, #1
 8005264:	4652      	mov	r2, sl
 8005266:	4649      	mov	r1, r9
 8005268:	4638      	mov	r0, r7
 800526a:	47c0      	blx	r8
 800526c:	3001      	adds	r0, #1
 800526e:	d103      	bne.n	8005278 <_printf_common+0xac>
 8005270:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005278:	3501      	adds	r5, #1
 800527a:	e7c6      	b.n	800520a <_printf_common+0x3e>
 800527c:	18e1      	adds	r1, r4, r3
 800527e:	1c5a      	adds	r2, r3, #1
 8005280:	2030      	movs	r0, #48	; 0x30
 8005282:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005286:	4422      	add	r2, r4
 8005288:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800528c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005290:	3302      	adds	r3, #2
 8005292:	e7c7      	b.n	8005224 <_printf_common+0x58>
 8005294:	2301      	movs	r3, #1
 8005296:	4622      	mov	r2, r4
 8005298:	4649      	mov	r1, r9
 800529a:	4638      	mov	r0, r7
 800529c:	47c0      	blx	r8
 800529e:	3001      	adds	r0, #1
 80052a0:	d0e6      	beq.n	8005270 <_printf_common+0xa4>
 80052a2:	3601      	adds	r6, #1
 80052a4:	e7d9      	b.n	800525a <_printf_common+0x8e>
	...

080052a8 <_printf_i>:
 80052a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052ac:	7e0f      	ldrb	r7, [r1, #24]
 80052ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80052b0:	2f78      	cmp	r7, #120	; 0x78
 80052b2:	4691      	mov	r9, r2
 80052b4:	4680      	mov	r8, r0
 80052b6:	460c      	mov	r4, r1
 80052b8:	469a      	mov	sl, r3
 80052ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80052be:	d807      	bhi.n	80052d0 <_printf_i+0x28>
 80052c0:	2f62      	cmp	r7, #98	; 0x62
 80052c2:	d80a      	bhi.n	80052da <_printf_i+0x32>
 80052c4:	2f00      	cmp	r7, #0
 80052c6:	f000 80d8 	beq.w	800547a <_printf_i+0x1d2>
 80052ca:	2f58      	cmp	r7, #88	; 0x58
 80052cc:	f000 80a3 	beq.w	8005416 <_printf_i+0x16e>
 80052d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80052d8:	e03a      	b.n	8005350 <_printf_i+0xa8>
 80052da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80052de:	2b15      	cmp	r3, #21
 80052e0:	d8f6      	bhi.n	80052d0 <_printf_i+0x28>
 80052e2:	a101      	add	r1, pc, #4	; (adr r1, 80052e8 <_printf_i+0x40>)
 80052e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80052e8:	08005341 	.word	0x08005341
 80052ec:	08005355 	.word	0x08005355
 80052f0:	080052d1 	.word	0x080052d1
 80052f4:	080052d1 	.word	0x080052d1
 80052f8:	080052d1 	.word	0x080052d1
 80052fc:	080052d1 	.word	0x080052d1
 8005300:	08005355 	.word	0x08005355
 8005304:	080052d1 	.word	0x080052d1
 8005308:	080052d1 	.word	0x080052d1
 800530c:	080052d1 	.word	0x080052d1
 8005310:	080052d1 	.word	0x080052d1
 8005314:	08005461 	.word	0x08005461
 8005318:	08005385 	.word	0x08005385
 800531c:	08005443 	.word	0x08005443
 8005320:	080052d1 	.word	0x080052d1
 8005324:	080052d1 	.word	0x080052d1
 8005328:	08005483 	.word	0x08005483
 800532c:	080052d1 	.word	0x080052d1
 8005330:	08005385 	.word	0x08005385
 8005334:	080052d1 	.word	0x080052d1
 8005338:	080052d1 	.word	0x080052d1
 800533c:	0800544b 	.word	0x0800544b
 8005340:	682b      	ldr	r3, [r5, #0]
 8005342:	1d1a      	adds	r2, r3, #4
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	602a      	str	r2, [r5, #0]
 8005348:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800534c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005350:	2301      	movs	r3, #1
 8005352:	e0a3      	b.n	800549c <_printf_i+0x1f4>
 8005354:	6820      	ldr	r0, [r4, #0]
 8005356:	6829      	ldr	r1, [r5, #0]
 8005358:	0606      	lsls	r6, r0, #24
 800535a:	f101 0304 	add.w	r3, r1, #4
 800535e:	d50a      	bpl.n	8005376 <_printf_i+0xce>
 8005360:	680e      	ldr	r6, [r1, #0]
 8005362:	602b      	str	r3, [r5, #0]
 8005364:	2e00      	cmp	r6, #0
 8005366:	da03      	bge.n	8005370 <_printf_i+0xc8>
 8005368:	232d      	movs	r3, #45	; 0x2d
 800536a:	4276      	negs	r6, r6
 800536c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005370:	485e      	ldr	r0, [pc, #376]	; (80054ec <_printf_i+0x244>)
 8005372:	230a      	movs	r3, #10
 8005374:	e019      	b.n	80053aa <_printf_i+0x102>
 8005376:	680e      	ldr	r6, [r1, #0]
 8005378:	602b      	str	r3, [r5, #0]
 800537a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800537e:	bf18      	it	ne
 8005380:	b236      	sxthne	r6, r6
 8005382:	e7ef      	b.n	8005364 <_printf_i+0xbc>
 8005384:	682b      	ldr	r3, [r5, #0]
 8005386:	6820      	ldr	r0, [r4, #0]
 8005388:	1d19      	adds	r1, r3, #4
 800538a:	6029      	str	r1, [r5, #0]
 800538c:	0601      	lsls	r1, r0, #24
 800538e:	d501      	bpl.n	8005394 <_printf_i+0xec>
 8005390:	681e      	ldr	r6, [r3, #0]
 8005392:	e002      	b.n	800539a <_printf_i+0xf2>
 8005394:	0646      	lsls	r6, r0, #25
 8005396:	d5fb      	bpl.n	8005390 <_printf_i+0xe8>
 8005398:	881e      	ldrh	r6, [r3, #0]
 800539a:	4854      	ldr	r0, [pc, #336]	; (80054ec <_printf_i+0x244>)
 800539c:	2f6f      	cmp	r7, #111	; 0x6f
 800539e:	bf0c      	ite	eq
 80053a0:	2308      	moveq	r3, #8
 80053a2:	230a      	movne	r3, #10
 80053a4:	2100      	movs	r1, #0
 80053a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053aa:	6865      	ldr	r5, [r4, #4]
 80053ac:	60a5      	str	r5, [r4, #8]
 80053ae:	2d00      	cmp	r5, #0
 80053b0:	bfa2      	ittt	ge
 80053b2:	6821      	ldrge	r1, [r4, #0]
 80053b4:	f021 0104 	bicge.w	r1, r1, #4
 80053b8:	6021      	strge	r1, [r4, #0]
 80053ba:	b90e      	cbnz	r6, 80053c0 <_printf_i+0x118>
 80053bc:	2d00      	cmp	r5, #0
 80053be:	d04d      	beq.n	800545c <_printf_i+0x1b4>
 80053c0:	4615      	mov	r5, r2
 80053c2:	fbb6 f1f3 	udiv	r1, r6, r3
 80053c6:	fb03 6711 	mls	r7, r3, r1, r6
 80053ca:	5dc7      	ldrb	r7, [r0, r7]
 80053cc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80053d0:	4637      	mov	r7, r6
 80053d2:	42bb      	cmp	r3, r7
 80053d4:	460e      	mov	r6, r1
 80053d6:	d9f4      	bls.n	80053c2 <_printf_i+0x11a>
 80053d8:	2b08      	cmp	r3, #8
 80053da:	d10b      	bne.n	80053f4 <_printf_i+0x14c>
 80053dc:	6823      	ldr	r3, [r4, #0]
 80053de:	07de      	lsls	r6, r3, #31
 80053e0:	d508      	bpl.n	80053f4 <_printf_i+0x14c>
 80053e2:	6923      	ldr	r3, [r4, #16]
 80053e4:	6861      	ldr	r1, [r4, #4]
 80053e6:	4299      	cmp	r1, r3
 80053e8:	bfde      	ittt	le
 80053ea:	2330      	movle	r3, #48	; 0x30
 80053ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 80053f0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80053f4:	1b52      	subs	r2, r2, r5
 80053f6:	6122      	str	r2, [r4, #16]
 80053f8:	f8cd a000 	str.w	sl, [sp]
 80053fc:	464b      	mov	r3, r9
 80053fe:	aa03      	add	r2, sp, #12
 8005400:	4621      	mov	r1, r4
 8005402:	4640      	mov	r0, r8
 8005404:	f7ff fee2 	bl	80051cc <_printf_common>
 8005408:	3001      	adds	r0, #1
 800540a:	d14c      	bne.n	80054a6 <_printf_i+0x1fe>
 800540c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005410:	b004      	add	sp, #16
 8005412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005416:	4835      	ldr	r0, [pc, #212]	; (80054ec <_printf_i+0x244>)
 8005418:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800541c:	6829      	ldr	r1, [r5, #0]
 800541e:	6823      	ldr	r3, [r4, #0]
 8005420:	f851 6b04 	ldr.w	r6, [r1], #4
 8005424:	6029      	str	r1, [r5, #0]
 8005426:	061d      	lsls	r5, r3, #24
 8005428:	d514      	bpl.n	8005454 <_printf_i+0x1ac>
 800542a:	07df      	lsls	r7, r3, #31
 800542c:	bf44      	itt	mi
 800542e:	f043 0320 	orrmi.w	r3, r3, #32
 8005432:	6023      	strmi	r3, [r4, #0]
 8005434:	b91e      	cbnz	r6, 800543e <_printf_i+0x196>
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	f023 0320 	bic.w	r3, r3, #32
 800543c:	6023      	str	r3, [r4, #0]
 800543e:	2310      	movs	r3, #16
 8005440:	e7b0      	b.n	80053a4 <_printf_i+0xfc>
 8005442:	6823      	ldr	r3, [r4, #0]
 8005444:	f043 0320 	orr.w	r3, r3, #32
 8005448:	6023      	str	r3, [r4, #0]
 800544a:	2378      	movs	r3, #120	; 0x78
 800544c:	4828      	ldr	r0, [pc, #160]	; (80054f0 <_printf_i+0x248>)
 800544e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005452:	e7e3      	b.n	800541c <_printf_i+0x174>
 8005454:	0659      	lsls	r1, r3, #25
 8005456:	bf48      	it	mi
 8005458:	b2b6      	uxthmi	r6, r6
 800545a:	e7e6      	b.n	800542a <_printf_i+0x182>
 800545c:	4615      	mov	r5, r2
 800545e:	e7bb      	b.n	80053d8 <_printf_i+0x130>
 8005460:	682b      	ldr	r3, [r5, #0]
 8005462:	6826      	ldr	r6, [r4, #0]
 8005464:	6961      	ldr	r1, [r4, #20]
 8005466:	1d18      	adds	r0, r3, #4
 8005468:	6028      	str	r0, [r5, #0]
 800546a:	0635      	lsls	r5, r6, #24
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	d501      	bpl.n	8005474 <_printf_i+0x1cc>
 8005470:	6019      	str	r1, [r3, #0]
 8005472:	e002      	b.n	800547a <_printf_i+0x1d2>
 8005474:	0670      	lsls	r0, r6, #25
 8005476:	d5fb      	bpl.n	8005470 <_printf_i+0x1c8>
 8005478:	8019      	strh	r1, [r3, #0]
 800547a:	2300      	movs	r3, #0
 800547c:	6123      	str	r3, [r4, #16]
 800547e:	4615      	mov	r5, r2
 8005480:	e7ba      	b.n	80053f8 <_printf_i+0x150>
 8005482:	682b      	ldr	r3, [r5, #0]
 8005484:	1d1a      	adds	r2, r3, #4
 8005486:	602a      	str	r2, [r5, #0]
 8005488:	681d      	ldr	r5, [r3, #0]
 800548a:	6862      	ldr	r2, [r4, #4]
 800548c:	2100      	movs	r1, #0
 800548e:	4628      	mov	r0, r5
 8005490:	f7fa feae 	bl	80001f0 <memchr>
 8005494:	b108      	cbz	r0, 800549a <_printf_i+0x1f2>
 8005496:	1b40      	subs	r0, r0, r5
 8005498:	6060      	str	r0, [r4, #4]
 800549a:	6863      	ldr	r3, [r4, #4]
 800549c:	6123      	str	r3, [r4, #16]
 800549e:	2300      	movs	r3, #0
 80054a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054a4:	e7a8      	b.n	80053f8 <_printf_i+0x150>
 80054a6:	6923      	ldr	r3, [r4, #16]
 80054a8:	462a      	mov	r2, r5
 80054aa:	4649      	mov	r1, r9
 80054ac:	4640      	mov	r0, r8
 80054ae:	47d0      	blx	sl
 80054b0:	3001      	adds	r0, #1
 80054b2:	d0ab      	beq.n	800540c <_printf_i+0x164>
 80054b4:	6823      	ldr	r3, [r4, #0]
 80054b6:	079b      	lsls	r3, r3, #30
 80054b8:	d413      	bmi.n	80054e2 <_printf_i+0x23a>
 80054ba:	68e0      	ldr	r0, [r4, #12]
 80054bc:	9b03      	ldr	r3, [sp, #12]
 80054be:	4298      	cmp	r0, r3
 80054c0:	bfb8      	it	lt
 80054c2:	4618      	movlt	r0, r3
 80054c4:	e7a4      	b.n	8005410 <_printf_i+0x168>
 80054c6:	2301      	movs	r3, #1
 80054c8:	4632      	mov	r2, r6
 80054ca:	4649      	mov	r1, r9
 80054cc:	4640      	mov	r0, r8
 80054ce:	47d0      	blx	sl
 80054d0:	3001      	adds	r0, #1
 80054d2:	d09b      	beq.n	800540c <_printf_i+0x164>
 80054d4:	3501      	adds	r5, #1
 80054d6:	68e3      	ldr	r3, [r4, #12]
 80054d8:	9903      	ldr	r1, [sp, #12]
 80054da:	1a5b      	subs	r3, r3, r1
 80054dc:	42ab      	cmp	r3, r5
 80054de:	dcf2      	bgt.n	80054c6 <_printf_i+0x21e>
 80054e0:	e7eb      	b.n	80054ba <_printf_i+0x212>
 80054e2:	2500      	movs	r5, #0
 80054e4:	f104 0619 	add.w	r6, r4, #25
 80054e8:	e7f5      	b.n	80054d6 <_printf_i+0x22e>
 80054ea:	bf00      	nop
 80054ec:	0800579d 	.word	0x0800579d
 80054f0:	080057ae 	.word	0x080057ae

080054f4 <_sbrk_r>:
 80054f4:	b538      	push	{r3, r4, r5, lr}
 80054f6:	4d06      	ldr	r5, [pc, #24]	; (8005510 <_sbrk_r+0x1c>)
 80054f8:	2300      	movs	r3, #0
 80054fa:	4604      	mov	r4, r0
 80054fc:	4608      	mov	r0, r1
 80054fe:	602b      	str	r3, [r5, #0]
 8005500:	f7fb fad4 	bl	8000aac <_sbrk>
 8005504:	1c43      	adds	r3, r0, #1
 8005506:	d102      	bne.n	800550e <_sbrk_r+0x1a>
 8005508:	682b      	ldr	r3, [r5, #0]
 800550a:	b103      	cbz	r3, 800550e <_sbrk_r+0x1a>
 800550c:	6023      	str	r3, [r4, #0]
 800550e:	bd38      	pop	{r3, r4, r5, pc}
 8005510:	200001a0 	.word	0x200001a0

08005514 <__sread>:
 8005514:	b510      	push	{r4, lr}
 8005516:	460c      	mov	r4, r1
 8005518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800551c:	f000 f8a0 	bl	8005660 <_read_r>
 8005520:	2800      	cmp	r0, #0
 8005522:	bfab      	itete	ge
 8005524:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005526:	89a3      	ldrhlt	r3, [r4, #12]
 8005528:	181b      	addge	r3, r3, r0
 800552a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800552e:	bfac      	ite	ge
 8005530:	6563      	strge	r3, [r4, #84]	; 0x54
 8005532:	81a3      	strhlt	r3, [r4, #12]
 8005534:	bd10      	pop	{r4, pc}

08005536 <__swrite>:
 8005536:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800553a:	461f      	mov	r7, r3
 800553c:	898b      	ldrh	r3, [r1, #12]
 800553e:	05db      	lsls	r3, r3, #23
 8005540:	4605      	mov	r5, r0
 8005542:	460c      	mov	r4, r1
 8005544:	4616      	mov	r6, r2
 8005546:	d505      	bpl.n	8005554 <__swrite+0x1e>
 8005548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800554c:	2302      	movs	r3, #2
 800554e:	2200      	movs	r2, #0
 8005550:	f000 f868 	bl	8005624 <_lseek_r>
 8005554:	89a3      	ldrh	r3, [r4, #12]
 8005556:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800555a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800555e:	81a3      	strh	r3, [r4, #12]
 8005560:	4632      	mov	r2, r6
 8005562:	463b      	mov	r3, r7
 8005564:	4628      	mov	r0, r5
 8005566:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800556a:	f000 b817 	b.w	800559c <_write_r>

0800556e <__sseek>:
 800556e:	b510      	push	{r4, lr}
 8005570:	460c      	mov	r4, r1
 8005572:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005576:	f000 f855 	bl	8005624 <_lseek_r>
 800557a:	1c43      	adds	r3, r0, #1
 800557c:	89a3      	ldrh	r3, [r4, #12]
 800557e:	bf15      	itete	ne
 8005580:	6560      	strne	r0, [r4, #84]	; 0x54
 8005582:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005586:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800558a:	81a3      	strheq	r3, [r4, #12]
 800558c:	bf18      	it	ne
 800558e:	81a3      	strhne	r3, [r4, #12]
 8005590:	bd10      	pop	{r4, pc}

08005592 <__sclose>:
 8005592:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005596:	f000 b813 	b.w	80055c0 <_close_r>
	...

0800559c <_write_r>:
 800559c:	b538      	push	{r3, r4, r5, lr}
 800559e:	4d07      	ldr	r5, [pc, #28]	; (80055bc <_write_r+0x20>)
 80055a0:	4604      	mov	r4, r0
 80055a2:	4608      	mov	r0, r1
 80055a4:	4611      	mov	r1, r2
 80055a6:	2200      	movs	r2, #0
 80055a8:	602a      	str	r2, [r5, #0]
 80055aa:	461a      	mov	r2, r3
 80055ac:	f7fb fa34 	bl	8000a18 <_write>
 80055b0:	1c43      	adds	r3, r0, #1
 80055b2:	d102      	bne.n	80055ba <_write_r+0x1e>
 80055b4:	682b      	ldr	r3, [r5, #0]
 80055b6:	b103      	cbz	r3, 80055ba <_write_r+0x1e>
 80055b8:	6023      	str	r3, [r4, #0]
 80055ba:	bd38      	pop	{r3, r4, r5, pc}
 80055bc:	200001a0 	.word	0x200001a0

080055c0 <_close_r>:
 80055c0:	b538      	push	{r3, r4, r5, lr}
 80055c2:	4d06      	ldr	r5, [pc, #24]	; (80055dc <_close_r+0x1c>)
 80055c4:	2300      	movs	r3, #0
 80055c6:	4604      	mov	r4, r0
 80055c8:	4608      	mov	r0, r1
 80055ca:	602b      	str	r3, [r5, #0]
 80055cc:	f7fb fa3a 	bl	8000a44 <_close>
 80055d0:	1c43      	adds	r3, r0, #1
 80055d2:	d102      	bne.n	80055da <_close_r+0x1a>
 80055d4:	682b      	ldr	r3, [r5, #0]
 80055d6:	b103      	cbz	r3, 80055da <_close_r+0x1a>
 80055d8:	6023      	str	r3, [r4, #0]
 80055da:	bd38      	pop	{r3, r4, r5, pc}
 80055dc:	200001a0 	.word	0x200001a0

080055e0 <_fstat_r>:
 80055e0:	b538      	push	{r3, r4, r5, lr}
 80055e2:	4d07      	ldr	r5, [pc, #28]	; (8005600 <_fstat_r+0x20>)
 80055e4:	2300      	movs	r3, #0
 80055e6:	4604      	mov	r4, r0
 80055e8:	4608      	mov	r0, r1
 80055ea:	4611      	mov	r1, r2
 80055ec:	602b      	str	r3, [r5, #0]
 80055ee:	f7fb fa35 	bl	8000a5c <_fstat>
 80055f2:	1c43      	adds	r3, r0, #1
 80055f4:	d102      	bne.n	80055fc <_fstat_r+0x1c>
 80055f6:	682b      	ldr	r3, [r5, #0]
 80055f8:	b103      	cbz	r3, 80055fc <_fstat_r+0x1c>
 80055fa:	6023      	str	r3, [r4, #0]
 80055fc:	bd38      	pop	{r3, r4, r5, pc}
 80055fe:	bf00      	nop
 8005600:	200001a0 	.word	0x200001a0

08005604 <_isatty_r>:
 8005604:	b538      	push	{r3, r4, r5, lr}
 8005606:	4d06      	ldr	r5, [pc, #24]	; (8005620 <_isatty_r+0x1c>)
 8005608:	2300      	movs	r3, #0
 800560a:	4604      	mov	r4, r0
 800560c:	4608      	mov	r0, r1
 800560e:	602b      	str	r3, [r5, #0]
 8005610:	f7fb fa34 	bl	8000a7c <_isatty>
 8005614:	1c43      	adds	r3, r0, #1
 8005616:	d102      	bne.n	800561e <_isatty_r+0x1a>
 8005618:	682b      	ldr	r3, [r5, #0]
 800561a:	b103      	cbz	r3, 800561e <_isatty_r+0x1a>
 800561c:	6023      	str	r3, [r4, #0]
 800561e:	bd38      	pop	{r3, r4, r5, pc}
 8005620:	200001a0 	.word	0x200001a0

08005624 <_lseek_r>:
 8005624:	b538      	push	{r3, r4, r5, lr}
 8005626:	4d07      	ldr	r5, [pc, #28]	; (8005644 <_lseek_r+0x20>)
 8005628:	4604      	mov	r4, r0
 800562a:	4608      	mov	r0, r1
 800562c:	4611      	mov	r1, r2
 800562e:	2200      	movs	r2, #0
 8005630:	602a      	str	r2, [r5, #0]
 8005632:	461a      	mov	r2, r3
 8005634:	f7fb fa2d 	bl	8000a92 <_lseek>
 8005638:	1c43      	adds	r3, r0, #1
 800563a:	d102      	bne.n	8005642 <_lseek_r+0x1e>
 800563c:	682b      	ldr	r3, [r5, #0]
 800563e:	b103      	cbz	r3, 8005642 <_lseek_r+0x1e>
 8005640:	6023      	str	r3, [r4, #0]
 8005642:	bd38      	pop	{r3, r4, r5, pc}
 8005644:	200001a0 	.word	0x200001a0

08005648 <__malloc_lock>:
 8005648:	4801      	ldr	r0, [pc, #4]	; (8005650 <__malloc_lock+0x8>)
 800564a:	f7ff bb1d 	b.w	8004c88 <__retarget_lock_acquire_recursive>
 800564e:	bf00      	nop
 8005650:	20000194 	.word	0x20000194

08005654 <__malloc_unlock>:
 8005654:	4801      	ldr	r0, [pc, #4]	; (800565c <__malloc_unlock+0x8>)
 8005656:	f7ff bb18 	b.w	8004c8a <__retarget_lock_release_recursive>
 800565a:	bf00      	nop
 800565c:	20000194 	.word	0x20000194

08005660 <_read_r>:
 8005660:	b538      	push	{r3, r4, r5, lr}
 8005662:	4d07      	ldr	r5, [pc, #28]	; (8005680 <_read_r+0x20>)
 8005664:	4604      	mov	r4, r0
 8005666:	4608      	mov	r0, r1
 8005668:	4611      	mov	r1, r2
 800566a:	2200      	movs	r2, #0
 800566c:	602a      	str	r2, [r5, #0]
 800566e:	461a      	mov	r2, r3
 8005670:	f7fb f9b4 	bl	80009dc <_read>
 8005674:	1c43      	adds	r3, r0, #1
 8005676:	d102      	bne.n	800567e <_read_r+0x1e>
 8005678:	682b      	ldr	r3, [r5, #0]
 800567a:	b103      	cbz	r3, 800567e <_read_r+0x1e>
 800567c:	6023      	str	r3, [r4, #0]
 800567e:	bd38      	pop	{r3, r4, r5, pc}
 8005680:	200001a0 	.word	0x200001a0

08005684 <_init>:
 8005684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005686:	bf00      	nop
 8005688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800568a:	bc08      	pop	{r3}
 800568c:	469e      	mov	lr, r3
 800568e:	4770      	bx	lr

08005690 <_fini>:
 8005690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005692:	bf00      	nop
 8005694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005696:	bc08      	pop	{r3}
 8005698:	469e      	mov	lr, r3
 800569a:	4770      	bx	lr
