aag 911 56 68 1 787
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114 1
116 16
118 315
120 78
122 339
124 80
126 82
128 485
130 84
132 1363
134 1550
136 76
138 1675
140 72
142 70
144 1
146 68
148 1681
150 66
152 1687
154 64
156 1695
158 1701
160 62
162 1708
164 1715
166 60
168 36
170 1718
172 1725
174 56
176 42
178 86
180 1728
182 1735
184 2
186 90
188 1741
190 6
192 52
194 40
196 92
198 1747
200 10
202 1753
204 38
206 96
208 1759
210 12
212 34
214 1765
216 1771
218 102
220 32
222 100
224 14
226 1777
228 30
230 1785
232 1791
234 28
236 1797
238 24
240 1803
242 20
244 18
246 1823
248 74
250
250 134 114
252 122 114
254 118 114
256 246 114
258 257 255
260 258 253
262 261 100
264 144 114
266 265 262
268 256 254
270 269 259
272 271 266
274 44 42
276 26 23
278 276 101
280 278 274
282 280 265
284 281 264
286 284 262
288 286 271
290 276 100
292 290 274
294 292 265
296 280 264
298 292 264
300 299 255
302 301 297
304 302 287
306 305 295
308 306 289
310 309 283
312 310 267
314 313 273
316 259 252
318 317 261
320 319 266
322 319 286
324 299 252
326 325 297
328 327 287
330 329 323
332 331 295
334 333 283
336 335 267
338 337 321
340 27 22
342 340 42
344 7 2
346 344 11
348 346 13
350 348 4
352 6 3
354 352 11
356 354 13
358 356 112
360 7 3
362 360 10
364 362 13
366 364 108
368 360 11
370 368 12
372 370 94
374 346 12
376 374 88
378 344 10
380 378 13
382 380 106
384 354 12
386 384 46
388 6 2
390 388 11
392 390 12
394 392 48
396 390 13
398 396 110
400 352 10
402 400 13
404 402 104
406 362 12
408 406 50
410 378 12
412 410 54
414 388 10
416 414 13
418 416 98
420 400 12
422 420 58
424 421 8
426 425 423
428 427 417
430 429 419
432 431 411
434 433 413
436 435 407
438 437 409
440 439 403
442 441 405
444 443 397
446 445 399
448 447 393
450 449 395
452 451 385
454 453 387
456 455 381
458 457 383
460 459 375
462 461 377
464 463 371
466 465 373
468 467 365
470 469 367
472 471 357
474 473 359
476 475 349
478 477 351
480 128 114
482 480 479
484 483 343
486 222 114
488 486 264
490 368 13
492 116 114
494 493 490
496 492 491
498 497 495
500 499 488
502 164 114
504 502 32
506 144 17
508 58 54
510 88 46
512 94 48
514 98 50
516 514 512
518 516 510
520 518 508
522 521 168
524 522 506
526 525 133
528 527 114
530 529 505
532 158 114
534 532 34
536 535 530
538 152 114
540 538 38
542 541 536
544 148 114
546 544 40
548 547 542
550 240 114
552 550 84
554 553 548
556 236 114
558 556 82
560 559 554
562 232 114
564 562 80
566 565 560
568 226 114
570 568 78
572 571 566
574 216 114
576 574 74
578 577 572
580 168 114
582 580 9
584 582 264
586 584 17
588 587 578
590 580 5
592 590 264
594 592 17
596 595 588
598 580 113
600 598 264
602 600 17
604 603 596
606 580 111
608 606 264
610 608 17
612 611 604
614 580 109
616 614 264
618 616 17
620 619 612
622 580 107
624 622 264
626 624 17
628 627 620
630 580 105
632 630 264
634 632 17
636 635 628
638 44 36
640 638 16
642 640 43
644 642 19
646 644 21
648 646 25
650 648 29
652 650 31
654 652 33
656 654 35
658 656 39
660 658 41
662 660 85
664 662 83
666 664 81
668 666 79
670 668 75
672 671 264
674 673 636
676 487 265
678 202 114
680 679 677
682 680 260
684 683 44
686 685 674
688 686 501
690 244 114
692 691 348
694 690 349
696 695 693
698 697 488
700 699 688
702 242 114
704 703 356
706 702 357
708 707 705
710 709 488
712 711 700
714 238 114
716 715 396
718 714 397
720 719 717
722 721 488
724 723 712
726 234 114
728 727 364
730 726 365
732 731 729
734 733 488
736 735 724
738 228 114
740 739 380
742 738 381
744 743 741
746 745 488
748 747 736
750 220 114
752 751 402
754 750 403
756 755 753
758 757 488
760 759 748
762 212 114
764 763 416
766 762 417
768 767 765
770 769 488
772 771 760
774 204 114
776 775 370
778 774 371
780 779 777
782 781 488
784 783 772
786 194 114
788 787 374
790 786 375
792 791 789
794 793 488
796 795 784
798 130 114
800 799 384
802 798 385
804 803 801
806 805 488
808 807 796
810 126 114
812 811 392
814 810 393
816 815 813
818 817 488
820 819 808
822 124 114
824 823 406
826 822 407
828 827 825
830 829 488
832 831 820
834 120 114
836 835 410
838 834 411
840 839 837
842 841 488
844 843 832
846 248 114
848 847 420
850 846 421
852 851 849
854 853 488
856 855 844
858 224 114
860 859 42
862 858 43
864 863 861
866 865 488
868 867 856
870 264 44
872 210 114
874 872 13
876 873 12
878 877 875
880 200 114
882 880 11
884 881 10
886 885 883
888 190 114
890 888 7
892 889 6
894 893 891
896 184 114
898 896 3
900 897 2
902 901 899
904 902 894
906 904 886
908 906 878
910 909 870
912 911 868
914 176 114
916 914 43
918 915 42
920 919 917
922 921 870
924 923 912
926 580 16
928 926 265
930 136 114
932 931 14
934 930 15
936 935 933
938 937 928
940 939 924
942 580 18
944 942 265
946 140 114
948 947 14
950 946 15
952 951 949
954 953 944
956 955 940
958 580 20
960 958 265
962 142 114
964 963 14
966 962 15
968 967 965
970 969 960
972 971 956
974 580 24
976 974 265
978 146 114
980 979 14
982 978 15
984 983 981
986 985 976
988 987 972
990 580 28
992 990 265
994 150 114
996 995 14
998 994 15
1000 999 997
1002 1001 992
1004 1003 988
1006 580 30
1008 1006 265
1010 154 114
1012 1011 14
1014 1010 15
1016 1015 1013
1018 1017 1008
1020 1019 1004
1022 580 32
1024 1022 265
1026 160 114
1028 1027 14
1030 1026 15
1032 1031 1029
1034 1033 1024
1036 1035 1020
1038 580 34
1040 1038 265
1042 166 114
1044 1043 14
1046 1042 15
1048 1047 1045
1050 1049 1040
1052 1051 1036
1054 580 38
1056 1054 265
1058 174 114
1060 1059 14
1062 1058 15
1064 1063 1061
1066 1065 1056
1068 1067 1052
1070 580 40
1072 1070 265
1074 192 114
1076 1075 14
1078 1074 15
1080 1079 1077
1082 1081 1072
1084 1083 1068
1086 580 84
1088 1086 265
1090 218 114
1092 1091 14
1094 1090 15
1096 1095 1093
1098 1097 1088
1100 1099 1084
1102 580 82
1104 1102 265
1106 206 114
1108 1107 14
1110 1106 15
1112 1111 1109
1114 1113 1104
1116 1115 1100
1118 580 80
1120 1118 265
1122 196 114
1124 1123 14
1126 1122 15
1128 1127 1125
1130 1129 1120
1132 1131 1116
1134 580 78
1136 1134 265
1138 186 114
1140 1139 14
1142 1138 15
1144 1143 1141
1146 1145 1136
1148 1147 1132
1150 580 74
1152 1150 265
1154 178 114
1156 1155 14
1158 1154 15
1160 1159 1157
1162 1161 1152
1164 1163 1148
1166 581 265
1168 492 17
1170 493 16
1172 1171 1169
1174 1173 1166
1176 1175 1164
1178 690 19
1180 691 18
1182 1181 1179
1184 1183 1166
1186 1185 1176
1188 702 21
1190 703 20
1192 1191 1189
1194 1193 1166
1196 1195 1186
1198 714 25
1200 715 24
1202 1201 1199
1204 1203 1166
1206 1205 1196
1208 726 29
1210 727 28
1212 1211 1209
1214 1213 1166
1216 1215 1206
1218 738 31
1220 739 30
1222 1221 1219
1224 1223 1166
1226 1225 1216
1228 750 33
1230 751 32
1232 1231 1229
1234 1233 1166
1236 1235 1226
1238 762 35
1240 763 34
1242 1241 1239
1244 1243 1166
1246 1245 1236
1248 774 39
1250 775 38
1252 1251 1249
1254 1253 1166
1256 1255 1246
1258 786 41
1260 787 40
1262 1261 1259
1264 1263 1166
1266 1265 1256
1268 798 85
1270 799 84
1272 1271 1269
1274 1273 1166
1276 1275 1266
1278 810 83
1280 811 82
1282 1281 1279
1284 1283 1166
1286 1285 1276
1288 822 81
1290 823 80
1292 1291 1289
1294 1293 1166
1296 1295 1286
1298 834 79
1300 835 78
1302 1301 1299
1304 1303 1166
1306 1305 1296
1308 846 75
1310 847 74
1312 1311 1309
1314 1313 1166
1316 1315 1306
1318 858 15
1320 859 14
1322 1321 1319
1324 1323 1166
1326 1325 1316
1328 214 114
1330 1328 16
1332 1331 1326
1334 208 114
1336 1334 18
1338 1337 1332
1340 198 114
1342 1340 20
1344 1343 1338
1346 188 114
1348 1346 24
1350 1349 1344
1352 182 114
1354 1352 28
1356 1355 1350
1358 172 114
1360 1358 30
1362 1361 1356
1364 156 114
1366 1364 13
1368 1365 12
1370 1369 1367
1372 162 114
1374 1372 11
1376 1373 10
1378 1377 1375
1380 170 114
1382 1380 7
1384 1381 6
1386 1385 1383
1388 180 114
1390 1388 3
1392 1389 2
1394 1393 1391
1396 1394 1386
1398 1396 1378
1400 1398 1370
1402 1388 1381
1404 1402 1373
1406 1404 1365
1408 1406 4
1410 1389 1380
1412 1410 1373
1414 1412 1365
1416 1414 112
1418 1389 1381
1420 1418 1372
1422 1420 1365
1424 1422 108
1426 1418 1373
1428 1426 1364
1430 1428 94
1432 1404 1364
1434 1432 88
1436 1402 1372
1438 1436 1365
1440 1438 106
1442 1412 1364
1444 1442 46
1446 1388 1380
1448 1446 1373
1450 1448 1364
1452 1450 48
1454 1448 111
1456 1455 1451
1458 1410 1372
1460 1458 1365
1462 1460 104
1464 1420 1364
1466 1464 50
1468 1436 1364
1470 1468 54
1472 1446 1372
1474 1472 1365
1476 1474 98
1478 1458 1364
1480 1478 58
1482 1479 8
1484 1483 1481
1486 1485 1475
1488 1487 1477
1490 1489 1469
1492 1491 1471
1494 1493 1465
1496 1495 1467
1498 1497 1461
1500 1499 1463
1502 1500 1449
1504 1503 1456
1506 1505 1453
1508 1507 1443
1510 1509 1445
1512 1511 1439
1514 1513 1441
1516 1515 1433
1518 1517 1435
1520 1519 1429
1522 1521 1431
1524 1523 1423
1526 1525 1425
1528 1527 1415
1530 1529 1417
1532 1531 1407
1534 1533 1409
1536 1535 1401
1538 1536 100
1540 230 114
1542 1540 1538
1544 132 114
1546 1545 1543
1548 138 114
1550 1549 1547
1552 101 9
1554 1552 77
1556 1554 5
1558 1556 73
1560 1558 113
1562 1560 71
1564 1562 111
1566 1564 69
1568 1566 109
1570 1568 67
1572 1570 107
1574 1572 65
1576 1574 105
1578 1576 63
1580 1578 99
1582 1580 61
1584 1582 95
1586 1584 57
1588 1586 89
1590 1588 53
1592 1590 47
1594 1592 103
1596 1594 49
1598 1596 97
1600 1598 51
1602 1600 93
1604 1602 55
1606 1604 91
1608 1606 59
1610 1608 87
1612 1611 264
1614 76 9
1616 72 5
1618 1617 1615
1620 113 70
1622 1621 1618
1624 111 68
1626 1625 1622
1628 109 66
1630 1629 1626
1632 107 64
1634 1633 1630
1636 105 62
1638 1637 1634
1640 99 60
1642 1641 1638
1644 95 56
1646 1645 1642
1648 89 52
1650 1649 1646
1652 102 47
1654 1653 1650
1656 96 49
1658 1657 1654
1660 92 51
1662 1661 1658
1664 90 55
1666 1665 1662
1668 86 59
1670 1669 1666
1672 1670 1613
1674 1672 1549
1676 544 89
1678 545 41
1680 1679 1677
1682 538 95
1684 539 39
1686 1685 1683
1688 1537 1472
1690 1688 1365
1692 1689 1364
1694 1693 1691
1696 532 99
1698 533 35
1700 1699 1697
1702 1537 1388
1704 1702 1380
1706 1705 1373
1708 1707 1689
1710 502 105
1712 503 33
1714 1713 1711
1716 1703 1381
1718 1717 1705
1720 1358 107
1722 1359 31
1724 1723 1721
1726 1536 1389
1728 1727 1703
1730 1352 109
1732 1353 29
1734 1733 1731
1736 1346 111
1738 1347 25
1740 1739 1737
1742 1340 113
1744 1341 21
1746 1745 1743
1748 340 274
1750 678 479
1752 1751 1749
1754 1334 5
1756 1335 19
1758 1757 1755
1760 1328 9
1762 1329 17
1764 1763 1761
1766 574 59
1768 575 75
1770 1769 1767
1772 568 55
1774 569 79
1776 1775 1773
1778 1540 101
1780 485 479
1782 1781 1541
1784 1783 1779
1786 562 51
1788 563 81
1790 1789 1787
1792 556 49
1794 557 83
1796 1795 1793
1798 550 47
1800 551 85
1802 1801 1799
1804 266 257
1806 299 257
1808 1807 297
1810 1809 287
1812 286 256
1814 1813 1811
1816 1815 295
1818 1817 283
1820 1818 267
1822 1821 1805
i0 controllable_hmaster_0_0
i1 i_hbusreq_1
i2 controllable_hmaster_0_1
i3 i_hbusreq_0
i4 controllable_hmaster_0_2
i5 controllable_hmaster_0_3
i6 controllable_locked
i7 controllable_hgrant_0
i8 controllable_hgrant_1
i9 controllable_hgrant_2
i10 i_hburst_0_1
i11 controllable_hgrant_3
i12 i_hburst_0_0
i13 controllable_hgrant_4
i14 controllable_hgrant_5
i15 controllable_hgrant_6
i16 controllable_hgrant_7
i17 controllable_decide
i18 controllable_hgrant_8
i19 controllable_hgrant_9
i20 controllable_hmastlock
i21 controllable_start
i22 i_hbusreq_10
i23 i_hbusreq_11
i24 i_hbusreq_12
i25 i_hlock_9
i26 i_hbusreq_13
i27 i_hlock_8
i28 i_hbusreq_14
i29 i_hlock_7
i30 i_hlock_6
i31 i_hlock_5
i32 i_hlock_4
i33 i_hlock_3
i34 i_hlock_2
i35 i_hlock_1
i36 controllable_hgrant_14
i37 i_hlock_0
i38 controllable_hgrant_13
i39 controllable_hgrant_12
i40 controllable_hgrant_11
i41 controllable_hgrant_10
i42 i_hlock_14
i43 i_hbusreq_9
i44 i_hlock_13
i45 i_hlock_12
i46 i_hbusreq_8
i47 i_hlock_11
i48 i_hbusreq_7
i49 controllable_hready
i50 i_hlock_10
i51 i_hbusreq_6
i52 i_hbusreq_5
i53 i_hbusreq_4
i54 i_hbusreq_3
i55 i_hbusreq_2
l0 n115
l1 prev_controllable_hgrant_0_out
l2 wait_controllable_hready_0_1_out
l3 prev_controllable_hgrant_13_out
l4 wait_controllable_hready_0_2_out
l5 prev_controllable_hgrant_12_out
l6 prev_controllable_hgrant_11_out
l7 A1_state_out
l8 prev_controllable_hgrant_10_out
l9 N__Sys_Safe191_out
l10 __count_1_194_out
l11 prev_i_hlock_0_out
l12 N__Env_Safe_Ever102_out
l13 prev_i_hlock_1_out
l14 prev_i_hlock_2_out
l15 N__init006_out
l16 prev_i_hlock_3_out
l17 G10_state_9_out
l18 prev_i_hlock_4_out
l19 G10_state_8_out
l20 prev_i_hlock_5_out
l21 G9_i_0_3_out
l22 G10_state_7_out
l23 prev_i_hlock_6_out
l24 G9_i_0_2_out
l25 G10_state_6_out
l26 prev_i_hlock_7_out
l27 prev_controllable_decide_out
l28 G9_i_0_1_out
l29 G10_state_5_out
l30 prev_i_hlock_8_out
l31 prev_controllable_hmastlock_out
l32 prev_i_hlock_14_out
l33 G9_i_0_0_out
l34 G10_state_4_out
l35 prev_controllable_hmaster_0_0_out
l36 prev_i_hlock_13_out
l37 G10_state_3_out
l38 prev_controllable_hmaster_0_1_out
l39 prev_i_hlock_9_out
l40 prev_controllable_hgrant_9_out
l41 prev_i_hlock_12_out
l42 G10_state_2_out
l43 prev_controllable_hmaster_0_2_out
l44 G2_state_out
l45 prev_controllable_hgrant_8_out
l46 prev_i_hlock_11_out
l47 G10_state_1_out
l48 prev_controllable_hmaster_0_3_out
l49 prev_controllable_hgrant_7_out
l50 G10_state_0_out
l51 G10_state_14_out
l52 prev_i_hlock_10_out
l53 prev_controllable_hgrant_6_out
l54 prev_controllable_hready_out
l55 prev_controllable_locked_out
l56 G10_state_13_out
l57 prev_controllable_hgrant_5_out
l58 A2_state_out
l59 G10_state_12_out
l60 prev_controllable_hgrant_4_out
l61 G10_state_11_out
l62 prev_controllable_hgrant_3_out
l63 G10_state_10_out
l64 prev_controllable_hgrant_2_out
l65 prev_controllable_hgrant_1_out
l66 wait_controllable_hready_0_0_out
l67 prev_controllable_hgrant_14_out
o0 o_err
c
amba_3_ifm
This file was written by ABC on Sat Aug 31 20:24:45 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv ifm_amba15.v   ---gives--> ifm_amba15.mv
> abc -c "read_blif_mv ifm_amba15.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s ifm_amba15y.aig"   ---gives--> ifm_amba15y.aig
> aigtoaig ifm_amba15y.aig ifm_amba15y.aag   ---gives--> ifm_amba15y.aag (this file)
Content of ifm_amba15.v:
module amba_3_ifm(
        o_err,
        i_clk,
        i_hbusreq_0,
        i_hbusreq_1,
        i_hbusreq_2,
        i_hbusreq_3,
        i_hbusreq_4,
        i_hbusreq_5,
        i_hbusreq_6,
        i_hbusreq_7,
        i_hbusreq_8,
        i_hbusreq_9,
        i_hbusreq_10,
        i_hbusreq_11,
        i_hbusreq_12,
        i_hbusreq_13,
        i_hbusreq_14,
        i_hlock_0,
        i_hlock_1,
        i_hlock_2,
        i_hlock_3,
        i_hlock_4,
        i_hlock_5,
        i_hlock_6,
        i_hlock_7,
        i_hlock_8,
        i_hlock_9,
        i_hlock_10,
        i_hlock_11,
        i_hlock_12,
        i_hlock_13,
        i_hlock_14,
        i_hburst_0_0,
        i_hburst_0_1,
        controllable_hready,
        controllable_hmaster_0_0,
        controllable_hmaster_0_1,
        controllable_hmaster_0_2,
        controllable_hmaster_0_3,
        controllable_hmastlock,
        controllable_start,
        controllable_decide,
        controllable_locked,
        controllable_hgrant_0,
        controllable_hgrant_1,
        controllable_hgrant_2,
        controllable_hgrant_3,
        controllable_hgrant_4,
        controllable_hgrant_5,
        controllable_hgrant_6,
        controllable_hgrant_7,
        controllable_hgrant_8,
        controllable_hgrant_9,
        controllable_hgrant_10,
        controllable_hgrant_11,
        controllable_hgrant_12,
        controllable_hgrant_13,
        controllable_hgrant_14);


input i_clk;
input i_hbusreq_0 ;
input i_hbusreq_1 ;
input i_hbusreq_2 ;
input i_hbusreq_3 ;
input i_hbusreq_4 ;
input i_hbusreq_5 ;
input i_hbusreq_6 ;
input i_hbusreq_7 ;
input i_hbusreq_8 ;
input i_hbusreq_9 ;
input i_hbusreq_10 ;
input i_hbusreq_11 ;
input i_hbusreq_12 ;
input i_hbusreq_13 ;
input i_hbusreq_14 ;
input i_hlock_0 ;
input i_hlock_1 ;
input i_hlock_2 ;
input i_hlock_3 ;
input i_hlock_4 ;
input i_hlock_5 ;
input i_hlock_6 ;
input i_hlock_7 ;
input i_hlock_8 ;
input i_hlock_9 ;
input i_hlock_10 ;
input i_hlock_11 ;
input i_hlock_12 ;
input i_hlock_13 ;
input i_hlock_14 ;
input i_hburst_0_0 ;
input i_hburst_0_1 ;
input controllable_hready ;
input controllable_hmaster_0_0 ;
input controllable_hmaster_0_1 ;
input controllable_hmaster_0_2 ;
input controllable_hmaster_0_3 ;
input controllable_hmastlock ;
input controllable_start ;
input controllable_decide ;
input controllable_locked ;
input controllable_hgrant_0 ;
input controllable_hgrant_1 ;
input controllable_hgrant_2 ;
input controllable_hgrant_3 ;
input controllable_hgrant_4 ;
input controllable_hgrant_5 ;
input controllable_hgrant_6 ;
input controllable_hgrant_7 ;
input controllable_hgrant_8 ;
input controllable_hgrant_9 ;
input controllable_hgrant_10 ;
input controllable_hgrant_11 ;
input controllable_hgrant_12 ;
input controllable_hgrant_13 ;
input controllable_hgrant_14 ;
output o_err;

reg __count_1_194 ;
reg N__Sys_Safe191 ;
reg N__Env_Safe_Ever102 ;
reg prev_controllable_hready ;
reg prev_i_hlock_0 ;
reg prev_i_hlock_1 ;
reg prev_i_hlock_2 ;
reg prev_i_hlock_3 ;
reg prev_i_hlock_4 ;
reg prev_i_hlock_5 ;
reg prev_i_hlock_6 ;
reg prev_i_hlock_7 ;
reg prev_i_hlock_8 ;
reg prev_i_hlock_9 ;
reg prev_i_hlock_10 ;
reg prev_i_hlock_11 ;
reg prev_i_hlock_12 ;
reg prev_i_hlock_13 ;
reg prev_i_hlock_14 ;
reg prev_controllable_hmaster_0_0 ;
reg prev_controllable_hmaster_0_1 ;
reg prev_controllable_hmaster_0_2 ;
reg prev_controllable_hmaster_0_3 ;
reg prev_controllable_hmastlock ;
reg prev_controllable_decide ;
reg prev_controllable_locked ;
reg prev_controllable_hgrant_0 ;
reg prev_controllable_hgrant_1 ;
reg prev_controllable_hgrant_2 ;
reg prev_controllable_hgrant_3 ;
reg prev_controllable_hgrant_4 ;
reg prev_controllable_hgrant_5 ;
reg prev_controllable_hgrant_6 ;
reg prev_controllable_hgrant_7 ;
reg prev_controllable_hgrant_8 ;
reg prev_controllable_hgrant_9 ;
reg prev_controllable_hgrant_10 ;
reg prev_controllable_hgrant_11 ;
reg prev_controllable_hgrant_12 ;
reg prev_controllable_hgrant_13 ;
reg prev_controllable_hgrant_14 ;
reg A1_state ;
reg A2_state ;
reg G2_state ;
reg wait_controllable_hready_0_0 ;
reg wait_controllable_hready_0_1 ;
reg wait_controllable_hready_0_2 ;
reg G9_i_0_0 ;
reg G9_i_0_1 ;
reg G9_i_0_2 ;
reg G9_i_0_3 ;
reg G10_state_0 ;
reg G10_state_1 ;
reg G10_state_2 ;
reg G10_state_3 ;
reg G10_state_4 ;
reg G10_state_5 ;
reg G10_state_6 ;
reg G10_state_7 ;
reg G10_state_8 ;
reg G10_state_9 ;
reg G10_state_10 ;
reg G10_state_11 ;
reg G10_state_12 ;
reg G10_state_13 ;
reg G10_state_14 ;
reg N__init006 ;

wire busreq ;
wire __bit000 ;
wire __bit001 ;
wire __bit002 ;
wire __bit003 ;
wire __bit004 ;
wire __bit005 ;
wire __bit006 ;
wire __bit007 ;
wire __bit008 ;
wire __bit009 ;
wire __bit010 ;
wire __bit011 ;
wire __bit012 ;
wire __bit013 ;
wire __bit014 ;
wire __bit015 ;
wire __bit016 ;
wire __bit017 ;
wire __bit018 ;
wire __bit019 ;
wire __bit020 ;
wire __bit021 ;
wire __bit022 ;
wire __bit023 ;
wire __bit024 ;
wire __bit025 ;
wire __bit026 ;
wire __bit027 ;
wire __bit028 ;
wire __bit029 ;
wire __bit030 ;
wire __bit031 ;
wire __bit032 ;
wire __bit033 ;
wire __bit034 ;
wire __bit035 ;
wire __bit036 ;
wire __bit037 ;
wire __bit038 ;
wire __bit039 ;
wire __bit040 ;
wire __bit041 ;
wire __bit042 ;
wire __bit043 ;
wire __bit044 ;
wire __bit045 ;
wire __bit046 ;
wire __bit047 ;
wire __bit048 ;
wire __bit049 ;
wire __bit050 ;
wire __bit051 ;
wire __bit052 ;
wire __bit053 ;
wire __bit054 ;
wire __bit055 ;
wire __bit056 ;
wire __bit057 ;
wire __bit058 ;
wire __bit059 ;
wire __bit060 ;
wire __bit061 ;
wire __bit062 ;
wire __bit063 ;
wire __bit064 ;
wire __bit065 ;
wire __bit066 ;
wire __bit067 ;
wire __bit068 ;
wire __bit069 ;
wire __bit070 ;
wire __bit071 ;
wire __bit072 ;
wire __bit073 ;
wire __bit074 ;
wire __bit075 ;
wire __bit076 ;
wire __bit077 ;
wire __bit078 ;
wire __bit079 ;
wire __bit080 ;
wire __bit081 ;
wire __bit082 ;
wire __bit083 ;
wire __bit084 ;
wire __bit085 ;
wire __bit086 ;
wire __bit087 ;
wire __bit088 ;
wire __bit089 ;
wire __bit090 ;
wire __bit091 ;
wire __bit092 ;
wire __bit093 ;
wire __bit094 ;
wire __bit095 ;
wire __bit096 ;
wire __bit097 ;
wire __bit098 ;
wire __bit099 ;
wire __bit100 ;
wire __bit101 ;
wire __bit102 ;
wire __bit103 ;
wire __bit104 ;
wire __bit105 ;
wire __bit106 ;
wire __bit107 ;
wire __bit108 ;
wire __bit109 ;
wire __bit110 ;
wire __bit111 ;
wire __bit112 ;
wire __bit113 ;
wire __bit114 ;
wire __bit115 ;
wire __bit116 ;
wire __bit117 ;
wire __bit118 ;
wire __bit119 ;
wire __bit120 ;
wire __bit121 ;
wire __bit122 ;
wire __bit_invar000 ;
wire __bit_invar001 ;
wire __bit_invar002 ;
wire __bit_invar003 ;
wire __bit_invar004 ;
wire __bit_invar005 ;
wire __bit_invar006 ;
wire __bit_invar007 ;
wire __bit_invar008 ;
wire __bit_invar009 ;
wire __bit_invar010 ;
wire __bit_invar011 ;
wire __bit_invar012 ;
wire __bit_invar013 ;
wire __bit_invar014 ;
wire __bit_invar015 ;
wire __bit_obs000 ;
wire __bit_obs001 ;
wire __bit_obs002 ;
wire __bit_obs003 ;
wire __bit_obs004 ;
wire __bit_obs005 ;
wire __bit_obs006 ;
wire __bit_obs007 ;
wire ____env_safe_A4_098_099 ;
wire ____env_safe_A3_097_100 ;
wire __Env_Safe_Now101 ;
wire ____G4_026_103 ;
wire ____G7_045_104 ;
wire ____G8a_061_105 ;
wire ____G10a_078_106 ;
wire ____G10b_094_107 ;
wire ____G11_095_108 ;
wire ____G1_008_109 ;
wire ____G2_009_110 ;
wire ____G3_010_111 ;
wire ____G4_011_112 ;
wire ____G4_012_113 ;
wire ____G4_013_114 ;
wire ____G4_014_115 ;
wire ____G4_015_116 ;
wire ____G4_016_117 ;
wire ____G4_017_118 ;
wire ____G4_018_119 ;
wire ____G4_019_120 ;
wire ____G4_020_121 ;
wire ____G4_021_122 ;
wire ____G4_022_123 ;
wire ____G4_023_124 ;
wire ____G4_024_125 ;
wire ____G4_025_126 ;
wire ____G5_027_127 ;
wire ____G6a_028_128 ;
wire ____G6b_029_129 ;
wire ____G7_030_130 ;
wire ____G7_031_131 ;
wire ____G7_032_132 ;
wire ____G7_033_133 ;
wire ____G7_034_134 ;
wire ____G7_035_135 ;
wire ____G7_036_136 ;
wire ____G7_037_137 ;
wire ____G7_038_138 ;
wire ____G7_039_139 ;
wire ____G7_040_140 ;
wire ____G7_041_141 ;
wire ____G7_042_142 ;
wire ____G7_043_143 ;
wire ____G7_044_144 ;
wire ____G8a_046_145 ;
wire ____G8a_047_146 ;
wire ____G8a_048_147 ;
wire ____G8a_049_148 ;
wire ____G8a_050_149 ;
wire ____G8a_051_150 ;
wire ____G8a_052_151 ;
wire ____G8a_053_152 ;
wire ____G8a_054_153 ;
wire ____G8a_055_154 ;
wire ____G8a_056_155 ;
wire ____G8a_057_156 ;
wire ____G8a_058_157 ;
wire ____G8a_059_158 ;
wire ____G8a_060_159 ;
wire ____G8b_062_160 ;
wire ____G10a_063_161 ;
wire ____G10a_064_162 ;
wire ____G10a_065_163 ;
wire ____G10a_066_164 ;
wire ____G10a_067_165 ;
wire ____G10a_068_166 ;
wire ____G10a_069_167 ;
wire ____G10a_070_168 ;
wire ____G10a_071_169 ;
wire ____G10a_072_170 ;
wire ____G10a_073_171 ;
wire ____G10a_074_172 ;
wire ____G10a_075_173 ;
wire ____G10a_076_174 ;
wire ____G10a_077_175 ;
wire ____G10b_079_176 ;
wire ____G10b_080_177 ;
wire ____G10b_081_178 ;
wire ____G10b_082_179 ;
wire ____G10b_083_180 ;
wire ____G10b_084_181 ;
wire ____G10b_085_182 ;
wire ____G10b_086_183 ;
wire ____G10b_087_184 ;
wire ____G10b_088_185 ;
wire ____G10b_089_186 ;
wire ____G10b_090_187 ;
wire ____G10b_091_188 ;
wire ____G10b_092_189 ;
wire ____G10b_093_190 ;
wire o_err;


assign busreq = (__bit070 ? i_hbusreq_1 : (__bit075 ? i_hbusreq_2 : (__bit079 ? i_hbusreq_4 : (__bit082 ? i_hbusreq_8 : (__bit083 ? i_hbusreq_9 : (__bit085 ? i_hbusreq_5 : (__bit086 ? i_hbusreq_10 : (__bit089 ? i_hbusreq_11 : (__bit090 ? i_hbusreq_3 : (__bit092 ? i_hbusreq_6 : (__bit093 ? i_hbusreq_12 : (__bit094 ? i_hbusreq_13 : (__bit096 ? i_hbusreq_7 : (__bit097 ? i_hbusreq_14 : i_hbusreq_0)))))))))))))) ;
assign __bit000 = !i_hburst_0_1 ;
assign __bit001 = i_hburst_0_0 ;
assign __bit002 = __bit000 & __bit001 ;
assign __bit003 = controllable_hready & controllable_start & controllable_hmastlock & __bit002 ;
assign __bit004 = !controllable_hready & controllable_start & controllable_hmastlock & __bit002 ;
assign __bit005 = !wait_controllable_hready_0_0 ;
assign __bit006 = wait_controllable_hready_0_0 & !__bit005 ;
assign __bit007 = !wait_controllable_hready_0_1 ;
assign __bit008 = __bit007?__bit006:wait_controllable_hready_0_1 ;
assign __bit009 = !wait_controllable_hready_0_2 ;
assign __bit010 = __bit009?__bit008:wait_controllable_hready_0_2 ;
assign __bit011 = controllable_hready & __bit010 ;
assign __bit012 = __bit011 & !__bit004 ;
assign __bit013 = !__bit004 & !__bit011 ;
assign __bit014 = !G9_i_0_3 ;
assign __bit015 = !G9_i_0_2 ;
assign __bit016 = !G9_i_0_1 ;
assign __bit017 = G9_i_0_0 ;
assign __bit018 = __bit016 & __bit017 ;
assign __bit019 = __bit015 & __bit018 ;
assign __bit020 = __bit014 & __bit019 ;
assign __bit021 = G9_i_0_1 ;
assign __bit022 = !G9_i_0_0 ;
assign __bit023 = __bit021 & __bit022 ;
assign __bit024 = __bit015 & __bit023 ;
assign __bit025 = __bit014 & __bit024 ;
assign __bit026 = G9_i_0_2 ;
assign __bit027 = __bit016 & __bit022 ;
assign __bit028 = __bit026 & __bit027 ;
assign __bit029 = __bit014 & __bit028 ;
assign __bit030 = G9_i_0_3 ;
assign __bit031 = __bit015 & __bit027 ;
assign __bit032 = __bit030 & __bit031 ;
assign __bit033 = __bit019 & __bit030 ;
assign __bit034 = __bit018 & __bit026 ;
assign __bit035 = __bit014 & __bit034 ;
assign __bit036 = __bit024 & __bit030 ;
assign __bit037 = __bit017 & __bit021 ;
assign __bit038 = __bit015 & __bit037 ;
assign __bit039 = __bit030 & __bit038 ;
assign __bit040 = __bit014 & __bit038 ;
assign __bit041 = __bit023 & __bit026 ;
assign __bit042 = __bit014 & __bit041 ;
assign __bit043 = __bit028 & __bit030 ;
assign __bit044 = __bit030 & __bit034 ;
assign __bit045 = __bit026 & __bit037 ;
assign __bit046 = __bit014 & __bit045 ;
assign __bit047 = __bit030 & __bit041 ;
assign __bit048 = controllable_hmaster_0_3 ^~ G9_i_0_3 ;
assign __bit049 = controllable_hmaster_0_2 ^~ G9_i_0_2 ;
assign __bit050 = controllable_hmaster_0_1 ^~ G9_i_0_1 ;
assign __bit051 = controllable_hmaster_0_0 ^~ G9_i_0_0 ;
assign __bit052 = __bit050 & __bit051 ;
assign __bit053 = __bit049 & __bit052 ;
assign __bit054 = __bit048 & __bit053 ;
assign __bit055 = __bit054 | !(__bit020 ? i_hbusreq_1 : (__bit025 ? i_hbusreq_2 : (__bit029 ? i_hbusreq_4 : (__bit032 ? i_hbusreq_8 : (__bit033 ? i_hbusreq_9 : (__bit035 ? i_hbusreq_5 : (__bit036 ? i_hbusreq_10 : (__bit039 ? i_hbusreq_11 : (__bit040 ? i_hbusreq_3 : (__bit042 ? i_hbusreq_6 : (__bit043 ? i_hbusreq_12 : (__bit044 ? i_hbusreq_13 : (__bit046 ? i_hbusreq_7 : (__bit047 ? i_hbusreq_14 : i_hbusreq_0)))))))))))))) ;
assign __bit056 = __bit003 & N__init006 ;
assign __bit057 = !__bit003 & N__init006 ;
assign __bit058 = __bit004 & N__init006 ;
assign __bit059 = !__bit004 & N__init006 ;
assign __bit060 = __bit011 & __bit059 ;
assign __bit061 = __bit059 & !__bit011 ;
assign __bit062 = __bit055 & N__init006 ;
assign __bit063 = !__bit055 & N__init006 ;
assign __bit064 = !controllable_hmaster_0_3 ;
assign __bit065 = !controllable_hmaster_0_2 ;
assign __bit066 = !controllable_hmaster_0_1 ;
assign __bit067 = controllable_hmaster_0_0 ;
assign __bit068 = __bit066 & __bit067 ;
assign __bit069 = __bit065 & __bit068 ;
assign __bit070 = __bit064 & __bit069 ;
assign __bit071 = controllable_hmaster_0_1 ;
assign __bit072 = !controllable_hmaster_0_0 ;
assign __bit073 = __bit071 & __bit072 ;
assign __bit074 = __bit065 & __bit073 ;
assign __bit075 = __bit064 & __bit074 ;
assign __bit076 = controllable_hmaster_0_2 ;
assign __bit077 = __bit066 & __bit072 ;
assign __bit078 = __bit076 & __bit077 ;
assign __bit079 = __bit064 & __bit078 ;
assign __bit080 = controllable_hmaster_0_3 ;
assign __bit081 = __bit065 & __bit077 ;
assign __bit082 = __bit080 & __bit081 ;
assign __bit083 = __bit069 & __bit080 ;
assign __bit084 = __bit068 & __bit076 ;
assign __bit085 = __bit064 & __bit084 ;
assign __bit086 = __bit074 & __bit080 ;
assign __bit087 = __bit067 & __bit071 ;
assign __bit088 = __bit065 & __bit087 ;
assign __bit089 = __bit080 & __bit088 ;
assign __bit090 = __bit064 & __bit088 ;
assign __bit091 = __bit073 & __bit076 ;
assign __bit092 = __bit064 & __bit091 ;
assign __bit093 = __bit078 & __bit080 ;
assign __bit094 = __bit080 & __bit084 ;
assign __bit095 = __bit076 & __bit087 ;
assign __bit096 = __bit064 & __bit095 ;
assign __bit097 = __bit080 & __bit091 ;
assign __bit098 = i_hburst_0_1 ;
assign __bit099 = !i_hburst_0_0 ;
assign __bit100 = __bit098 & __bit099 ;
assign __bit101 = wait_controllable_hready_0_1 ;
assign __bit102 = !__bit005 & !__bit101 ;
assign __bit103 = !__bit005 ^~ !__bit101 ;
assign __bit104 = __bit101 | __bit102 ;
assign __bit105 = wait_controllable_hready_0_2 ;
assign __bit106 = __bit104 & !__bit105 ;
assign __bit107 = __bit104 ^~ !__bit105 ;
assign __bit108 = __bit105 | __bit106 ;
assign __bit109 = __bit017 & !__bit016 ;
assign __bit110 = __bit017 ^~ !__bit016 ;
assign __bit111 = __bit109 & !__bit015 ;
assign __bit112 = __bit109 ^~ !__bit015 ;
assign __bit113 = __bit111 & !__bit014 ;
assign __bit114 = __bit111 ^~ !__bit014 ;
assign __bit115 = wait_controllable_hready_0_0 ;
assign __bit116 = __bit115 | wait_controllable_hready_0_0 ;
assign __bit117 = __bit007?__bit116:wait_controllable_hready_0_1 ;
assign __bit118 = __bit009?__bit117:wait_controllable_hready_0_2 ;
assign __bit119 = __bit017 | __bit110 ;
assign __bit120 = __bit112 | __bit119 ;
assign __bit121 = __bit114 | __bit120 ;
assign __bit122 = __bit121 & !__bit113 ;
assign __bit_invar000 = !__bit001 | !__bit098 ;
assign __bit_invar001 = !__bit067 | !__bit071 ;
assign __bit_invar002 = __bit_invar001 | !__bit076 ;
assign __bit_invar003 = __bit_invar002 | !__bit080 ;
assign __bit_invar004 = prev_controllable_hmaster_0_0 ;
assign __bit_invar005 = prev_controllable_hmaster_0_1 ;
assign __bit_invar006 = !__bit_invar004 | !__bit_invar005 ;
assign __bit_invar007 = prev_controllable_hmaster_0_2 ;
assign __bit_invar008 = __bit_invar006 | !__bit_invar007 ;
assign __bit_invar009 = prev_controllable_hmaster_0_3 ;
assign __bit_invar010 = __bit_invar008 | !__bit_invar009 ;
assign __bit_invar011 = __bit007 & !__bit115 ;
assign __bit_invar012 = __bit_invar011 | !__bit105 ;
assign __bit_invar013 = !__bit017 | !__bit021 ;
assign __bit_invar014 = __bit_invar013 | !__bit026 ;
assign __bit_invar015 = __bit_invar014 | !__bit030 ;
assign __bit_obs000 = __bit064 & __bit081 ;
assign __bit_obs001 = controllable_hmaster_0_3 ^~ prev_controllable_hmaster_0_3 ;
assign __bit_obs002 = controllable_hmaster_0_2 ^~ prev_controllable_hmaster_0_2 ;
assign __bit_obs003 = controllable_hmaster_0_1 ^~ prev_controllable_hmaster_0_1 ;
assign __bit_obs004 = controllable_hmaster_0_0 ^~ prev_controllable_hmaster_0_0 ;
assign __bit_obs005 = __bit_obs003 & __bit_obs004 ;
assign __bit_obs006 = __bit_obs002 & __bit_obs005 ;
assign __bit_obs007 = __bit_obs001 & __bit_obs006 ;
assign ____env_safe_A4_098_099 = !N__init006 | (!controllable_hready & !i_hbusreq_0 & !i_hlock_0 & !i_hbusreq_1 & !i_hlock_1 & !i_hbusreq_2 & !i_hlock_2 & !i_hbusreq_3 & !i_hlock_3 & !i_hbusreq_4 & !i_hlock_4 & !i_hbusreq_5 & !i_hlock_5 & !i_hbusreq_6 & !i_hlock_6 & !i_hbusreq_7 & !i_hlock_7 & !i_hbusreq_8 & !i_hlock_8 & !i_hbusreq_9 & !i_hlock_9 & !i_hbusreq_10 & !i_hlock_10 & !i_hbusreq_11 & !i_hlock_11 & !i_hbusreq_12 & !i_hlock_12 & !i_hbusreq_13 & !i_hlock_13 & !i_hbusreq_14 & !i_hlock_14 & 1) ;
assign ____env_safe_A3_097_100 = (!i_hlock_0 | i_hbusreq_0) & (!i_hlock_1 | i_hbusreq_1) & (!i_hlock_2 | i_hbusreq_2) & (!i_hlock_3 | i_hbusreq_3) & (!i_hlock_4 | i_hbusreq_4) & (!i_hlock_5 | i_hbusreq_5) & (!i_hlock_6 | i_hbusreq_6) & (!i_hlock_7 | i_hbusreq_7) & (!i_hlock_8 | i_hbusreq_8) & (!i_hlock_9 | i_hbusreq_9) & (!i_hlock_10 | i_hbusreq_10) & (!i_hlock_11 | i_hbusreq_11) & (!i_hlock_12 | i_hbusreq_12) & (!i_hlock_13 | i_hbusreq_13) & (!i_hlock_14 | i_hbusreq_14) & 1 ;
assign __Env_Safe_Now101 = ____env_safe_A4_098_099 & ____env_safe_A3_097_100 ;
assign ____G4_026_103 = 1 ;
assign ____G7_045_104 = 1 ;
assign ____G8a_061_105 = 1 ;
assign ____G10a_078_106 = 1 ;
assign ____G10b_094_107 = 1 ;
assign ____G11_095_108 = !N__init006 | (controllable_decide & controllable_start & controllable_hgrant_0 & !controllable_hmastlock & !controllable_hgrant_1 & !controllable_hgrant_2 & !controllable_hgrant_3 & !controllable_hgrant_4 & !controllable_hgrant_5 & !controllable_hgrant_6 & !controllable_hgrant_7 & !controllable_hgrant_8 & !controllable_hgrant_9 & !controllable_hgrant_10 & !controllable_hgrant_11 & !controllable_hgrant_12 & !controllable_hgrant_13 & !controllable_hgrant_14 & 1) ;
assign ____G1_008_109 = N__init006  | prev_controllable_hready | !controllable_start ;
assign ____G2_009_110 = !G2_state | !controllable_start ;
assign ____G3_010_111 = !__bit010 | !controllable_start ;
assign ____G4_011_112 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_0 ^~ __bit_obs000) ;
assign ____G4_012_113 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_1 ^~ __bit070) ;
assign ____G4_013_114 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_2 ^~ __bit075) ;
assign ____G4_014_115 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_3 ^~ __bit090) ;
assign ____G4_015_116 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_4 ^~ __bit079) ;
assign ____G4_016_117 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_5 ^~ __bit085) ;
assign ____G4_017_118 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_6 ^~ __bit092) ;
assign ____G4_018_119 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_7 ^~ __bit096) ;
assign ____G4_019_120 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_8 ^~ __bit082) ;
assign ____G4_020_121 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_9 ^~ __bit083) ;
assign ____G4_021_122 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_10 ^~ __bit086) ;
assign ____G4_022_123 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_11 ^~ __bit089) ;
assign ____G4_023_124 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_12 ^~ __bit093) ;
assign ____G4_024_125 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_13 ^~ __bit094) ;
assign ____G4_025_126 = !(N__init006 & prev_controllable_hready) | (prev_controllable_hgrant_14 ^~ __bit097) ;
assign ____G5_027_127 = !(N__init006 & prev_controllable_hready) | (prev_controllable_locked ^~ controllable_hmastlock) ;
assign ____G6a_028_128 = !(N__init006 & controllable_start) | __bit_obs007 ;
assign ____G6b_029_129 = !(N__init006 & controllable_start) | (controllable_hmastlock ^~ prev_controllable_hmastlock) ;
assign ____G7_030_130 = N__init006 | !(prev_controllable_decide & controllable_hgrant_0) | (prev_i_hlock_0 ^~ controllable_locked) ;
assign ____G7_031_131 = N__init006 | !(prev_controllable_decide & controllable_hgrant_1) | (prev_i_hlock_1 ^~ controllable_locked) ;
assign ____G7_032_132 = N__init006 | !(prev_controllable_decide & controllable_hgrant_2) | (prev_i_hlock_2 ^~ controllable_locked) ;
assign ____G7_033_133 = N__init006 | !(prev_controllable_decide & controllable_hgrant_3) | (prev_i_hlock_3 ^~ controllable_locked) ;
assign ____G7_034_134 = N__init006 | !(prev_controllable_decide & controllable_hgrant_4) | (prev_i_hlock_4 ^~ controllable_locked) ;
assign ____G7_035_135 = N__init006 | !(prev_controllable_decide & controllable_hgrant_5) | (prev_i_hlock_5 ^~ controllable_locked) ;
assign ____G7_036_136 = N__init006 | !(prev_controllable_decide & controllable_hgrant_6) | (prev_i_hlock_6 ^~ controllable_locked) ;
assign ____G7_037_137 = N__init006 | !(prev_controllable_decide & controllable_hgrant_7) | (prev_i_hlock_7 ^~ controllable_locked) ;
assign ____G7_038_138 = N__init006 | !(prev_controllable_decide & controllable_hgrant_8) | (prev_i_hlock_8 ^~ controllable_locked) ;
assign ____G7_039_139 = N__init006 | !(prev_controllable_decide & controllable_hgrant_9) | (prev_i_hlock_9 ^~ controllable_locked) ;
assign ____G7_040_140 = N__init006 | !(prev_controllable_decide & controllable_hgrant_10) | (prev_i_hlock_10 ^~ controllable_locked) ;
assign ____G7_041_141 = N__init006 | !(prev_controllable_decide & controllable_hgrant_11) | (prev_i_hlock_11 ^~ controllable_locked) ;
assign ____G7_042_142 = N__init006 | !(prev_controllable_decide & controllable_hgrant_12) | (prev_i_hlock_12 ^~ controllable_locked) ;
assign ____G7_043_143 = N__init006 | !(prev_controllable_decide & controllable_hgrant_13) | (prev_i_hlock_13 ^~ controllable_locked) ;
assign ____G7_044_144 = N__init006 | !(prev_controllable_decide & controllable_hgrant_14) | (prev_i_hlock_14 ^~ controllable_locked) ;
assign ____G8a_046_145 = N__init006 | prev_controllable_decide | (controllable_hgrant_0 ^~ prev_controllable_hgrant_0) ;
assign ____G8a_047_146 = N__init006 | prev_controllable_decide | (controllable_hgrant_1 ^~ prev_controllable_hgrant_1) ;
assign ____G8a_048_147 = N__init006 | prev_controllable_decide | (controllable_hgrant_2 ^~ prev_controllable_hgrant_2) ;
assign ____G8a_049_148 = N__init006 | prev_controllable_decide | (controllable_hgrant_3 ^~ prev_controllable_hgrant_3) ;
assign ____G8a_050_149 = N__init006 | prev_controllable_decide | (controllable_hgrant_4 ^~ prev_controllable_hgrant_4) ;
assign ____G8a_051_150 = N__init006 | prev_controllable_decide | (controllable_hgrant_5 ^~ prev_controllable_hgrant_5) ;
assign ____G8a_052_151 = N__init006 | prev_controllable_decide | (controllable_hgrant_6 ^~ prev_controllable_hgrant_6) ;
assign ____G8a_053_152 = N__init006 | prev_controllable_decide | (controllable_hgrant_7 ^~ prev_controllable_hgrant_7) ;
assign ____G8a_054_153 = N__init006 | prev_controllable_decide | (controllable_hgrant_8 ^~ prev_controllable_hgrant_8) ;
assign ____G8a_055_154 = N__init006 | prev_controllable_decide | (controllable_hgrant_9 ^~ prev_controllable_hgrant_9) ;
assign ____G8a_056_155 = N__init006 | prev_controllable_decide | (controllable_hgrant_10 ^~ prev_controllable_hgrant_10) ;
assign ____G8a_057_156 = N__init006 | prev_controllable_decide | (controllable_hgrant_11 ^~ prev_controllable_hgrant_11) ;
assign ____G8a_058_157 = N__init006 | prev_controllable_decide | (controllable_hgrant_12 ^~ prev_controllable_hgrant_12) ;
assign ____G8a_059_158 = N__init006 | prev_controllable_decide | (controllable_hgrant_13 ^~ prev_controllable_hgrant_13) ;
assign ____G8a_060_159 = N__init006 | prev_controllable_decide | (controllable_hgrant_14 ^~ prev_controllable_hgrant_14) ;
assign ____G8b_062_160 = N__init006 | prev_controllable_decide | (controllable_locked ^~ prev_controllable_locked) ;
assign ____G10a_063_161 = !G10_state_0 | !controllable_hgrant_0 ;
assign ____G10a_064_162 = !G10_state_1 | !controllable_hgrant_1 ;
assign ____G10a_065_163 = !G10_state_2 | !controllable_hgrant_2 ;
assign ____G10a_066_164 = !G10_state_3 | !controllable_hgrant_3 ;
assign ____G10a_067_165 = !G10_state_4 | !controllable_hgrant_4 ;
assign ____G10a_068_166 = !G10_state_5 | !controllable_hgrant_5 ;
assign ____G10a_069_167 = !G10_state_6 | !controllable_hgrant_6 ;
assign ____G10a_070_168 = !G10_state_7 | !controllable_hgrant_7 ;
assign ____G10a_071_169 = !G10_state_8 | !controllable_hgrant_8 ;
assign ____G10a_072_170 = !G10_state_9 | !controllable_hgrant_9 ;
assign ____G10a_073_171 = !G10_state_10 | !controllable_hgrant_10 ;
assign ____G10a_074_172 = !G10_state_11 | !controllable_hgrant_11 ;
assign ____G10a_075_173 = !G10_state_12 | !controllable_hgrant_12 ;
assign ____G10a_076_174 = !G10_state_13 | !controllable_hgrant_13 ;
assign ____G10a_077_175 = !G10_state_14 | !controllable_hgrant_14 ;
assign ____G10b_079_176 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_0) | controllable_hgrant_0 ;
assign ____G10b_080_177 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_1) | controllable_hgrant_0 ;
assign ____G10b_081_178 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_2) | controllable_hgrant_0 ;
assign ____G10b_082_179 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_3) | controllable_hgrant_0 ;
assign ____G10b_083_180 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_4) | controllable_hgrant_0 ;
assign ____G10b_084_181 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_5) | controllable_hgrant_0 ;
assign ____G10b_085_182 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_6) | controllable_hgrant_0 ;
assign ____G10b_086_183 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_7) | controllable_hgrant_0 ;
assign ____G10b_087_184 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_8) | controllable_hgrant_0 ;
assign ____G10b_088_185 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_9) | controllable_hgrant_0 ;
assign ____G10b_089_186 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_10) | controllable_hgrant_0 ;
assign ____G10b_090_187 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_11) | controllable_hgrant_0 ;
assign ____G10b_091_188 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_12) | controllable_hgrant_0 ;
assign ____G10b_092_189 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_13) | controllable_hgrant_0 ;
assign ____G10b_093_190 = !N__init006 | !(prev_controllable_decide & !i_hbusreq_14) | controllable_hgrant_0 ;

assign o_err = __count_1_194;

initial
 begin
  __count_1_194 = 0 ;
  N__Sys_Safe191 = 0 ;
  N__Env_Safe_Ever102 = 0 ;
  prev_controllable_hready = 0 ;
  prev_i_hlock_0 = 0 ;
  prev_i_hlock_1 = 0 ;
  prev_i_hlock_2 = 0 ;
  prev_i_hlock_3 = 0 ;
  prev_i_hlock_4 = 0 ;
  prev_i_hlock_5 = 0 ;
  prev_i_hlock_6 = 0 ;
  prev_i_hlock_7 = 0 ;
  prev_i_hlock_8 = 0 ;
  prev_i_hlock_9 = 0 ;
  prev_i_hlock_10 = 0 ;
  prev_i_hlock_11 = 0 ;
  prev_i_hlock_12 = 0 ;
  prev_i_hlock_13 = 0 ;
  prev_i_hlock_14 = 0 ;
  prev_controllable_hmaster_0_0 = 0 ;
  prev_controllable_hmaster_0_1 = 0 ;
  prev_controllable_hmaster_0_2 = 0 ;
  prev_controllable_hmaster_0_3 = 0 ;
  prev_controllable_hmastlock = 0 ;
  prev_controllable_decide = 0 ;
  prev_controllable_locked = 0 ;
  prev_controllable_hgrant_0 = 0 ;
  prev_controllable_hgrant_1 = 0 ;
  prev_controllable_hgrant_2 = 0 ;
  prev_controllable_hgrant_3 = 0 ;
  prev_controllable_hgrant_4 = 0 ;
  prev_controllable_hgrant_5 = 0 ;
  prev_controllable_hgrant_6 = 0 ;
  prev_controllable_hgrant_7 = 0 ;
  prev_controllable_hgrant_8 = 0 ;
  prev_controllable_hgrant_9 = 0 ;
  prev_controllable_hgrant_10 = 0 ;
  prev_controllable_hgrant_11 = 0 ;
  prev_controllable_hgrant_12 = 0 ;
  prev_controllable_hgrant_13 = 0 ;
  prev_controllable_hgrant_14 = 0 ;
  A1_state = 0 ;
  A2_state = 0 ;
  G2_state = 0 ;
  wait_controllable_hready_0_0 = 0 ;
  wait_controllable_hready_0_1 = 0 ;
  wait_controllable_hready_0_2 = 0 ;
  G9_i_0_0 = 0 ;
  G9_i_0_1 = 0 ;
  G9_i_0_2 = 0 ;
  G9_i_0_3 = 0 ;
  G10_state_0 = 0 ;
  G10_state_1 = 0 ;
  G10_state_2 = 0 ;
  G10_state_3 = 0 ;
  G10_state_4 = 0 ;
  G10_state_5 = 0 ;
  G10_state_6 = 0 ;
  G10_state_7 = 0 ;
  G10_state_8 = 0 ;
  G10_state_9 = 0 ;
  G10_state_10 = 0 ;
  G10_state_11 = 0 ;
  G10_state_12 = 0 ;
  G10_state_13 = 0 ;
  G10_state_14 = 0 ;
  N__init006 = 0 ;
 end

always @(posedge i_clk)
 begin
  __count_1_194 = !N__Env_Safe_Ever102 & (N__Sys_Safe191 | !(__bit054 | (__bit020 ? !i_hbusreq_1 : (__bit025 ? !i_hbusreq_2 : (__bit029 ? !i_hbusreq_4 : (__bit032 ? !i_hbusreq_8 : (__bit033 ? !i_hbusreq_9 : (__bit035 ? !i_hbusreq_5 : (__bit036 ? !i_hbusreq_10 : (__bit039 ? !i_hbusreq_11 : (__bit040 ? !i_hbusreq_3 : (__bit042 ? !i_hbusreq_6 : (__bit043 ? !i_hbusreq_12 : (__bit044 ? !i_hbusreq_13 : (__bit046 ? !i_hbusreq_7 : (__bit047 ? !i_hbusreq_14 : !i_hbusreq_0))))))))))))))) & controllable_hready & A2_state) ;
  N__Sys_Safe191 = !(!N__Sys_Safe191 & ____G10b_086_183 & ____G10b_087_184 & ____G10b_088_185 & ____G10b_089_186 & ____G10b_090_187 & ____G10b_091_188 & ____G10b_092_189 & ____G10b_093_190 & ____G10a_069_167 & ____G10a_070_168 & ____G10a_071_169 & ____G10a_072_170 & ____G10a_073_171 & ____G10a_074_172 & ____G10a_075_173 & ____G10a_076_174 & ____G10a_077_175 & ____G10b_079_176 & ____G10b_080_177 & ____G10b_081_178 & ____G10b_082_179 & ____G10b_083_180 & ____G10b_084_181 & ____G10b_085_182 & ____G4_026_103 &
                   ____G7_045_104 & ____G8a_061_105 & ____G10a_078_106 & ____G10b_094_107 & ____G11_095_108 & ____G1_008_109 & ____G2_009_110 & ____G3_010_111 & ____G4_011_112 & ____G4_012_113 & ____G4_013_114 & ____G4_014_115 & ____G4_015_116 & ____G4_016_117 & ____G4_017_118 & ____G4_018_119 & ____G4_019_120 & ____G4_020_121 & ____G4_021_122 & ____G4_022_123 & ____G4_023_124 & ____G4_024_125 & ____G4_025_126 & ____G5_027_127 & ____G6a_028_128 & ____G6b_029_129 & ____G7_030_130 & ____G7_031_131 &
                   ____G7_032_132 & ____G7_033_133 & ____G7_034_134 & ____G7_035_135 & ____G7_036_136 & ____G7_037_137 & ____G7_038_138 & ____G7_039_139 & ____G7_040_140 & ____G7_041_141 & ____G7_042_142 & ____G7_043_143 & ____G7_044_144 & ____G8a_046_145 & ____G8a_047_146 & ____G8a_048_147 & ____G8a_049_148 & ____G8a_050_149 & ____G8a_051_150 & ____G8a_052_151 & ____G8a_053_152 & ____G8a_054_153 & ____G8a_055_154 & ____G8a_056_155 & ____G8a_057_156 & ____G8a_058_157 & ____G8a_059_158 & ____G8a_060_159 &
                   ____G8b_062_160 & ____G10a_063_161 & ____G10a_064_162 & ____G10a_065_163 & ____G10a_066_164 & ____G10a_067_165 & ____G10a_068_166) ;
  N__Env_Safe_Ever102 = !(__Env_Safe_Now101 & !N__Env_Safe_Ever102) ;
  prev_controllable_hready = controllable_hready ;
  prev_i_hlock_0 = i_hlock_0 ;
  prev_i_hlock_1 = i_hlock_1 ;
  prev_i_hlock_2 = i_hlock_2 ;
  prev_i_hlock_3 = i_hlock_3 ;
  prev_i_hlock_4 = i_hlock_4 ;
  prev_i_hlock_5 = i_hlock_5 ;
  prev_i_hlock_6 = i_hlock_6 ;
  prev_i_hlock_7 = i_hlock_7 ;
  prev_i_hlock_8 = i_hlock_8 ;
  prev_i_hlock_9 = i_hlock_9 ;
  prev_i_hlock_10 = i_hlock_10 ;
  prev_i_hlock_11 = i_hlock_11 ;
  prev_i_hlock_12 = i_hlock_12 ;
  prev_i_hlock_13 = i_hlock_13 ;
  prev_i_hlock_14 = i_hlock_14 ;
  prev_controllable_hmaster_0_0 = controllable_hmaster_0_0 ;
  prev_controllable_hmaster_0_1 = controllable_hmaster_0_1 ;
  prev_controllable_hmaster_0_2 = controllable_hmaster_0_2 ;
  prev_controllable_hmaster_0_3 = controllable_hmaster_0_3 ;
  prev_controllable_hmastlock = controllable_hmastlock ;
  prev_controllable_decide = controllable_decide ;
  prev_controllable_locked = controllable_locked ;
  prev_controllable_hgrant_0 = controllable_hgrant_0 ;
  prev_controllable_hgrant_1 = controllable_hgrant_1 ;
  prev_controllable_hgrant_2 = controllable_hgrant_2 ;
  prev_controllable_hgrant_3 = controllable_hgrant_3 ;
  prev_controllable_hgrant_4 = controllable_hgrant_4 ;
  prev_controllable_hgrant_5 = controllable_hgrant_5 ;
  prev_controllable_hgrant_6 = controllable_hgrant_6 ;
  prev_controllable_hgrant_7 = controllable_hgrant_7 ;
  prev_controllable_hgrant_8 = controllable_hgrant_8 ;
  prev_controllable_hgrant_9 = controllable_hgrant_9 ;
  prev_controllable_hgrant_10 = controllable_hgrant_10 ;
  prev_controllable_hgrant_11 = controllable_hgrant_11 ;
  prev_controllable_hgrant_12 = controllable_hgrant_12 ;
  prev_controllable_hgrant_13 = controllable_hgrant_13 ;
  prev_controllable_hgrant_14 = controllable_hgrant_14 ;
  A1_state = controllable_hmastlock & __bit100 | busreq & A1_state ;
  A2_state = A2_state & !controllable_hready | !A2_state & (!A1_state | !busreq) ;
  G2_state = controllable_start & controllable_hmastlock & __bit100 | busreq & G2_state ;
  wait_controllable_hready_0_0 = ((__bit012 & !N__init006) ? __bit005 : ((__bit004 & !N__init006) ? 0 : ((__bit003 & !N__init006) ? 1 : (__bit060 ? __bit005 : (__bit058 ? 0 : (__bit056 ? 1 : wait_controllable_hready_0_0)))))) ;
  wait_controllable_hready_0_1 = ((__bit012 & !N__init006) ? !__bit103 : ((__bit004 & !N__init006) ? 0 : ((__bit003 & !N__init006) ? 1 : (__bit060 ? !__bit103 : (__bit058 ? 0 : (__bit056 ? 1 : wait_controllable_hready_0_1)))))) ;
  wait_controllable_hready_0_2 = ((__bit012 & !N__init006) ? !__bit107 : ((__bit004 & !N__init006) ? 1 : ((__bit003 & !N__init006) ? 0 : (__bit060 ? !__bit107 : (__bit058 ? 1 : (__bit056 ? 0 : wait_controllable_hready_0_2)))))) ;
  G9_i_0_0 = ((__bit055 & !N__init006) ? !__bit017 : (__bit062 ? !__bit017 : G9_i_0_0)) ;
  G9_i_0_1 = ((__bit055 & !N__init006) ? !__bit110 : (__bit062 ? !__bit110 : G9_i_0_1)) ;
  G9_i_0_2 = ((__bit055 & !N__init006) ? !__bit112 : (__bit062 ? !__bit112 : G9_i_0_2)) ;
  G9_i_0_3 = ((__bit055 & !N__init006) ? !__bit114 : (__bit062 ? !__bit114 : G9_i_0_3)) ;
  G10_state_0 = G10_state_0 & !i_hbusreq_0 | !controllable_hgrant_0 & !G10_state_0 ;
  G10_state_1 = G10_state_1 & !i_hbusreq_1 | !controllable_hgrant_1 & !G10_state_1 ;
  G10_state_2 = G10_state_2 & !i_hbusreq_2 | !controllable_hgrant_2 & !G10_state_2 ;
  G10_state_3 = G10_state_3 & !i_hbusreq_3 | !controllable_hgrant_3 & !G10_state_3 ;
  G10_state_4 = G10_state_4 & !i_hbusreq_4 | !controllable_hgrant_4 & !G10_state_4 ;
  G10_state_5 = G10_state_5 & !i_hbusreq_5 | !controllable_hgrant_5 & !G10_state_5 ;
  G10_state_6 = G10_state_6 & !i_hbusreq_6 | !controllable_hgrant_6 & !G10_state_6 ;
  G10_state_7 = G10_state_7 & !i_hbusreq_7 | !controllable_hgrant_7 & !G10_state_7 ;
  G10_state_8 = G10_state_8 & !i_hbusreq_8 | !controllable_hgrant_8 & !G10_state_8 ;
  G10_state_9 = G10_state_9 & !i_hbusreq_9 | !controllable_hgrant_9 & !G10_state_9 ;
  G10_state_10 = G10_state_10 & !i_hbusreq_10 | !controllable_hgrant_10 & !G10_state_10 ;
  G10_state_11 = G10_state_11 & !i_hbusreq_11 | !controllable_hgrant_11 & !G10_state_11 ;
  G10_state_12 = G10_state_12 & !i_hbusreq_12 | !controllable_hgrant_12 & !G10_state_12 ;
  G10_state_13 = G10_state_13 & !i_hbusreq_13 | !controllable_hgrant_13 & !G10_state_13 ;
  G10_state_14 = G10_state_14 & !i_hbusreq_14 | !controllable_hgrant_14 & !G10_state_14 ;
  N__init006 = 1 ;
 end


endmodule
-------------------------------
