Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 3335f37c422145059368d65ffde65cfc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2_receiver_tb_behav xil_defaultlib.i2_receiver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'left_channel' [C:/Users/yaroslav/Desktop/bachelor-project/vivado/ips/i2s_receiver/i2s_receiver.srcs/sources_1/new/i2_receiver_tb.v:52]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'right_channel' [C:/Users/yaroslav/Desktop/bachelor-project/vivado/ips/i2s_receiver/i2s_receiver.srcs/sources_1/new/i2_receiver_tb.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.i2_receiver
Compiling module xil_defaultlib.i2_receiver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2_receiver_tb_behav
