Analysis & Synthesis report for ADC
Fri Apr  4 18:14:39 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 10. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 18. lpm_mult Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr  4 18:14:39 2025       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; ADC                                         ;
; Top-level Entity Name              ; CaF                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 939                                         ;
;     Total combinational functions  ; 939                                         ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; CaF                ; ADC                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; CaF.vhd                          ; yes             ; User VHDL File               ; /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd                                            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc          ;         ;
; db/lpm_divide_6vl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/lpm_divide_6vl.tdf                              ;         ;
; db/sign_div_unsign_8nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/sign_div_unsign_8nh.tdf                         ;         ;
; db/alt_u_div_qke.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_qke.tdf                               ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/add_sub_t3c.tdf                                 ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/add_sub_u3c.tdf                                 ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_arg.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/add_sub_arg.tdf                                 ;         ;
; db/add_sub_erg.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/add_sub_erg.tdf                                 ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/lpm_divide_otl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/lpm_divide_otl.tdf                              ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/sign_div_unsign_qlh.tdf                         ;         ;
; db/alt_u_div_uhe.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_uhe.tdf                               ;         ;
; db/lpm_divide_ntl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/lpm_divide_ntl.tdf                              ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/sign_div_unsign_plh.tdf                         ;         ;
; db/alt_u_div_the.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_the.tdf                               ;         ;
; db/lpm_divide_6nl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/lpm_divide_6nl.tdf                              ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/sign_div_unsign_5nh.tdf                         ;         ;
; db/alt_u_div_kke.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf                               ;         ;
; db/lpm_divide_ktl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/lpm_divide_ktl.tdf                              ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/sign_div_unsign_mlh.tdf                         ;         ;
; db/alt_u_div_mhe.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_mhe.tdf                               ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 939                                                                                                     ;
;                                             ;                                                                                                         ;
; Total combinational functions               ; 939                                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                                         ;
;     -- 4 input functions                    ; 182                                                                                                     ;
;     -- 3 input functions                    ; 272                                                                                                     ;
;     -- <=2 input functions                  ; 485                                                                                                     ;
;                                             ;                                                                                                         ;
; Logic elements by mode                      ;                                                                                                         ;
;     -- normal mode                          ; 601                                                                                                     ;
;     -- arithmetic mode                      ; 338                                                                                                     ;
;                                             ;                                                                                                         ;
; Total registers                             ; 0                                                                                                       ;
;     -- Dedicated logic registers            ; 0                                                                                                       ;
;     -- I/O registers                        ; 0                                                                                                       ;
;                                             ;                                                                                                         ;
; I/O pins                                    ; 33                                                                                                      ;
;                                             ;                                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                       ;
;                                             ;                                                                                                         ;
; Maximum fan-out node                        ; lpm_divide:Div0|lpm_divide_6vl:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_qke:divider|op_3~26 ;
; Maximum fan-out                             ; 45                                                                                                      ;
; Total fan-out                               ; 2425                                                                                                    ;
; Average fan-out                             ; 2.41                                                                                                    ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                  ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |CaF                                   ; 939 (54)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 33   ; 0            ; 0          ; |CaF                                                                                                 ; CaF                 ; work         ;
;    |lpm_divide:Div0|                   ; 125 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_6vl:auto_generated|  ; 125 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div0|lpm_divide_6vl:auto_generated                                                   ; lpm_divide_6vl      ; work         ;
;          |sign_div_unsign_8nh:divider| ; 125 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div0|lpm_divide_6vl:auto_generated|sign_div_unsign_8nh:divider                       ; sign_div_unsign_8nh ; work         ;
;             |alt_u_div_qke:divider|    ; 125 (125)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div0|lpm_divide_6vl:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_qke:divider ; alt_u_div_qke       ; work         ;
;    |lpm_divide:Div1|                   ; 115 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_otl:auto_generated|  ; 115 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div1|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 115 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_uhe:divider|    ; 115 (115)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;    |lpm_divide:Div4|                   ; 105 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div4                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ktl:auto_generated|  ; 105 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div4|lpm_divide_ktl:auto_generated                                                   ; lpm_divide_ktl      ; work         ;
;          |sign_div_unsign_mlh:divider| ; 105 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div4|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;             |alt_u_div_mhe:divider|    ; 105 (105)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div4|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider ; alt_u_div_mhe       ; work         ;
;    |lpm_divide:Div5|                   ; 116 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div5                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ntl:auto_generated|  ; 116 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div5|lpm_divide_ntl:auto_generated                                                   ; lpm_divide_ntl      ; work         ;
;          |sign_div_unsign_plh:divider| ; 116 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                       ; sign_div_unsign_plh ; work         ;
;             |alt_u_div_the:divider|    ; 116 (116)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_the:divider ; alt_u_div_the       ; work         ;
;    |lpm_divide:Mod0|                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_6nl:auto_generated|  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod0|lpm_divide_6nl:auto_generated                                                   ; lpm_divide_6nl      ; work         ;
;          |sign_div_unsign_5nh:divider| ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod0|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh ; work         ;
;             |alt_u_div_kke:divider|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod0|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider ; alt_u_div_kke       ; work         ;
;    |lpm_divide:Mod3|                   ; 192 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_6nl:auto_generated|  ; 192 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod3|lpm_divide_6nl:auto_generated                                                   ; lpm_divide_6nl      ; work         ;
;          |sign_div_unsign_5nh:divider| ; 192 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod3|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh ; work         ;
;             |alt_u_div_kke:divider|    ; 192 (192)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod3|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider ; alt_u_div_kke       ; work         ;
;    |lpm_divide:Mod4|                   ; 150 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod4                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_6nl:auto_generated|  ; 150 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod4|lpm_divide_6nl:auto_generated                                                   ; lpm_divide_6nl      ; work         ;
;          |sign_div_unsign_5nh:divider| ; 150 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod4|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh ; work         ;
;             |alt_u_div_kke:divider|    ; 150 (150)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod4|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider ; alt_u_div_kke       ; work         ;
;    |lpm_divide:Mod5|                   ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod5                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_6nl:auto_generated|  ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod5|lpm_divide_6nl:auto_generated                                                   ; lpm_divide_6nl      ; work         ;
;          |sign_div_unsign_5nh:divider| ; 67 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod5|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh ; work         ;
;             |alt_u_div_kke:divider|    ; 67 (67)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_divide:Mod5|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider ; alt_u_div_kke       ; work         ;
;    |lpm_mult:Mult0|                    ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_mult:Mult0                                                                                  ; lpm_mult            ; work         ;
;       |multcore:mult_core|             ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CaF|lpm_mult:Mult0|multcore:mult_core                                                               ; multcore            ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_6vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7        ; Untyped             ;
; LPM_WIDTHB                                     ; 12       ; Untyped             ;
; LPM_WIDTHP                                     ; 19       ; Untyped             ;
; LPM_WIDTHR                                     ; 19       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_6nl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ktl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_6nl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_6nl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_6nl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7              ;
;     -- LPM_WIDTHB                     ; 12             ;
;     -- LPM_WIDTHP                     ; 19             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_lcell_comb ; 942                         ;
;     arith             ; 338                         ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 259                         ;
;     normal            ; 604                         ;
;         0 data inputs ; 53                          ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 335                         ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 182                         ;
;                       ;                             ;
; Max LUT depth         ; 59.70                       ;
; Average LUT depth     ; 56.24                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Apr  4 18:14:29 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ffdh.vhd
    Info (12022): Found design unit 1: ffdh-ALGO File: /home/bante/Documents/VLSI/VHDL/Ola2/ffdh.vhd Line: 11
    Info (12023): Found entity 1: ffdh File: /home/bante/Documents/VLSI/VHDL/Ola2/ffdh.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ffd2.vhd
    Info (12022): Found design unit 1: ffd2-BEAS File: /home/bante/Documents/VLSI/VHDL/Ola2/ffd2.vhd Line: 11
    Info (12023): Found entity 1: ffd2 File: /home/bante/Documents/VLSI/VHDL/Ola2/ffd2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file contac.vhd
    Info (12022): Found design unit 1: contac-ALGO File: /home/bante/Documents/VLSI/VHDL/Ola2/contac.vhd Line: 9
    Info (12023): Found entity 1: contac File: /home/bante/Documents/VLSI/VHDL/Ola2/contac.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file brinco.bdf
    Info (12023): Found entity 1: brinco
Info (12021): Found 2 design units, including 1 entities, in source file adc/synthesis/adc.vhd
    Info (12022): Found design unit 1: adc-rtl File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/adc.vhd Line: 24
    Info (12023): Found entity 1: adc File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/adc.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/altera_modular_adc_control.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/altera_modular_adc_sample_store.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v
    Info (12023): Found entity 1: DE10_Lite_ADC_Core_modular_adc_0 File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_adc_mega_0.v
    Info (12023): Found entity 1: adc_adc_mega_0 File: /home/bante/Documents/VLSI/VHDL/Ola2/adc/synthesis/submodules/adc_adc_mega_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Block1.bdf
    Info (12023): Found entity 1: Block1
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: fsm-BEAS File: /home/bante/Documents/VLSI/VHDL/Ola2/fsm.vhd Line: 12
    Info (12023): Found entity 1: fsm File: /home/bante/Documents/VLSI/VHDL/Ola2/fsm.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file divf.vhd
    Info (12022): Found design unit 1: divf-BEAS File: /home/bante/Documents/VLSI/VHDL/Ola2/divf.vhd Line: 13
    Info (12023): Found entity 1: divf File: /home/bante/Documents/VLSI/VHDL/Ola2/divf.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bcd.vhd
    Info (12022): Found design unit 1: bcd-BEAS File: /home/bante/Documents/VLSI/VHDL/Ola2/bcd.vhd Line: 9
    Info (12023): Found entity 1: bcd File: /home/bante/Documents/VLSI/VHDL/Ola2/bcd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file CaF.vhd
    Info (12022): Found design unit 1: CaF-BEAS File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 12
    Info (12023): Found entity 1: CaF File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 5
Info (12127): Elaborating entity "CaF" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at CaF.vhd(41): signal "CC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 41
Warning (10492): VHDL Process Statement warning at CaF.vhd(41): signal "DC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 41
Warning (10492): VHDL Process Statement warning at CaF.vhd(41): signal "UC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 41
Warning (10492): VHDL Process Statement warning at CaF.vhd(44): signal "CF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 44
Warning (10492): VHDL Process Statement warning at CaF.vhd(44): signal "DF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 44
Warning (10492): VHDL Process Statement warning at CaF.vhd(44): signal "UF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 44
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 17
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 17
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 17
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6vl.tdf
    Info (12023): Found entity 1: lpm_divide_6vl File: /home/bante/Documents/VLSI/VHDL/Ola2/db/lpm_divide_6vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh File: /home/bante/Documents/VLSI/VHDL/Ola2/db/sign_div_unsign_8nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qke.tdf
    Info (12023): Found entity 1: alt_u_div_qke File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_qke.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: /home/bante/Documents/VLSI/VHDL/Ola2/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: /home/bante/Documents/VLSI/VHDL/Ola2/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 18
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 18
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: /home/bante/Documents/VLSI/VHDL/Ola2/db/add_sub_arg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf
    Info (12023): Found entity 1: add_sub_erg File: /home/bante/Documents/VLSI/VHDL/Ola2/db/add_sub_erg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: /home/bante/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 19
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: /home/bante/Documents/VLSI/VHDL/Ola2/db/lpm_divide_otl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: /home/bante/Documents/VLSI/VHDL/Ola2/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_uhe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div5" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 27
Info (12133): Instantiated megafunction "lpm_divide:Div5" with the following parameter: File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf
    Info (12023): Found entity 1: lpm_divide_ntl File: /home/bante/Documents/VLSI/VHDL/Ola2/db/lpm_divide_ntl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: /home/bante/Documents/VLSI/VHDL/Ola2/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_the.tdf
    Info (12023): Found entity 1: alt_u_div_the File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_the.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod5" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 27
Info (12133): Instantiated megafunction "lpm_divide:Mod5" with the following parameter: File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6nl.tdf
    Info (12023): Found entity 1: lpm_divide_6nl File: /home/bante/Documents/VLSI/VHDL/Ola2/db/lpm_divide_6nl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: /home/bante/Documents/VLSI/VHDL/Ola2/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf
    Info (12023): Found entity 1: alt_u_div_kke File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div4" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 26
Info (12133): Instantiated megafunction "lpm_divide:Div4" with the following parameter: File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ktl.tdf
    Info (12023): Found entity 1: lpm_divide_ktl File: /home/bante/Documents/VLSI/VHDL/Ola2/db/lpm_divide_ktl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: /home/bante/Documents/VLSI/VHDL/Ola2/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf
    Info (12023): Found entity 1: alt_u_div_mhe File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_mhe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod3" File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 25
Info (12133): Instantiated megafunction "lpm_divide:Mod3" with the following parameter: File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UNIT[0]" is stuck at GND File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 7
    Warning (13410): Pin "UNIT[1]" is stuck at VCC File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 7
    Warning (13410): Pin "UNIT[2]" is stuck at VCC File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 7
    Warning (13410): Pin "UNIT[4]" is stuck at GND File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 7
    Warning (13410): Pin "UNIT[5]" is stuck at GND File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 7
    Warning (13410): Pin "UNIT[7]" is stuck at VCC File: /home/bante/Documents/VLSI/VHDL/Ola2/CaF.vhd Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_the:divider|add_sub_7_result_int[0]~16" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_the.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_the:divider|add_sub_8_result_int[0]~16" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_the.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Div5|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_the:divider|add_sub_9_result_int[0]~16" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_the.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|add_sub_11_result_int[0]~0" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|op_10~18"
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|add_sub_10_result_int[0]~22" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|add_sub_7_result_int[0]~10" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_mhe.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|add_sub_8_result_int[0]~10" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_mhe.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_ktl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_mhe:divider|add_sub_9_result_int[0]~10" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_mhe.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|add_sub_11_result_int[0]~0" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|add_sub_6_result_int[0]~14" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|add_sub_7_result_int[0]~16" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|add_sub_8_result_int[0]~18" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|add_sub_9_result_int[0]~20" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf Line: 82
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|add_sub_10_result_int[0]~22" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf Line: 37
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|op_2~0"
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|add_sub_7_result_int[0]~16" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf Line: 72
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|add_sub_8_result_int[0]~18" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf Line: 77
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|add_sub_9_result_int[0]~20" File: /home/bante/Documents/VLSI/VHDL/Ola2/db/alt_u_div_kke.tdf Line: 82
Warning (20013): Ignored 19 assignments for entity "adc" -- entity does not exist in design
Info (144001): Generated suppressed messages file /home/bante/Documents/VLSI/VHDL/Ola2/output_files/ADC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 972 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 20 output pins
    Info (21061): Implemented 939 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 465 megabytes
    Info: Processing ended: Fri Apr  4 18:14:39 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/bante/Documents/VLSI/VHDL/Ola2/output_files/ADC.map.smsg.


