// Seed: 2132915049
module module_0 ();
  logic id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd79
) (
    input wand id_0,
    output supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri1 _id_5
);
  logic [id_5  &  1 'b0 : -1 'b0] id_7 = (-1);
  module_0 modCall_1 ();
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri id_7,
    output tri0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri id_12
);
  always @(*) begin : LABEL_0
    if (1 == 1 && -1) assert (-1);
  end
  wire id_14;
  wire [-1 : -1] id_15;
  wire module_2;
  module_0 modCall_1 ();
endmodule
