<stg><name>compute_matrices</name>


<trans_list>

<trans id="3295" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3296" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3305" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3304" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3306" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3315" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25411" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25411" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3318" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25310" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25310" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3328" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3330" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2529" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3341" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2529" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3332" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3340" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3342" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3351" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3350" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3352" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3353" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4083" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4104" from="20" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4105" from="20" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4097" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4098" from="22" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4084" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4085" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4086" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4087" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4088" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4089" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4090" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4091" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4092" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4093" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4094" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4095" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4096" from="35" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4099" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4100" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4101" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4102" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4103" from="40" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4075" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4107" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4108" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4109" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4110" from="44" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %query, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %query

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %database, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %database

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %max_index

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_index, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %direction_matrix, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %direction_matrix

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
:9 %diag_array_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
:10 %diag_array_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
:11 %diag_array_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
:12 %diag_array_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
:13 %diag_array_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
:14 %diag_array_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
:15 %diag_array_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_6"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
:16 %diag_array_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_7"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
:17 %diag_array_2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
:18 %diag_array_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
:19 %diag_array_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
:20 %diag_array_2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
:21 %diag_array_2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
:22 %diag_array_2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_5"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
:23 %diag_array_2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_6"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
:24 %diag_array_2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_7"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
:25 %diag_array_3_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_array_3_0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="64">
<![CDATA[
:26 %max_value_arr_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="64">
<![CDATA[
:27 %max_value_arr_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="64">
<![CDATA[
:28 %max_value_arr_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="64">
<![CDATA[
:29 %max_value_arr_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="64">
<![CDATA[
:30 %max_value_arr_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_4"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="64">
<![CDATA[
:31 %max_value_arr_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_5"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="64">
<![CDATA[
:32 %max_value_arr_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_6"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="64">
<![CDATA[
:33 %max_value_arr_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="64">
<![CDATA[
:34 %max_index_arr_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="22" op_0_bw="64">
<![CDATA[
:35 %max_index_arr_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="64">
<![CDATA[
:36 %max_index_arr_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="64">
<![CDATA[
:37 %max_index_arr_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_3"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="64">
<![CDATA[
:38 %max_index_arr_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="22" op_0_bw="64">
<![CDATA[
:39 %max_index_arr_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_5"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="22" op_0_bw="64">
<![CDATA[
:40 %max_index_arr_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_6"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="22" op_0_bw="64">
<![CDATA[
:41 %max_index_arr_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_7"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="64">
<![CDATA[
:42 %querry_buff_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="64">
<![CDATA[
:43 %querry_buff_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="64">
<![CDATA[
:44 %querry_buff_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64">
<![CDATA[
:45 %querry_buff_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="64">
<![CDATA[
:46 %querry_buff_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_4"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="64">
<![CDATA[
:47 %querry_buff_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_5"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
:48 %querry_buff_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_6"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64">
<![CDATA[
:49 %querry_buff_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_7"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64">
<![CDATA[
:50 %database_buff_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="database_buff_0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
:51 %database_buff_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="database_buff_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="64">
<![CDATA[
:52 %database_buff_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="database_buff_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="64">
<![CDATA[
:53 %database_buff_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="database_buff_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="64">
<![CDATA[
:54 %database_buff_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="database_buff_4"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="64">
<![CDATA[
:55 %database_buff_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="database_buff_5"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="64">
<![CDATA[
:56 %database_buff_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="database_buff_6"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="64">
<![CDATA[
:57 %database_buff_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="database_buff_7"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="64">
<![CDATA[
:58 %direction_buff_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="64">
<![CDATA[
:59 %direction_buff_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="64">
<![CDATA[
:60 %direction_buff_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="64">
<![CDATA[
:61 %direction_buff_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="64">
<![CDATA[
:62 %direction_buff_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_4"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="64">
<![CDATA[
:63 %direction_buff_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_5"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="64">
<![CDATA[
:64 %direction_buff_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_6"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="64">
<![CDATA[
:65 %direction_buff_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_7"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
:66 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %diag_array_1_0, i16 %diag_array_1_1, i16 %diag_array_1_2, i16 %diag_array_1_3, i16 %diag_array_1_4, i16 %diag_array_1_5, i16 %diag_array_1_6, i16 %diag_array_1_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %diag_array_2_0_addr = getelementptr i16 %diag_array_2_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_2_0_addr"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
:68 %specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i16 %diag_array_2_0, i16 %diag_array_2_1, i16 %diag_array_2_2, i16 %diag_array_2_3, i16 %diag_array_2_4, i16 %diag_array_2_5, i16 %diag_array_2_6, i16 %diag_array_2_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln16"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %diag_array_3_0_addr = getelementptr i16 %diag_array_3_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_3_0_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:70 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %diag_array_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %max_value_arr_0_addr = getelementptr i17 %max_value_arr_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_value_arr_0_addr"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17" op_3_bw="17" op_4_bw="17" op_5_bw="17" op_6_bw="17" op_7_bw="17" op_8_bw="17" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
:72 %specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i17 %max_value_arr_0, i17 %max_value_arr_1, i17 %max_value_arr_2, i17 %max_value_arr_3, i17 %max_value_arr_4, i17 %max_value_arr_5, i17 %max_value_arr_6, i17 %max_value_arr_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln19"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %max_index_arr_0_addr = getelementptr i22 %max_index_arr_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_index_arr_0_addr"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
:74 %specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i22 %max_index_arr_0, i22 %max_index_arr_1, i22 %max_index_arr_2, i22 %max_index_arr_3, i22 %max_index_arr_4, i22 %max_index_arr_5, i22 %max_index_arr_6, i22 %max_index_arr_7, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln20"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %querry_buff_0_addr = getelementptr i8 %querry_buff_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="querry_buff_0_addr"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
:76 %specmemcore_ln22 = specmemcore void @_ssdm_op_SpecMemCore, i8 %querry_buff_0, i8 %querry_buff_1, i8 %querry_buff_2, i8 %querry_buff_3, i8 %querry_buff_4, i8 %querry_buff_5, i8 %querry_buff_6, i8 %querry_buff_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln22"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
:77 %specmemcore_ln23 = specmemcore void @_ssdm_op_SpecMemCore, i8 %database_buff_0, i8 %database_buff_1, i8 %database_buff_2, i8 %database_buff_3, i8 %database_buff_4, i8 %database_buff_5, i8 %database_buff_6, i8 %database_buff_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln23"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %direction_buff_0_addr = getelementptr i2 %direction_buff_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="direction_buff_0_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
:79 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i2 %direction_buff_0, i2 %direction_buff_1, i2 %direction_buff_2, i2 %direction_buff_3, i2 %direction_buff_4, i2 %direction_buff_5, i2 %direction_buff_6, i2 %direction_buff_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:80 %br_ln27 = br void %memset.loop137

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
memset.loop137:0 %empty = phi i6 0, void, i6 %empty_12, void %memset.loop137.split407

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop137:1 %empty_12 = add i6 %empty, i6 1

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop137:2 %exitcond25613 = icmp_eq  i6 %empty, i6 33

]]></Node>
<StgValue><ssdm name="exitcond25613"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop137:3 %empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop137:4 %br_ln0 = br i1 %exitcond25613, void %memset.loop137.split, void %memset.loop135.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="6">
<![CDATA[
memset.loop137.split:0 %empty_14 = trunc i6 %empty

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop137.split:1 %newIndex = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="3">
<![CDATA[
memset.loop137.split:2 %newIndex_cast = zext i3 %newIndex

]]></Node>
<StgValue><ssdm name="newIndex_cast"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop137.split:3 %diag_array_1_0_addr = getelementptr i16 %diag_array_1_0, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="diag_array_1_0_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop137.split:4 %diag_array_1_1_addr = getelementptr i16 %diag_array_1_1, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="diag_array_1_1_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop137.split:5 %diag_array_1_2_addr = getelementptr i16 %diag_array_1_2, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="diag_array_1_2_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop137.split:6 %diag_array_1_3_addr = getelementptr i16 %diag_array_1_3, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="diag_array_1_3_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop137.split:7 %diag_array_1_4_addr = getelementptr i16 %diag_array_1_4, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="diag_array_1_4_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop137.split:8 %diag_array_1_5_addr = getelementptr i16 %diag_array_1_5, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="diag_array_1_5_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop137.split:9 %diag_array_1_6_addr = getelementptr i16 %diag_array_1_6, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="diag_array_1_6_addr"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop137.split:10 %diag_array_1_7_addr = getelementptr i16 %diag_array_1_7, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="diag_array_1_7_addr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
memset.loop137.split:11 %switch_ln0 = switch i3 %empty_14, void %branch7, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5, i3 6, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch6:0 %store_ln0 = store i16 0, i2 %diag_array_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln0 = br void %memset.loop137.split407

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch5:0 %store_ln0 = store i16 0, i2 %diag_array_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln0 = br void %memset.loop137.split407

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch4:0 %store_ln0 = store i16 0, i2 %diag_array_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln0 = br void %memset.loop137.split407

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch3:0 %store_ln0 = store i16 0, i2 %diag_array_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln0 = br void %memset.loop137.split407

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch2:0 %store_ln0 = store i16 0, i2 %diag_array_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln0 = br void %memset.loop137.split407

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch1:0 %store_ln0 = store i16 0, i2 %diag_array_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln0 = br void %memset.loop137.split407

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch0:0 %store_ln0 = store i16 0, i3 %diag_array_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln0 = br void %memset.loop137.split407

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch7:0 %store_ln0 = store i16 0, i2 %diag_array_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="0"/>
<literal name="empty_14" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln0 = br void %memset.loop137.split407

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25613" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
memset.loop135.preheader:0 %br_ln0 = br void %memset.loop135

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
memset.loop137.split407:0 %br_ln0 = br void %memset.loop137

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
memset.loop135:0 %empty_15 = phi i6 %empty_16, void %memset.loop135.split707, i6 0, void %memset.loop135.preheader

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop135:1 %empty_16 = add i6 %empty_15, i6 1

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop135:2 %exitcond25512 = icmp_eq  i6 %empty_15, i6 33

]]></Node>
<StgValue><ssdm name="exitcond25512"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop135:3 %empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop135:4 %br_ln0 = br i1 %exitcond25512, void %memset.loop135.split, void %memset.loop133.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="6">
<![CDATA[
memset.loop135.split:0 %empty_18 = trunc i6 %empty_15

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop135.split:1 %newIndex1 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty_15, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="3">
<![CDATA[
memset.loop135.split:2 %newIndex698_cast = zext i3 %newIndex1

]]></Node>
<StgValue><ssdm name="newIndex698_cast"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop135.split:3 %diag_array_2_0_addr_1 = getelementptr i16 %diag_array_2_0, i64 0, i64 %newIndex698_cast

]]></Node>
<StgValue><ssdm name="diag_array_2_0_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop135.split:4 %diag_array_2_1_addr = getelementptr i16 %diag_array_2_1, i64 0, i64 %newIndex698_cast

]]></Node>
<StgValue><ssdm name="diag_array_2_1_addr"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop135.split:5 %diag_array_2_2_addr = getelementptr i16 %diag_array_2_2, i64 0, i64 %newIndex698_cast

]]></Node>
<StgValue><ssdm name="diag_array_2_2_addr"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop135.split:6 %diag_array_2_3_addr = getelementptr i16 %diag_array_2_3, i64 0, i64 %newIndex698_cast

]]></Node>
<StgValue><ssdm name="diag_array_2_3_addr"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop135.split:7 %diag_array_2_4_addr = getelementptr i16 %diag_array_2_4, i64 0, i64 %newIndex698_cast

]]></Node>
<StgValue><ssdm name="diag_array_2_4_addr"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop135.split:8 %diag_array_2_5_addr = getelementptr i16 %diag_array_2_5, i64 0, i64 %newIndex698_cast

]]></Node>
<StgValue><ssdm name="diag_array_2_5_addr"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop135.split:9 %diag_array_2_6_addr = getelementptr i16 %diag_array_2_6, i64 0, i64 %newIndex698_cast

]]></Node>
<StgValue><ssdm name="diag_array_2_6_addr"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop135.split:10 %diag_array_2_7_addr = getelementptr i16 %diag_array_2_7, i64 0, i64 %newIndex698_cast

]]></Node>
<StgValue><ssdm name="diag_array_2_7_addr"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
memset.loop135.split:11 %switch_ln0 = switch i3 %empty_18, void %branch15, i3 0, void %branch8, i3 1, void %branch9, i3 2, void %branch10, i3 3, void %branch11, i3 4, void %branch12, i3 5, void %branch13, i3 6, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch14:0 %store_ln0 = store i16 0, i2 %diag_array_2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln0 = br void %memset.loop135.split707

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch13:0 %store_ln0 = store i16 0, i2 %diag_array_2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln0 = br void %memset.loop135.split707

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch12:0 %store_ln0 = store i16 0, i2 %diag_array_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln0 = br void %memset.loop135.split707

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch11:0 %store_ln0 = store i16 0, i2 %diag_array_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln0 = br void %memset.loop135.split707

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch10:0 %store_ln0 = store i16 0, i2 %diag_array_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln0 = br void %memset.loop135.split707

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch9:0 %store_ln0 = store i16 0, i2 %diag_array_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln0 = br void %memset.loop135.split707

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch8:0 %store_ln0 = store i16 0, i3 %diag_array_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln0 = br void %memset.loop135.split707

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch15:0 %store_ln0 = store i16 0, i2 %diag_array_2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="0"/>
<literal name="empty_18" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln0 = br void %memset.loop135.split707

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
memset.loop133.preheader:0 %br_ln0 = br void %memset.loop133

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
memset.loop135.split707:0 %br_ln0 = br void %memset.loop135

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
memset.loop133:0 %empty_19 = phi i6 %empty_20, void %memset.loop133.split746, i6 0, void %memset.loop133.preheader

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop133:1 %empty_20 = add i6 %empty_19, i6 1

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop133:2 %exitcond25411 = icmp_eq  i6 %empty_19, i6 33

]]></Node>
<StgValue><ssdm name="exitcond25411"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop133:3 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop133:4 %br_ln0 = br i1 %exitcond25411, void %memset.loop133.split, void %load-store-loop148.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="6">
<![CDATA[
memset.loop133.split:0 %empty_22 = trunc i6 %empty_19

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop133.split:1 %newIndex2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty_19, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="3">
<![CDATA[
memset.loop133.split:2 %newIndex737_cast = zext i3 %newIndex2

]]></Node>
<StgValue><ssdm name="newIndex737_cast"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop133.split:3 %diag_array_3_0_addr_1 = getelementptr i16 %diag_array_3_0, i64 0, i64 %newIndex737_cast

]]></Node>
<StgValue><ssdm name="diag_array_3_0_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop133.split:4 %cond = icmp_eq  i3 %empty_22, i3 0

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop133.split:5 %br_ln0 = br i1 %cond, void %memset.loop133.split746, void %branch16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25411" val="0"/>
<literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch16:0 %store_ln0 = store i16 0, i3 %diag_array_3_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25411" val="0"/>
<literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln0 = br void %memset.loop133.split746

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
memset.loop133.split746:0 %br_ln0 = br void %memset.loop133

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop148.preheader:0 %br_ln0 = br void %load-store-loop148

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
load-store-loop148:0 %loop_index149 = phi i6 %empty_23, void %load-store-loop148.split1668, i6 0, void %load-store-loop148.preheader

]]></Node>
<StgValue><ssdm name="loop_index149"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop148:1 %empty_23 = add i6 %loop_index149, i6 1

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="6">
<![CDATA[
load-store-loop148:2 %loop_index149_cast932 = zext i6 %loop_index149

]]></Node>
<StgValue><ssdm name="loop_index149_cast932"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop148:3 %exitcond25310 = icmp_eq  i6 %loop_index149, i6 32

]]></Node>
<StgValue><ssdm name="exitcond25310"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop148:4 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop148:5 %br_ln0 = br i1 %exitcond25310, void %load-store-loop148.split, void %load-store-loop145.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop148.split:0 %query_addr = getelementptr i8 %query, i64 0, i64 %loop_index149_cast932

]]></Node>
<StgValue><ssdm name="query_addr"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="5">
<![CDATA[
load-store-loop148.split:1 %query_load = load i5 %query_addr

]]></Node>
<StgValue><ssdm name="query_load"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="6">
<![CDATA[
load-store-loop148.split:2 %empty_25 = trunc i6 %loop_index149

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop148.split:3 %newIndex3 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %loop_index149, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond25310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop145.preheader:0 %br_ln0 = br void %load-store-loop145

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="223" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="5">
<![CDATA[
load-store-loop148.split:1 %query_load = load i5 %query_addr

]]></Node>
<StgValue><ssdm name="query_load"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="2">
<![CDATA[
load-store-loop148.split:4 %newIndex1659_cast = zext i2 %newIndex3

]]></Node>
<StgValue><ssdm name="newIndex1659_cast"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop148.split:5 %querry_buff_0_addr_1 = getelementptr i8 %querry_buff_0, i64 0, i64 %newIndex1659_cast

]]></Node>
<StgValue><ssdm name="querry_buff_0_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop148.split:6 %querry_buff_1_addr = getelementptr i8 %querry_buff_1, i64 0, i64 %newIndex1659_cast

]]></Node>
<StgValue><ssdm name="querry_buff_1_addr"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop148.split:7 %querry_buff_2_addr = getelementptr i8 %querry_buff_2, i64 0, i64 %newIndex1659_cast

]]></Node>
<StgValue><ssdm name="querry_buff_2_addr"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop148.split:8 %querry_buff_3_addr = getelementptr i8 %querry_buff_3, i64 0, i64 %newIndex1659_cast

]]></Node>
<StgValue><ssdm name="querry_buff_3_addr"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop148.split:9 %querry_buff_4_addr = getelementptr i8 %querry_buff_4, i64 0, i64 %newIndex1659_cast

]]></Node>
<StgValue><ssdm name="querry_buff_4_addr"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop148.split:10 %querry_buff_5_addr = getelementptr i8 %querry_buff_5, i64 0, i64 %newIndex1659_cast

]]></Node>
<StgValue><ssdm name="querry_buff_5_addr"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop148.split:11 %querry_buff_6_addr = getelementptr i8 %querry_buff_6, i64 0, i64 %newIndex1659_cast

]]></Node>
<StgValue><ssdm name="querry_buff_6_addr"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop148.split:12 %querry_buff_7_addr = getelementptr i8 %querry_buff_7, i64 0, i64 %newIndex1659_cast

]]></Node>
<StgValue><ssdm name="querry_buff_7_addr"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
load-store-loop148.split:13 %switch_ln0 = switch i3 %empty_25, void %branch47, i3 0, void %branch40, i3 1, void %branch41, i3 2, void %branch42, i3 3, void %branch43, i3 4, void %branch44, i3 5, void %branch45, i3 6, void %branch46

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
branch46:0 %store_ln0 = store i8 %query_load, i2 %querry_buff_6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch46:1 %br_ln0 = br void %load-store-loop148.split1668

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
branch45:0 %store_ln0 = store i8 %query_load, i2 %querry_buff_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch45:1 %br_ln0 = br void %load-store-loop148.split1668

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
branch44:0 %store_ln0 = store i8 %query_load, i2 %querry_buff_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch44:1 %br_ln0 = br void %load-store-loop148.split1668

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
branch43:0 %store_ln0 = store i8 %query_load, i2 %querry_buff_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch43:1 %br_ln0 = br void %load-store-loop148.split1668

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
branch42:0 %store_ln0 = store i8 %query_load, i2 %querry_buff_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch42:1 %br_ln0 = br void %load-store-loop148.split1668

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
branch41:0 %store_ln0 = store i8 %query_load, i2 %querry_buff_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch41:1 %br_ln0 = br void %load-store-loop148.split1668

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
branch40:0 %store_ln0 = store i8 %query_load, i2 %querry_buff_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch40:1 %br_ln0 = br void %load-store-loop148.split1668

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
branch47:0 %store_ln0 = store i8 %query_load, i2 %querry_buff_7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch47:1 %br_ln0 = br void %load-store-loop148.split1668

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop148.split1668:0 %br_ln0 = br void %load-store-loop148

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
load-store-loop145:0 %loop_index146 = phi i17 %empty_26, void %load-store-loop145.split2599, i17 0, void %load-store-loop145.preheader

]]></Node>
<StgValue><ssdm name="loop_index146"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
load-store-loop145:1 %empty_26 = add i17 %loop_index146, i17 1

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="17">
<![CDATA[
load-store-loop145:2 %loop_index146_cast = zext i17 %loop_index146

]]></Node>
<StgValue><ssdm name="loop_index146_cast"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
load-store-loop145:3 %exitcond2529 = icmp_eq  i17 %loop_index146, i17 65598

]]></Node>
<StgValue><ssdm name="exitcond2529"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop145:4 %empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65598, i64 65598, i64 65598

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop145:5 %br_ln0 = br i1 %exitcond2529, void %load-store-loop145.split, void %memset.loop131.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop145.split:0 %database_addr = getelementptr i8 %database, i64 0, i64 %loop_index146_cast

]]></Node>
<StgValue><ssdm name="database_addr"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="17">
<![CDATA[
load-store-loop145.split:1 %database_load = load i17 %database_addr

]]></Node>
<StgValue><ssdm name="database_load"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
memset.loop131.preheader:0 %br_ln0 = br void %memset.loop131

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="260" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="17">
<![CDATA[
load-store-loop145.split:1 %database_load = load i17 %database_addr

]]></Node>
<StgValue><ssdm name="database_load"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="17">
<![CDATA[
load-store-loop145.split:2 %empty_28 = trunc i17 %loop_index146

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop145.split:3 %newIndex4 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %loop_index146, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="14">
<![CDATA[
load-store-loop145.split:4 %newIndex2590_cast = zext i14 %newIndex4

]]></Node>
<StgValue><ssdm name="newIndex2590_cast"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop145.split:5 %database_buff_0_addr = getelementptr i8 %database_buff_0, i64 0, i64 %newIndex2590_cast

]]></Node>
<StgValue><ssdm name="database_buff_0_addr"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop145.split:6 %database_buff_1_addr = getelementptr i8 %database_buff_1, i64 0, i64 %newIndex2590_cast

]]></Node>
<StgValue><ssdm name="database_buff_1_addr"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop145.split:7 %database_buff_2_addr = getelementptr i8 %database_buff_2, i64 0, i64 %newIndex2590_cast

]]></Node>
<StgValue><ssdm name="database_buff_2_addr"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop145.split:8 %database_buff_3_addr = getelementptr i8 %database_buff_3, i64 0, i64 %newIndex2590_cast

]]></Node>
<StgValue><ssdm name="database_buff_3_addr"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop145.split:9 %database_buff_4_addr = getelementptr i8 %database_buff_4, i64 0, i64 %newIndex2590_cast

]]></Node>
<StgValue><ssdm name="database_buff_4_addr"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop145.split:10 %database_buff_5_addr = getelementptr i8 %database_buff_5, i64 0, i64 %newIndex2590_cast

]]></Node>
<StgValue><ssdm name="database_buff_5_addr"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop145.split:11 %database_buff_6_addr = getelementptr i8 %database_buff_6, i64 0, i64 %newIndex2590_cast

]]></Node>
<StgValue><ssdm name="database_buff_6_addr"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop145.split:12 %database_buff_7_addr = getelementptr i8 %database_buff_7, i64 0, i64 %newIndex2590_cast

]]></Node>
<StgValue><ssdm name="database_buff_7_addr"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
load-store-loop145.split:13 %switch_ln0 = switch i3 %empty_28, void %branch311, i3 0, void %branch304, i3 1, void %branch305, i3 2, void %branch306, i3 3, void %branch307, i3 4, void %branch308, i3 5, void %branch309, i3 6, void %branch310

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch310:0 %store_ln0 = store i8 %database_load, i14 %database_buff_6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch310:1 %br_ln0 = br void %load-store-loop145.split2599

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch309:0 %store_ln0 = store i8 %database_load, i14 %database_buff_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch309:1 %br_ln0 = br void %load-store-loop145.split2599

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch308:0 %store_ln0 = store i8 %database_load, i14 %database_buff_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch308:1 %br_ln0 = br void %load-store-loop145.split2599

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch307:0 %store_ln0 = store i8 %database_load, i14 %database_buff_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch307:1 %br_ln0 = br void %load-store-loop145.split2599

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch306:0 %store_ln0 = store i8 %database_load, i14 %database_buff_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch306:1 %br_ln0 = br void %load-store-loop145.split2599

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch305:0 %store_ln0 = store i8 %database_load, i14 %database_buff_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch305:1 %br_ln0 = br void %load-store-loop145.split2599

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch304:0 %store_ln0 = store i8 %database_load, i14 %database_buff_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch304:1 %br_ln0 = br void %load-store-loop145.split2599

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
branch311:0 %store_ln0 = store i8 %database_load, i14 %database_buff_7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_28" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch311:1 %br_ln0 = br void %load-store-loop145.split2599

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop145.split2599:0 %br_ln0 = br void %load-store-loop145

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
memset.loop131:0 %empty_29 = phi i6 %empty_30, void %memset.loop131.split1327, i6 0, void %memset.loop131.preheader

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop131:1 %empty_30 = add i6 %empty_29, i6 1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop131:2 %exitcond2518 = icmp_eq  i6 %empty_29, i6 32

]]></Node>
<StgValue><ssdm name="exitcond2518"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop131:3 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop131:4 %br_ln0 = br i1 %exitcond2518, void %memset.loop131.split, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="6">
<![CDATA[
memset.loop131.split:0 %empty_32 = trunc i6 %empty_29

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop131.split:1 %newIndex5 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %empty_29, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="2">
<![CDATA[
memset.loop131.split:2 %newIndex1318_cast = zext i2 %newIndex5

]]></Node>
<StgValue><ssdm name="newIndex1318_cast"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop131.split:3 %max_value_arr_0_addr_1 = getelementptr i17 %max_value_arr_0, i64 0, i64 %newIndex1318_cast

]]></Node>
<StgValue><ssdm name="max_value_arr_0_addr_1"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop131.split:4 %max_value_arr_1_addr = getelementptr i17 %max_value_arr_1, i64 0, i64 %newIndex1318_cast

]]></Node>
<StgValue><ssdm name="max_value_arr_1_addr"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop131.split:5 %max_value_arr_2_addr = getelementptr i17 %max_value_arr_2, i64 0, i64 %newIndex1318_cast

]]></Node>
<StgValue><ssdm name="max_value_arr_2_addr"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop131.split:6 %max_value_arr_3_addr = getelementptr i17 %max_value_arr_3, i64 0, i64 %newIndex1318_cast

]]></Node>
<StgValue><ssdm name="max_value_arr_3_addr"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop131.split:7 %max_value_arr_4_addr = getelementptr i17 %max_value_arr_4, i64 0, i64 %newIndex1318_cast

]]></Node>
<StgValue><ssdm name="max_value_arr_4_addr"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop131.split:8 %max_value_arr_5_addr = getelementptr i17 %max_value_arr_5, i64 0, i64 %newIndex1318_cast

]]></Node>
<StgValue><ssdm name="max_value_arr_5_addr"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop131.split:9 %max_value_arr_6_addr = getelementptr i17 %max_value_arr_6, i64 0, i64 %newIndex1318_cast

]]></Node>
<StgValue><ssdm name="max_value_arr_6_addr"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop131.split:10 %max_value_arr_7_addr = getelementptr i17 %max_value_arr_7, i64 0, i64 %newIndex1318_cast

]]></Node>
<StgValue><ssdm name="max_value_arr_7_addr"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
memset.loop131.split:11 %switch_ln0 = switch i3 %empty_32, void %branch31, i3 0, void %branch24, i3 1, void %branch25, i3 2, void %branch26, i3 3, void %branch27, i3 4, void %branch28, i3 5, void %branch29, i3 6, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="17" op_1_bw="2">
<![CDATA[
branch30:0 %store_ln0 = store i17 0, i2 %max_value_arr_6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln0 = br void %memset.loop131.split1327

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="17" op_1_bw="2">
<![CDATA[
branch29:0 %store_ln0 = store i17 0, i2 %max_value_arr_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln0 = br void %memset.loop131.split1327

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="17" op_1_bw="2">
<![CDATA[
branch28:0 %store_ln0 = store i17 0, i2 %max_value_arr_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch28:1 %br_ln0 = br void %memset.loop131.split1327

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="17" op_1_bw="2">
<![CDATA[
branch27:0 %store_ln0 = store i17 0, i2 %max_value_arr_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln0 = br void %memset.loop131.split1327

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="17" op_1_bw="2">
<![CDATA[
branch26:0 %store_ln0 = store i17 0, i2 %max_value_arr_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln0 = br void %memset.loop131.split1327

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="17" op_1_bw="2">
<![CDATA[
branch25:0 %store_ln0 = store i17 0, i2 %max_value_arr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln0 = br void %memset.loop131.split1327

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="17" op_1_bw="2">
<![CDATA[
branch24:0 %store_ln0 = store i17 0, i2 %max_value_arr_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln0 = br void %memset.loop131.split1327

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="17" op_1_bw="2">
<![CDATA[
branch31:0 %store_ln0 = store i17 0, i2 %max_value_arr_7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="0"/>
<literal name="empty_32" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln0 = br void %memset.loop131.split1327

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
memset.loop131.split1327:0 %br_ln0 = br void %memset.loop131

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_33 = phi i6 %empty_34, void %memset.loop.split1357, i6 0, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop:1 %empty_34 = add i6 %empty_33, i6 1

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop:2 %exitcond2507 = icmp_eq  i6 %empty_33, i6 32

]]></Node>
<StgValue><ssdm name="exitcond2507"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:3 %empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:4 %br_ln0 = br i1 %exitcond2507, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="3" op_0_bw="6">
<![CDATA[
memset.loop.split:0 %empty_36 = trunc i6 %empty_33

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split:1 %newIndex6 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %empty_33, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="2">
<![CDATA[
memset.loop.split:2 %newIndex1348_cast = zext i2 %newIndex6

]]></Node>
<StgValue><ssdm name="newIndex1348_cast"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:3 %max_index_arr_0_addr_4 = getelementptr i22 %max_index_arr_0, i64 0, i64 %newIndex1348_cast

]]></Node>
<StgValue><ssdm name="max_index_arr_0_addr_4"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:4 %max_index_arr_1_addr_4 = getelementptr i22 %max_index_arr_1, i64 0, i64 %newIndex1348_cast

]]></Node>
<StgValue><ssdm name="max_index_arr_1_addr_4"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:5 %max_index_arr_2_addr_4 = getelementptr i22 %max_index_arr_2, i64 0, i64 %newIndex1348_cast

]]></Node>
<StgValue><ssdm name="max_index_arr_2_addr_4"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:6 %max_index_arr_3_addr_4 = getelementptr i22 %max_index_arr_3, i64 0, i64 %newIndex1348_cast

]]></Node>
<StgValue><ssdm name="max_index_arr_3_addr_4"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:7 %max_index_arr_4_addr_4 = getelementptr i22 %max_index_arr_4, i64 0, i64 %newIndex1348_cast

]]></Node>
<StgValue><ssdm name="max_index_arr_4_addr_4"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:8 %max_index_arr_5_addr_4 = getelementptr i22 %max_index_arr_5, i64 0, i64 %newIndex1348_cast

]]></Node>
<StgValue><ssdm name="max_index_arr_5_addr_4"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:9 %max_index_arr_6_addr_4 = getelementptr i22 %max_index_arr_6, i64 0, i64 %newIndex1348_cast

]]></Node>
<StgValue><ssdm name="max_index_arr_6_addr_4"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:10 %max_index_arr_7_addr_4 = getelementptr i22 %max_index_arr_7, i64 0, i64 %newIndex1348_cast

]]></Node>
<StgValue><ssdm name="max_index_arr_7_addr_4"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
memset.loop.split:11 %switch_ln0 = switch i3 %empty_36, void %branch39, i3 0, void %branch32, i3 1, void %branch33, i3 2, void %branch34, i3 3, void %branch35, i3 4, void %branch36, i3 5, void %branch37, i3 6, void %branch38

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
branch38:0 %store_ln0 = store i22 0, i2 %max_index_arr_6_addr_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch38:1 %br_ln0 = br void %memset.loop.split1357

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
branch37:0 %store_ln0 = store i22 0, i2 %max_index_arr_5_addr_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch37:1 %br_ln0 = br void %memset.loop.split1357

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
branch36:0 %store_ln0 = store i22 0, i2 %max_index_arr_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch36:1 %br_ln0 = br void %memset.loop.split1357

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
branch35:0 %store_ln0 = store i22 0, i2 %max_index_arr_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch35:1 %br_ln0 = br void %memset.loop.split1357

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
branch34:0 %store_ln0 = store i22 0, i2 %max_index_arr_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch34:1 %br_ln0 = br void %memset.loop.split1357

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
branch33:0 %store_ln0 = store i22 0, i2 %max_index_arr_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch33:1 %br_ln0 = br void %memset.loop.split1357

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
branch32:0 %store_ln0 = store i22 0, i2 %max_index_arr_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch32:1 %br_ln0 = br void %memset.loop.split1357

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
branch39:0 %store_ln0 = store i22 0, i2 %max_index_arr_7_addr_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="0"/>
<literal name="empty_36" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch39:1 %br_ln0 = br void %memset.loop.split1357

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:0 %querry_buff_7_addr_1 = getelementptr i8 %querry_buff_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="querry_buff_7_addr_1"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="2">
<![CDATA[
split:1 %querry_buff_7_load = load i2 %querry_buff_7_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_7_load"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:4 %querry_buff_6_addr_1 = getelementptr i8 %querry_buff_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="querry_buff_6_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="2">
<![CDATA[
split:5 %querry_buff_6_load = load i2 %querry_buff_6_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_6_load"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:11 %querry_buff_5_addr_1 = getelementptr i8 %querry_buff_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="querry_buff_5_addr_1"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="2">
<![CDATA[
split:12 %querry_buff_5_load = load i2 %querry_buff_5_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_5_load"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:18 %querry_buff_4_addr_1 = getelementptr i8 %querry_buff_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="querry_buff_4_addr_1"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="2">
<![CDATA[
split:19 %querry_buff_4_load = load i2 %querry_buff_4_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_4_load"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:25 %querry_buff_3_addr_1 = getelementptr i8 %querry_buff_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="querry_buff_3_addr_1"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="2">
<![CDATA[
split:26 %querry_buff_3_load = load i2 %querry_buff_3_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_3_load"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:32 %querry_buff_2_addr_1 = getelementptr i8 %querry_buff_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="querry_buff_2_addr_1"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="2">
<![CDATA[
split:33 %querry_buff_2_load = load i2 %querry_buff_2_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_2_load"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:39 %querry_buff_1_addr_1 = getelementptr i8 %querry_buff_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="querry_buff_1_addr_1"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="2">
<![CDATA[
split:40 %querry_buff_1_load = load i2 %querry_buff_1_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_1_load"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:46 %querry_buff_0_addr_2 = getelementptr i8 %querry_buff_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="querry_buff_0_addr_2"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="2">
<![CDATA[
split:47 %querry_buff_0_load = load i2 %querry_buff_0_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_0_load"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:53 %querry_buff_7_addr_2 = getelementptr i8 %querry_buff_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="querry_buff_7_addr_2"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="2">
<![CDATA[
split:54 %querry_buff_7_load_1 = load i2 %querry_buff_7_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_7_load_1"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:61 %querry_buff_6_addr_2 = getelementptr i8 %querry_buff_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="querry_buff_6_addr_2"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="2">
<![CDATA[
split:62 %querry_buff_6_load_1 = load i2 %querry_buff_6_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_6_load_1"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:68 %querry_buff_5_addr_2 = getelementptr i8 %querry_buff_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="querry_buff_5_addr_2"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="2">
<![CDATA[
split:69 %querry_buff_5_load_1 = load i2 %querry_buff_5_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_5_load_1"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:75 %querry_buff_4_addr_2 = getelementptr i8 %querry_buff_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="querry_buff_4_addr_2"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="2">
<![CDATA[
split:76 %querry_buff_4_load_1 = load i2 %querry_buff_4_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_4_load_1"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:82 %querry_buff_3_addr_2 = getelementptr i8 %querry_buff_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="querry_buff_3_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="2">
<![CDATA[
split:83 %querry_buff_3_load_1 = load i2 %querry_buff_3_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_3_load_1"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:89 %querry_buff_2_addr_2 = getelementptr i8 %querry_buff_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="querry_buff_2_addr_2"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="2">
<![CDATA[
split:90 %querry_buff_2_load_1 = load i2 %querry_buff_2_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_2_load_1"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:96 %querry_buff_1_addr_2 = getelementptr i8 %querry_buff_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="querry_buff_1_addr_2"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="2">
<![CDATA[
split:97 %querry_buff_1_load_1 = load i2 %querry_buff_1_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_1_load_1"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:103 %querry_buff_0_addr_3 = getelementptr i8 %querry_buff_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="querry_buff_0_addr_3"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="2">
<![CDATA[
split:104 %querry_buff_0_load_1 = load i2 %querry_buff_0_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_0_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split1357:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="391" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="2">
<![CDATA[
split:1 %querry_buff_7_load = load i2 %querry_buff_7_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_7_load"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="2">
<![CDATA[
split:5 %querry_buff_6_load = load i2 %querry_buff_6_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_6_load"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="2">
<![CDATA[
split:12 %querry_buff_5_load = load i2 %querry_buff_5_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_5_load"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="2">
<![CDATA[
split:19 %querry_buff_4_load = load i2 %querry_buff_4_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_4_load"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="2">
<![CDATA[
split:26 %querry_buff_3_load = load i2 %querry_buff_3_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_3_load"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="2">
<![CDATA[
split:33 %querry_buff_2_load = load i2 %querry_buff_2_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_2_load"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="2">
<![CDATA[
split:40 %querry_buff_1_load = load i2 %querry_buff_1_addr_1

]]></Node>
<StgValue><ssdm name="querry_buff_1_load"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="2">
<![CDATA[
split:47 %querry_buff_0_load = load i2 %querry_buff_0_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_0_load"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="2">
<![CDATA[
split:54 %querry_buff_7_load_1 = load i2 %querry_buff_7_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_7_load_1"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="2">
<![CDATA[
split:62 %querry_buff_6_load_1 = load i2 %querry_buff_6_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_6_load_1"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="2">
<![CDATA[
split:69 %querry_buff_5_load_1 = load i2 %querry_buff_5_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_5_load_1"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="2">
<![CDATA[
split:76 %querry_buff_4_load_1 = load i2 %querry_buff_4_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_4_load_1"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="2">
<![CDATA[
split:83 %querry_buff_3_load_1 = load i2 %querry_buff_3_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_3_load_1"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="2">
<![CDATA[
split:90 %querry_buff_2_load_1 = load i2 %querry_buff_2_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_2_load_1"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="2">
<![CDATA[
split:97 %querry_buff_1_load_1 = load i2 %querry_buff_1_addr_2

]]></Node>
<StgValue><ssdm name="querry_buff_1_load_1"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="2">
<![CDATA[
split:104 %querry_buff_0_load_1 = load i2 %querry_buff_0_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_0_load_1"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:110 %querry_buff_7_addr_3 = getelementptr i8 %querry_buff_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_7_addr_3"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="2">
<![CDATA[
split:111 %querry_buff_7_load_2 = load i2 %querry_buff_7_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_7_load_2"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:118 %querry_buff_6_addr_3 = getelementptr i8 %querry_buff_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_6_addr_3"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="2">
<![CDATA[
split:119 %querry_buff_6_load_2 = load i2 %querry_buff_6_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_6_load_2"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:125 %querry_buff_5_addr_3 = getelementptr i8 %querry_buff_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_5_addr_3"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="2">
<![CDATA[
split:126 %querry_buff_5_load_2 = load i2 %querry_buff_5_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_5_load_2"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:132 %querry_buff_4_addr_3 = getelementptr i8 %querry_buff_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_4_addr_3"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="2">
<![CDATA[
split:133 %querry_buff_4_load_2 = load i2 %querry_buff_4_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_4_load_2"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:139 %querry_buff_3_addr_3 = getelementptr i8 %querry_buff_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_3_addr_3"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="2">
<![CDATA[
split:140 %querry_buff_3_load_2 = load i2 %querry_buff_3_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_3_load_2"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:146 %querry_buff_2_addr_3 = getelementptr i8 %querry_buff_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_2_addr_3"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="2">
<![CDATA[
split:147 %querry_buff_2_load_2 = load i2 %querry_buff_2_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_2_load_2"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:153 %querry_buff_1_addr_3 = getelementptr i8 %querry_buff_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_1_addr_3"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="2">
<![CDATA[
split:154 %querry_buff_1_load_2 = load i2 %querry_buff_1_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_1_load_2"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:160 %querry_buff_0_addr_4 = getelementptr i8 %querry_buff_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="querry_buff_0_addr_4"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="2">
<![CDATA[
split:161 %querry_buff_0_load_2 = load i2 %querry_buff_0_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_0_load_2"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:167 %querry_buff_7_addr_4 = getelementptr i8 %querry_buff_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="querry_buff_7_addr_4"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="2">
<![CDATA[
split:168 %querry_buff_7_load_3 = load i2 %querry_buff_7_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_7_load_3"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:175 %querry_buff_6_addr_4 = getelementptr i8 %querry_buff_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="querry_buff_6_addr_4"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="2">
<![CDATA[
split:176 %querry_buff_6_load_3 = load i2 %querry_buff_6_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_6_load_3"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:182 %querry_buff_5_addr_4 = getelementptr i8 %querry_buff_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="querry_buff_5_addr_4"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="2">
<![CDATA[
split:183 %querry_buff_5_load_3 = load i2 %querry_buff_5_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_5_load_3"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:189 %querry_buff_4_addr_4 = getelementptr i8 %querry_buff_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="querry_buff_4_addr_4"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="2">
<![CDATA[
split:190 %querry_buff_4_load_3 = load i2 %querry_buff_4_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_4_load_3"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:196 %querry_buff_3_addr_4 = getelementptr i8 %querry_buff_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="querry_buff_3_addr_4"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="2">
<![CDATA[
split:197 %querry_buff_3_load_3 = load i2 %querry_buff_3_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_3_load_3"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:203 %querry_buff_2_addr_4 = getelementptr i8 %querry_buff_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="querry_buff_2_addr_4"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="2">
<![CDATA[
split:204 %querry_buff_2_load_3 = load i2 %querry_buff_2_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_2_load_3"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:210 %querry_buff_1_addr_4 = getelementptr i8 %querry_buff_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="querry_buff_1_addr_4"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="2">
<![CDATA[
split:211 %querry_buff_1_load_3 = load i2 %querry_buff_1_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_1_load_3"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="2">
<![CDATA[
split:217 %querry_buff_0_load_3 = load i2 %querry_buff_0_addr

]]></Node>
<StgValue><ssdm name="querry_buff_0_load_3"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:224 %diag_array_3_0_addr_5 = getelementptr i16 %diag_array_3_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="diag_array_3_0_addr_5"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="3">
<![CDATA[
split:225 %diag_array_3_0_load = load i3 %diag_array_3_0_addr_5

]]></Node>
<StgValue><ssdm name="diag_array_3_0_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:2 %diag_array_1_1_addr_1 = getelementptr i16 %diag_array_1_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_1_1_addr_1"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:3 %diag_array_2_1_addr_1 = getelementptr i16 %diag_array_2_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_2_1_addr_1"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:6 %diag_array_1_2_addr_1 = getelementptr i16 %diag_array_1_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_1_2_addr_1"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:7 %diag_array_2_2_addr_1 = getelementptr i16 %diag_array_2_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_2_2_addr_1"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:8 %direction_buff_1_addr = getelementptr i2 %direction_buff_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="direction_buff_1_addr"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:9 %max_value_arr_1_addr_1 = getelementptr i17 %max_value_arr_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_value_arr_1_addr_1"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:10 %max_index_arr_1_addr = getelementptr i22 %max_index_arr_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_index_arr_1_addr"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:13 %diag_array_1_3_addr_1 = getelementptr i16 %diag_array_1_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_1_3_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:14 %diag_array_2_3_addr_1 = getelementptr i16 %diag_array_2_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_2_3_addr_1"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:15 %direction_buff_2_addr = getelementptr i2 %direction_buff_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="direction_buff_2_addr"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:16 %max_value_arr_2_addr_1 = getelementptr i17 %max_value_arr_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_value_arr_2_addr_1"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:17 %max_index_arr_2_addr = getelementptr i22 %max_index_arr_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_index_arr_2_addr"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:20 %diag_array_1_4_addr_1 = getelementptr i16 %diag_array_1_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_1_4_addr_1"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:21 %diag_array_2_4_addr_1 = getelementptr i16 %diag_array_2_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_2_4_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:22 %direction_buff_3_addr = getelementptr i2 %direction_buff_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="direction_buff_3_addr"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:23 %max_value_arr_3_addr_1 = getelementptr i17 %max_value_arr_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_value_arr_3_addr_1"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:24 %max_index_arr_3_addr = getelementptr i22 %max_index_arr_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_index_arr_3_addr"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:27 %diag_array_1_5_addr_1 = getelementptr i16 %diag_array_1_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_1_5_addr_1"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:28 %diag_array_2_5_addr_1 = getelementptr i16 %diag_array_2_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_2_5_addr_1"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:29 %direction_buff_4_addr = getelementptr i2 %direction_buff_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="direction_buff_4_addr"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:30 %max_value_arr_4_addr_1 = getelementptr i17 %max_value_arr_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_value_arr_4_addr_1"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:31 %max_index_arr_4_addr = getelementptr i22 %max_index_arr_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_index_arr_4_addr"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:34 %diag_array_1_6_addr_1 = getelementptr i16 %diag_array_1_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_1_6_addr_1"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:35 %diag_array_2_6_addr_1 = getelementptr i16 %diag_array_2_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_2_6_addr_1"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:36 %direction_buff_5_addr = getelementptr i2 %direction_buff_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="direction_buff_5_addr"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:37 %max_value_arr_5_addr_1 = getelementptr i17 %max_value_arr_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_value_arr_5_addr_1"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:38 %max_index_arr_5_addr = getelementptr i22 %max_index_arr_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_index_arr_5_addr"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:41 %diag_array_1_7_addr_1 = getelementptr i16 %diag_array_1_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_1_7_addr_1"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:42 %diag_array_2_7_addr_1 = getelementptr i16 %diag_array_2_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_2_7_addr_1"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:43 %direction_buff_6_addr = getelementptr i2 %direction_buff_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="direction_buff_6_addr"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:44 %max_value_arr_6_addr_1 = getelementptr i17 %max_value_arr_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_value_arr_6_addr_1"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:45 %max_index_arr_6_addr = getelementptr i22 %max_index_arr_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_index_arr_6_addr"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:48 %diag_array_1_0_addr_1 = getelementptr i16 %diag_array_1_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_0_addr_1"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:49 %diag_array_2_0_addr_2 = getelementptr i16 %diag_array_2_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_0_addr_2"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:50 %direction_buff_7_addr = getelementptr i2 %direction_buff_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="direction_buff_7_addr"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:51 %max_value_arr_7_addr_1 = getelementptr i17 %max_value_arr_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_value_arr_7_addr_1"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:52 %max_index_arr_7_addr = getelementptr i22 %max_index_arr_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_index_arr_7_addr"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:55 %diag_array_1_1_addr_2 = getelementptr i16 %diag_array_1_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_1_addr_2"/></StgValue>
</operation>

<operation id="478" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:56 %diag_array_2_1_addr_2 = getelementptr i16 %diag_array_2_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_1_addr_2"/></StgValue>
</operation>

<operation id="479" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:57 %direction_buff_0_addr_1 = getelementptr i2 %direction_buff_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_0_addr_1"/></StgValue>
</operation>

<operation id="480" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:58 %diag_array_3_0_addr_2 = getelementptr i16 %diag_array_3_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_3_0_addr_2"/></StgValue>
</operation>

<operation id="481" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:59 %max_value_arr_0_addr_2 = getelementptr i17 %max_value_arr_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_0_addr_2"/></StgValue>
</operation>

<operation id="482" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:60 %max_index_arr_0_addr_1 = getelementptr i22 %max_index_arr_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_0_addr_1"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:63 %diag_array_1_2_addr_2 = getelementptr i16 %diag_array_1_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_2_addr_2"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:64 %diag_array_2_2_addr_2 = getelementptr i16 %diag_array_2_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_2_addr_2"/></StgValue>
</operation>

<operation id="485" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:65 %direction_buff_1_addr_1 = getelementptr i2 %direction_buff_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_1_addr_1"/></StgValue>
</operation>

<operation id="486" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:66 %max_value_arr_1_addr_2 = getelementptr i17 %max_value_arr_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_1_addr_2"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:67 %max_index_arr_1_addr_1 = getelementptr i22 %max_index_arr_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_1_addr_1"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:70 %diag_array_1_3_addr_2 = getelementptr i16 %diag_array_1_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_3_addr_2"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:71 %diag_array_2_3_addr_2 = getelementptr i16 %diag_array_2_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_3_addr_2"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:72 %direction_buff_2_addr_1 = getelementptr i2 %direction_buff_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_2_addr_1"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:73 %max_value_arr_2_addr_2 = getelementptr i17 %max_value_arr_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_2_addr_2"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:74 %max_index_arr_2_addr_1 = getelementptr i22 %max_index_arr_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_2_addr_1"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:77 %diag_array_1_4_addr_2 = getelementptr i16 %diag_array_1_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_4_addr_2"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:78 %diag_array_2_4_addr_2 = getelementptr i16 %diag_array_2_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_4_addr_2"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:79 %direction_buff_3_addr_1 = getelementptr i2 %direction_buff_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_3_addr_1"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:80 %max_value_arr_3_addr_2 = getelementptr i17 %max_value_arr_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_3_addr_2"/></StgValue>
</operation>

<operation id="497" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:81 %max_index_arr_3_addr_1 = getelementptr i22 %max_index_arr_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_3_addr_1"/></StgValue>
</operation>

<operation id="498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:84 %diag_array_1_5_addr_2 = getelementptr i16 %diag_array_1_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_5_addr_2"/></StgValue>
</operation>

<operation id="499" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:85 %diag_array_2_5_addr_2 = getelementptr i16 %diag_array_2_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_5_addr_2"/></StgValue>
</operation>

<operation id="500" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:86 %direction_buff_4_addr_1 = getelementptr i2 %direction_buff_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_4_addr_1"/></StgValue>
</operation>

<operation id="501" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:87 %max_value_arr_4_addr_2 = getelementptr i17 %max_value_arr_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_4_addr_2"/></StgValue>
</operation>

<operation id="502" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:88 %max_index_arr_4_addr_1 = getelementptr i22 %max_index_arr_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_4_addr_1"/></StgValue>
</operation>

<operation id="503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:91 %diag_array_1_6_addr_2 = getelementptr i16 %diag_array_1_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_6_addr_2"/></StgValue>
</operation>

<operation id="504" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:92 %diag_array_2_6_addr_2 = getelementptr i16 %diag_array_2_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_6_addr_2"/></StgValue>
</operation>

<operation id="505" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:93 %direction_buff_5_addr_1 = getelementptr i2 %direction_buff_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_5_addr_1"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:94 %max_value_arr_5_addr_2 = getelementptr i17 %max_value_arr_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_5_addr_2"/></StgValue>
</operation>

<operation id="507" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:95 %max_index_arr_5_addr_1 = getelementptr i22 %max_index_arr_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_5_addr_1"/></StgValue>
</operation>

<operation id="508" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:98 %diag_array_1_7_addr_2 = getelementptr i16 %diag_array_1_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_1_7_addr_2"/></StgValue>
</operation>

<operation id="509" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:99 %diag_array_2_7_addr_2 = getelementptr i16 %diag_array_2_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="diag_array_2_7_addr_2"/></StgValue>
</operation>

<operation id="510" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:100 %direction_buff_6_addr_1 = getelementptr i2 %direction_buff_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_6_addr_1"/></StgValue>
</operation>

<operation id="511" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:101 %max_value_arr_6_addr_2 = getelementptr i17 %max_value_arr_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_6_addr_2"/></StgValue>
</operation>

<operation id="512" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:102 %max_index_arr_6_addr_1 = getelementptr i22 %max_index_arr_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_6_addr_1"/></StgValue>
</operation>

<operation id="513" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:105 %diag_array_1_0_addr_2 = getelementptr i16 %diag_array_1_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_1_0_addr_2"/></StgValue>
</operation>

<operation id="514" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:106 %diag_array_2_0_addr_3 = getelementptr i16 %diag_array_2_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_2_0_addr_3"/></StgValue>
</operation>

<operation id="515" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:107 %direction_buff_7_addr_1 = getelementptr i2 %direction_buff_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="direction_buff_7_addr_1"/></StgValue>
</operation>

<operation id="516" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:108 %max_value_arr_7_addr_2 = getelementptr i17 %max_value_arr_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_value_arr_7_addr_2"/></StgValue>
</operation>

<operation id="517" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:109 %max_index_arr_7_addr_1 = getelementptr i22 %max_index_arr_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="max_index_arr_7_addr_1"/></StgValue>
</operation>

<operation id="518" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="2">
<![CDATA[
split:111 %querry_buff_7_load_2 = load i2 %querry_buff_7_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_7_load_2"/></StgValue>
</operation>

<operation id="519" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:112 %diag_array_1_1_addr_3 = getelementptr i16 %diag_array_1_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_1_1_addr_3"/></StgValue>
</operation>

<operation id="520" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:113 %diag_array_2_1_addr_3 = getelementptr i16 %diag_array_2_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_2_1_addr_3"/></StgValue>
</operation>

<operation id="521" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:114 %direction_buff_0_addr_2 = getelementptr i2 %direction_buff_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="direction_buff_0_addr_2"/></StgValue>
</operation>

<operation id="522" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:115 %diag_array_3_0_addr_3 = getelementptr i16 %diag_array_3_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_3_0_addr_3"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:116 %max_value_arr_0_addr_3 = getelementptr i17 %max_value_arr_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_value_arr_0_addr_3"/></StgValue>
</operation>

<operation id="524" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:117 %max_index_arr_0_addr_2 = getelementptr i22 %max_index_arr_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_index_arr_0_addr_2"/></StgValue>
</operation>

<operation id="525" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="2">
<![CDATA[
split:119 %querry_buff_6_load_2 = load i2 %querry_buff_6_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_6_load_2"/></StgValue>
</operation>

<operation id="526" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:120 %diag_array_1_2_addr_3 = getelementptr i16 %diag_array_1_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_1_2_addr_3"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:121 %diag_array_2_2_addr_3 = getelementptr i16 %diag_array_2_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_2_2_addr_3"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:122 %direction_buff_1_addr_2 = getelementptr i2 %direction_buff_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="direction_buff_1_addr_2"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:123 %max_value_arr_1_addr_3 = getelementptr i17 %max_value_arr_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_value_arr_1_addr_3"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:124 %max_index_arr_1_addr_2 = getelementptr i22 %max_index_arr_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_index_arr_1_addr_2"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="2">
<![CDATA[
split:126 %querry_buff_5_load_2 = load i2 %querry_buff_5_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_5_load_2"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:127 %diag_array_1_3_addr_3 = getelementptr i16 %diag_array_1_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_1_3_addr_3"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:128 %diag_array_2_3_addr_3 = getelementptr i16 %diag_array_2_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_2_3_addr_3"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:129 %direction_buff_2_addr_2 = getelementptr i2 %direction_buff_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="direction_buff_2_addr_2"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:130 %max_value_arr_2_addr_3 = getelementptr i17 %max_value_arr_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_value_arr_2_addr_3"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:131 %max_index_arr_2_addr_2 = getelementptr i22 %max_index_arr_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_index_arr_2_addr_2"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="2">
<![CDATA[
split:133 %querry_buff_4_load_2 = load i2 %querry_buff_4_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_4_load_2"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:134 %diag_array_1_4_addr_3 = getelementptr i16 %diag_array_1_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_1_4_addr_3"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:135 %diag_array_2_4_addr_3 = getelementptr i16 %diag_array_2_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_2_4_addr_3"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:136 %direction_buff_3_addr_2 = getelementptr i2 %direction_buff_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="direction_buff_3_addr_2"/></StgValue>
</operation>

<operation id="541" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:137 %max_value_arr_3_addr_3 = getelementptr i17 %max_value_arr_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_value_arr_3_addr_3"/></StgValue>
</operation>

<operation id="542" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:138 %max_index_arr_3_addr_2 = getelementptr i22 %max_index_arr_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_index_arr_3_addr_2"/></StgValue>
</operation>

<operation id="543" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="2">
<![CDATA[
split:140 %querry_buff_3_load_2 = load i2 %querry_buff_3_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_3_load_2"/></StgValue>
</operation>

<operation id="544" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:141 %diag_array_1_5_addr_3 = getelementptr i16 %diag_array_1_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_1_5_addr_3"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:142 %diag_array_2_5_addr_3 = getelementptr i16 %diag_array_2_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_2_5_addr_3"/></StgValue>
</operation>

<operation id="546" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:143 %direction_buff_4_addr_2 = getelementptr i2 %direction_buff_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="direction_buff_4_addr_2"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:144 %max_value_arr_4_addr_3 = getelementptr i17 %max_value_arr_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_value_arr_4_addr_3"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:145 %max_index_arr_4_addr_2 = getelementptr i22 %max_index_arr_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_index_arr_4_addr_2"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="2">
<![CDATA[
split:147 %querry_buff_2_load_2 = load i2 %querry_buff_2_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_2_load_2"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:148 %diag_array_1_6_addr_3 = getelementptr i16 %diag_array_1_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_1_6_addr_3"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:149 %diag_array_2_6_addr_3 = getelementptr i16 %diag_array_2_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_2_6_addr_3"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:150 %direction_buff_5_addr_2 = getelementptr i2 %direction_buff_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="direction_buff_5_addr_2"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:151 %max_value_arr_5_addr_3 = getelementptr i17 %max_value_arr_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_value_arr_5_addr_3"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:152 %max_index_arr_5_addr_2 = getelementptr i22 %max_index_arr_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_index_arr_5_addr_2"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="2">
<![CDATA[
split:154 %querry_buff_1_load_2 = load i2 %querry_buff_1_addr_3

]]></Node>
<StgValue><ssdm name="querry_buff_1_load_2"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:155 %diag_array_1_7_addr_3 = getelementptr i16 %diag_array_1_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_1_7_addr_3"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:156 %diag_array_2_7_addr_3 = getelementptr i16 %diag_array_2_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="diag_array_2_7_addr_3"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:157 %direction_buff_6_addr_2 = getelementptr i2 %direction_buff_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="direction_buff_6_addr_2"/></StgValue>
</operation>

<operation id="559" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:158 %max_value_arr_6_addr_3 = getelementptr i17 %max_value_arr_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_value_arr_6_addr_3"/></StgValue>
</operation>

<operation id="560" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:159 %max_index_arr_6_addr_2 = getelementptr i22 %max_index_arr_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_index_arr_6_addr_2"/></StgValue>
</operation>

<operation id="561" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="2">
<![CDATA[
split:161 %querry_buff_0_load_2 = load i2 %querry_buff_0_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_0_load_2"/></StgValue>
</operation>

<operation id="562" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:162 %diag_array_1_0_addr_3 = getelementptr i16 %diag_array_1_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_1_0_addr_3"/></StgValue>
</operation>

<operation id="563" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:163 %diag_array_2_0_addr_4 = getelementptr i16 %diag_array_2_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_2_0_addr_4"/></StgValue>
</operation>

<operation id="564" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:164 %direction_buff_7_addr_2 = getelementptr i2 %direction_buff_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="direction_buff_7_addr_2"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:165 %max_value_arr_7_addr_3 = getelementptr i17 %max_value_arr_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_value_arr_7_addr_3"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:166 %max_index_arr_7_addr_2 = getelementptr i22 %max_index_arr_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="max_index_arr_7_addr_2"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="2">
<![CDATA[
split:168 %querry_buff_7_load_3 = load i2 %querry_buff_7_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_7_load_3"/></StgValue>
</operation>

<operation id="568" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:169 %diag_array_1_1_addr_4 = getelementptr i16 %diag_array_1_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_1_1_addr_4"/></StgValue>
</operation>

<operation id="569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:170 %diag_array_2_1_addr_4 = getelementptr i16 %diag_array_2_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_2_1_addr_4"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:171 %direction_buff_0_addr_3 = getelementptr i2 %direction_buff_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="direction_buff_0_addr_3"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:172 %diag_array_3_0_addr_4 = getelementptr i16 %diag_array_3_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_3_0_addr_4"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:173 %max_value_arr_0_addr_4 = getelementptr i17 %max_value_arr_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_value_arr_0_addr_4"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:174 %max_index_arr_0_addr_3 = getelementptr i22 %max_index_arr_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_index_arr_0_addr_3"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="2">
<![CDATA[
split:176 %querry_buff_6_load_3 = load i2 %querry_buff_6_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_6_load_3"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:177 %diag_array_1_2_addr_4 = getelementptr i16 %diag_array_1_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_1_2_addr_4"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:178 %diag_array_2_2_addr_4 = getelementptr i16 %diag_array_2_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_2_2_addr_4"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:179 %direction_buff_1_addr_3 = getelementptr i2 %direction_buff_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="direction_buff_1_addr_3"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:180 %max_value_arr_1_addr_4 = getelementptr i17 %max_value_arr_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_value_arr_1_addr_4"/></StgValue>
</operation>

<operation id="579" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:181 %max_index_arr_1_addr_3 = getelementptr i22 %max_index_arr_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_index_arr_1_addr_3"/></StgValue>
</operation>

<operation id="580" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="2">
<![CDATA[
split:183 %querry_buff_5_load_3 = load i2 %querry_buff_5_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_5_load_3"/></StgValue>
</operation>

<operation id="581" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:184 %diag_array_1_3_addr_4 = getelementptr i16 %diag_array_1_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_1_3_addr_4"/></StgValue>
</operation>

<operation id="582" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:185 %diag_array_2_3_addr_4 = getelementptr i16 %diag_array_2_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_2_3_addr_4"/></StgValue>
</operation>

<operation id="583" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:186 %direction_buff_2_addr_3 = getelementptr i2 %direction_buff_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="direction_buff_2_addr_3"/></StgValue>
</operation>

<operation id="584" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:187 %max_value_arr_2_addr_4 = getelementptr i17 %max_value_arr_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_value_arr_2_addr_4"/></StgValue>
</operation>

<operation id="585" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:188 %max_index_arr_2_addr_3 = getelementptr i22 %max_index_arr_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_index_arr_2_addr_3"/></StgValue>
</operation>

<operation id="586" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="2">
<![CDATA[
split:190 %querry_buff_4_load_3 = load i2 %querry_buff_4_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_4_load_3"/></StgValue>
</operation>

<operation id="587" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:191 %diag_array_1_4_addr_4 = getelementptr i16 %diag_array_1_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_1_4_addr_4"/></StgValue>
</operation>

<operation id="588" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:192 %diag_array_2_4_addr_4 = getelementptr i16 %diag_array_2_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_2_4_addr_4"/></StgValue>
</operation>

<operation id="589" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:193 %direction_buff_3_addr_3 = getelementptr i2 %direction_buff_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="direction_buff_3_addr_3"/></StgValue>
</operation>

<operation id="590" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:194 %max_value_arr_3_addr_4 = getelementptr i17 %max_value_arr_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_value_arr_3_addr_4"/></StgValue>
</operation>

<operation id="591" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:195 %max_index_arr_3_addr_3 = getelementptr i22 %max_index_arr_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_index_arr_3_addr_3"/></StgValue>
</operation>

<operation id="592" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="2">
<![CDATA[
split:197 %querry_buff_3_load_3 = load i2 %querry_buff_3_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_3_load_3"/></StgValue>
</operation>

<operation id="593" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:198 %diag_array_1_5_addr_4 = getelementptr i16 %diag_array_1_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_1_5_addr_4"/></StgValue>
</operation>

<operation id="594" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:199 %diag_array_2_5_addr_4 = getelementptr i16 %diag_array_2_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_2_5_addr_4"/></StgValue>
</operation>

<operation id="595" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:200 %direction_buff_4_addr_3 = getelementptr i2 %direction_buff_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="direction_buff_4_addr_3"/></StgValue>
</operation>

<operation id="596" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:201 %max_value_arr_4_addr_4 = getelementptr i17 %max_value_arr_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_value_arr_4_addr_4"/></StgValue>
</operation>

<operation id="597" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:202 %max_index_arr_4_addr_3 = getelementptr i22 %max_index_arr_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_index_arr_4_addr_3"/></StgValue>
</operation>

<operation id="598" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="2">
<![CDATA[
split:204 %querry_buff_2_load_3 = load i2 %querry_buff_2_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_2_load_3"/></StgValue>
</operation>

<operation id="599" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:205 %diag_array_1_6_addr_4 = getelementptr i16 %diag_array_1_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_1_6_addr_4"/></StgValue>
</operation>

<operation id="600" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:206 %diag_array_2_6_addr_4 = getelementptr i16 %diag_array_2_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_2_6_addr_4"/></StgValue>
</operation>

<operation id="601" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:207 %direction_buff_5_addr_3 = getelementptr i2 %direction_buff_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="direction_buff_5_addr_3"/></StgValue>
</operation>

<operation id="602" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:208 %max_value_arr_5_addr_4 = getelementptr i17 %max_value_arr_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_value_arr_5_addr_4"/></StgValue>
</operation>

<operation id="603" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:209 %max_index_arr_5_addr_3 = getelementptr i22 %max_index_arr_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_index_arr_5_addr_3"/></StgValue>
</operation>

<operation id="604" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="2">
<![CDATA[
split:211 %querry_buff_1_load_3 = load i2 %querry_buff_1_addr_4

]]></Node>
<StgValue><ssdm name="querry_buff_1_load_3"/></StgValue>
</operation>

<operation id="605" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:212 %diag_array_1_7_addr_4 = getelementptr i16 %diag_array_1_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_1_7_addr_4"/></StgValue>
</operation>

<operation id="606" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:213 %diag_array_2_7_addr_4 = getelementptr i16 %diag_array_2_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="diag_array_2_7_addr_4"/></StgValue>
</operation>

<operation id="607" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:214 %direction_buff_6_addr_3 = getelementptr i2 %direction_buff_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="direction_buff_6_addr_3"/></StgValue>
</operation>

<operation id="608" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:215 %max_value_arr_6_addr_4 = getelementptr i17 %max_value_arr_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_value_arr_6_addr_4"/></StgValue>
</operation>

<operation id="609" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:216 %max_index_arr_6_addr_3 = getelementptr i22 %max_index_arr_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_index_arr_6_addr_3"/></StgValue>
</operation>

<operation id="610" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="2">
<![CDATA[
split:217 %querry_buff_0_load_3 = load i2 %querry_buff_0_addr

]]></Node>
<StgValue><ssdm name="querry_buff_0_load_3"/></StgValue>
</operation>

<operation id="611" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:218 %diag_array_1_0_addr_4 = getelementptr i16 %diag_array_1_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="diag_array_1_0_addr_4"/></StgValue>
</operation>

<operation id="612" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:219 %diag_array_2_0_addr_5 = getelementptr i16 %diag_array_2_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="diag_array_2_0_addr_5"/></StgValue>
</operation>

<operation id="613" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:220 %direction_buff_7_addr_3 = getelementptr i2 %direction_buff_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="direction_buff_7_addr_3"/></StgValue>
</operation>

<operation id="614" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:221 %max_value_arr_7_addr_4 = getelementptr i17 %max_value_arr_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_value_arr_7_addr_4"/></StgValue>
</operation>

<operation id="615" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:222 %max_index_arr_7_addr_3 = getelementptr i22 %max_index_arr_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="max_index_arr_7_addr_3"/></StgValue>
</operation>

<operation id="616" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:223 %diag_array_1_0_addr_5 = getelementptr i16 %diag_array_1_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="diag_array_1_0_addr_5"/></StgValue>
</operation>

<operation id="617" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="3">
<![CDATA[
split:225 %diag_array_3_0_load = load i3 %diag_array_3_0_addr_5

]]></Node>
<StgValue><ssdm name="diag_array_3_0_load"/></StgValue>
</operation>

<operation id="618" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
split:226 %br_ln37 = br void

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="619" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:0 %k = phi i17 0, void %split, i17 %add_ln41, void %._crit_edge93

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="620" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln37 = icmp_eq  i17 %k, i17 65567

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="621" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln37 = br i1 %icmp_ln37, void %.split5, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="622" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split5:0 %specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="623" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:1 %specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="624" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="17">
<![CDATA[
.split5:2 %trunc_ln41 = trunc i17 %k

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="625" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5:3 %lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %k, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="626" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="14">
<![CDATA[
.split5:4 %zext_ln41 = zext i14 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="627" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:5 %database_buff_0_addr_1 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_1"/></StgValue>
</operation>

<operation id="628" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:6 %database_buff_1_addr_1 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_1"/></StgValue>
</operation>

<operation id="629" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:7 %database_buff_2_addr_1 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_1"/></StgValue>
</operation>

<operation id="630" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:8 %database_buff_3_addr_1 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_1"/></StgValue>
</operation>

<operation id="631" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:9 %database_buff_4_addr_1 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_1"/></StgValue>
</operation>

<operation id="632" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:10 %database_buff_5_addr_1 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_1"/></StgValue>
</operation>

<operation id="633" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:11 %database_buff_6_addr_1 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_1"/></StgValue>
</operation>

<operation id="634" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:12 %database_buff_7_addr_1 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_1"/></StgValue>
</operation>

<operation id="635" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.split5:13 %switch_ln41 = switch i3 %trunc_ln41, void %branch303, i3 0, void %branch296, i3 1, void %branch297, i3 2, void %branch298, i3 3, void %branch299, i3 4, void %branch300, i3 5, void %branch301, i3 6, void %branch302

]]></Node>
<StgValue><ssdm name="switch_ln41"/></StgValue>
</operation>

<operation id="636" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="14">
<![CDATA[
branch301:0 %database_buff_5_load = load i14 %database_buff_5_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_5_load"/></StgValue>
</operation>

<operation id="637" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="14">
<![CDATA[
branch299:0 %database_buff_3_load = load i14 %database_buff_3_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_3_load"/></StgValue>
</operation>

<operation id="638" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="14">
<![CDATA[
branch298:0 %database_buff_2_load = load i14 %database_buff_2_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_2_load"/></StgValue>
</operation>

<operation id="639" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="14">
<![CDATA[
branch296:0 %database_buff_0_load = load i14 %database_buff_0_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_0_load"/></StgValue>
</operation>

<operation id="640" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="2">
<![CDATA[
.split52579_ifconv:6 %diag_array_1_1_load = load i2 %diag_array_1_1_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_1_load"/></StgValue>
</operation>

<operation id="641" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="2">
<![CDATA[
.split52579_ifconv:9 %diag_array_2_1_load = load i2 %diag_array_2_1_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_1_load"/></StgValue>
</operation>

<operation id="642" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:18 %icmp_ln41_32 = icmp_eq  i3 %trunc_ln41, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_32"/></StgValue>
</operation>

<operation id="643" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:19 %icmp_ln41_33 = icmp_eq  i3 %trunc_ln41, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln41_33"/></StgValue>
</operation>

<operation id="644" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:20 %icmp_ln41_34 = icmp_eq  i3 %trunc_ln41, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln41_34"/></StgValue>
</operation>

<operation id="645" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:21 %icmp_ln41_35 = icmp_eq  i3 %trunc_ln41, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln41_35"/></StgValue>
</operation>

<operation id="646" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:22 %icmp_ln41_36 = icmp_eq  i3 %trunc_ln41, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln41_36"/></StgValue>
</operation>

<operation id="647" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:23 %icmp_ln41_37 = icmp_eq  i3 %trunc_ln41, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln41_37"/></StgValue>
</operation>

<operation id="648" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:24 %icmp_ln41_38 = icmp_eq  i3 %trunc_ln41, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln41_38"/></StgValue>
</operation>

<operation id="649" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:38 %diag_array_1_2_load = load i2 %diag_array_1_2_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_2_load"/></StgValue>
</operation>

<operation id="650" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:41 %diag_array_2_2_load = load i2 %diag_array_2_2_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_2_load"/></StgValue>
</operation>

<operation id="651" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_1_load = load i2 %max_value_arr_1_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_1_load"/></StgValue>
</operation>

<operation id="652" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge33_ifconv:28 %diag_array_1_3_load = load i2 %diag_array_1_3_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_3_load"/></StgValue>
</operation>

<operation id="653" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge33_ifconv:31 %diag_array_2_3_load = load i2 %diag_array_2_3_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_3_load"/></StgValue>
</operation>

<operation id="654" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_2_load = load i2 %max_value_arr_2_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_2_load"/></StgValue>
</operation>

<operation id="655" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge35_ifconv:28 %diag_array_1_4_load = load i2 %diag_array_1_4_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_4_load"/></StgValue>
</operation>

<operation id="656" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge35_ifconv:31 %diag_array_2_4_load = load i2 %diag_array_2_4_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_4_load"/></StgValue>
</operation>

<operation id="657" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_3_load = load i2 %max_value_arr_3_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_3_load"/></StgValue>
</operation>

<operation id="658" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge37_ifconv:28 %diag_array_1_5_load = load i2 %diag_array_1_5_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_5_load"/></StgValue>
</operation>

<operation id="659" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge37_ifconv:31 %diag_array_2_5_load = load i2 %diag_array_2_5_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_5_load"/></StgValue>
</operation>

<operation id="660" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_4_load = load i2 %max_value_arr_4_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_4_load"/></StgValue>
</operation>

<operation id="661" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge39_ifconv:28 %diag_array_1_6_load = load i2 %diag_array_1_6_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_6_load"/></StgValue>
</operation>

<operation id="662" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_5_load = load i2 %max_value_arr_5_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_5_load"/></StgValue>
</operation>

<operation id="663" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge41_ifconv:28 %diag_array_1_7_load = load i2 %diag_array_1_7_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_7_load"/></StgValue>
</operation>

<operation id="664" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_6_load = load i2 %max_value_arr_6_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_6_load"/></StgValue>
</operation>

<operation id="665" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge43_ifconv:28 %diag_array_1_0_load = load i3 %diag_array_1_0_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_0_load"/></StgValue>
</operation>

<operation id="666" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge43_ifconv:31 %diag_array_2_0_load_1 = load i3 %diag_array_2_0_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_0_load_1"/></StgValue>
</operation>

<operation id="667" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_7_load = load i2 %max_value_arr_7_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_7_load"/></StgValue>
</operation>

<operation id="668" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge45_ifconv:28 %diag_array_1_1_load_1 = load i2 %diag_array_1_1_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_1_load_1"/></StgValue>
</operation>

<operation id="669" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge45_ifconv:31 %diag_array_2_1_load_1 = load i2 %diag_array_2_1_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_1_load_1"/></StgValue>
</operation>

<operation id="670" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="17" op_0_bw="2">
<![CDATA[
:2 %max_value_arr_0_load_1 = load i2 %max_value_arr_0_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_0_load_1"/></StgValue>
</operation>

<operation id="671" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge47_ifconv:28 %diag_array_1_2_load_1 = load i2 %diag_array_1_2_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_2_load_1"/></StgValue>
</operation>

<operation id="672" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge47_ifconv:31 %diag_array_2_2_load_1 = load i2 %diag_array_2_2_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_2_load_1"/></StgValue>
</operation>

<operation id="673" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_1_load_1 = load i2 %max_value_arr_1_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_1_load_1"/></StgValue>
</operation>

<operation id="674" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge49_ifconv:28 %diag_array_1_3_load_1 = load i2 %diag_array_1_3_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_3_load_1"/></StgValue>
</operation>

<operation id="675" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge49_ifconv:31 %diag_array_2_3_load_1 = load i2 %diag_array_2_3_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_3_load_1"/></StgValue>
</operation>

<operation id="676" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_2_load_1 = load i2 %max_value_arr_2_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_2_load_1"/></StgValue>
</operation>

<operation id="677" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge51_ifconv:28 %diag_array_1_4_load_1 = load i2 %diag_array_1_4_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_4_load_1"/></StgValue>
</operation>

<operation id="678" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge51_ifconv:31 %diag_array_2_4_load_1 = load i2 %diag_array_2_4_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_4_load_1"/></StgValue>
</operation>

<operation id="679" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_3_load_1 = load i2 %max_value_arr_3_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_3_load_1"/></StgValue>
</operation>

<operation id="680" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge53_ifconv:28 %diag_array_1_5_load_1 = load i2 %diag_array_1_5_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_5_load_1"/></StgValue>
</operation>

<operation id="681" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge53_ifconv:31 %diag_array_2_5_load_1 = load i2 %diag_array_2_5_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_5_load_1"/></StgValue>
</operation>

<operation id="682" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_4_load_1 = load i2 %max_value_arr_4_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_4_load_1"/></StgValue>
</operation>

<operation id="683" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge55_ifconv:28 %diag_array_1_6_load_1 = load i2 %diag_array_1_6_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_6_load_1"/></StgValue>
</operation>

<operation id="684" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_5_load_1 = load i2 %max_value_arr_5_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_5_load_1"/></StgValue>
</operation>

<operation id="685" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge57_ifconv:28 %diag_array_1_7_load_1 = load i2 %diag_array_1_7_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_7_load_1"/></StgValue>
</operation>

<operation id="686" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge59_ifconv:28 %diag_array_1_0_load_1 = load i3 %diag_array_1_0_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_0_load_1"/></StgValue>
</operation>

<operation id="687" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge59_ifconv:31 %diag_array_2_0_load_2 = load i3 %diag_array_2_0_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_0_load_2"/></StgValue>
</operation>

<operation id="688" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="17" op_0_bw="2">
<![CDATA[
:2 %max_value_arr_0_load_2 = load i2 %max_value_arr_0_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_0_load_2"/></StgValue>
</operation>

<operation id="689" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge87_ifconv:31 %diag_array_2_6_load_3 = load i2 %diag_array_2_6_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_6_load_3"/></StgValue>
</operation>

<operation id="690" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge89_ifconv:0 %add_ln41_29 = add i17 %k, i17 30

]]></Node>
<StgValue><ssdm name="add_ln41_29"/></StgValue>
</operation>

<operation id="691" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge89_ifconv:1 %lshr_ln41_29 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_29, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_29"/></StgValue>
</operation>

<operation id="692" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:2 %zext_ln41_30 = zext i14 %lshr_ln41_29

]]></Node>
<StgValue><ssdm name="zext_ln41_30"/></StgValue>
</operation>

<operation id="693" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge89_ifconv:3 %database_buff_6_addr_31 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_31"/></StgValue>
</operation>

<operation id="694" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge89_ifconv:4 %database_buff_7_addr_31 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_31"/></StgValue>
</operation>

<operation id="695" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge89_ifconv:6 %database_buff_1_addr_31 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_31"/></StgValue>
</operation>

<operation id="696" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge89_ifconv:9 %database_buff_4_addr_31 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_31"/></StgValue>
</operation>

<operation id="697" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:12 %database_buff_6_load_30 = load i14 %database_buff_6_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_6_load_30"/></StgValue>
</operation>

<operation id="698" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:13 %database_buff_7_load_30 = load i14 %database_buff_7_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_7_load_30"/></StgValue>
</operation>

<operation id="699" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:15 %database_buff_1_load_30 = load i14 %database_buff_1_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_1_load_30"/></StgValue>
</operation>

<operation id="700" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:18 %database_buff_4_load_30 = load i14 %database_buff_4_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_4_load_30"/></StgValue>
</operation>

<operation id="701" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge89_ifconv:31 %diag_array_2_7_load_3 = load i2 %diag_array_2_7_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_7_load_3"/></StgValue>
</operation>

<operation id="702" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge91_ifconv:0 %add_ln41_30 = add i17 %k, i17 31

]]></Node>
<StgValue><ssdm name="add_ln41_30"/></StgValue>
</operation>

<operation id="703" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge91_ifconv:1 %lshr_ln41_30 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_30, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_30"/></StgValue>
</operation>

<operation id="704" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:2 %zext_ln41_31 = zext i14 %lshr_ln41_30

]]></Node>
<StgValue><ssdm name="zext_ln41_31"/></StgValue>
</operation>

<operation id="705" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge91_ifconv:3 %database_buff_7_addr_32 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_31

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_32"/></StgValue>
</operation>

<operation id="706" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge91_ifconv:5 %database_buff_1_addr_32 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_31

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_32"/></StgValue>
</operation>

<operation id="707" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge91_ifconv:8 %database_buff_4_addr_32 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_31

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_32"/></StgValue>
</operation>

<operation id="708" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge91_ifconv:10 %database_buff_6_addr_32 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_31

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_32"/></StgValue>
</operation>

<operation id="709" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:11 %database_buff_6_load_31 = load i14 %database_buff_6_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_6_load_31"/></StgValue>
</operation>

<operation id="710" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:12 %database_buff_7_load_31 = load i14 %database_buff_7_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_7_load_31"/></StgValue>
</operation>

<operation id="711" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:14 %database_buff_1_load_31 = load i14 %database_buff_1_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_1_load_31"/></StgValue>
</operation>

<operation id="712" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:17 %database_buff_4_load_31 = load i14 %database_buff_4_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_4_load_31"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="713" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1 %add_ln41 = add i17 %k, i17 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="714" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65567, i64 65567, i64 65567

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="715" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="14">
<![CDATA[
branch301:0 %database_buff_5_load = load i14 %database_buff_5_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_5_load"/></StgValue>
</operation>

<operation id="716" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
branch301:1 %br_ln41 = br void %.split52579_ifconv

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="717" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="14">
<![CDATA[
branch299:0 %database_buff_3_load = load i14 %database_buff_3_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_3_load"/></StgValue>
</operation>

<operation id="718" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
branch299:1 %br_ln41 = br void %.split52579_ifconv

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="719" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="14">
<![CDATA[
branch298:0 %database_buff_2_load = load i14 %database_buff_2_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_2_load"/></StgValue>
</operation>

<operation id="720" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
branch298:1 %br_ln41 = br void %.split52579_ifconv

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="721" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="14">
<![CDATA[
branch296:0 %database_buff_0_load = load i14 %database_buff_0_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_0_load"/></StgValue>
</operation>

<operation id="722" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
branch296:1 %br_ln41 = br void %.split52579_ifconv

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="723" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="2">
<![CDATA[
.split52579_ifconv:6 %diag_array_1_1_load = load i2 %diag_array_1_1_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_1_load"/></StgValue>
</operation>

<operation id="724" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="2">
<![CDATA[
.split52579_ifconv:9 %diag_array_2_1_load = load i2 %diag_array_2_1_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_1_load"/></StgValue>
</operation>

<operation id="725" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:0 %lshr_ln41_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_1"/></StgValue>
</operation>

<operation id="726" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:1 %zext_ln41_1 = zext i14 %lshr_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="727" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:3 %database_buff_2_addr_2 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_2"/></StgValue>
</operation>

<operation id="728" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:4 %database_buff_3_addr_2 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_2"/></StgValue>
</operation>

<operation id="729" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:6 %database_buff_5_addr_2 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_2"/></StgValue>
</operation>

<operation id="730" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:9 %database_buff_0_addr_2 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_2"/></StgValue>
</operation>

<operation id="731" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:10 %database_buff_0_load_1 = load i14 %database_buff_0_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_0_load_1"/></StgValue>
</operation>

<operation id="732" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:12 %database_buff_2_load_1 = load i14 %database_buff_2_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_2_load_1"/></StgValue>
</operation>

<operation id="733" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:13 %database_buff_3_load_1 = load i14 %database_buff_3_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_3_load_1"/></StgValue>
</operation>

<operation id="734" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:15 %database_buff_5_load_1 = load i14 %database_buff_5_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_5_load_1"/></StgValue>
</operation>

<operation id="735" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:38 %diag_array_1_2_load = load i2 %diag_array_1_2_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_2_load"/></StgValue>
</operation>

<operation id="736" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:41 %diag_array_2_2_load = load i2 %diag_array_2_2_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_2_load"/></StgValue>
</operation>

<operation id="737" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_1_load = load i2 %max_value_arr_1_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_1_load"/></StgValue>
</operation>

<operation id="738" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge33_ifconv:28 %diag_array_1_3_load = load i2 %diag_array_1_3_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_3_load"/></StgValue>
</operation>

<operation id="739" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge33_ifconv:31 %diag_array_2_3_load = load i2 %diag_array_2_3_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_3_load"/></StgValue>
</operation>

<operation id="740" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_2_load = load i2 %max_value_arr_2_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_2_load"/></StgValue>
</operation>

<operation id="741" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge35_ifconv:0 %add_ln41_2 = add i17 %k, i17 3

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="742" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge35_ifconv:1 %lshr_ln41_3 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_2, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_3"/></StgValue>
</operation>

<operation id="743" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:2 %zext_ln41_3 = zext i14 %lshr_ln41_3

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="744" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge35_ifconv:3 %database_buff_3_addr_4 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_4"/></StgValue>
</operation>

<operation id="745" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge35_ifconv:5 %database_buff_5_addr_4 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_4"/></StgValue>
</operation>

<operation id="746" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge35_ifconv:8 %database_buff_0_addr_4 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_4"/></StgValue>
</operation>

<operation id="747" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge35_ifconv:10 %database_buff_2_addr_4 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_4"/></StgValue>
</operation>

<operation id="748" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:11 %database_buff_2_load_3 = load i14 %database_buff_2_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_2_load_3"/></StgValue>
</operation>

<operation id="749" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:12 %database_buff_3_load_3 = load i14 %database_buff_3_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_3_load_3"/></StgValue>
</operation>

<operation id="750" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:14 %database_buff_5_load_3 = load i14 %database_buff_5_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_5_load_3"/></StgValue>
</operation>

<operation id="751" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:17 %database_buff_0_load_3 = load i14 %database_buff_0_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_0_load_3"/></StgValue>
</operation>

<operation id="752" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge35_ifconv:28 %diag_array_1_4_load = load i2 %diag_array_1_4_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_4_load"/></StgValue>
</operation>

<operation id="753" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge35_ifconv:31 %diag_array_2_4_load = load i2 %diag_array_2_4_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_4_load"/></StgValue>
</operation>

<operation id="754" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_3_load = load i2 %max_value_arr_3_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_3_load"/></StgValue>
</operation>

<operation id="755" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge37_ifconv:0 %add_ln41_3 = add i17 %k, i17 4

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="756" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge37_ifconv:1 %lshr_ln41_4 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_3, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_4"/></StgValue>
</operation>

<operation id="757" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:2 %zext_ln41_4 = zext i14 %lshr_ln41_4

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="758" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge37_ifconv:4 %database_buff_5_addr_5 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_5"/></StgValue>
</operation>

<operation id="759" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge37_ifconv:7 %database_buff_0_addr_5 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_5"/></StgValue>
</operation>

<operation id="760" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge37_ifconv:9 %database_buff_2_addr_5 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_5"/></StgValue>
</operation>

<operation id="761" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge37_ifconv:10 %database_buff_3_addr_5 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_5"/></StgValue>
</operation>

<operation id="762" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:11 %database_buff_3_load_4 = load i14 %database_buff_3_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_3_load_4"/></StgValue>
</operation>

<operation id="763" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:13 %database_buff_5_load_4 = load i14 %database_buff_5_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_5_load_4"/></StgValue>
</operation>

<operation id="764" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:16 %database_buff_0_load_4 = load i14 %database_buff_0_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_0_load_4"/></StgValue>
</operation>

<operation id="765" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:18 %database_buff_2_load_4 = load i14 %database_buff_2_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_2_load_4"/></StgValue>
</operation>

<operation id="766" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge37_ifconv:28 %diag_array_1_5_load = load i2 %diag_array_1_5_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_5_load"/></StgValue>
</operation>

<operation id="767" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge37_ifconv:31 %diag_array_2_5_load = load i2 %diag_array_2_5_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_5_load"/></StgValue>
</operation>

<operation id="768" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_4_load = load i2 %max_value_arr_4_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_4_load"/></StgValue>
</operation>

<operation id="769" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge39_ifconv:0 %add_ln41_4 = add i17 %k, i17 5

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="770" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge39_ifconv:1 %lshr_ln41_5 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_4, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_5"/></StgValue>
</operation>

<operation id="771" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:2 %zext_ln41_5 = zext i14 %lshr_ln41_5

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="772" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge39_ifconv:3 %database_buff_5_addr_6 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_6"/></StgValue>
</operation>

<operation id="773" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge39_ifconv:6 %database_buff_0_addr_6 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_6"/></StgValue>
</operation>

<operation id="774" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge39_ifconv:8 %database_buff_2_addr_6 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_6"/></StgValue>
</operation>

<operation id="775" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge39_ifconv:9 %database_buff_3_addr_6 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_6"/></StgValue>
</operation>

<operation id="776" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:12 %database_buff_5_load_5 = load i14 %database_buff_5_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_5_load_5"/></StgValue>
</operation>

<operation id="777" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:15 %database_buff_0_load_5 = load i14 %database_buff_0_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_0_load_5"/></StgValue>
</operation>

<operation id="778" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:17 %database_buff_2_load_5 = load i14 %database_buff_2_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_2_load_5"/></StgValue>
</operation>

<operation id="779" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:18 %database_buff_3_load_5 = load i14 %database_buff_3_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_3_load_5"/></StgValue>
</operation>

<operation id="780" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge39_ifconv:28 %diag_array_1_6_load = load i2 %diag_array_1_6_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_6_load"/></StgValue>
</operation>

<operation id="781" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge39_ifconv:31 %diag_array_2_6_load = load i2 %diag_array_2_6_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_6_load"/></StgValue>
</operation>

<operation id="782" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_5_load = load i2 %max_value_arr_5_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_5_load"/></StgValue>
</operation>

<operation id="783" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge41_ifconv:0 %add_ln41_5 = add i17 %k, i17 6

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="784" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge41_ifconv:1 %lshr_ln41_6 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_5, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_6"/></StgValue>
</operation>

<operation id="785" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:2 %zext_ln41_6 = zext i14 %lshr_ln41_6

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="786" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge41_ifconv:5 %database_buff_0_addr_7 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_7"/></StgValue>
</operation>

<operation id="787" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge41_ifconv:7 %database_buff_2_addr_7 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_7"/></StgValue>
</operation>

<operation id="788" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge41_ifconv:8 %database_buff_3_addr_7 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_7"/></StgValue>
</operation>

<operation id="789" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge41_ifconv:10 %database_buff_5_addr_7 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_7"/></StgValue>
</operation>

<operation id="790" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:11 %database_buff_5_load_6 = load i14 %database_buff_5_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_5_load_6"/></StgValue>
</operation>

<operation id="791" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:14 %database_buff_0_load_6 = load i14 %database_buff_0_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_0_load_6"/></StgValue>
</operation>

<operation id="792" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:16 %database_buff_2_load_6 = load i14 %database_buff_2_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_2_load_6"/></StgValue>
</operation>

<operation id="793" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:17 %database_buff_3_load_6 = load i14 %database_buff_3_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_3_load_6"/></StgValue>
</operation>

<operation id="794" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge41_ifconv:28 %diag_array_1_7_load = load i2 %diag_array_1_7_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_7_load"/></StgValue>
</operation>

<operation id="795" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge41_ifconv:31 %diag_array_2_7_load = load i2 %diag_array_2_7_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_7_load"/></StgValue>
</operation>

<operation id="796" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_6_load = load i2 %max_value_arr_6_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_6_load"/></StgValue>
</operation>

<operation id="797" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge43_ifconv:0 %add_ln41_6 = add i17 %k, i17 7

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>

<operation id="798" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge43_ifconv:1 %lshr_ln41_7 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_6, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_7"/></StgValue>
</operation>

<operation id="799" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:2 %zext_ln41_7 = zext i14 %lshr_ln41_7

]]></Node>
<StgValue><ssdm name="zext_ln41_7"/></StgValue>
</operation>

<operation id="800" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge43_ifconv:4 %database_buff_0_addr_8 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_8"/></StgValue>
</operation>

<operation id="801" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge43_ifconv:6 %database_buff_2_addr_8 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_8"/></StgValue>
</operation>

<operation id="802" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge43_ifconv:7 %database_buff_3_addr_8 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_8"/></StgValue>
</operation>

<operation id="803" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge43_ifconv:9 %database_buff_5_addr_8 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_8"/></StgValue>
</operation>

<operation id="804" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:13 %database_buff_0_load_7 = load i14 %database_buff_0_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_0_load_7"/></StgValue>
</operation>

<operation id="805" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:15 %database_buff_2_load_7 = load i14 %database_buff_2_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_2_load_7"/></StgValue>
</operation>

<operation id="806" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:16 %database_buff_3_load_7 = load i14 %database_buff_3_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_3_load_7"/></StgValue>
</operation>

<operation id="807" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:18 %database_buff_5_load_7 = load i14 %database_buff_5_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_5_load_7"/></StgValue>
</operation>

<operation id="808" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge43_ifconv:28 %diag_array_1_0_load = load i3 %diag_array_1_0_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_1_0_load"/></StgValue>
</operation>

<operation id="809" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge43_ifconv:31 %diag_array_2_0_load_1 = load i3 %diag_array_2_0_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_0_load_1"/></StgValue>
</operation>

<operation id="810" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_7_load = load i2 %max_value_arr_7_addr_1

]]></Node>
<StgValue><ssdm name="max_value_arr_7_load"/></StgValue>
</operation>

<operation id="811" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge45_ifconv:0 %add_ln41_7 = add i17 %k, i17 8

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="812" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge45_ifconv:1 %lshr_ln41_8 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_7, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_8"/></StgValue>
</operation>

<operation id="813" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:2 %zext_ln41_8 = zext i14 %lshr_ln41_8

]]></Node>
<StgValue><ssdm name="zext_ln41_8"/></StgValue>
</operation>

<operation id="814" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge45_ifconv:3 %database_buff_0_addr_9 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_9"/></StgValue>
</operation>

<operation id="815" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge45_ifconv:5 %database_buff_2_addr_9 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_9"/></StgValue>
</operation>

<operation id="816" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge45_ifconv:6 %database_buff_3_addr_9 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_9"/></StgValue>
</operation>

<operation id="817" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge45_ifconv:8 %database_buff_5_addr_9 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_9"/></StgValue>
</operation>

<operation id="818" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:12 %database_buff_0_load_8 = load i14 %database_buff_0_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_0_load_8"/></StgValue>
</operation>

<operation id="819" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:14 %database_buff_2_load_8 = load i14 %database_buff_2_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_2_load_8"/></StgValue>
</operation>

<operation id="820" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:15 %database_buff_3_load_8 = load i14 %database_buff_3_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_3_load_8"/></StgValue>
</operation>

<operation id="821" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:17 %database_buff_5_load_8 = load i14 %database_buff_5_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_5_load_8"/></StgValue>
</operation>

<operation id="822" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge45_ifconv:28 %diag_array_1_1_load_1 = load i2 %diag_array_1_1_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_1_load_1"/></StgValue>
</operation>

<operation id="823" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge45_ifconv:31 %diag_array_2_1_load_1 = load i2 %diag_array_2_1_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_1_load_1"/></StgValue>
</operation>

<operation id="824" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="17" op_0_bw="2">
<![CDATA[
:2 %max_value_arr_0_load_1 = load i2 %max_value_arr_0_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_0_load_1"/></StgValue>
</operation>

<operation id="825" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge47_ifconv:28 %diag_array_1_2_load_1 = load i2 %diag_array_1_2_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_2_load_1"/></StgValue>
</operation>

<operation id="826" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge47_ifconv:31 %diag_array_2_2_load_1 = load i2 %diag_array_2_2_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_2_load_1"/></StgValue>
</operation>

<operation id="827" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_1_load_1 = load i2 %max_value_arr_1_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_1_load_1"/></StgValue>
</operation>

<operation id="828" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge49_ifconv:28 %diag_array_1_3_load_1 = load i2 %diag_array_1_3_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_3_load_1"/></StgValue>
</operation>

<operation id="829" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge49_ifconv:31 %diag_array_2_3_load_1 = load i2 %diag_array_2_3_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_3_load_1"/></StgValue>
</operation>

<operation id="830" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_2_load_1 = load i2 %max_value_arr_2_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_2_load_1"/></StgValue>
</operation>

<operation id="831" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge51_ifconv:0 %add_ln41_10 = add i17 %k, i17 11

]]></Node>
<StgValue><ssdm name="add_ln41_10"/></StgValue>
</operation>

<operation id="832" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge51_ifconv:1 %lshr_ln41_10 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_10, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_10"/></StgValue>
</operation>

<operation id="833" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:2 %zext_ln41_11 = zext i14 %lshr_ln41_10

]]></Node>
<StgValue><ssdm name="zext_ln41_11"/></StgValue>
</operation>

<operation id="834" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51_ifconv:3 %database_buff_3_addr_12 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_12"/></StgValue>
</operation>

<operation id="835" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51_ifconv:5 %database_buff_5_addr_12 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_12"/></StgValue>
</operation>

<operation id="836" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51_ifconv:8 %database_buff_0_addr_12 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_12"/></StgValue>
</operation>

<operation id="837" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51_ifconv:10 %database_buff_2_addr_12 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_12"/></StgValue>
</operation>

<operation id="838" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:11 %database_buff_2_load_11 = load i14 %database_buff_2_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_2_load_11"/></StgValue>
</operation>

<operation id="839" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:12 %database_buff_3_load_11 = load i14 %database_buff_3_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_3_load_11"/></StgValue>
</operation>

<operation id="840" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:14 %database_buff_5_load_11 = load i14 %database_buff_5_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_5_load_11"/></StgValue>
</operation>

<operation id="841" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:17 %database_buff_0_load_11 = load i14 %database_buff_0_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_0_load_11"/></StgValue>
</operation>

<operation id="842" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge51_ifconv:28 %diag_array_1_4_load_1 = load i2 %diag_array_1_4_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_4_load_1"/></StgValue>
</operation>

<operation id="843" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge51_ifconv:31 %diag_array_2_4_load_1 = load i2 %diag_array_2_4_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_4_load_1"/></StgValue>
</operation>

<operation id="844" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_3_load_1 = load i2 %max_value_arr_3_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_3_load_1"/></StgValue>
</operation>

<operation id="845" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge53_ifconv:0 %add_ln41_11 = add i17 %k, i17 12

]]></Node>
<StgValue><ssdm name="add_ln41_11"/></StgValue>
</operation>

<operation id="846" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge53_ifconv:1 %lshr_ln41_11 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_11, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_11"/></StgValue>
</operation>

<operation id="847" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:2 %zext_ln41_12 = zext i14 %lshr_ln41_11

]]></Node>
<StgValue><ssdm name="zext_ln41_12"/></StgValue>
</operation>

<operation id="848" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge53_ifconv:4 %database_buff_5_addr_13 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_13"/></StgValue>
</operation>

<operation id="849" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge53_ifconv:7 %database_buff_0_addr_13 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_13"/></StgValue>
</operation>

<operation id="850" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge53_ifconv:9 %database_buff_2_addr_13 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_13"/></StgValue>
</operation>

<operation id="851" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge53_ifconv:10 %database_buff_3_addr_13 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_13"/></StgValue>
</operation>

<operation id="852" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:11 %database_buff_3_load_12 = load i14 %database_buff_3_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_3_load_12"/></StgValue>
</operation>

<operation id="853" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:13 %database_buff_5_load_12 = load i14 %database_buff_5_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_5_load_12"/></StgValue>
</operation>

<operation id="854" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:16 %database_buff_0_load_12 = load i14 %database_buff_0_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_0_load_12"/></StgValue>
</operation>

<operation id="855" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:18 %database_buff_2_load_12 = load i14 %database_buff_2_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_2_load_12"/></StgValue>
</operation>

<operation id="856" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge53_ifconv:28 %diag_array_1_5_load_1 = load i2 %diag_array_1_5_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_5_load_1"/></StgValue>
</operation>

<operation id="857" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge53_ifconv:31 %diag_array_2_5_load_1 = load i2 %diag_array_2_5_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_5_load_1"/></StgValue>
</operation>

<operation id="858" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_4_load_1 = load i2 %max_value_arr_4_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_4_load_1"/></StgValue>
</operation>

<operation id="859" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge55_ifconv:0 %add_ln41_12 = add i17 %k, i17 13

]]></Node>
<StgValue><ssdm name="add_ln41_12"/></StgValue>
</operation>

<operation id="860" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge55_ifconv:1 %lshr_ln41_12 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_12, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_12"/></StgValue>
</operation>

<operation id="861" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:2 %zext_ln41_13 = zext i14 %lshr_ln41_12

]]></Node>
<StgValue><ssdm name="zext_ln41_13"/></StgValue>
</operation>

<operation id="862" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge55_ifconv:3 %database_buff_5_addr_14 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_14"/></StgValue>
</operation>

<operation id="863" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge55_ifconv:6 %database_buff_0_addr_14 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_14"/></StgValue>
</operation>

<operation id="864" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge55_ifconv:8 %database_buff_2_addr_14 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_14"/></StgValue>
</operation>

<operation id="865" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge55_ifconv:9 %database_buff_3_addr_14 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_14"/></StgValue>
</operation>

<operation id="866" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:12 %database_buff_5_load_13 = load i14 %database_buff_5_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_5_load_13"/></StgValue>
</operation>

<operation id="867" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:15 %database_buff_0_load_13 = load i14 %database_buff_0_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_0_load_13"/></StgValue>
</operation>

<operation id="868" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:17 %database_buff_2_load_13 = load i14 %database_buff_2_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_2_load_13"/></StgValue>
</operation>

<operation id="869" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:18 %database_buff_3_load_13 = load i14 %database_buff_3_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_3_load_13"/></StgValue>
</operation>

<operation id="870" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge55_ifconv:28 %diag_array_1_6_load_1 = load i2 %diag_array_1_6_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_6_load_1"/></StgValue>
</operation>

<operation id="871" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge55_ifconv:31 %diag_array_2_6_load_1 = load i2 %diag_array_2_6_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_6_load_1"/></StgValue>
</operation>

<operation id="872" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_5_load_1 = load i2 %max_value_arr_5_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_5_load_1"/></StgValue>
</operation>

<operation id="873" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge57_ifconv:28 %diag_array_1_7_load_1 = load i2 %diag_array_1_7_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_7_load_1"/></StgValue>
</operation>

<operation id="874" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge57_ifconv:31 %diag_array_2_7_load_1 = load i2 %diag_array_2_7_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_7_load_1"/></StgValue>
</operation>

<operation id="875" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_6_load_1 = load i2 %max_value_arr_6_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_6_load_1"/></StgValue>
</operation>

<operation id="876" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge59_ifconv:0 %add_ln41_14 = add i17 %k, i17 15

]]></Node>
<StgValue><ssdm name="add_ln41_14"/></StgValue>
</operation>

<operation id="877" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge59_ifconv:1 %lshr_ln41_14 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_14, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_14"/></StgValue>
</operation>

<operation id="878" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:2 %zext_ln41_15 = zext i14 %lshr_ln41_14

]]></Node>
<StgValue><ssdm name="zext_ln41_15"/></StgValue>
</operation>

<operation id="879" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge59_ifconv:4 %database_buff_0_addr_16 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_16"/></StgValue>
</operation>

<operation id="880" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge59_ifconv:6 %database_buff_2_addr_16 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_16"/></StgValue>
</operation>

<operation id="881" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge59_ifconv:7 %database_buff_3_addr_16 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_16"/></StgValue>
</operation>

<operation id="882" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge59_ifconv:9 %database_buff_5_addr_16 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_16"/></StgValue>
</operation>

<operation id="883" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:13 %database_buff_0_load_15 = load i14 %database_buff_0_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_0_load_15"/></StgValue>
</operation>

<operation id="884" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:15 %database_buff_2_load_15 = load i14 %database_buff_2_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_2_load_15"/></StgValue>
</operation>

<operation id="885" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:16 %database_buff_3_load_15 = load i14 %database_buff_3_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_3_load_15"/></StgValue>
</operation>

<operation id="886" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:18 %database_buff_5_load_15 = load i14 %database_buff_5_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_5_load_15"/></StgValue>
</operation>

<operation id="887" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge59_ifconv:28 %diag_array_1_0_load_1 = load i3 %diag_array_1_0_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_1_0_load_1"/></StgValue>
</operation>

<operation id="888" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge59_ifconv:31 %diag_array_2_0_load_2 = load i3 %diag_array_2_0_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_0_load_2"/></StgValue>
</operation>

<operation id="889" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_7_load_1 = load i2 %max_value_arr_7_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_7_load_1"/></StgValue>
</operation>

<operation id="890" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge61_ifconv:0 %add_ln41_15 = add i17 %k, i17 16

]]></Node>
<StgValue><ssdm name="add_ln41_15"/></StgValue>
</operation>

<operation id="891" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge61_ifconv:1 %lshr_ln41_15 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_15, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_15"/></StgValue>
</operation>

<operation id="892" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:2 %zext_ln41_16 = zext i14 %lshr_ln41_15

]]></Node>
<StgValue><ssdm name="zext_ln41_16"/></StgValue>
</operation>

<operation id="893" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge61_ifconv:3 %database_buff_0_addr_17 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_17"/></StgValue>
</operation>

<operation id="894" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge61_ifconv:5 %database_buff_2_addr_17 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_17"/></StgValue>
</operation>

<operation id="895" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge61_ifconv:6 %database_buff_3_addr_17 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_17"/></StgValue>
</operation>

<operation id="896" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge61_ifconv:8 %database_buff_5_addr_17 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_17"/></StgValue>
</operation>

<operation id="897" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:12 %database_buff_0_load_16 = load i14 %database_buff_0_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_0_load_16"/></StgValue>
</operation>

<operation id="898" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:14 %database_buff_2_load_16 = load i14 %database_buff_2_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_2_load_16"/></StgValue>
</operation>

<operation id="899" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:15 %database_buff_3_load_16 = load i14 %database_buff_3_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_3_load_16"/></StgValue>
</operation>

<operation id="900" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:17 %database_buff_5_load_16 = load i14 %database_buff_5_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_5_load_16"/></StgValue>
</operation>

<operation id="901" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge61_ifconv:28 %diag_array_1_1_load_2 = load i2 %diag_array_1_1_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_1_load_2"/></StgValue>
</operation>

<operation id="902" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge61_ifconv:31 %diag_array_2_1_load_2 = load i2 %diag_array_2_1_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_1_load_2"/></StgValue>
</operation>

<operation id="903" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="17" op_0_bw="2">
<![CDATA[
:2 %max_value_arr_0_load_2 = load i2 %max_value_arr_0_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_0_load_2"/></StgValue>
</operation>

<operation id="904" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge63_ifconv:0 %add_ln41_16 = add i17 %k, i17 17

]]></Node>
<StgValue><ssdm name="add_ln41_16"/></StgValue>
</operation>

<operation id="905" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge63_ifconv:1 %lshr_ln41_16 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_16, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_16"/></StgValue>
</operation>

<operation id="906" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:2 %zext_ln41_17 = zext i14 %lshr_ln41_16

]]></Node>
<StgValue><ssdm name="zext_ln41_17"/></StgValue>
</operation>

<operation id="907" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge63_ifconv:4 %database_buff_2_addr_18 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_18"/></StgValue>
</operation>

<operation id="908" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge63_ifconv:5 %database_buff_3_addr_18 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_18"/></StgValue>
</operation>

<operation id="909" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge63_ifconv:7 %database_buff_5_addr_18 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_18"/></StgValue>
</operation>

<operation id="910" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge63_ifconv:10 %database_buff_0_addr_18 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_18"/></StgValue>
</operation>

<operation id="911" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:11 %database_buff_0_load_17 = load i14 %database_buff_0_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_0_load_17"/></StgValue>
</operation>

<operation id="912" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:13 %database_buff_2_load_17 = load i14 %database_buff_2_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_2_load_17"/></StgValue>
</operation>

<operation id="913" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:14 %database_buff_3_load_17 = load i14 %database_buff_3_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_3_load_17"/></StgValue>
</operation>

<operation id="914" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:16 %database_buff_5_load_17 = load i14 %database_buff_5_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_5_load_17"/></StgValue>
</operation>

<operation id="915" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge63_ifconv:28 %diag_array_1_2_load_2 = load i2 %diag_array_1_2_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_2_load_2"/></StgValue>
</operation>

<operation id="916" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge63_ifconv:31 %diag_array_2_2_load_2 = load i2 %diag_array_2_2_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_2_load_2"/></StgValue>
</operation>

<operation id="917" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_1_load_2 = load i2 %max_value_arr_1_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_1_load_2"/></StgValue>
</operation>

<operation id="918" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge65_ifconv:0 %add_ln41_17 = add i17 %k, i17 18

]]></Node>
<StgValue><ssdm name="add_ln41_17"/></StgValue>
</operation>

<operation id="919" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge65_ifconv:1 %lshr_ln41_17 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_17, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_17"/></StgValue>
</operation>

<operation id="920" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:2 %zext_ln41_18 = zext i14 %lshr_ln41_17

]]></Node>
<StgValue><ssdm name="zext_ln41_18"/></StgValue>
</operation>

<operation id="921" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge65_ifconv:3 %database_buff_2_addr_19 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_18

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_19"/></StgValue>
</operation>

<operation id="922" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge65_ifconv:4 %database_buff_3_addr_19 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_18

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_19"/></StgValue>
</operation>

<operation id="923" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge65_ifconv:6 %database_buff_5_addr_19 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_18

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_19"/></StgValue>
</operation>

<operation id="924" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge65_ifconv:9 %database_buff_0_addr_19 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_18

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_19"/></StgValue>
</operation>

<operation id="925" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:12 %database_buff_2_load_18 = load i14 %database_buff_2_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_2_load_18"/></StgValue>
</operation>

<operation id="926" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:13 %database_buff_3_load_18 = load i14 %database_buff_3_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_3_load_18"/></StgValue>
</operation>

<operation id="927" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:15 %database_buff_5_load_18 = load i14 %database_buff_5_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_5_load_18"/></StgValue>
</operation>

<operation id="928" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:18 %database_buff_0_load_18 = load i14 %database_buff_0_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_0_load_18"/></StgValue>
</operation>

<operation id="929" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge65_ifconv:28 %diag_array_1_3_load_2 = load i2 %diag_array_1_3_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_3_load_2"/></StgValue>
</operation>

<operation id="930" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge65_ifconv:31 %diag_array_2_3_load_2 = load i2 %diag_array_2_3_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_3_load_2"/></StgValue>
</operation>

<operation id="931" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_2_load_2 = load i2 %max_value_arr_2_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_2_load_2"/></StgValue>
</operation>

<operation id="932" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge67_ifconv:0 %add_ln41_18 = add i17 %k, i17 19

]]></Node>
<StgValue><ssdm name="add_ln41_18"/></StgValue>
</operation>

<operation id="933" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge67_ifconv:1 %lshr_ln41_18 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_18, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_18"/></StgValue>
</operation>

<operation id="934" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:2 %zext_ln41_19 = zext i14 %lshr_ln41_18

]]></Node>
<StgValue><ssdm name="zext_ln41_19"/></StgValue>
</operation>

<operation id="935" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge67_ifconv:4 %database_buff_4_addr_20 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_20"/></StgValue>
</operation>

<operation id="936" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge67_ifconv:6 %database_buff_6_addr_20 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_20"/></StgValue>
</operation>

<operation id="937" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge67_ifconv:7 %database_buff_7_addr_20 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_20"/></StgValue>
</operation>

<operation id="938" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge67_ifconv:9 %database_buff_1_addr_20 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_20"/></StgValue>
</operation>

<operation id="939" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:13 %database_buff_4_load_19 = load i14 %database_buff_4_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_4_load_19"/></StgValue>
</operation>

<operation id="940" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:15 %database_buff_6_load_19 = load i14 %database_buff_6_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_6_load_19"/></StgValue>
</operation>

<operation id="941" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:16 %database_buff_7_load_19 = load i14 %database_buff_7_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_7_load_19"/></StgValue>
</operation>

<operation id="942" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:18 %database_buff_1_load_19 = load i14 %database_buff_1_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_1_load_19"/></StgValue>
</operation>

<operation id="943" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge67_ifconv:28 %diag_array_1_4_load_2 = load i2 %diag_array_1_4_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_4_load_2"/></StgValue>
</operation>

<operation id="944" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_3_load_2 = load i2 %max_value_arr_3_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_3_load_2"/></StgValue>
</operation>

<operation id="945" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge69_ifconv:28 %diag_array_1_5_load_2 = load i2 %diag_array_1_5_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_5_load_2"/></StgValue>
</operation>

<operation id="946" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge71_ifconv:28 %diag_array_1_6_load_2 = load i2 %diag_array_1_6_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_6_load_2"/></StgValue>
</operation>

<operation id="947" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge73_ifconv:28 %diag_array_1_7_load_2 = load i2 %diag_array_1_7_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_7_load_2"/></StgValue>
</operation>

<operation id="948" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_6_load_2 = load i2 %max_value_arr_6_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_6_load_2"/></StgValue>
</operation>

<operation id="949" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge75_ifconv:28 %diag_array_1_0_load_2 = load i3 %diag_array_1_0_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_0_load_2"/></StgValue>
</operation>

<operation id="950" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge75_ifconv:31 %diag_array_2_0_load_3 = load i3 %diag_array_2_0_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_0_load_3"/></StgValue>
</operation>

<operation id="951" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_7_load_2 = load i2 %max_value_arr_7_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_7_load_2"/></StgValue>
</operation>

<operation id="952" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge77_ifconv:28 %diag_array_1_1_load_3 = load i2 %diag_array_1_1_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_1_load_3"/></StgValue>
</operation>

<operation id="953" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="17" op_0_bw="2">
<![CDATA[
:2 %max_value_arr_0_load_3 = load i2 %max_value_arr_0_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_0_load_3"/></StgValue>
</operation>

<operation id="954" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge79_ifconv:28 %diag_array_1_2_load_3 = load i2 %diag_array_1_2_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_2_load_3"/></StgValue>
</operation>

<operation id="955" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge79_ifconv:31 %diag_array_2_2_load_3 = load i2 %diag_array_2_2_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_2_load_3"/></StgValue>
</operation>

<operation id="956" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge81_ifconv:0 %add_ln41_25 = add i17 %k, i17 26

]]></Node>
<StgValue><ssdm name="add_ln41_25"/></StgValue>
</operation>

<operation id="957" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge81_ifconv:1 %lshr_ln41_25 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_25, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_25"/></StgValue>
</operation>

<operation id="958" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:2 %zext_ln41_26 = zext i14 %lshr_ln41_25

]]></Node>
<StgValue><ssdm name="zext_ln41_26"/></StgValue>
</operation>

<operation id="959" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge81_ifconv:3 %database_buff_2_addr_27 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_26

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_27"/></StgValue>
</operation>

<operation id="960" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge81_ifconv:4 %database_buff_3_addr_27 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_26

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_27"/></StgValue>
</operation>

<operation id="961" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge81_ifconv:5 %database_buff_4_addr_27 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_26

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_27"/></StgValue>
</operation>

<operation id="962" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge81_ifconv:6 %database_buff_5_addr_27 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_26

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_27"/></StgValue>
</operation>

<operation id="963" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge81_ifconv:7 %database_buff_6_addr_27 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_26

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_27"/></StgValue>
</operation>

<operation id="964" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge81_ifconv:8 %database_buff_7_addr_27 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_26

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_27"/></StgValue>
</operation>

<operation id="965" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge81_ifconv:9 %database_buff_0_addr_27 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_26

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_27"/></StgValue>
</operation>

<operation id="966" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge81_ifconv:10 %database_buff_1_addr_27 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_26

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_27"/></StgValue>
</operation>

<operation id="967" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:11 %database_buff_1_load_26 = load i14 %database_buff_1_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_1_load_26"/></StgValue>
</operation>

<operation id="968" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:12 %database_buff_2_load_26 = load i14 %database_buff_2_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_2_load_26"/></StgValue>
</operation>

<operation id="969" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:13 %database_buff_3_load_26 = load i14 %database_buff_3_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_3_load_26"/></StgValue>
</operation>

<operation id="970" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:14 %database_buff_4_load_26 = load i14 %database_buff_4_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_4_load_26"/></StgValue>
</operation>

<operation id="971" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:15 %database_buff_5_load_26 = load i14 %database_buff_5_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_5_load_26"/></StgValue>
</operation>

<operation id="972" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:16 %database_buff_6_load_26 = load i14 %database_buff_6_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_6_load_26"/></StgValue>
</operation>

<operation id="973" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:17 %database_buff_7_load_26 = load i14 %database_buff_7_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_7_load_26"/></StgValue>
</operation>

<operation id="974" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:18 %database_buff_0_load_26 = load i14 %database_buff_0_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_0_load_26"/></StgValue>
</operation>

<operation id="975" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge81_ifconv:28 %diag_array_1_3_load_3 = load i2 %diag_array_1_3_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_3_load_3"/></StgValue>
</operation>

<operation id="976" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge81_ifconv:31 %diag_array_2_3_load_3 = load i2 %diag_array_2_3_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_3_load_3"/></StgValue>
</operation>

<operation id="977" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_2_load_3 = load i2 %max_value_arr_2_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_2_load_3"/></StgValue>
</operation>

<operation id="978" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge83_ifconv:28 %diag_array_1_4_load_3 = load i2 %diag_array_1_4_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_4_load_3"/></StgValue>
</operation>

<operation id="979" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge83_ifconv:31 %diag_array_2_4_load_3 = load i2 %diag_array_2_4_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_4_load_3"/></StgValue>
</operation>

<operation id="980" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_3_load_3 = load i2 %max_value_arr_3_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_3_load_3"/></StgValue>
</operation>

<operation id="981" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge85_ifconv:28 %diag_array_1_5_load_3 = load i2 %diag_array_1_5_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_5_load_3"/></StgValue>
</operation>

<operation id="982" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge85_ifconv:31 %diag_array_2_5_load_3 = load i2 %diag_array_2_5_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_5_load_3"/></StgValue>
</operation>

<operation id="983" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_4_load_3 = load i2 %max_value_arr_4_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_4_load_3"/></StgValue>
</operation>

<operation id="984" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge87_ifconv:28 %diag_array_1_6_load_3 = load i2 %diag_array_1_6_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_6_load_3"/></StgValue>
</operation>

<operation id="985" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge87_ifconv:31 %diag_array_2_6_load_3 = load i2 %diag_array_2_6_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_6_load_3"/></StgValue>
</operation>

<operation id="986" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_5_load_3 = load i2 %max_value_arr_5_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_5_load_3"/></StgValue>
</operation>

<operation id="987" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge89_ifconv:5 %database_buff_0_addr_31 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_31"/></StgValue>
</operation>

<operation id="988" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge89_ifconv:7 %database_buff_2_addr_31 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_31"/></StgValue>
</operation>

<operation id="989" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge89_ifconv:8 %database_buff_3_addr_31 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_31"/></StgValue>
</operation>

<operation id="990" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge89_ifconv:10 %database_buff_5_addr_31 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_31"/></StgValue>
</operation>

<operation id="991" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:11 %database_buff_5_load_30 = load i14 %database_buff_5_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_5_load_30"/></StgValue>
</operation>

<operation id="992" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:12 %database_buff_6_load_30 = load i14 %database_buff_6_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_6_load_30"/></StgValue>
</operation>

<operation id="993" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:13 %database_buff_7_load_30 = load i14 %database_buff_7_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_7_load_30"/></StgValue>
</operation>

<operation id="994" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:14 %database_buff_0_load_30 = load i14 %database_buff_0_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_0_load_30"/></StgValue>
</operation>

<operation id="995" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:15 %database_buff_1_load_30 = load i14 %database_buff_1_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_1_load_30"/></StgValue>
</operation>

<operation id="996" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:16 %database_buff_2_load_30 = load i14 %database_buff_2_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_2_load_30"/></StgValue>
</operation>

<operation id="997" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:17 %database_buff_3_load_30 = load i14 %database_buff_3_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_3_load_30"/></StgValue>
</operation>

<operation id="998" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:18 %database_buff_4_load_30 = load i14 %database_buff_4_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_4_load_30"/></StgValue>
</operation>

<operation id="999" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge89_ifconv:28 %diag_array_1_7_load_3 = load i2 %diag_array_1_7_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_7_load_3"/></StgValue>
</operation>

<operation id="1000" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge89_ifconv:31 %diag_array_2_7_load_3 = load i2 %diag_array_2_7_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_7_load_3"/></StgValue>
</operation>

<operation id="1001" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:11 %database_buff_6_load_31 = load i14 %database_buff_6_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_6_load_31"/></StgValue>
</operation>

<operation id="1002" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:12 %database_buff_7_load_31 = load i14 %database_buff_7_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_7_load_31"/></StgValue>
</operation>

<operation id="1003" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:14 %database_buff_1_load_31 = load i14 %database_buff_1_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_1_load_31"/></StgValue>
</operation>

<operation id="1004" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:17 %database_buff_4_load_31 = load i14 %database_buff_4_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_4_load_31"/></StgValue>
</operation>

<operation id="1005" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge91_ifconv:22 %select_ln41_213 = select i1 %icmp_ln41_32, i8 %database_buff_7_load_31, i8 %database_buff_6_load_31

]]></Node>
<StgValue><ssdm name="select_ln41_213"/></StgValue>
</operation>

<operation id="1006" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge91_ifconv:28 %diag_array_1_0_load_3 = load i3 %diag_array_1_0_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_0_load_3"/></StgValue>
</operation>

<operation id="1007" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge91_ifconv:31 %diag_array_2_0_load_4 = load i3 %diag_array_2_0_addr_5

]]></Node>
<StgValue><ssdm name="diag_array_2_0_load_4"/></StgValue>
</operation>

<operation id="1008" st_id="20" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:222 %store_ln44 = store i16 %diag_array_2_6_load_3, i2 %diag_array_1_6_addr_4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1009" st_id="20" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:223 %store_ln44 = store i16 %diag_array_2_7_load_3, i2 %diag_array_1_7_addr_4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1010" st_id="20" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
._crit_edge93:257 %store_ln0 = store i16 %diag_array_3_0_load, i3 %diag_array_2_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1011" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="14">
<![CDATA[
branch302:0 %database_buff_6_load = load i14 %database_buff_6_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_6_load"/></StgValue>
</operation>

<operation id="1012" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="14">
<![CDATA[
branch300:0 %database_buff_4_load = load i14 %database_buff_4_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_4_load"/></StgValue>
</operation>

<operation id="1013" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="14">
<![CDATA[
branch297:0 %database_buff_1_load = load i14 %database_buff_1_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_1_load"/></StgValue>
</operation>

<operation id="1014" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="14">
<![CDATA[
branch303:0 %database_buff_7_load = load i14 %database_buff_7_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_7_load"/></StgValue>
</operation>

<operation id="1015" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:12 %database_buff_4_load_20 = load i14 %database_buff_4_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_4_load_20"/></StgValue>
</operation>

<operation id="1016" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:14 %database_buff_6_load_20 = load i14 %database_buff_6_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_6_load_20"/></StgValue>
</operation>

<operation id="1017" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:15 %database_buff_7_load_20 = load i14 %database_buff_7_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_7_load_20"/></StgValue>
</operation>

<operation id="1018" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:17 %database_buff_1_load_20 = load i14 %database_buff_1_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_1_load_20"/></StgValue>
</operation>

<operation id="1019" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge69_ifconv:19 %select_ln41_133 = select i1 %icmp_ln41_38, i8 %database_buff_2_load_20, i8 %database_buff_1_load_20

]]></Node>
<StgValue><ssdm name="select_ln41_133"/></StgValue>
</operation>

<operation id="1020" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge69_ifconv:20 %select_ln41_134 = select i1 %icmp_ln41_36, i8 %database_buff_0_load_20, i8 %database_buff_7_load_20

]]></Node>
<StgValue><ssdm name="select_ln41_134"/></StgValue>
</operation>

<operation id="1021" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge69_ifconv:21 %select_ln41_135 = select i1 %icmp_ln41_34, i8 %database_buff_6_load_20, i8 %database_buff_5_load_20

]]></Node>
<StgValue><ssdm name="select_ln41_135"/></StgValue>
</operation>

<operation id="1022" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge69_ifconv:22 %select_ln41_136 = select i1 %icmp_ln41_32, i8 %database_buff_4_load_20, i8 %database_buff_3_load_20

]]></Node>
<StgValue><ssdm name="select_ln41_136"/></StgValue>
</operation>

<operation id="1023" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge69_ifconv:23 %select_ln41_137 = select i1 %or_ln41, i8 %select_ln41_133, i8 %select_ln41_134

]]></Node>
<StgValue><ssdm name="select_ln41_137"/></StgValue>
</operation>

<operation id="1024" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge69_ifconv:24 %select_ln41_138 = select i1 %or_ln41_2, i8 %select_ln41_135, i8 %select_ln41_136

]]></Node>
<StgValue><ssdm name="select_ln41_138"/></StgValue>
</operation>

<operation id="1025" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge71_ifconv:4 %database_buff_6_addr_22 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_21

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_22"/></StgValue>
</operation>

<operation id="1026" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge71_ifconv:5 %database_buff_7_addr_22 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_21

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_22"/></StgValue>
</operation>

<operation id="1027" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge71_ifconv:7 %database_buff_1_addr_22 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_21

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_22"/></StgValue>
</operation>

<operation id="1028" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge71_ifconv:10 %database_buff_4_addr_22 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_21

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_22"/></StgValue>
</operation>

<operation id="1029" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:11 %database_buff_4_load_21 = load i14 %database_buff_4_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_4_load_21"/></StgValue>
</operation>

<operation id="1030" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:13 %database_buff_6_load_21 = load i14 %database_buff_6_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_6_load_21"/></StgValue>
</operation>

<operation id="1031" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:14 %database_buff_7_load_21 = load i14 %database_buff_7_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_7_load_21"/></StgValue>
</operation>

<operation id="1032" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:16 %database_buff_1_load_21 = load i14 %database_buff_1_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_1_load_21"/></StgValue>
</operation>

<operation id="1033" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge71_ifconv:32 %sext_ln44_21 = sext i16 %diag_array_2_6_load_2

]]></Node>
<StgValue><ssdm name="sext_ln44_21"/></StgValue>
</operation>

<operation id="1034" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge71_ifconv:33 %west_53 = add i17 %sext_ln44_21, i17 131071

]]></Node>
<StgValue><ssdm name="west_53"/></StgValue>
</operation>

<operation id="1035" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge73_ifconv:25 %select_ln41_153 = select i1 %or_ln41_3, i8 %select_ln41_151, i8 %select_ln41_152

]]></Node>
<StgValue><ssdm name="select_ln41_153"/></StgValue>
</operation>

<operation id="1036" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge73_ifconv:26 %icmp_ln41_22 = icmp_eq  i8 %querry_buff_1_load_2, i8 %select_ln41_153

]]></Node>
<StgValue><ssdm name="icmp_ln41_22"/></StgValue>
</operation>

<operation id="1037" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge73_ifconv:27 %select_ln43_22 = select i1 %icmp_ln41_22, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_22"/></StgValue>
</operation>

<operation id="1038" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge73_ifconv:29 %sext_ln43_22 = sext i16 %diag_array_1_7_load_2

]]></Node>
<StgValue><ssdm name="sext_ln43_22"/></StgValue>
</operation>

<operation id="1039" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge73_ifconv:30 %northwest_22 = add i17 %select_ln43_22, i17 %sext_ln43_22

]]></Node>
<StgValue><ssdm name="northwest_22"/></StgValue>
</operation>

<operation id="1040" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge73_ifconv:32 %sext_ln44_22 = sext i16 %diag_array_2_7_load_2

]]></Node>
<StgValue><ssdm name="sext_ln44_22"/></StgValue>
</operation>

<operation id="1041" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge73_ifconv:33 %west_54 = add i17 %sext_ln44_22, i17 131071

]]></Node>
<StgValue><ssdm name="west_54"/></StgValue>
</operation>

<operation id="1042" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge73_ifconv:34 %icmp_ln49_44 = icmp_slt  i17 %northwest_22, i17 %west_53

]]></Node>
<StgValue><ssdm name="icmp_ln49_44"/></StgValue>
</operation>

<operation id="1043" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge73_ifconv:35 %icmp_ln49_45 = icmp_slt  i17 %west_53, i17 %west_54

]]></Node>
<StgValue><ssdm name="icmp_ln49_45"/></StgValue>
</operation>

<operation id="1044" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge73_ifconv:36 %and_ln49_22 = and i1 %icmp_ln49_44, i1 %icmp_ln49_45

]]></Node>
<StgValue><ssdm name="and_ln49_22"/></StgValue>
</operation>

<operation id="1045" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge73_ifconv:39 %icmp_ln55_22 = icmp_slt  i17 %northwest_22, i17 %west_54

]]></Node>
<StgValue><ssdm name="icmp_ln55_22"/></StgValue>
</operation>

<operation id="1046" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge75_ifconv:25 %select_ln41_160 = select i1 %or_ln41_3, i8 %select_ln41_158, i8 %select_ln41_159

]]></Node>
<StgValue><ssdm name="select_ln41_160"/></StgValue>
</operation>

<operation id="1047" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge75_ifconv:26 %icmp_ln41_23 = icmp_eq  i8 %querry_buff_0_load_2, i8 %select_ln41_160

]]></Node>
<StgValue><ssdm name="icmp_ln41_23"/></StgValue>
</operation>

<operation id="1048" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge75_ifconv:27 %select_ln43_23 = select i1 %icmp_ln41_23, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_23"/></StgValue>
</operation>

<operation id="1049" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge75_ifconv:29 %sext_ln43_23 = sext i16 %diag_array_1_0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln43_23"/></StgValue>
</operation>

<operation id="1050" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge75_ifconv:30 %northwest_23 = add i17 %select_ln43_23, i17 %sext_ln43_23

]]></Node>
<StgValue><ssdm name="northwest_23"/></StgValue>
</operation>

<operation id="1051" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge75_ifconv:34 %icmp_ln49_46 = icmp_slt  i17 %northwest_23, i17 %west_54

]]></Node>
<StgValue><ssdm name="icmp_ln49_46"/></StgValue>
</operation>

<operation id="1052" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge75_ifconv:35 %icmp_ln49_47 = icmp_slt  i17 %west_54, i17 %west_55

]]></Node>
<StgValue><ssdm name="icmp_ln49_47"/></StgValue>
</operation>

<operation id="1053" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge75_ifconv:36 %and_ln49_23 = and i1 %icmp_ln49_46, i1 %icmp_ln49_47

]]></Node>
<StgValue><ssdm name="and_ln49_23"/></StgValue>
</operation>

<operation id="1054" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge75_ifconv:39 %icmp_ln55_23 = icmp_slt  i17 %northwest_23, i17 %west_55

]]></Node>
<StgValue><ssdm name="icmp_ln55_23"/></StgValue>
</operation>

<operation id="1055" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge77_ifconv:37 %select_ln49_48 = select i1 %and_ln49_24, i17 %west_56, i17 %west_55

]]></Node>
<StgValue><ssdm name="select_ln49_48"/></StgValue>
</operation>

<operation id="1056" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge77_ifconv:38 %select_ln49_49 = select i1 %and_ln49_24, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_49"/></StgValue>
</operation>

<operation id="1057" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge77_ifconv:40 %max_value_73 = select i1 %icmp_ln55_24, i17 %west_56, i17 %northwest_24

]]></Node>
<StgValue><ssdm name="max_value_73"/></StgValue>
</operation>

<operation id="1058" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge77_ifconv:41 %direction_48 = select i1 %icmp_ln55_24, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_48"/></StgValue>
</operation>

<operation id="1059" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge77_ifconv:42 %max_value_74 = select i1 %icmp_ln49_48, i17 %select_ln49_48, i17 %max_value_73

]]></Node>
<StgValue><ssdm name="max_value_74"/></StgValue>
</operation>

<operation id="1060" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge77_ifconv:43 %direction_49 = select i1 %icmp_ln49_48, i2 %select_ln49_49, i2 %direction_48

]]></Node>
<StgValue><ssdm name="direction_49"/></StgValue>
</operation>

<operation id="1061" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge77_ifconv:44 %icmp_ln63_24 = icmp_sgt  i17 %max_value_74, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_24"/></StgValue>
</operation>

<operation id="1062" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge77_ifconv:45 %br_ln63 = br i1 %icmp_ln63_24, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1063" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1064" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1065" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_49, i2 %direction_buff_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1066" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_24 = trunc i17 %max_value_74

]]></Node>
<StgValue><ssdm name="trunc_ln65_24"/></StgValue>
</operation>

<operation id="1067" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1068" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_24 = phi i16 0, void, i16 %trunc_ln65_24, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_24"/></StgValue>
</operation>

<operation id="1069" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1 %store_ln65 = store i16 %diag_array_3_load_24, i3 %diag_array_3_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1070" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3 %icmp_ln71_24 = icmp_sgt  i17 %max_value_74, i17 %max_value_arr_0_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln71_24"/></StgValue>
</operation>

<operation id="1071" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln71 = br i1 %icmp_ln71_24, void %._crit_edge79_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1072" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_74, i2 %max_value_arr_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1073" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_23, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_23"/></StgValue>
</operation>

<operation id="1074" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_24 = or i22 %shl_ln73_23, i22 7

]]></Node>
<StgValue><ssdm name="or_ln73_24"/></StgValue>
</operation>

<operation id="1075" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_24, i2 %max_index_arr_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1076" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge79_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1077" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:12 %database_buff_1_load_25 = load i14 %database_buff_1_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_1_load_25"/></StgValue>
</operation>

<operation id="1078" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:15 %database_buff_4_load_25 = load i14 %database_buff_4_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_4_load_25"/></StgValue>
</operation>

<operation id="1079" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:17 %database_buff_6_load_25 = load i14 %database_buff_6_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_6_load_25"/></StgValue>
</operation>

<operation id="1080" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:18 %database_buff_7_load_25 = load i14 %database_buff_7_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_7_load_25"/></StgValue>
</operation>

<operation id="1081" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge79_ifconv:19 %select_ln41_168 = select i1 %icmp_ln41_38, i8 %database_buff_7_load_25, i8 %database_buff_6_load_25

]]></Node>
<StgValue><ssdm name="select_ln41_168"/></StgValue>
</operation>

<operation id="1082" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge79_ifconv:20 %select_ln41_169 = select i1 %icmp_ln41_36, i8 %database_buff_5_load_25, i8 %database_buff_4_load_25

]]></Node>
<StgValue><ssdm name="select_ln41_169"/></StgValue>
</operation>

<operation id="1083" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge79_ifconv:21 %select_ln41_170 = select i1 %icmp_ln41_34, i8 %database_buff_3_load_25, i8 %database_buff_2_load_25

]]></Node>
<StgValue><ssdm name="select_ln41_170"/></StgValue>
</operation>

<operation id="1084" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge79_ifconv:22 %select_ln41_171 = select i1 %icmp_ln41_32, i8 %database_buff_1_load_25, i8 %database_buff_0_load_25

]]></Node>
<StgValue><ssdm name="select_ln41_171"/></StgValue>
</operation>

<operation id="1085" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge79_ifconv:23 %select_ln41_172 = select i1 %or_ln41, i8 %select_ln41_168, i8 %select_ln41_169

]]></Node>
<StgValue><ssdm name="select_ln41_172"/></StgValue>
</operation>

<operation id="1086" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge79_ifconv:24 %select_ln41_173 = select i1 %or_ln41_2, i8 %select_ln41_170, i8 %select_ln41_171

]]></Node>
<StgValue><ssdm name="select_ln41_173"/></StgValue>
</operation>

<operation id="1087" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge87_ifconv:37 %select_ln49_58 = select i1 %and_ln49_29, i17 %west_61, i17 %west_60

]]></Node>
<StgValue><ssdm name="select_ln49_58"/></StgValue>
</operation>

<operation id="1088" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge87_ifconv:38 %select_ln49_59 = select i1 %and_ln49_29, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_59"/></StgValue>
</operation>

<operation id="1089" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge87_ifconv:40 %max_value_88 = select i1 %icmp_ln55_29, i17 %west_61, i17 %northwest_29

]]></Node>
<StgValue><ssdm name="max_value_88"/></StgValue>
</operation>

<operation id="1090" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge87_ifconv:41 %direction_58 = select i1 %icmp_ln55_29, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_58"/></StgValue>
</operation>

<operation id="1091" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge87_ifconv:42 %max_value_89 = select i1 %icmp_ln49_58, i17 %select_ln49_58, i17 %max_value_88

]]></Node>
<StgValue><ssdm name="max_value_89"/></StgValue>
</operation>

<operation id="1092" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge87_ifconv:43 %direction_59 = select i1 %icmp_ln49_58, i2 %select_ln49_59, i2 %direction_58

]]></Node>
<StgValue><ssdm name="direction_59"/></StgValue>
</operation>

<operation id="1093" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge87_ifconv:44 %icmp_ln63_29 = icmp_sgt  i17 %max_value_89, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_29"/></StgValue>
</operation>

<operation id="1094" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge87_ifconv:45 %br_ln63 = br i1 %icmp_ln63_29, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1095" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1096" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1097" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_59, i2 %direction_buff_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1098" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_29 = trunc i17 %max_value_89

]]></Node>
<StgValue><ssdm name="trunc_ln65_29"/></StgValue>
</operation>

<operation id="1099" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1100" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_29 = phi i16 0, void, i16 %trunc_ln65_29, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_29"/></StgValue>
</operation>

<operation id="1101" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_29 = icmp_sgt  i17 %max_value_89, i17 %max_value_arr_5_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln71_29"/></StgValue>
</operation>

<operation id="1102" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_29, void %._crit_edge89_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1103" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_89, i2 %max_value_arr_5_addr_4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1104" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_28 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_28, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_28"/></StgValue>
</operation>

<operation id="1105" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_29 = or i22 %shl_ln73_28, i22 2

]]></Node>
<StgValue><ssdm name="or_ln73_29"/></StgValue>
</operation>

<operation id="1106" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_29, i2 %max_index_arr_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1107" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge89_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1108" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:84 %direction_buff_6_load_1 = load i2 %direction_buff_6_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_6_load_1"/></StgValue>
</operation>

<operation id="1109" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:85 %direction_buff_6_load_1_cast = zext i2 %direction_buff_6_load_1

]]></Node>
<StgValue><ssdm name="direction_buff_6_load_1_cast"/></StgValue>
</operation>

<operation id="1110" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:86 %arrayidx54_sum_1485 = or i22 %shl_ln1, i22 14

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1485"/></StgValue>
</operation>

<operation id="1111" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:87 %arrayidx54_sum_1485_cast = zext i22 %arrayidx54_sum_1485

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1485_cast"/></StgValue>
</operation>

<operation id="1112" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:88 %direction_matrix_addr_14 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1485_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_14"/></StgValue>
</operation>

<operation id="1113" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:89 %store_ln76 = store i16 %direction_buff_6_load_1_cast, i22 %direction_matrix_addr_14

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="1114" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:90 %direction_buff_7_load_1 = load i2 %direction_buff_7_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_7_load_1"/></StgValue>
</operation>

<operation id="1115" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:91 %direction_buff_7_load_1_cast = zext i2 %direction_buff_7_load_1

]]></Node>
<StgValue><ssdm name="direction_buff_7_load_1_cast"/></StgValue>
</operation>

<operation id="1116" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:92 %arrayidx54_sum_1586 = or i22 %shl_ln1, i22 15

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1586"/></StgValue>
</operation>

<operation id="1117" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:93 %arrayidx54_sum_1586_cast = zext i22 %arrayidx54_sum_1586

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1586_cast"/></StgValue>
</operation>

<operation id="1118" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:94 %direction_matrix_addr_15 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1586_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_15"/></StgValue>
</operation>

<operation id="1119" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:95 %store_ln76 = store i16 %direction_buff_7_load_1_cast, i22 %direction_matrix_addr_15

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="1120" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:162 %direction_buff_3_load_3 = load i2 %direction_buff_3_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_3_load_3"/></StgValue>
</operation>

<operation id="1121" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:168 %direction_buff_4_load_3 = load i2 %direction_buff_4_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_4_load_3"/></StgValue>
</operation>

<operation id="1122" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
._crit_edge93:249 %store_ln65 = store i16 %diag_array_3_load_24, i3 %diag_array_2_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1123" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:254 %store_ln65 = store i16 %diag_array_3_load_29, i2 %diag_array_2_5_addr_4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1124" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="14">
<![CDATA[
branch302:0 %database_buff_6_load = load i14 %database_buff_6_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_6_load"/></StgValue>
</operation>

<operation id="1125" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
branch302:1 %br_ln41 = br void %.split52579_ifconv

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1126" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="14">
<![CDATA[
branch300:0 %database_buff_4_load = load i14 %database_buff_4_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_4_load"/></StgValue>
</operation>

<operation id="1127" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
branch300:1 %br_ln41 = br void %.split52579_ifconv

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1128" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="14">
<![CDATA[
branch297:0 %database_buff_1_load = load i14 %database_buff_1_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_1_load"/></StgValue>
</operation>

<operation id="1129" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
branch297:1 %br_ln41 = br void %.split52579_ifconv

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1130" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="14">
<![CDATA[
branch303:0 %database_buff_7_load = load i14 %database_buff_7_addr_1

]]></Node>
<StgValue><ssdm name="database_buff_7_load"/></StgValue>
</operation>

<operation id="1131" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="trunc_ln41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
branch303:1 %br_ln41 = br void %.split52579_ifconv

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1132" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge69_ifconv:25 %select_ln41_139 = select i1 %or_ln41_3, i8 %select_ln41_137, i8 %select_ln41_138

]]></Node>
<StgValue><ssdm name="select_ln41_139"/></StgValue>
</operation>

<operation id="1133" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge69_ifconv:26 %icmp_ln41_20 = icmp_eq  i8 %querry_buff_3_load_2, i8 %select_ln41_139

]]></Node>
<StgValue><ssdm name="icmp_ln41_20"/></StgValue>
</operation>

<operation id="1134" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge69_ifconv:27 %select_ln43_20 = select i1 %icmp_ln41_20, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_20"/></StgValue>
</operation>

<operation id="1135" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge69_ifconv:29 %sext_ln43_20 = sext i16 %diag_array_1_5_load_2

]]></Node>
<StgValue><ssdm name="sext_ln43_20"/></StgValue>
</operation>

<operation id="1136" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge69_ifconv:30 %northwest_20 = add i17 %select_ln43_20, i17 %sext_ln43_20

]]></Node>
<StgValue><ssdm name="northwest_20"/></StgValue>
</operation>

<operation id="1137" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge69_ifconv:32 %sext_ln44_20 = sext i16 %diag_array_2_5_load_2

]]></Node>
<StgValue><ssdm name="sext_ln44_20"/></StgValue>
</operation>

<operation id="1138" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge69_ifconv:33 %west_52 = add i17 %sext_ln44_20, i17 131071

]]></Node>
<StgValue><ssdm name="west_52"/></StgValue>
</operation>

<operation id="1139" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge69_ifconv:34 %icmp_ln49_40 = icmp_slt  i17 %northwest_20, i17 %west_51

]]></Node>
<StgValue><ssdm name="icmp_ln49_40"/></StgValue>
</operation>

<operation id="1140" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge69_ifconv:35 %icmp_ln49_41 = icmp_slt  i17 %west_51, i17 %west_52

]]></Node>
<StgValue><ssdm name="icmp_ln49_41"/></StgValue>
</operation>

<operation id="1141" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge69_ifconv:36 %and_ln49_20 = and i1 %icmp_ln49_40, i1 %icmp_ln49_41

]]></Node>
<StgValue><ssdm name="and_ln49_20"/></StgValue>
</operation>

<operation id="1142" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge69_ifconv:39 %icmp_ln55_20 = icmp_slt  i17 %northwest_20, i17 %west_52

]]></Node>
<StgValue><ssdm name="icmp_ln55_20"/></StgValue>
</operation>

<operation id="1143" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:11 %database_buff_4_load_21 = load i14 %database_buff_4_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_4_load_21"/></StgValue>
</operation>

<operation id="1144" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:13 %database_buff_6_load_21 = load i14 %database_buff_6_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_6_load_21"/></StgValue>
</operation>

<operation id="1145" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:14 %database_buff_7_load_21 = load i14 %database_buff_7_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_7_load_21"/></StgValue>
</operation>

<operation id="1146" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:16 %database_buff_1_load_21 = load i14 %database_buff_1_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_1_load_21"/></StgValue>
</operation>

<operation id="1147" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge71_ifconv:19 %select_ln41_140 = select i1 %icmp_ln41_38, i8 %database_buff_3_load_21, i8 %database_buff_2_load_21

]]></Node>
<StgValue><ssdm name="select_ln41_140"/></StgValue>
</operation>

<operation id="1148" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge71_ifconv:20 %select_ln41_141 = select i1 %icmp_ln41_36, i8 %database_buff_1_load_21, i8 %database_buff_0_load_21

]]></Node>
<StgValue><ssdm name="select_ln41_141"/></StgValue>
</operation>

<operation id="1149" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge71_ifconv:21 %select_ln41_142 = select i1 %icmp_ln41_34, i8 %database_buff_7_load_21, i8 %database_buff_6_load_21

]]></Node>
<StgValue><ssdm name="select_ln41_142"/></StgValue>
</operation>

<operation id="1150" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge71_ifconv:22 %select_ln41_143 = select i1 %icmp_ln41_32, i8 %database_buff_5_load_21, i8 %database_buff_4_load_21

]]></Node>
<StgValue><ssdm name="select_ln41_143"/></StgValue>
</operation>

<operation id="1151" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge71_ifconv:23 %select_ln41_144 = select i1 %or_ln41, i8 %select_ln41_140, i8 %select_ln41_141

]]></Node>
<StgValue><ssdm name="select_ln41_144"/></StgValue>
</operation>

<operation id="1152" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge71_ifconv:24 %select_ln41_145 = select i1 %or_ln41_2, i8 %select_ln41_142, i8 %select_ln41_143

]]></Node>
<StgValue><ssdm name="select_ln41_145"/></StgValue>
</operation>

<operation id="1153" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge73_ifconv:37 %select_ln49_44 = select i1 %and_ln49_22, i17 %west_54, i17 %west_53

]]></Node>
<StgValue><ssdm name="select_ln49_44"/></StgValue>
</operation>

<operation id="1154" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge73_ifconv:38 %select_ln49_45 = select i1 %and_ln49_22, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_45"/></StgValue>
</operation>

<operation id="1155" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge73_ifconv:40 %max_value_67 = select i1 %icmp_ln55_22, i17 %west_54, i17 %northwest_22

]]></Node>
<StgValue><ssdm name="max_value_67"/></StgValue>
</operation>

<operation id="1156" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge73_ifconv:41 %direction_44 = select i1 %icmp_ln55_22, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_44"/></StgValue>
</operation>

<operation id="1157" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge73_ifconv:42 %max_value_68 = select i1 %icmp_ln49_44, i17 %select_ln49_44, i17 %max_value_67

]]></Node>
<StgValue><ssdm name="max_value_68"/></StgValue>
</operation>

<operation id="1158" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge73_ifconv:43 %direction_45 = select i1 %icmp_ln49_44, i2 %select_ln49_45, i2 %direction_44

]]></Node>
<StgValue><ssdm name="direction_45"/></StgValue>
</operation>

<operation id="1159" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge73_ifconv:44 %icmp_ln63_22 = icmp_sgt  i17 %max_value_68, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_22"/></StgValue>
</operation>

<operation id="1160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge73_ifconv:45 %br_ln63 = br i1 %icmp_ln63_22, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1161" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1163" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_45, i2 %direction_buff_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_22 = trunc i17 %max_value_68

]]></Node>
<StgValue><ssdm name="trunc_ln65_22"/></StgValue>
</operation>

<operation id="1165" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_22 = phi i16 0, void, i16 %trunc_ln65_22, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_22"/></StgValue>
</operation>

<operation id="1167" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_22 = icmp_sgt  i17 %max_value_68, i17 %max_value_arr_6_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln71_22"/></StgValue>
</operation>

<operation id="1168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_22, void %._crit_edge75_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1169" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_68, i2 %max_value_arr_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1170" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_21, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_21"/></StgValue>
</operation>

<operation id="1171" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_22 = or i22 %shl_ln73_21, i22 9

]]></Node>
<StgValue><ssdm name="or_ln73_22"/></StgValue>
</operation>

<operation id="1172" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_22, i2 %max_index_arr_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1173" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge75_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1174" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge75_ifconv:37 %select_ln49_46 = select i1 %and_ln49_23, i17 %west_55, i17 %west_54

]]></Node>
<StgValue><ssdm name="select_ln49_46"/></StgValue>
</operation>

<operation id="1175" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge75_ifconv:38 %select_ln49_47 = select i1 %and_ln49_23, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_47"/></StgValue>
</operation>

<operation id="1176" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge75_ifconv:40 %max_value_70 = select i1 %icmp_ln55_23, i17 %west_55, i17 %northwest_23

]]></Node>
<StgValue><ssdm name="max_value_70"/></StgValue>
</operation>

<operation id="1177" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge75_ifconv:41 %direction_46 = select i1 %icmp_ln55_23, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_46"/></StgValue>
</operation>

<operation id="1178" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge75_ifconv:42 %max_value_71 = select i1 %icmp_ln49_46, i17 %select_ln49_46, i17 %max_value_70

]]></Node>
<StgValue><ssdm name="max_value_71"/></StgValue>
</operation>

<operation id="1179" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge75_ifconv:43 %direction_47 = select i1 %icmp_ln49_46, i2 %select_ln49_47, i2 %direction_46

]]></Node>
<StgValue><ssdm name="direction_47"/></StgValue>
</operation>

<operation id="1180" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge75_ifconv:44 %icmp_ln63_23 = icmp_sgt  i17 %max_value_71, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_23"/></StgValue>
</operation>

<operation id="1181" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge75_ifconv:45 %br_ln63 = br i1 %icmp_ln63_23, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1182" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1183" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1184" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_47, i2 %direction_buff_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1185" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_23 = trunc i17 %max_value_71

]]></Node>
<StgValue><ssdm name="trunc_ln65_23"/></StgValue>
</operation>

<operation id="1186" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1187" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_23 = phi i16 0, void, i16 %trunc_ln65_23, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_23"/></StgValue>
</operation>

<operation id="1188" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_23 = icmp_sgt  i17 %max_value_71, i17 %max_value_arr_7_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln71_23"/></StgValue>
</operation>

<operation id="1189" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_23, void %._crit_edge77_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1190" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_71, i2 %max_value_arr_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1191" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_22 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_22, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_22"/></StgValue>
</operation>

<operation id="1192" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_23 = or i22 %shl_ln73_22, i22 8

]]></Node>
<StgValue><ssdm name="or_ln73_23"/></StgValue>
</operation>

<operation id="1193" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_23, i2 %max_index_arr_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1194" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge77_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1195" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge79_ifconv:25 %select_ln41_174 = select i1 %or_ln41_3, i8 %select_ln41_172, i8 %select_ln41_173

]]></Node>
<StgValue><ssdm name="select_ln41_174"/></StgValue>
</operation>

<operation id="1196" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge79_ifconv:26 %icmp_ln41_25 = icmp_eq  i8 %querry_buff_6_load_3, i8 %select_ln41_174

]]></Node>
<StgValue><ssdm name="icmp_ln41_25"/></StgValue>
</operation>

<operation id="1197" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge79_ifconv:27 %select_ln43_25 = select i1 %icmp_ln41_25, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_25"/></StgValue>
</operation>

<operation id="1198" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge79_ifconv:29 %sext_ln43_25 = sext i16 %diag_array_1_2_load_3

]]></Node>
<StgValue><ssdm name="sext_ln43_25"/></StgValue>
</operation>

<operation id="1199" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge79_ifconv:30 %northwest_25 = add i17 %select_ln43_25, i17 %sext_ln43_25

]]></Node>
<StgValue><ssdm name="northwest_25"/></StgValue>
</operation>

<operation id="1200" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge79_ifconv:34 %icmp_ln49_50 = icmp_slt  i17 %northwest_25, i17 %west_56

]]></Node>
<StgValue><ssdm name="icmp_ln49_50"/></StgValue>
</operation>

<operation id="1201" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge79_ifconv:35 %icmp_ln49_51 = icmp_slt  i17 %west_56, i17 %west_57

]]></Node>
<StgValue><ssdm name="icmp_ln49_51"/></StgValue>
</operation>

<operation id="1202" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge79_ifconv:36 %and_ln49_25 = and i1 %icmp_ln49_50, i1 %icmp_ln49_51

]]></Node>
<StgValue><ssdm name="and_ln49_25"/></StgValue>
</operation>

<operation id="1203" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge79_ifconv:39 %icmp_ln55_25 = icmp_slt  i17 %northwest_25, i17 %west_57

]]></Node>
<StgValue><ssdm name="icmp_ln55_25"/></StgValue>
</operation>

<operation id="1204" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:115 %direction_buff_3_load_2_cast = zext i2 %direction_buff_3_load_2

]]></Node>
<StgValue><ssdm name="direction_buff_3_load_2_cast"/></StgValue>
</operation>

<operation id="1205" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:116 %arrayidx54_sum_1990 = or i22 %shl_ln1, i22 19

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1990"/></StgValue>
</operation>

<operation id="1206" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:117 %arrayidx54_sum_1990_cast = zext i22 %arrayidx54_sum_1990

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1990_cast"/></StgValue>
</operation>

<operation id="1207" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:118 %direction_matrix_addr_19 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1990_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_19"/></StgValue>
</operation>

<operation id="1208" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:119 %store_ln76 = store i16 %direction_buff_3_load_2_cast, i22 %direction_matrix_addr_19

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="1209" st_id="22" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:144 %direction_buff_0_load_3 = load i2 %direction_buff_0_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_0_load_3"/></StgValue>
</operation>

<operation id="1210" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:162 %direction_buff_3_load_3 = load i2 %direction_buff_3_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_3_load_3"/></StgValue>
</operation>

<operation id="1211" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:163 %direction_buff_3_load_3_cast = zext i2 %direction_buff_3_load_3

]]></Node>
<StgValue><ssdm name="direction_buff_3_load_3_cast"/></StgValue>
</operation>

<operation id="1212" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:164 %arrayidx54_sum_2798 = or i22 %shl_ln1, i22 27

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2798"/></StgValue>
</operation>

<operation id="1213" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:165 %arrayidx54_sum_2798_cast = zext i22 %arrayidx54_sum_2798

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2798_cast"/></StgValue>
</operation>

<operation id="1214" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:166 %direction_matrix_addr_27 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2798_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_27"/></StgValue>
</operation>

<operation id="1215" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:167 %store_ln76 = store i16 %direction_buff_3_load_3_cast, i22 %direction_matrix_addr_27

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="1216" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:168 %direction_buff_4_load_3 = load i2 %direction_buff_4_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_4_load_3"/></StgValue>
</operation>

<operation id="1217" st_id="22" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:174 %direction_buff_5_load_3 = load i2 %direction_buff_5_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_5_load_3"/></StgValue>
</operation>

<operation id="1218" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:247 %store_ln65 = store i16 %diag_array_3_load_22, i2 %diag_array_2_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1219" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:248 %store_ln65 = store i16 %diag_array_3_load_23, i2 %diag_array_2_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1220" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:10 %database_buff_0_load_1 = load i14 %database_buff_0_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_0_load_1"/></StgValue>
</operation>

<operation id="1221" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:12 %database_buff_2_load_1 = load i14 %database_buff_2_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_2_load_1"/></StgValue>
</operation>

<operation id="1222" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:13 %database_buff_3_load_1 = load i14 %database_buff_3_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_3_load_1"/></StgValue>
</operation>

<operation id="1223" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:15 %database_buff_5_load_1 = load i14 %database_buff_5_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_5_load_1"/></StgValue>
</operation>

<operation id="1224" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:26 %or_ln41 = or i1 %icmp_ln41_38, i1 %icmp_ln41_37

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="1225" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:28 %or_ln41_1 = or i1 %icmp_ln41_36, i1 %icmp_ln41_35

]]></Node>
<StgValue><ssdm name="or_ln41_1"/></StgValue>
</operation>

<operation id="1226" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:30 %or_ln41_2 = or i1 %icmp_ln41_34, i1 %icmp_ln41_33

]]></Node>
<StgValue><ssdm name="or_ln41_2"/></StgValue>
</operation>

<operation id="1227" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:33 %or_ln41_3 = or i1 %or_ln41, i1 %or_ln41_1

]]></Node>
<StgValue><ssdm name="or_ln41_3"/></StgValue>
</operation>

<operation id="1228" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge33_ifconv:0 %add_ln41_1 = add i17 %k, i17 2

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="1229" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge33_ifconv:1 %lshr_ln41_2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_1, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_2"/></StgValue>
</operation>

<operation id="1230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:2 %zext_ln41_2 = zext i14 %lshr_ln41_2

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="1231" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge33_ifconv:3 %database_buff_2_addr_3 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_3"/></StgValue>
</operation>

<operation id="1232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge33_ifconv:4 %database_buff_3_addr_3 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_3"/></StgValue>
</operation>

<operation id="1233" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge33_ifconv:6 %database_buff_5_addr_3 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_3"/></StgValue>
</operation>

<operation id="1234" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge33_ifconv:9 %database_buff_0_addr_3 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_3"/></StgValue>
</operation>

<operation id="1235" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:12 %database_buff_2_load_2 = load i14 %database_buff_2_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_2_load_2"/></StgValue>
</operation>

<operation id="1236" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:13 %database_buff_3_load_2 = load i14 %database_buff_3_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_3_load_2"/></StgValue>
</operation>

<operation id="1237" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:15 %database_buff_5_load_2 = load i14 %database_buff_5_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_5_load_2"/></StgValue>
</operation>

<operation id="1238" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:18 %database_buff_0_load_2 = load i14 %database_buff_0_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_0_load_2"/></StgValue>
</operation>

<operation id="1239" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:11 %database_buff_2_load_3 = load i14 %database_buff_2_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_2_load_3"/></StgValue>
</operation>

<operation id="1240" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:12 %database_buff_3_load_3 = load i14 %database_buff_3_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_3_load_3"/></StgValue>
</operation>

<operation id="1241" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:14 %database_buff_5_load_3 = load i14 %database_buff_5_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_5_load_3"/></StgValue>
</operation>

<operation id="1242" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:17 %database_buff_0_load_3 = load i14 %database_buff_0_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_0_load_3"/></StgValue>
</operation>

<operation id="1243" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge35_ifconv:22 %select_ln41_17 = select i1 %icmp_ln41_32, i8 %database_buff_3_load_3, i8 %database_buff_2_load_3

]]></Node>
<StgValue><ssdm name="select_ln41_17"/></StgValue>
</operation>

<operation id="1244" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:11 %database_buff_3_load_4 = load i14 %database_buff_3_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_3_load_4"/></StgValue>
</operation>

<operation id="1245" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:13 %database_buff_5_load_4 = load i14 %database_buff_5_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_5_load_4"/></StgValue>
</operation>

<operation id="1246" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:16 %database_buff_0_load_4 = load i14 %database_buff_0_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_0_load_4"/></StgValue>
</operation>

<operation id="1247" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:18 %database_buff_2_load_4 = load i14 %database_buff_2_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_2_load_4"/></StgValue>
</operation>

<operation id="1248" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:12 %database_buff_5_load_5 = load i14 %database_buff_5_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_5_load_5"/></StgValue>
</operation>

<operation id="1249" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:15 %database_buff_0_load_5 = load i14 %database_buff_0_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_0_load_5"/></StgValue>
</operation>

<operation id="1250" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:17 %database_buff_2_load_5 = load i14 %database_buff_2_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_2_load_5"/></StgValue>
</operation>

<operation id="1251" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:18 %database_buff_3_load_5 = load i14 %database_buff_3_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_3_load_5"/></StgValue>
</operation>

<operation id="1252" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge39_ifconv:31 %diag_array_2_6_load = load i2 %diag_array_2_6_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_6_load"/></StgValue>
</operation>

<operation id="1253" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:11 %database_buff_5_load_6 = load i14 %database_buff_5_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_5_load_6"/></StgValue>
</operation>

<operation id="1254" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:14 %database_buff_0_load_6 = load i14 %database_buff_0_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_0_load_6"/></StgValue>
</operation>

<operation id="1255" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:16 %database_buff_2_load_6 = load i14 %database_buff_2_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_2_load_6"/></StgValue>
</operation>

<operation id="1256" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:17 %database_buff_3_load_6 = load i14 %database_buff_3_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_3_load_6"/></StgValue>
</operation>

<operation id="1257" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge41_ifconv:31 %diag_array_2_7_load = load i2 %diag_array_2_7_addr_1

]]></Node>
<StgValue><ssdm name="diag_array_2_7_load"/></StgValue>
</operation>

<operation id="1258" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:13 %database_buff_0_load_7 = load i14 %database_buff_0_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_0_load_7"/></StgValue>
</operation>

<operation id="1259" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:15 %database_buff_2_load_7 = load i14 %database_buff_2_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_2_load_7"/></StgValue>
</operation>

<operation id="1260" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:16 %database_buff_3_load_7 = load i14 %database_buff_3_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_3_load_7"/></StgValue>
</operation>

<operation id="1261" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:18 %database_buff_5_load_7 = load i14 %database_buff_5_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_5_load_7"/></StgValue>
</operation>

<operation id="1262" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge43_ifconv:20 %select_ln41_43 = select i1 %icmp_ln41_36, i8 %database_buff_3_load_7, i8 %database_buff_2_load_7

]]></Node>
<StgValue><ssdm name="select_ln41_43"/></StgValue>
</operation>

<operation id="1263" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:12 %database_buff_0_load_8 = load i14 %database_buff_0_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_0_load_8"/></StgValue>
</operation>

<operation id="1264" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:14 %database_buff_2_load_8 = load i14 %database_buff_2_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_2_load_8"/></StgValue>
</operation>

<operation id="1265" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:15 %database_buff_3_load_8 = load i14 %database_buff_3_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_3_load_8"/></StgValue>
</operation>

<operation id="1266" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:17 %database_buff_5_load_8 = load i14 %database_buff_5_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_5_load_8"/></StgValue>
</operation>

<operation id="1267" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge47_ifconv:0 %add_ln41_8 = add i17 %k, i17 9

]]></Node>
<StgValue><ssdm name="add_ln41_8"/></StgValue>
</operation>

<operation id="1268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge47_ifconv:1 %lshr_ln41_9 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_8, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_9"/></StgValue>
</operation>

<operation id="1269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:2 %zext_ln41_9 = zext i14 %lshr_ln41_9

]]></Node>
<StgValue><ssdm name="zext_ln41_9"/></StgValue>
</operation>

<operation id="1270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge47_ifconv:4 %database_buff_2_addr_10 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_10"/></StgValue>
</operation>

<operation id="1271" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge47_ifconv:5 %database_buff_3_addr_10 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_10"/></StgValue>
</operation>

<operation id="1272" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge47_ifconv:7 %database_buff_5_addr_10 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_10"/></StgValue>
</operation>

<operation id="1273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge47_ifconv:10 %database_buff_0_addr_10 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_10"/></StgValue>
</operation>

<operation id="1274" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:11 %database_buff_0_load_9 = load i14 %database_buff_0_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_0_load_9"/></StgValue>
</operation>

<operation id="1275" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:13 %database_buff_2_load_9 = load i14 %database_buff_2_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_2_load_9"/></StgValue>
</operation>

<operation id="1276" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:14 %database_buff_3_load_9 = load i14 %database_buff_3_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_3_load_9"/></StgValue>
</operation>

<operation id="1277" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:16 %database_buff_5_load_9 = load i14 %database_buff_5_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_5_load_9"/></StgValue>
</operation>

<operation id="1278" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge49_ifconv:0 %add_ln41_9 = add i17 %k, i17 10

]]></Node>
<StgValue><ssdm name="add_ln41_9"/></StgValue>
</operation>

<operation id="1279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge49_ifconv:1 %lshr_ln41_s = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_9, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_s"/></StgValue>
</operation>

<operation id="1280" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:2 %zext_ln41_10 = zext i14 %lshr_ln41_s

]]></Node>
<StgValue><ssdm name="zext_ln41_10"/></StgValue>
</operation>

<operation id="1281" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge49_ifconv:3 %database_buff_2_addr_11 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_11"/></StgValue>
</operation>

<operation id="1282" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge49_ifconv:4 %database_buff_3_addr_11 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_11"/></StgValue>
</operation>

<operation id="1283" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge49_ifconv:6 %database_buff_5_addr_11 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_11"/></StgValue>
</operation>

<operation id="1284" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge49_ifconv:9 %database_buff_0_addr_11 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_11"/></StgValue>
</operation>

<operation id="1285" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:12 %database_buff_2_load_10 = load i14 %database_buff_2_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_2_load_10"/></StgValue>
</operation>

<operation id="1286" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:13 %database_buff_3_load_10 = load i14 %database_buff_3_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_3_load_10"/></StgValue>
</operation>

<operation id="1287" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:15 %database_buff_5_load_10 = load i14 %database_buff_5_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_5_load_10"/></StgValue>
</operation>

<operation id="1288" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:18 %database_buff_0_load_10 = load i14 %database_buff_0_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_0_load_10"/></StgValue>
</operation>

<operation id="1289" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:11 %database_buff_2_load_11 = load i14 %database_buff_2_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_2_load_11"/></StgValue>
</operation>

<operation id="1290" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:12 %database_buff_3_load_11 = load i14 %database_buff_3_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_3_load_11"/></StgValue>
</operation>

<operation id="1291" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:14 %database_buff_5_load_11 = load i14 %database_buff_5_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_5_load_11"/></StgValue>
</operation>

<operation id="1292" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:17 %database_buff_0_load_11 = load i14 %database_buff_0_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_0_load_11"/></StgValue>
</operation>

<operation id="1293" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge51_ifconv:22 %select_ln41_73 = select i1 %icmp_ln41_32, i8 %database_buff_3_load_11, i8 %database_buff_2_load_11

]]></Node>
<StgValue><ssdm name="select_ln41_73"/></StgValue>
</operation>

<operation id="1294" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:11 %database_buff_3_load_12 = load i14 %database_buff_3_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_3_load_12"/></StgValue>
</operation>

<operation id="1295" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:13 %database_buff_5_load_12 = load i14 %database_buff_5_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_5_load_12"/></StgValue>
</operation>

<operation id="1296" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:16 %database_buff_0_load_12 = load i14 %database_buff_0_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_0_load_12"/></StgValue>
</operation>

<operation id="1297" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:18 %database_buff_2_load_12 = load i14 %database_buff_2_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_2_load_12"/></StgValue>
</operation>

<operation id="1298" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:12 %database_buff_5_load_13 = load i14 %database_buff_5_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_5_load_13"/></StgValue>
</operation>

<operation id="1299" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:15 %database_buff_0_load_13 = load i14 %database_buff_0_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_0_load_13"/></StgValue>
</operation>

<operation id="1300" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:17 %database_buff_2_load_13 = load i14 %database_buff_2_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_2_load_13"/></StgValue>
</operation>

<operation id="1301" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:18 %database_buff_3_load_13 = load i14 %database_buff_3_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_3_load_13"/></StgValue>
</operation>

<operation id="1302" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge55_ifconv:31 %diag_array_2_6_load_1 = load i2 %diag_array_2_6_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_6_load_1"/></StgValue>
</operation>

<operation id="1303" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge57_ifconv:0 %add_ln41_13 = add i17 %k, i17 14

]]></Node>
<StgValue><ssdm name="add_ln41_13"/></StgValue>
</operation>

<operation id="1304" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge57_ifconv:1 %lshr_ln41_13 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_13, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_13"/></StgValue>
</operation>

<operation id="1305" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:2 %zext_ln41_14 = zext i14 %lshr_ln41_13

]]></Node>
<StgValue><ssdm name="zext_ln41_14"/></StgValue>
</operation>

<operation id="1306" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57_ifconv:5 %database_buff_0_addr_15 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_15"/></StgValue>
</operation>

<operation id="1307" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57_ifconv:7 %database_buff_2_addr_15 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_15"/></StgValue>
</operation>

<operation id="1308" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57_ifconv:8 %database_buff_3_addr_15 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_15"/></StgValue>
</operation>

<operation id="1309" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57_ifconv:10 %database_buff_5_addr_15 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_15"/></StgValue>
</operation>

<operation id="1310" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:11 %database_buff_5_load_14 = load i14 %database_buff_5_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_5_load_14"/></StgValue>
</operation>

<operation id="1311" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:14 %database_buff_0_load_14 = load i14 %database_buff_0_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_0_load_14"/></StgValue>
</operation>

<operation id="1312" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:16 %database_buff_2_load_14 = load i14 %database_buff_2_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_2_load_14"/></StgValue>
</operation>

<operation id="1313" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:17 %database_buff_3_load_14 = load i14 %database_buff_3_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_3_load_14"/></StgValue>
</operation>

<operation id="1314" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge57_ifconv:31 %diag_array_2_7_load_1 = load i2 %diag_array_2_7_addr_2

]]></Node>
<StgValue><ssdm name="diag_array_2_7_load_1"/></StgValue>
</operation>

<operation id="1315" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_6_load_1 = load i2 %max_value_arr_6_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_6_load_1"/></StgValue>
</operation>

<operation id="1316" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:13 %database_buff_0_load_15 = load i14 %database_buff_0_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_0_load_15"/></StgValue>
</operation>

<operation id="1317" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:15 %database_buff_2_load_15 = load i14 %database_buff_2_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_2_load_15"/></StgValue>
</operation>

<operation id="1318" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:16 %database_buff_3_load_15 = load i14 %database_buff_3_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_3_load_15"/></StgValue>
</operation>

<operation id="1319" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:18 %database_buff_5_load_15 = load i14 %database_buff_5_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_5_load_15"/></StgValue>
</operation>

<operation id="1320" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge59_ifconv:20 %select_ln41_99 = select i1 %icmp_ln41_36, i8 %database_buff_3_load_15, i8 %database_buff_2_load_15

]]></Node>
<StgValue><ssdm name="select_ln41_99"/></StgValue>
</operation>

<operation id="1321" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_7_load_1 = load i2 %max_value_arr_7_addr_2

]]></Node>
<StgValue><ssdm name="max_value_arr_7_load_1"/></StgValue>
</operation>

<operation id="1322" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:12 %database_buff_0_load_16 = load i14 %database_buff_0_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_0_load_16"/></StgValue>
</operation>

<operation id="1323" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:14 %database_buff_2_load_16 = load i14 %database_buff_2_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_2_load_16"/></StgValue>
</operation>

<operation id="1324" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:15 %database_buff_3_load_16 = load i14 %database_buff_3_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_3_load_16"/></StgValue>
</operation>

<operation id="1325" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:17 %database_buff_5_load_16 = load i14 %database_buff_5_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_5_load_16"/></StgValue>
</operation>

<operation id="1326" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge61_ifconv:28 %diag_array_1_1_load_2 = load i2 %diag_array_1_1_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_1_load_2"/></StgValue>
</operation>

<operation id="1327" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge61_ifconv:31 %diag_array_2_1_load_2 = load i2 %diag_array_2_1_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_1_load_2"/></StgValue>
</operation>

<operation id="1328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge63_ifconv:3 %database_buff_1_addr_18 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_18"/></StgValue>
</operation>

<operation id="1329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge63_ifconv:6 %database_buff_4_addr_18 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_18"/></StgValue>
</operation>

<operation id="1330" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge63_ifconv:8 %database_buff_6_addr_18 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_18"/></StgValue>
</operation>

<operation id="1331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge63_ifconv:9 %database_buff_7_addr_18 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_18"/></StgValue>
</operation>

<operation id="1332" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:11 %database_buff_0_load_17 = load i14 %database_buff_0_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_0_load_17"/></StgValue>
</operation>

<operation id="1333" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:12 %database_buff_1_load_17 = load i14 %database_buff_1_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_1_load_17"/></StgValue>
</operation>

<operation id="1334" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:13 %database_buff_2_load_17 = load i14 %database_buff_2_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_2_load_17"/></StgValue>
</operation>

<operation id="1335" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:14 %database_buff_3_load_17 = load i14 %database_buff_3_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_3_load_17"/></StgValue>
</operation>

<operation id="1336" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:15 %database_buff_4_load_17 = load i14 %database_buff_4_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_4_load_17"/></StgValue>
</operation>

<operation id="1337" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:16 %database_buff_5_load_17 = load i14 %database_buff_5_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_5_load_17"/></StgValue>
</operation>

<operation id="1338" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:17 %database_buff_6_load_17 = load i14 %database_buff_6_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_6_load_17"/></StgValue>
</operation>

<operation id="1339" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:18 %database_buff_7_load_17 = load i14 %database_buff_7_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_7_load_17"/></StgValue>
</operation>

<operation id="1340" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge63_ifconv:28 %diag_array_1_2_load_2 = load i2 %diag_array_1_2_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_2_load_2"/></StgValue>
</operation>

<operation id="1341" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge63_ifconv:31 %diag_array_2_2_load_2 = load i2 %diag_array_2_2_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_2_load_2"/></StgValue>
</operation>

<operation id="1342" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_1_load_2 = load i2 %max_value_arr_1_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_1_load_2"/></StgValue>
</operation>

<operation id="1343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge65_ifconv:5 %database_buff_4_addr_19 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_18

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_19"/></StgValue>
</operation>

<operation id="1344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge65_ifconv:7 %database_buff_6_addr_19 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_18

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_19"/></StgValue>
</operation>

<operation id="1345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge65_ifconv:8 %database_buff_7_addr_19 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_18

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_19"/></StgValue>
</operation>

<operation id="1346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge65_ifconv:10 %database_buff_1_addr_19 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_18

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_19"/></StgValue>
</operation>

<operation id="1347" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:11 %database_buff_1_load_18 = load i14 %database_buff_1_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_1_load_18"/></StgValue>
</operation>

<operation id="1348" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:12 %database_buff_2_load_18 = load i14 %database_buff_2_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_2_load_18"/></StgValue>
</operation>

<operation id="1349" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:13 %database_buff_3_load_18 = load i14 %database_buff_3_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_3_load_18"/></StgValue>
</operation>

<operation id="1350" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:14 %database_buff_4_load_18 = load i14 %database_buff_4_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_4_load_18"/></StgValue>
</operation>

<operation id="1351" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:15 %database_buff_5_load_18 = load i14 %database_buff_5_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_5_load_18"/></StgValue>
</operation>

<operation id="1352" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:16 %database_buff_6_load_18 = load i14 %database_buff_6_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_6_load_18"/></StgValue>
</operation>

<operation id="1353" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:17 %database_buff_7_load_18 = load i14 %database_buff_7_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_7_load_18"/></StgValue>
</operation>

<operation id="1354" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:18 %database_buff_0_load_18 = load i14 %database_buff_0_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_0_load_18"/></StgValue>
</operation>

<operation id="1355" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge65_ifconv:28 %diag_array_1_3_load_2 = load i2 %diag_array_1_3_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_3_load_2"/></StgValue>
</operation>

<operation id="1356" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge65_ifconv:31 %diag_array_2_3_load_2 = load i2 %diag_array_2_3_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_3_load_2"/></StgValue>
</operation>

<operation id="1357" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_2_load_2 = load i2 %max_value_arr_2_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_2_load_2"/></StgValue>
</operation>

<operation id="1358" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge67_ifconv:3 %database_buff_3_addr_20 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_20"/></StgValue>
</operation>

<operation id="1359" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge67_ifconv:5 %database_buff_5_addr_20 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_20"/></StgValue>
</operation>

<operation id="1360" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge67_ifconv:8 %database_buff_0_addr_20 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_20"/></StgValue>
</operation>

<operation id="1361" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge67_ifconv:10 %database_buff_2_addr_20 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_20"/></StgValue>
</operation>

<operation id="1362" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:11 %database_buff_2_load_19 = load i14 %database_buff_2_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_2_load_19"/></StgValue>
</operation>

<operation id="1363" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:12 %database_buff_3_load_19 = load i14 %database_buff_3_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_3_load_19"/></StgValue>
</operation>

<operation id="1364" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:13 %database_buff_4_load_19 = load i14 %database_buff_4_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_4_load_19"/></StgValue>
</operation>

<operation id="1365" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:14 %database_buff_5_load_19 = load i14 %database_buff_5_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_5_load_19"/></StgValue>
</operation>

<operation id="1366" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:15 %database_buff_6_load_19 = load i14 %database_buff_6_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_6_load_19"/></StgValue>
</operation>

<operation id="1367" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:16 %database_buff_7_load_19 = load i14 %database_buff_7_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_7_load_19"/></StgValue>
</operation>

<operation id="1368" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:17 %database_buff_0_load_19 = load i14 %database_buff_0_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_0_load_19"/></StgValue>
</operation>

<operation id="1369" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:18 %database_buff_1_load_19 = load i14 %database_buff_1_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_1_load_19"/></StgValue>
</operation>

<operation id="1370" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge67_ifconv:20 %select_ln41_127 = select i1 %icmp_ln41_36, i8 %database_buff_7_load_19, i8 %database_buff_6_load_19

]]></Node>
<StgValue><ssdm name="select_ln41_127"/></StgValue>
</operation>

<operation id="1371" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge67_ifconv:28 %diag_array_1_4_load_2 = load i2 %diag_array_1_4_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_4_load_2"/></StgValue>
</operation>

<operation id="1372" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge67_ifconv:31 %diag_array_2_4_load_2 = load i2 %diag_array_2_4_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_4_load_2"/></StgValue>
</operation>

<operation id="1373" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_3_load_2 = load i2 %max_value_arr_3_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_3_load_2"/></StgValue>
</operation>

<operation id="1374" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge69_ifconv:0 %add_ln41_19 = add i17 %k, i17 20

]]></Node>
<StgValue><ssdm name="add_ln41_19"/></StgValue>
</operation>

<operation id="1375" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge69_ifconv:1 %lshr_ln41_19 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_19, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_19"/></StgValue>
</operation>

<operation id="1376" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:2 %zext_ln41_20 = zext i14 %lshr_ln41_19

]]></Node>
<StgValue><ssdm name="zext_ln41_20"/></StgValue>
</operation>

<operation id="1377" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge69_ifconv:4 %database_buff_5_addr_21 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_21"/></StgValue>
</operation>

<operation id="1378" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge69_ifconv:7 %database_buff_0_addr_21 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_21"/></StgValue>
</operation>

<operation id="1379" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge69_ifconv:9 %database_buff_2_addr_21 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_21"/></StgValue>
</operation>

<operation id="1380" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge69_ifconv:10 %database_buff_3_addr_21 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_21"/></StgValue>
</operation>

<operation id="1381" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:11 %database_buff_3_load_20 = load i14 %database_buff_3_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_3_load_20"/></StgValue>
</operation>

<operation id="1382" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:13 %database_buff_5_load_20 = load i14 %database_buff_5_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_5_load_20"/></StgValue>
</operation>

<operation id="1383" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:16 %database_buff_0_load_20 = load i14 %database_buff_0_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_0_load_20"/></StgValue>
</operation>

<operation id="1384" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:18 %database_buff_2_load_20 = load i14 %database_buff_2_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_2_load_20"/></StgValue>
</operation>

<operation id="1385" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge69_ifconv:28 %diag_array_1_5_load_2 = load i2 %diag_array_1_5_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_5_load_2"/></StgValue>
</operation>

<operation id="1386" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_4_load_2 = load i2 %max_value_arr_4_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_4_load_2"/></StgValue>
</operation>

<operation id="1387" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge71_ifconv:0 %add_ln41_20 = add i17 %k, i17 21

]]></Node>
<StgValue><ssdm name="add_ln41_20"/></StgValue>
</operation>

<operation id="1388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge71_ifconv:1 %lshr_ln41_20 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_20, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_20"/></StgValue>
</operation>

<operation id="1389" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:2 %zext_ln41_21 = zext i14 %lshr_ln41_20

]]></Node>
<StgValue><ssdm name="zext_ln41_21"/></StgValue>
</operation>

<operation id="1390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge71_ifconv:3 %database_buff_5_addr_22 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_21

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_22"/></StgValue>
</operation>

<operation id="1391" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge71_ifconv:6 %database_buff_0_addr_22 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_21

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_22"/></StgValue>
</operation>

<operation id="1392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge71_ifconv:8 %database_buff_2_addr_22 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_21

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_22"/></StgValue>
</operation>

<operation id="1393" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge71_ifconv:9 %database_buff_3_addr_22 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_21

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_22"/></StgValue>
</operation>

<operation id="1394" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:12 %database_buff_5_load_21 = load i14 %database_buff_5_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_5_load_21"/></StgValue>
</operation>

<operation id="1395" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:15 %database_buff_0_load_21 = load i14 %database_buff_0_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_0_load_21"/></StgValue>
</operation>

<operation id="1396" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:17 %database_buff_2_load_21 = load i14 %database_buff_2_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_2_load_21"/></StgValue>
</operation>

<operation id="1397" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:18 %database_buff_3_load_21 = load i14 %database_buff_3_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_3_load_21"/></StgValue>
</operation>

<operation id="1398" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge71_ifconv:28 %diag_array_1_6_load_2 = load i2 %diag_array_1_6_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_6_load_2"/></StgValue>
</operation>

<operation id="1399" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge71_ifconv:31 %diag_array_2_6_load_2 = load i2 %diag_array_2_6_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_6_load_2"/></StgValue>
</operation>

<operation id="1400" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge73_ifconv:0 %add_ln41_21 = add i17 %k, i17 22

]]></Node>
<StgValue><ssdm name="add_ln41_21"/></StgValue>
</operation>

<operation id="1401" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge73_ifconv:1 %lshr_ln41_21 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_21, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_21"/></StgValue>
</operation>

<operation id="1402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:2 %zext_ln41_22 = zext i14 %lshr_ln41_21

]]></Node>
<StgValue><ssdm name="zext_ln41_22"/></StgValue>
</operation>

<operation id="1403" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge73_ifconv:5 %database_buff_0_addr_23 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_23"/></StgValue>
</operation>

<operation id="1404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge73_ifconv:7 %database_buff_2_addr_23 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_23"/></StgValue>
</operation>

<operation id="1405" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge73_ifconv:8 %database_buff_3_addr_23 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_23"/></StgValue>
</operation>

<operation id="1406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge73_ifconv:10 %database_buff_5_addr_23 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_23"/></StgValue>
</operation>

<operation id="1407" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:11 %database_buff_5_load_22 = load i14 %database_buff_5_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_5_load_22"/></StgValue>
</operation>

<operation id="1408" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:14 %database_buff_0_load_22 = load i14 %database_buff_0_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_0_load_22"/></StgValue>
</operation>

<operation id="1409" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:16 %database_buff_2_load_22 = load i14 %database_buff_2_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_2_load_22"/></StgValue>
</operation>

<operation id="1410" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:17 %database_buff_3_load_22 = load i14 %database_buff_3_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_3_load_22"/></StgValue>
</operation>

<operation id="1411" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge73_ifconv:28 %diag_array_1_7_load_2 = load i2 %diag_array_1_7_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_7_load_2"/></StgValue>
</operation>

<operation id="1412" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge73_ifconv:31 %diag_array_2_7_load_2 = load i2 %diag_array_2_7_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_7_load_2"/></StgValue>
</operation>

<operation id="1413" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_6_load_2 = load i2 %max_value_arr_6_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_6_load_2"/></StgValue>
</operation>

<operation id="1414" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge75_ifconv:0 %add_ln41_22 = add i17 %k, i17 23

]]></Node>
<StgValue><ssdm name="add_ln41_22"/></StgValue>
</operation>

<operation id="1415" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge75_ifconv:1 %lshr_ln41_22 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_22, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_22"/></StgValue>
</operation>

<operation id="1416" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:2 %zext_ln41_23 = zext i14 %lshr_ln41_22

]]></Node>
<StgValue><ssdm name="zext_ln41_23"/></StgValue>
</operation>

<operation id="1417" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge75_ifconv:4 %database_buff_0_addr_24 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_23

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_24"/></StgValue>
</operation>

<operation id="1418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge75_ifconv:6 %database_buff_2_addr_24 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_23

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_24"/></StgValue>
</operation>

<operation id="1419" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge75_ifconv:7 %database_buff_3_addr_24 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_23

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_24"/></StgValue>
</operation>

<operation id="1420" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge75_ifconv:9 %database_buff_5_addr_24 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_23

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_24"/></StgValue>
</operation>

<operation id="1421" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:13 %database_buff_0_load_23 = load i14 %database_buff_0_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_0_load_23"/></StgValue>
</operation>

<operation id="1422" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:15 %database_buff_2_load_23 = load i14 %database_buff_2_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_2_load_23"/></StgValue>
</operation>

<operation id="1423" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:16 %database_buff_3_load_23 = load i14 %database_buff_3_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_3_load_23"/></StgValue>
</operation>

<operation id="1424" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:18 %database_buff_5_load_23 = load i14 %database_buff_5_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_5_load_23"/></StgValue>
</operation>

<operation id="1425" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge75_ifconv:28 %diag_array_1_0_load_2 = load i3 %diag_array_1_0_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_1_0_load_2"/></StgValue>
</operation>

<operation id="1426" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge75_ifconv:31 %diag_array_2_0_load_3 = load i3 %diag_array_2_0_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_0_load_3"/></StgValue>
</operation>

<operation id="1427" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_7_load_2 = load i2 %max_value_arr_7_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_7_load_2"/></StgValue>
</operation>

<operation id="1428" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge77_ifconv:0 %add_ln41_23 = add i17 %k, i17 24

]]></Node>
<StgValue><ssdm name="add_ln41_23"/></StgValue>
</operation>

<operation id="1429" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge77_ifconv:1 %lshr_ln41_23 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_23, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_23"/></StgValue>
</operation>

<operation id="1430" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:2 %zext_ln41_24 = zext i14 %lshr_ln41_23

]]></Node>
<StgValue><ssdm name="zext_ln41_24"/></StgValue>
</operation>

<operation id="1431" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge77_ifconv:3 %database_buff_0_addr_25 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_25"/></StgValue>
</operation>

<operation id="1432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge77_ifconv:5 %database_buff_2_addr_25 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_25"/></StgValue>
</operation>

<operation id="1433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge77_ifconv:6 %database_buff_3_addr_25 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_25"/></StgValue>
</operation>

<operation id="1434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge77_ifconv:8 %database_buff_5_addr_25 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_25"/></StgValue>
</operation>

<operation id="1435" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:12 %database_buff_0_load_24 = load i14 %database_buff_0_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_0_load_24"/></StgValue>
</operation>

<operation id="1436" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:14 %database_buff_2_load_24 = load i14 %database_buff_2_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_2_load_24"/></StgValue>
</operation>

<operation id="1437" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:15 %database_buff_3_load_24 = load i14 %database_buff_3_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_3_load_24"/></StgValue>
</operation>

<operation id="1438" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:17 %database_buff_5_load_24 = load i14 %database_buff_5_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_5_load_24"/></StgValue>
</operation>

<operation id="1439" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge77_ifconv:28 %diag_array_1_1_load_3 = load i2 %diag_array_1_1_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_1_load_3"/></StgValue>
</operation>

<operation id="1440" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge77_ifconv:31 %diag_array_2_1_load_3 = load i2 %diag_array_2_1_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_1_load_3"/></StgValue>
</operation>

<operation id="1441" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="17" op_0_bw="2">
<![CDATA[
:2 %max_value_arr_0_load_3 = load i2 %max_value_arr_0_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_0_load_3"/></StgValue>
</operation>

<operation id="1442" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge79_ifconv:0 %add_ln41_24 = add i17 %k, i17 25

]]></Node>
<StgValue><ssdm name="add_ln41_24"/></StgValue>
</operation>

<operation id="1443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge79_ifconv:1 %lshr_ln41_24 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_24, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_24"/></StgValue>
</operation>

<operation id="1444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:2 %zext_ln41_25 = zext i14 %lshr_ln41_24

]]></Node>
<StgValue><ssdm name="zext_ln41_25"/></StgValue>
</operation>

<operation id="1445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge79_ifconv:4 %database_buff_2_addr_26 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_25

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_26"/></StgValue>
</operation>

<operation id="1446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge79_ifconv:5 %database_buff_3_addr_26 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_25

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_26"/></StgValue>
</operation>

<operation id="1447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge79_ifconv:7 %database_buff_5_addr_26 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_25

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_26"/></StgValue>
</operation>

<operation id="1448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge79_ifconv:10 %database_buff_0_addr_26 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_25

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_26"/></StgValue>
</operation>

<operation id="1449" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:11 %database_buff_0_load_25 = load i14 %database_buff_0_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_0_load_25"/></StgValue>
</operation>

<operation id="1450" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:13 %database_buff_2_load_25 = load i14 %database_buff_2_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_2_load_25"/></StgValue>
</operation>

<operation id="1451" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:14 %database_buff_3_load_25 = load i14 %database_buff_3_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_3_load_25"/></StgValue>
</operation>

<operation id="1452" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:16 %database_buff_5_load_25 = load i14 %database_buff_5_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_5_load_25"/></StgValue>
</operation>

<operation id="1453" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge79_ifconv:28 %diag_array_1_2_load_3 = load i2 %diag_array_1_2_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_2_load_3"/></StgValue>
</operation>

<operation id="1454" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge79_ifconv:31 %diag_array_2_2_load_3 = load i2 %diag_array_2_2_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_2_load_3"/></StgValue>
</operation>

<operation id="1455" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_1_load_3 = load i2 %max_value_arr_1_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_1_load_3"/></StgValue>
</operation>

<operation id="1456" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:11 %database_buff_1_load_26 = load i14 %database_buff_1_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_1_load_26"/></StgValue>
</operation>

<operation id="1457" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:12 %database_buff_2_load_26 = load i14 %database_buff_2_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_2_load_26"/></StgValue>
</operation>

<operation id="1458" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:13 %database_buff_3_load_26 = load i14 %database_buff_3_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_3_load_26"/></StgValue>
</operation>

<operation id="1459" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:14 %database_buff_4_load_26 = load i14 %database_buff_4_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_4_load_26"/></StgValue>
</operation>

<operation id="1460" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:15 %database_buff_5_load_26 = load i14 %database_buff_5_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_5_load_26"/></StgValue>
</operation>

<operation id="1461" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:16 %database_buff_6_load_26 = load i14 %database_buff_6_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_6_load_26"/></StgValue>
</operation>

<operation id="1462" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:17 %database_buff_7_load_26 = load i14 %database_buff_7_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_7_load_26"/></StgValue>
</operation>

<operation id="1463" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge81_ifconv:18 %database_buff_0_load_26 = load i14 %database_buff_0_addr_27

]]></Node>
<StgValue><ssdm name="database_buff_0_load_26"/></StgValue>
</operation>

<operation id="1464" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge81_ifconv:19 %select_ln41_175 = select i1 %icmp_ln41_38, i8 %database_buff_0_load_26, i8 %database_buff_7_load_26

]]></Node>
<StgValue><ssdm name="select_ln41_175"/></StgValue>
</operation>

<operation id="1465" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge81_ifconv:20 %select_ln41_176 = select i1 %icmp_ln41_36, i8 %database_buff_6_load_26, i8 %database_buff_5_load_26

]]></Node>
<StgValue><ssdm name="select_ln41_176"/></StgValue>
</operation>

<operation id="1466" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge81_ifconv:21 %select_ln41_177 = select i1 %icmp_ln41_34, i8 %database_buff_4_load_26, i8 %database_buff_3_load_26

]]></Node>
<StgValue><ssdm name="select_ln41_177"/></StgValue>
</operation>

<operation id="1467" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge81_ifconv:22 %select_ln41_178 = select i1 %icmp_ln41_32, i8 %database_buff_2_load_26, i8 %database_buff_1_load_26

]]></Node>
<StgValue><ssdm name="select_ln41_178"/></StgValue>
</operation>

<operation id="1468" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge81_ifconv:23 %select_ln41_179 = select i1 %or_ln41, i8 %select_ln41_175, i8 %select_ln41_176

]]></Node>
<StgValue><ssdm name="select_ln41_179"/></StgValue>
</operation>

<operation id="1469" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge81_ifconv:24 %select_ln41_180 = select i1 %or_ln41_2, i8 %select_ln41_177, i8 %select_ln41_178

]]></Node>
<StgValue><ssdm name="select_ln41_180"/></StgValue>
</operation>

<operation id="1470" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge81_ifconv:28 %diag_array_1_3_load_3 = load i2 %diag_array_1_3_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_3_load_3"/></StgValue>
</operation>

<operation id="1471" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge81_ifconv:31 %diag_array_2_3_load_3 = load i2 %diag_array_2_3_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_3_load_3"/></StgValue>
</operation>

<operation id="1472" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_2_load_3 = load i2 %max_value_arr_2_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_2_load_3"/></StgValue>
</operation>

<operation id="1473" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge83_ifconv:0 %add_ln41_26 = add i17 %k, i17 27

]]></Node>
<StgValue><ssdm name="add_ln41_26"/></StgValue>
</operation>

<operation id="1474" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge83_ifconv:1 %lshr_ln41_26 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_26, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_26"/></StgValue>
</operation>

<operation id="1475" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:2 %zext_ln41_27 = zext i14 %lshr_ln41_26

]]></Node>
<StgValue><ssdm name="zext_ln41_27"/></StgValue>
</operation>

<operation id="1476" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge83_ifconv:3 %database_buff_3_addr_28 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_28"/></StgValue>
</operation>

<operation id="1477" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge83_ifconv:5 %database_buff_5_addr_28 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_28"/></StgValue>
</operation>

<operation id="1478" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge83_ifconv:8 %database_buff_0_addr_28 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_28"/></StgValue>
</operation>

<operation id="1479" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge83_ifconv:10 %database_buff_2_addr_28 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_28"/></StgValue>
</operation>

<operation id="1480" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:11 %database_buff_2_load_27 = load i14 %database_buff_2_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_2_load_27"/></StgValue>
</operation>

<operation id="1481" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:12 %database_buff_3_load_27 = load i14 %database_buff_3_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_3_load_27"/></StgValue>
</operation>

<operation id="1482" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:14 %database_buff_5_load_27 = load i14 %database_buff_5_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_5_load_27"/></StgValue>
</operation>

<operation id="1483" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:17 %database_buff_0_load_27 = load i14 %database_buff_0_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_0_load_27"/></StgValue>
</operation>

<operation id="1484" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge83_ifconv:28 %diag_array_1_4_load_3 = load i2 %diag_array_1_4_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_4_load_3"/></StgValue>
</operation>

<operation id="1485" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge83_ifconv:31 %diag_array_2_4_load_3 = load i2 %diag_array_2_4_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_4_load_3"/></StgValue>
</operation>

<operation id="1486" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_3_load_3 = load i2 %max_value_arr_3_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_3_load_3"/></StgValue>
</operation>

<operation id="1487" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge85_ifconv:0 %add_ln41_27 = add i17 %k, i17 28

]]></Node>
<StgValue><ssdm name="add_ln41_27"/></StgValue>
</operation>

<operation id="1488" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge85_ifconv:1 %lshr_ln41_27 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_27, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_27"/></StgValue>
</operation>

<operation id="1489" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:2 %zext_ln41_28 = zext i14 %lshr_ln41_27

]]></Node>
<StgValue><ssdm name="zext_ln41_28"/></StgValue>
</operation>

<operation id="1490" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge85_ifconv:4 %database_buff_5_addr_29 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_28

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_29"/></StgValue>
</operation>

<operation id="1491" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge85_ifconv:7 %database_buff_0_addr_29 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_28

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_29"/></StgValue>
</operation>

<operation id="1492" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge85_ifconv:9 %database_buff_2_addr_29 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_28

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_29"/></StgValue>
</operation>

<operation id="1493" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge85_ifconv:10 %database_buff_3_addr_29 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_28

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_29"/></StgValue>
</operation>

<operation id="1494" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:11 %database_buff_3_load_28 = load i14 %database_buff_3_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_3_load_28"/></StgValue>
</operation>

<operation id="1495" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:13 %database_buff_5_load_28 = load i14 %database_buff_5_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_5_load_28"/></StgValue>
</operation>

<operation id="1496" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:16 %database_buff_0_load_28 = load i14 %database_buff_0_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_0_load_28"/></StgValue>
</operation>

<operation id="1497" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:18 %database_buff_2_load_28 = load i14 %database_buff_2_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_2_load_28"/></StgValue>
</operation>

<operation id="1498" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge85_ifconv:28 %diag_array_1_5_load_3 = load i2 %diag_array_1_5_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_5_load_3"/></StgValue>
</operation>

<operation id="1499" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge85_ifconv:31 %diag_array_2_5_load_3 = load i2 %diag_array_2_5_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_5_load_3"/></StgValue>
</operation>

<operation id="1500" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_4_load_3 = load i2 %max_value_arr_4_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_4_load_3"/></StgValue>
</operation>

<operation id="1501" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge87_ifconv:0 %add_ln41_28 = add i17 %k, i17 29

]]></Node>
<StgValue><ssdm name="add_ln41_28"/></StgValue>
</operation>

<operation id="1502" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge87_ifconv:1 %lshr_ln41_28 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_28, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln41_28"/></StgValue>
</operation>

<operation id="1503" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:2 %zext_ln41_29 = zext i14 %lshr_ln41_28

]]></Node>
<StgValue><ssdm name="zext_ln41_29"/></StgValue>
</operation>

<operation id="1504" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge87_ifconv:3 %database_buff_5_addr_30 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_29

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_30"/></StgValue>
</operation>

<operation id="1505" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge87_ifconv:6 %database_buff_0_addr_30 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_29

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_30"/></StgValue>
</operation>

<operation id="1506" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge87_ifconv:8 %database_buff_2_addr_30 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_29

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_30"/></StgValue>
</operation>

<operation id="1507" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge87_ifconv:9 %database_buff_3_addr_30 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_29

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_30"/></StgValue>
</operation>

<operation id="1508" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:12 %database_buff_5_load_29 = load i14 %database_buff_5_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_5_load_29"/></StgValue>
</operation>

<operation id="1509" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:15 %database_buff_0_load_29 = load i14 %database_buff_0_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_0_load_29"/></StgValue>
</operation>

<operation id="1510" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:17 %database_buff_2_load_29 = load i14 %database_buff_2_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_2_load_29"/></StgValue>
</operation>

<operation id="1511" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:18 %database_buff_3_load_29 = load i14 %database_buff_3_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_3_load_29"/></StgValue>
</operation>

<operation id="1512" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge87_ifconv:28 %diag_array_1_6_load_3 = load i2 %diag_array_1_6_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_6_load_3"/></StgValue>
</operation>

<operation id="1513" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_5_load_3 = load i2 %max_value_arr_5_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_5_load_3"/></StgValue>
</operation>

<operation id="1514" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:11 %database_buff_5_load_30 = load i14 %database_buff_5_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_5_load_30"/></StgValue>
</operation>

<operation id="1515" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:14 %database_buff_0_load_30 = load i14 %database_buff_0_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_0_load_30"/></StgValue>
</operation>

<operation id="1516" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:16 %database_buff_2_load_30 = load i14 %database_buff_2_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_2_load_30"/></StgValue>
</operation>

<operation id="1517" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge89_ifconv:17 %database_buff_3_load_30 = load i14 %database_buff_3_addr_31

]]></Node>
<StgValue><ssdm name="database_buff_3_load_30"/></StgValue>
</operation>

<operation id="1518" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge89_ifconv:19 %select_ln41_203 = select i1 %icmp_ln41_38, i8 %database_buff_4_load_30, i8 %database_buff_3_load_30

]]></Node>
<StgValue><ssdm name="select_ln41_203"/></StgValue>
</operation>

<operation id="1519" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge89_ifconv:20 %select_ln41_204 = select i1 %icmp_ln41_36, i8 %database_buff_2_load_30, i8 %database_buff_1_load_30

]]></Node>
<StgValue><ssdm name="select_ln41_204"/></StgValue>
</operation>

<operation id="1520" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge89_ifconv:21 %select_ln41_205 = select i1 %icmp_ln41_34, i8 %database_buff_0_load_30, i8 %database_buff_7_load_30

]]></Node>
<StgValue><ssdm name="select_ln41_205"/></StgValue>
</operation>

<operation id="1521" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge89_ifconv:22 %select_ln41_206 = select i1 %icmp_ln41_32, i8 %database_buff_6_load_30, i8 %database_buff_5_load_30

]]></Node>
<StgValue><ssdm name="select_ln41_206"/></StgValue>
</operation>

<operation id="1522" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge89_ifconv:23 %select_ln41_207 = select i1 %or_ln41, i8 %select_ln41_203, i8 %select_ln41_204

]]></Node>
<StgValue><ssdm name="select_ln41_207"/></StgValue>
</operation>

<operation id="1523" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge89_ifconv:24 %select_ln41_208 = select i1 %or_ln41_2, i8 %select_ln41_205, i8 %select_ln41_206

]]></Node>
<StgValue><ssdm name="select_ln41_208"/></StgValue>
</operation>

<operation id="1524" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge89_ifconv:28 %diag_array_1_7_load_3 = load i2 %diag_array_1_7_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_7_load_3"/></StgValue>
</operation>

<operation id="1525" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_6_load_3 = load i2 %max_value_arr_6_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_6_load_3"/></StgValue>
</operation>

<operation id="1526" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge91_ifconv:4 %database_buff_0_addr_32 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_31

]]></Node>
<StgValue><ssdm name="database_buff_0_addr_32"/></StgValue>
</operation>

<operation id="1527" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge91_ifconv:6 %database_buff_2_addr_32 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_31

]]></Node>
<StgValue><ssdm name="database_buff_2_addr_32"/></StgValue>
</operation>

<operation id="1528" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge91_ifconv:7 %database_buff_3_addr_32 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_31

]]></Node>
<StgValue><ssdm name="database_buff_3_addr_32"/></StgValue>
</operation>

<operation id="1529" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge91_ifconv:9 %database_buff_5_addr_32 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_31

]]></Node>
<StgValue><ssdm name="database_buff_5_addr_32"/></StgValue>
</operation>

<operation id="1530" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:13 %database_buff_0_load_31 = load i14 %database_buff_0_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_0_load_31"/></StgValue>
</operation>

<operation id="1531" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:15 %database_buff_2_load_31 = load i14 %database_buff_2_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_2_load_31"/></StgValue>
</operation>

<operation id="1532" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:16 %database_buff_3_load_31 = load i14 %database_buff_3_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_3_load_31"/></StgValue>
</operation>

<operation id="1533" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:18 %database_buff_5_load_31 = load i14 %database_buff_5_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_5_load_31"/></StgValue>
</operation>

<operation id="1534" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge91_ifconv:28 %diag_array_1_0_load_3 = load i3 %diag_array_1_0_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_1_0_load_3"/></StgValue>
</operation>

<operation id="1535" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge91_ifconv:31 %diag_array_2_0_load_4 = load i3 %diag_array_2_0_addr_5

]]></Node>
<StgValue><ssdm name="diag_array_2_0_load_4"/></StgValue>
</operation>

<operation id="1536" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_7_load_3 = load i2 %max_value_arr_7_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_7_load_3"/></StgValue>
</operation>

<operation id="1537" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:193 %store_ln44 = store i16 %diag_array_2_1_load, i2 %diag_array_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1538" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:194 %store_ln44 = store i16 %diag_array_2_2_load, i2 %diag_array_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1539" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:195 %store_ln44 = store i16 %diag_array_2_3_load, i2 %diag_array_1_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1540" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:196 %store_ln44 = store i16 %diag_array_2_4_load, i2 %diag_array_1_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1541" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:197 %store_ln44 = store i16 %diag_array_2_5_load, i2 %diag_array_1_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1542" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:198 %store_ln44 = store i16 %diag_array_2_6_load, i2 %diag_array_1_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1543" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:199 %store_ln44 = store i16 %diag_array_2_7_load, i2 %diag_array_1_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1544" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
._crit_edge93:200 %store_ln44 = store i16 %diag_array_2_0_load_1, i3 %diag_array_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1545" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:201 %store_ln44 = store i16 %diag_array_2_1_load_1, i2 %diag_array_1_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1546" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:202 %store_ln44 = store i16 %diag_array_2_2_load_1, i2 %diag_array_1_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1547" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:203 %store_ln44 = store i16 %diag_array_2_3_load_1, i2 %diag_array_1_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1548" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:204 %store_ln44 = store i16 %diag_array_2_4_load_1, i2 %diag_array_1_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1549" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:205 %store_ln44 = store i16 %diag_array_2_5_load_1, i2 %diag_array_1_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1550" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:206 %store_ln44 = store i16 %diag_array_2_6_load_1, i2 %diag_array_1_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1551" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:207 %store_ln44 = store i16 %diag_array_2_7_load_1, i2 %diag_array_1_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1552" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
._crit_edge93:208 %store_ln44 = store i16 %diag_array_2_0_load_2, i3 %diag_array_1_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1553" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="3">
<![CDATA[
.split52579_ifconv:2 %diag_array_2_0_load = load i3 %diag_array_2_0_addr

]]></Node>
<StgValue><ssdm name="diag_array_2_0_load"/></StgValue>
</operation>

<operation id="1554" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="17" op_0_bw="2">
<![CDATA[
:2 %max_value_arr_0_load = load i2 %max_value_arr_0_addr

]]></Node>
<StgValue><ssdm name="max_value_arr_0_load"/></StgValue>
</operation>

<operation id="1555" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:2 %database_buff_1_addr_2 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_2"/></StgValue>
</operation>

<operation id="1556" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:5 %database_buff_4_addr_2 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_2"/></StgValue>
</operation>

<operation id="1557" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:7 %database_buff_6_addr_2 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_2"/></StgValue>
</operation>

<operation id="1558" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:8 %database_buff_7_addr_2 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_2"/></StgValue>
</operation>

<operation id="1559" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:11 %database_buff_1_load_1 = load i14 %database_buff_1_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_1_load_1"/></StgValue>
</operation>

<operation id="1560" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:14 %database_buff_4_load_1 = load i14 %database_buff_4_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_4_load_1"/></StgValue>
</operation>

<operation id="1561" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:16 %database_buff_6_load_1 = load i14 %database_buff_6_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_6_load_1"/></StgValue>
</operation>

<operation id="1562" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:17 %database_buff_7_load_1 = load i14 %database_buff_7_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_7_load_1"/></StgValue>
</operation>

<operation id="1563" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge33_ifconv:5 %database_buff_4_addr_3 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_3"/></StgValue>
</operation>

<operation id="1564" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge33_ifconv:7 %database_buff_6_addr_3 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_3"/></StgValue>
</operation>

<operation id="1565" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge33_ifconv:8 %database_buff_7_addr_3 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_3"/></StgValue>
</operation>

<operation id="1566" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge33_ifconv:10 %database_buff_1_addr_3 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_3"/></StgValue>
</operation>

<operation id="1567" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:11 %database_buff_1_load_2 = load i14 %database_buff_1_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_1_load_2"/></StgValue>
</operation>

<operation id="1568" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:12 %database_buff_2_load_2 = load i14 %database_buff_2_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_2_load_2"/></StgValue>
</operation>

<operation id="1569" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:13 %database_buff_3_load_2 = load i14 %database_buff_3_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_3_load_2"/></StgValue>
</operation>

<operation id="1570" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:14 %database_buff_4_load_2 = load i14 %database_buff_4_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_4_load_2"/></StgValue>
</operation>

<operation id="1571" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:15 %database_buff_5_load_2 = load i14 %database_buff_5_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_5_load_2"/></StgValue>
</operation>

<operation id="1572" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:16 %database_buff_6_load_2 = load i14 %database_buff_6_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_6_load_2"/></StgValue>
</operation>

<operation id="1573" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:17 %database_buff_7_load_2 = load i14 %database_buff_7_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_7_load_2"/></StgValue>
</operation>

<operation id="1574" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:18 %database_buff_0_load_2 = load i14 %database_buff_0_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_0_load_2"/></StgValue>
</operation>

<operation id="1575" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:11 %database_buff_0_load_9 = load i14 %database_buff_0_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_0_load_9"/></StgValue>
</operation>

<operation id="1576" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:13 %database_buff_2_load_9 = load i14 %database_buff_2_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_2_load_9"/></StgValue>
</operation>

<operation id="1577" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:14 %database_buff_3_load_9 = load i14 %database_buff_3_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_3_load_9"/></StgValue>
</operation>

<operation id="1578" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:16 %database_buff_5_load_9 = load i14 %database_buff_5_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_5_load_9"/></StgValue>
</operation>

<operation id="1579" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:12 %database_buff_2_load_10 = load i14 %database_buff_2_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_2_load_10"/></StgValue>
</operation>

<operation id="1580" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:13 %database_buff_3_load_10 = load i14 %database_buff_3_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_3_load_10"/></StgValue>
</operation>

<operation id="1581" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:15 %database_buff_5_load_10 = load i14 %database_buff_5_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_5_load_10"/></StgValue>
</operation>

<operation id="1582" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:18 %database_buff_0_load_10 = load i14 %database_buff_0_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_0_load_10"/></StgValue>
</operation>

<operation id="1583" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:11 %database_buff_5_load_14 = load i14 %database_buff_5_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_5_load_14"/></StgValue>
</operation>

<operation id="1584" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:14 %database_buff_0_load_14 = load i14 %database_buff_0_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_0_load_14"/></StgValue>
</operation>

<operation id="1585" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:16 %database_buff_2_load_14 = load i14 %database_buff_2_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_2_load_14"/></StgValue>
</operation>

<operation id="1586" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:17 %database_buff_3_load_14 = load i14 %database_buff_3_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_3_load_14"/></StgValue>
</operation>

<operation id="1587" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:12 %database_buff_1_load_17 = load i14 %database_buff_1_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_1_load_17"/></StgValue>
</operation>

<operation id="1588" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:15 %database_buff_4_load_17 = load i14 %database_buff_4_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_4_load_17"/></StgValue>
</operation>

<operation id="1589" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:17 %database_buff_6_load_17 = load i14 %database_buff_6_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_6_load_17"/></StgValue>
</operation>

<operation id="1590" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge63_ifconv:18 %database_buff_7_load_17 = load i14 %database_buff_7_addr_18

]]></Node>
<StgValue><ssdm name="database_buff_7_load_17"/></StgValue>
</operation>

<operation id="1591" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge63_ifconv:19 %select_ln41_112 = select i1 %icmp_ln41_38, i8 %database_buff_7_load_17, i8 %database_buff_6_load_17

]]></Node>
<StgValue><ssdm name="select_ln41_112"/></StgValue>
</operation>

<operation id="1592" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge63_ifconv:20 %select_ln41_113 = select i1 %icmp_ln41_36, i8 %database_buff_5_load_17, i8 %database_buff_4_load_17

]]></Node>
<StgValue><ssdm name="select_ln41_113"/></StgValue>
</operation>

<operation id="1593" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge63_ifconv:21 %select_ln41_114 = select i1 %icmp_ln41_34, i8 %database_buff_3_load_17, i8 %database_buff_2_load_17

]]></Node>
<StgValue><ssdm name="select_ln41_114"/></StgValue>
</operation>

<operation id="1594" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge63_ifconv:22 %select_ln41_115 = select i1 %icmp_ln41_32, i8 %database_buff_1_load_17, i8 %database_buff_0_load_17

]]></Node>
<StgValue><ssdm name="select_ln41_115"/></StgValue>
</operation>

<operation id="1595" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge63_ifconv:23 %select_ln41_116 = select i1 %or_ln41, i8 %select_ln41_112, i8 %select_ln41_113

]]></Node>
<StgValue><ssdm name="select_ln41_116"/></StgValue>
</operation>

<operation id="1596" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge63_ifconv:24 %select_ln41_117 = select i1 %or_ln41_2, i8 %select_ln41_114, i8 %select_ln41_115

]]></Node>
<StgValue><ssdm name="select_ln41_117"/></StgValue>
</operation>

<operation id="1597" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:11 %database_buff_1_load_18 = load i14 %database_buff_1_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_1_load_18"/></StgValue>
</operation>

<operation id="1598" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:14 %database_buff_4_load_18 = load i14 %database_buff_4_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_4_load_18"/></StgValue>
</operation>

<operation id="1599" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:16 %database_buff_6_load_18 = load i14 %database_buff_6_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_6_load_18"/></StgValue>
</operation>

<operation id="1600" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge65_ifconv:17 %database_buff_7_load_18 = load i14 %database_buff_7_addr_19

]]></Node>
<StgValue><ssdm name="database_buff_7_load_18"/></StgValue>
</operation>

<operation id="1601" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge65_ifconv:19 %select_ln41_119 = select i1 %icmp_ln41_38, i8 %database_buff_0_load_18, i8 %database_buff_7_load_18

]]></Node>
<StgValue><ssdm name="select_ln41_119"/></StgValue>
</operation>

<operation id="1602" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge65_ifconv:20 %select_ln41_120 = select i1 %icmp_ln41_36, i8 %database_buff_6_load_18, i8 %database_buff_5_load_18

]]></Node>
<StgValue><ssdm name="select_ln41_120"/></StgValue>
</operation>

<operation id="1603" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge65_ifconv:21 %select_ln41_121 = select i1 %icmp_ln41_34, i8 %database_buff_4_load_18, i8 %database_buff_3_load_18

]]></Node>
<StgValue><ssdm name="select_ln41_121"/></StgValue>
</operation>

<operation id="1604" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge65_ifconv:22 %select_ln41_122 = select i1 %icmp_ln41_32, i8 %database_buff_2_load_18, i8 %database_buff_1_load_18

]]></Node>
<StgValue><ssdm name="select_ln41_122"/></StgValue>
</operation>

<operation id="1605" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge65_ifconv:23 %select_ln41_123 = select i1 %or_ln41, i8 %select_ln41_119, i8 %select_ln41_120

]]></Node>
<StgValue><ssdm name="select_ln41_123"/></StgValue>
</operation>

<operation id="1606" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge65_ifconv:24 %select_ln41_124 = select i1 %or_ln41_2, i8 %select_ln41_121, i8 %select_ln41_122

]]></Node>
<StgValue><ssdm name="select_ln41_124"/></StgValue>
</operation>

<operation id="1607" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:11 %database_buff_2_load_19 = load i14 %database_buff_2_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_2_load_19"/></StgValue>
</operation>

<operation id="1608" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:12 %database_buff_3_load_19 = load i14 %database_buff_3_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_3_load_19"/></StgValue>
</operation>

<operation id="1609" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:14 %database_buff_5_load_19 = load i14 %database_buff_5_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_5_load_19"/></StgValue>
</operation>

<operation id="1610" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge67_ifconv:17 %database_buff_0_load_19 = load i14 %database_buff_0_addr_20

]]></Node>
<StgValue><ssdm name="database_buff_0_load_19"/></StgValue>
</operation>

<operation id="1611" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge67_ifconv:19 %select_ln41_126 = select i1 %icmp_ln41_38, i8 %database_buff_1_load_19, i8 %database_buff_0_load_19

]]></Node>
<StgValue><ssdm name="select_ln41_126"/></StgValue>
</operation>

<operation id="1612" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge67_ifconv:21 %select_ln41_128 = select i1 %icmp_ln41_34, i8 %database_buff_5_load_19, i8 %database_buff_4_load_19

]]></Node>
<StgValue><ssdm name="select_ln41_128"/></StgValue>
</operation>

<operation id="1613" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge67_ifconv:22 %select_ln41_129 = select i1 %icmp_ln41_32, i8 %database_buff_3_load_19, i8 %database_buff_2_load_19

]]></Node>
<StgValue><ssdm name="select_ln41_129"/></StgValue>
</operation>

<operation id="1614" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge67_ifconv:23 %select_ln41_130 = select i1 %or_ln41, i8 %select_ln41_126, i8 %select_ln41_127

]]></Node>
<StgValue><ssdm name="select_ln41_130"/></StgValue>
</operation>

<operation id="1615" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge67_ifconv:24 %select_ln41_131 = select i1 %or_ln41_2, i8 %select_ln41_128, i8 %select_ln41_129

]]></Node>
<StgValue><ssdm name="select_ln41_131"/></StgValue>
</operation>

<operation id="1616" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge67_ifconv:31 %diag_array_2_4_load_2 = load i2 %diag_array_2_4_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_4_load_2"/></StgValue>
</operation>

<operation id="1617" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:11 %database_buff_3_load_20 = load i14 %database_buff_3_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_3_load_20"/></StgValue>
</operation>

<operation id="1618" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:13 %database_buff_5_load_20 = load i14 %database_buff_5_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_5_load_20"/></StgValue>
</operation>

<operation id="1619" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:16 %database_buff_0_load_20 = load i14 %database_buff_0_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_0_load_20"/></StgValue>
</operation>

<operation id="1620" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:18 %database_buff_2_load_20 = load i14 %database_buff_2_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_2_load_20"/></StgValue>
</operation>

<operation id="1621" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge69_ifconv:31 %diag_array_2_5_load_2 = load i2 %diag_array_2_5_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_5_load_2"/></StgValue>
</operation>

<operation id="1622" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_4_load_2 = load i2 %max_value_arr_4_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_4_load_2"/></StgValue>
</operation>

<operation id="1623" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:12 %database_buff_5_load_21 = load i14 %database_buff_5_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_5_load_21"/></StgValue>
</operation>

<operation id="1624" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:15 %database_buff_0_load_21 = load i14 %database_buff_0_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_0_load_21"/></StgValue>
</operation>

<operation id="1625" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:17 %database_buff_2_load_21 = load i14 %database_buff_2_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_2_load_21"/></StgValue>
</operation>

<operation id="1626" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge71_ifconv:18 %database_buff_3_load_21 = load i14 %database_buff_3_addr_22

]]></Node>
<StgValue><ssdm name="database_buff_3_load_21"/></StgValue>
</operation>

<operation id="1627" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge71_ifconv:31 %diag_array_2_6_load_2 = load i2 %diag_array_2_6_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_6_load_2"/></StgValue>
</operation>

<operation id="1628" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_5_load_2 = load i2 %max_value_arr_5_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_5_load_2"/></StgValue>
</operation>

<operation id="1629" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:11 %database_buff_5_load_22 = load i14 %database_buff_5_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_5_load_22"/></StgValue>
</operation>

<operation id="1630" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:14 %database_buff_0_load_22 = load i14 %database_buff_0_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_0_load_22"/></StgValue>
</operation>

<operation id="1631" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:16 %database_buff_2_load_22 = load i14 %database_buff_2_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_2_load_22"/></StgValue>
</operation>

<operation id="1632" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:17 %database_buff_3_load_22 = load i14 %database_buff_3_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_3_load_22"/></StgValue>
</operation>

<operation id="1633" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge73_ifconv:31 %diag_array_2_7_load_2 = load i2 %diag_array_2_7_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_7_load_2"/></StgValue>
</operation>

<operation id="1634" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:13 %database_buff_0_load_23 = load i14 %database_buff_0_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_0_load_23"/></StgValue>
</operation>

<operation id="1635" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:15 %database_buff_2_load_23 = load i14 %database_buff_2_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_2_load_23"/></StgValue>
</operation>

<operation id="1636" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:16 %database_buff_3_load_23 = load i14 %database_buff_3_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_3_load_23"/></StgValue>
</operation>

<operation id="1637" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:18 %database_buff_5_load_23 = load i14 %database_buff_5_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_5_load_23"/></StgValue>
</operation>

<operation id="1638" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge75_ifconv:20 %select_ln41_155 = select i1 %icmp_ln41_36, i8 %database_buff_3_load_23, i8 %database_buff_2_load_23

]]></Node>
<StgValue><ssdm name="select_ln41_155"/></StgValue>
</operation>

<operation id="1639" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:12 %database_buff_0_load_24 = load i14 %database_buff_0_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_0_load_24"/></StgValue>
</operation>

<operation id="1640" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:14 %database_buff_2_load_24 = load i14 %database_buff_2_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_2_load_24"/></StgValue>
</operation>

<operation id="1641" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:15 %database_buff_3_load_24 = load i14 %database_buff_3_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_3_load_24"/></StgValue>
</operation>

<operation id="1642" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:17 %database_buff_5_load_24 = load i14 %database_buff_5_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_5_load_24"/></StgValue>
</operation>

<operation id="1643" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge77_ifconv:31 %diag_array_2_1_load_3 = load i2 %diag_array_2_1_addr_4

]]></Node>
<StgValue><ssdm name="diag_array_2_1_load_3"/></StgValue>
</operation>

<operation id="1644" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:11 %database_buff_0_load_25 = load i14 %database_buff_0_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_0_load_25"/></StgValue>
</operation>

<operation id="1645" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:13 %database_buff_2_load_25 = load i14 %database_buff_2_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_2_load_25"/></StgValue>
</operation>

<operation id="1646" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:14 %database_buff_3_load_25 = load i14 %database_buff_3_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_3_load_25"/></StgValue>
</operation>

<operation id="1647" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:16 %database_buff_5_load_25 = load i14 %database_buff_5_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_5_load_25"/></StgValue>
</operation>

<operation id="1648" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge79_ifconv:32 %sext_ln44_25 = sext i16 %diag_array_2_2_load_3

]]></Node>
<StgValue><ssdm name="sext_ln44_25"/></StgValue>
</operation>

<operation id="1649" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge79_ifconv:33 %west_57 = add i17 %sext_ln44_25, i17 131071

]]></Node>
<StgValue><ssdm name="west_57"/></StgValue>
</operation>

<operation id="1650" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_1_load_3 = load i2 %max_value_arr_1_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_1_load_3"/></StgValue>
</operation>

<operation id="1651" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge81_ifconv:25 %select_ln41_181 = select i1 %or_ln41_3, i8 %select_ln41_179, i8 %select_ln41_180

]]></Node>
<StgValue><ssdm name="select_ln41_181"/></StgValue>
</operation>

<operation id="1652" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge81_ifconv:26 %icmp_ln41_26 = icmp_eq  i8 %querry_buff_5_load_3, i8 %select_ln41_181

]]></Node>
<StgValue><ssdm name="icmp_ln41_26"/></StgValue>
</operation>

<operation id="1653" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge81_ifconv:27 %select_ln43_26 = select i1 %icmp_ln41_26, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_26"/></StgValue>
</operation>

<operation id="1654" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge81_ifconv:29 %sext_ln43_26 = sext i16 %diag_array_1_3_load_3

]]></Node>
<StgValue><ssdm name="sext_ln43_26"/></StgValue>
</operation>

<operation id="1655" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge81_ifconv:30 %northwest_26 = add i17 %select_ln43_26, i17 %sext_ln43_26

]]></Node>
<StgValue><ssdm name="northwest_26"/></StgValue>
</operation>

<operation id="1656" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge81_ifconv:32 %sext_ln44_26 = sext i16 %diag_array_2_3_load_3

]]></Node>
<StgValue><ssdm name="sext_ln44_26"/></StgValue>
</operation>

<operation id="1657" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge81_ifconv:33 %west_58 = add i17 %sext_ln44_26, i17 131071

]]></Node>
<StgValue><ssdm name="west_58"/></StgValue>
</operation>

<operation id="1658" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge81_ifconv:34 %icmp_ln49_52 = icmp_slt  i17 %northwest_26, i17 %west_57

]]></Node>
<StgValue><ssdm name="icmp_ln49_52"/></StgValue>
</operation>

<operation id="1659" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge81_ifconv:35 %icmp_ln49_53 = icmp_slt  i17 %west_57, i17 %west_58

]]></Node>
<StgValue><ssdm name="icmp_ln49_53"/></StgValue>
</operation>

<operation id="1660" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge81_ifconv:36 %and_ln49_26 = and i1 %icmp_ln49_52, i1 %icmp_ln49_53

]]></Node>
<StgValue><ssdm name="and_ln49_26"/></StgValue>
</operation>

<operation id="1661" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge81_ifconv:39 %icmp_ln55_26 = icmp_slt  i17 %northwest_26, i17 %west_58

]]></Node>
<StgValue><ssdm name="icmp_ln55_26"/></StgValue>
</operation>

<operation id="1662" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:11 %database_buff_2_load_27 = load i14 %database_buff_2_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_2_load_27"/></StgValue>
</operation>

<operation id="1663" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:12 %database_buff_3_load_27 = load i14 %database_buff_3_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_3_load_27"/></StgValue>
</operation>

<operation id="1664" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:14 %database_buff_5_load_27 = load i14 %database_buff_5_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_5_load_27"/></StgValue>
</operation>

<operation id="1665" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:17 %database_buff_0_load_27 = load i14 %database_buff_0_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_0_load_27"/></StgValue>
</operation>

<operation id="1666" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge83_ifconv:22 %select_ln41_185 = select i1 %icmp_ln41_32, i8 %database_buff_3_load_27, i8 %database_buff_2_load_27

]]></Node>
<StgValue><ssdm name="select_ln41_185"/></StgValue>
</operation>

<operation id="1667" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:11 %database_buff_3_load_28 = load i14 %database_buff_3_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_3_load_28"/></StgValue>
</operation>

<operation id="1668" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:13 %database_buff_5_load_28 = load i14 %database_buff_5_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_5_load_28"/></StgValue>
</operation>

<operation id="1669" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:16 %database_buff_0_load_28 = load i14 %database_buff_0_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_0_load_28"/></StgValue>
</operation>

<operation id="1670" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:18 %database_buff_2_load_28 = load i14 %database_buff_2_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_2_load_28"/></StgValue>
</operation>

<operation id="1671" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:12 %database_buff_5_load_29 = load i14 %database_buff_5_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_5_load_29"/></StgValue>
</operation>

<operation id="1672" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:15 %database_buff_0_load_29 = load i14 %database_buff_0_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_0_load_29"/></StgValue>
</operation>

<operation id="1673" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:17 %database_buff_2_load_29 = load i14 %database_buff_2_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_2_load_29"/></StgValue>
</operation>

<operation id="1674" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:18 %database_buff_3_load_29 = load i14 %database_buff_3_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_3_load_29"/></StgValue>
</operation>

<operation id="1675" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge87_ifconv:32 %sext_ln44_29 = sext i16 %diag_array_2_6_load_3

]]></Node>
<StgValue><ssdm name="sext_ln44_29"/></StgValue>
</operation>

<operation id="1676" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge87_ifconv:33 %west_61 = add i17 %sext_ln44_29, i17 131071

]]></Node>
<StgValue><ssdm name="west_61"/></StgValue>
</operation>

<operation id="1677" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge89_ifconv:25 %select_ln41_209 = select i1 %or_ln41_3, i8 %select_ln41_207, i8 %select_ln41_208

]]></Node>
<StgValue><ssdm name="select_ln41_209"/></StgValue>
</operation>

<operation id="1678" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge89_ifconv:26 %icmp_ln41_30 = icmp_eq  i8 %querry_buff_1_load_3, i8 %select_ln41_209

]]></Node>
<StgValue><ssdm name="icmp_ln41_30"/></StgValue>
</operation>

<operation id="1679" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge89_ifconv:27 %select_ln43_30 = select i1 %icmp_ln41_30, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_30"/></StgValue>
</operation>

<operation id="1680" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge89_ifconv:29 %sext_ln43_30 = sext i16 %diag_array_1_7_load_3

]]></Node>
<StgValue><ssdm name="sext_ln43_30"/></StgValue>
</operation>

<operation id="1681" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge89_ifconv:30 %northwest_30 = add i17 %select_ln43_30, i17 %sext_ln43_30

]]></Node>
<StgValue><ssdm name="northwest_30"/></StgValue>
</operation>

<operation id="1682" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge89_ifconv:32 %sext_ln44_30 = sext i16 %diag_array_2_7_load_3

]]></Node>
<StgValue><ssdm name="sext_ln44_30"/></StgValue>
</operation>

<operation id="1683" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge89_ifconv:33 %west_62 = add i17 %sext_ln44_30, i17 131071

]]></Node>
<StgValue><ssdm name="west_62"/></StgValue>
</operation>

<operation id="1684" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge89_ifconv:34 %icmp_ln49_60 = icmp_slt  i17 %northwest_30, i17 %west_61

]]></Node>
<StgValue><ssdm name="icmp_ln49_60"/></StgValue>
</operation>

<operation id="1685" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge89_ifconv:35 %icmp_ln49_61 = icmp_slt  i17 %west_61, i17 %west_62

]]></Node>
<StgValue><ssdm name="icmp_ln49_61"/></StgValue>
</operation>

<operation id="1686" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge89_ifconv:36 %and_ln49_30 = and i1 %icmp_ln49_60, i1 %icmp_ln49_61

]]></Node>
<StgValue><ssdm name="and_ln49_30"/></StgValue>
</operation>

<operation id="1687" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge89_ifconv:39 %icmp_ln55_30 = icmp_slt  i17 %northwest_30, i17 %west_62

]]></Node>
<StgValue><ssdm name="icmp_ln55_30"/></StgValue>
</operation>

<operation id="1688" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_6_load_3 = load i2 %max_value_arr_6_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_6_load_3"/></StgValue>
</operation>

<operation id="1689" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="0"/>
<literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:13 %database_buff_0_load_31 = load i14 %database_buff_0_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_0_load_31"/></StgValue>
</operation>

<operation id="1690" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="icmp_ln41_37" val="0"/>
<literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:15 %database_buff_2_load_31 = load i14 %database_buff_2_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_2_load_31"/></StgValue>
</operation>

<operation id="1691" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:16 %database_buff_3_load_31 = load i14 %database_buff_3_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_3_load_31"/></StgValue>
</operation>

<operation id="1692" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge91_ifconv:18 %database_buff_5_load_31 = load i14 %database_buff_5_addr_32

]]></Node>
<StgValue><ssdm name="database_buff_5_load_31"/></StgValue>
</operation>

<operation id="1693" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge91_ifconv:19 %select_ln41_210 = select i1 %icmp_ln41_38, i8 %database_buff_5_load_31, i8 %database_buff_4_load_31

]]></Node>
<StgValue><ssdm name="select_ln41_210"/></StgValue>
</operation>

<operation id="1694" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge91_ifconv:20 %select_ln41_211 = select i1 %icmp_ln41_36, i8 %database_buff_3_load_31, i8 %database_buff_2_load_31

]]></Node>
<StgValue><ssdm name="select_ln41_211"/></StgValue>
</operation>

<operation id="1695" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge91_ifconv:21 %select_ln41_212 = select i1 %icmp_ln41_34, i8 %database_buff_1_load_31, i8 %database_buff_0_load_31

]]></Node>
<StgValue><ssdm name="select_ln41_212"/></StgValue>
</operation>

<operation id="1696" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge91_ifconv:23 %select_ln41_214 = select i1 %or_ln41, i8 %select_ln41_210, i8 %select_ln41_211

]]></Node>
<StgValue><ssdm name="select_ln41_214"/></StgValue>
</operation>

<operation id="1697" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge91_ifconv:24 %select_ln41_215 = select i1 %or_ln41_2, i8 %select_ln41_212, i8 %select_ln41_213

]]></Node>
<StgValue><ssdm name="select_ln41_215"/></StgValue>
</operation>

<operation id="1698" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_7_load_3 = load i2 %max_value_arr_7_addr_4

]]></Node>
<StgValue><ssdm name="max_value_arr_7_load_3"/></StgValue>
</operation>

<operation id="1699" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:209 %store_ln44 = store i16 %diag_array_2_1_load_2, i2 %diag_array_1_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1700" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:210 %store_ln44 = store i16 %diag_array_2_2_load_2, i2 %diag_array_1_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1701" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:211 %store_ln44 = store i16 %diag_array_2_3_load_2, i2 %diag_array_1_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1702" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:212 %store_ln44 = store i16 %diag_array_2_4_load_2, i2 %diag_array_1_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1703" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:214 %store_ln44 = store i16 %diag_array_2_6_load_2, i2 %diag_array_1_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1704" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:215 %store_ln44 = store i16 %diag_array_2_7_load_2, i2 %diag_array_1_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1705" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
._crit_edge93:216 %store_ln44 = store i16 %diag_array_2_0_load_3, i3 %diag_array_1_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1706" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:217 %store_ln44 = store i16 %diag_array_2_1_load_3, i2 %diag_array_1_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1707" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:218 %store_ln44 = store i16 %diag_array_2_2_load_3, i2 %diag_array_1_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1708" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:219 %store_ln44 = store i16 %diag_array_2_3_load_3, i2 %diag_array_1_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1709" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:220 %store_ln44 = store i16 %diag_array_2_4_load_3, i2 %diag_array_1_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1710" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:221 %store_ln44 = store i16 %diag_array_2_5_load_3, i2 %diag_array_1_5_addr_4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1711" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
._crit_edge93:224 %store_ln44 = store i16 %diag_array_2_0_load_4, i3 %diag_array_1_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1712" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="3">
<![CDATA[
.split52579_ifconv:2 %diag_array_2_0_load = load i3 %diag_array_2_0_addr

]]></Node>
<StgValue><ssdm name="diag_array_2_0_load"/></StgValue>
</operation>

<operation id="1713" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="17" op_0_bw="2">
<![CDATA[
:2 %max_value_arr_0_load = load i2 %max_value_arr_0_addr

]]></Node>
<StgValue><ssdm name="max_value_arr_0_load"/></StgValue>
</operation>

<operation id="1714" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:11 %database_buff_1_load_1 = load i14 %database_buff_1_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_1_load_1"/></StgValue>
</operation>

<operation id="1715" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:14 %database_buff_4_load_1 = load i14 %database_buff_4_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_4_load_1"/></StgValue>
</operation>

<operation id="1716" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:16 %database_buff_6_load_1 = load i14 %database_buff_6_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_6_load_1"/></StgValue>
</operation>

<operation id="1717" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge_ifconv:17 %database_buff_7_load_1 = load i14 %database_buff_7_addr_2

]]></Node>
<StgValue><ssdm name="database_buff_7_load_1"/></StgValue>
</operation>

<operation id="1718" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:25 %select_ln41 = select i1 %icmp_ln41_38, i8 %database_buff_7_load_1, i8 %database_buff_6_load_1

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="1719" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:27 %select_ln41_1 = select i1 %icmp_ln41_36, i8 %database_buff_5_load_1, i8 %database_buff_4_load_1

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="1720" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:29 %select_ln41_2 = select i1 %icmp_ln41_34, i8 %database_buff_3_load_1, i8 %database_buff_2_load_1

]]></Node>
<StgValue><ssdm name="select_ln41_2"/></StgValue>
</operation>

<operation id="1721" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:31 %select_ln41_3 = select i1 %icmp_ln41_32, i8 %database_buff_1_load_1, i8 %database_buff_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln41_3"/></StgValue>
</operation>

<operation id="1722" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:32 %select_ln41_4 = select i1 %or_ln41, i8 %select_ln41, i8 %select_ln41_1

]]></Node>
<StgValue><ssdm name="select_ln41_4"/></StgValue>
</operation>

<operation id="1723" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:34 %select_ln41_5 = select i1 %or_ln41_2, i8 %select_ln41_2, i8 %select_ln41_3

]]></Node>
<StgValue><ssdm name="select_ln41_5"/></StgValue>
</operation>

<operation id="1724" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:11 %database_buff_1_load_2 = load i14 %database_buff_1_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_1_load_2"/></StgValue>
</operation>

<operation id="1725" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:14 %database_buff_4_load_2 = load i14 %database_buff_4_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_4_load_2"/></StgValue>
</operation>

<operation id="1726" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:16 %database_buff_6_load_2 = load i14 %database_buff_6_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_6_load_2"/></StgValue>
</operation>

<operation id="1727" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge33_ifconv:17 %database_buff_7_load_2 = load i14 %database_buff_7_addr_3

]]></Node>
<StgValue><ssdm name="database_buff_7_load_2"/></StgValue>
</operation>

<operation id="1728" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge33_ifconv:19 %select_ln41_7 = select i1 %icmp_ln41_38, i8 %database_buff_0_load_2, i8 %database_buff_7_load_2

]]></Node>
<StgValue><ssdm name="select_ln41_7"/></StgValue>
</operation>

<operation id="1729" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge33_ifconv:20 %select_ln41_8 = select i1 %icmp_ln41_36, i8 %database_buff_6_load_2, i8 %database_buff_5_load_2

]]></Node>
<StgValue><ssdm name="select_ln41_8"/></StgValue>
</operation>

<operation id="1730" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge33_ifconv:21 %select_ln41_9 = select i1 %icmp_ln41_34, i8 %database_buff_4_load_2, i8 %database_buff_3_load_2

]]></Node>
<StgValue><ssdm name="select_ln41_9"/></StgValue>
</operation>

<operation id="1731" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge33_ifconv:22 %select_ln41_10 = select i1 %icmp_ln41_32, i8 %database_buff_2_load_2, i8 %database_buff_1_load_2

]]></Node>
<StgValue><ssdm name="select_ln41_10"/></StgValue>
</operation>

<operation id="1732" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge33_ifconv:23 %select_ln41_11 = select i1 %or_ln41, i8 %select_ln41_7, i8 %select_ln41_8

]]></Node>
<StgValue><ssdm name="select_ln41_11"/></StgValue>
</operation>

<operation id="1733" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge33_ifconv:24 %select_ln41_12 = select i1 %or_ln41_2, i8 %select_ln41_9, i8 %select_ln41_10

]]></Node>
<StgValue><ssdm name="select_ln41_12"/></StgValue>
</operation>

<operation id="1734" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge35_ifconv:4 %database_buff_4_addr_4 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_4"/></StgValue>
</operation>

<operation id="1735" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge35_ifconv:6 %database_buff_6_addr_4 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_4"/></StgValue>
</operation>

<operation id="1736" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge35_ifconv:7 %database_buff_7_addr_4 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_4"/></StgValue>
</operation>

<operation id="1737" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge35_ifconv:9 %database_buff_1_addr_4 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_4"/></StgValue>
</operation>

<operation id="1738" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:13 %database_buff_4_load_3 = load i14 %database_buff_4_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_4_load_3"/></StgValue>
</operation>

<operation id="1739" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:15 %database_buff_6_load_3 = load i14 %database_buff_6_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_6_load_3"/></StgValue>
</operation>

<operation id="1740" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:16 %database_buff_7_load_3 = load i14 %database_buff_7_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_7_load_3"/></StgValue>
</operation>

<operation id="1741" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:18 %database_buff_1_load_3 = load i14 %database_buff_1_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_1_load_3"/></StgValue>
</operation>

<operation id="1742" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge37_ifconv:3 %database_buff_4_addr_5 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_5"/></StgValue>
</operation>

<operation id="1743" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge37_ifconv:5 %database_buff_6_addr_5 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_5"/></StgValue>
</operation>

<operation id="1744" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge37_ifconv:6 %database_buff_7_addr_5 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_5"/></StgValue>
</operation>

<operation id="1745" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge37_ifconv:8 %database_buff_1_addr_5 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_5"/></StgValue>
</operation>

<operation id="1746" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:12 %database_buff_4_load_4 = load i14 %database_buff_4_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_4_load_4"/></StgValue>
</operation>

<operation id="1747" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:14 %database_buff_6_load_4 = load i14 %database_buff_6_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_6_load_4"/></StgValue>
</operation>

<operation id="1748" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:15 %database_buff_7_load_4 = load i14 %database_buff_7_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_7_load_4"/></StgValue>
</operation>

<operation id="1749" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:17 %database_buff_1_load_4 = load i14 %database_buff_1_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_1_load_4"/></StgValue>
</operation>

<operation id="1750" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge61_ifconv:32 %sext_ln44_16 = sext i16 %diag_array_2_1_load_2

]]></Node>
<StgValue><ssdm name="sext_ln44_16"/></StgValue>
</operation>

<operation id="1751" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge61_ifconv:33 %west_48 = add i17 %sext_ln44_16, i17 131071

]]></Node>
<StgValue><ssdm name="west_48"/></StgValue>
</operation>

<operation id="1752" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge63_ifconv:25 %select_ln41_118 = select i1 %or_ln41_3, i8 %select_ln41_116, i8 %select_ln41_117

]]></Node>
<StgValue><ssdm name="select_ln41_118"/></StgValue>
</operation>

<operation id="1753" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge63_ifconv:26 %icmp_ln41_17 = icmp_eq  i8 %querry_buff_6_load_2, i8 %select_ln41_118

]]></Node>
<StgValue><ssdm name="icmp_ln41_17"/></StgValue>
</operation>

<operation id="1754" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge63_ifconv:27 %select_ln43_17 = select i1 %icmp_ln41_17, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_17"/></StgValue>
</operation>

<operation id="1755" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge63_ifconv:29 %sext_ln43_17 = sext i16 %diag_array_1_2_load_2

]]></Node>
<StgValue><ssdm name="sext_ln43_17"/></StgValue>
</operation>

<operation id="1756" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge63_ifconv:30 %northwest_17 = add i17 %select_ln43_17, i17 %sext_ln43_17

]]></Node>
<StgValue><ssdm name="northwest_17"/></StgValue>
</operation>

<operation id="1757" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge63_ifconv:32 %sext_ln44_17 = sext i16 %diag_array_2_2_load_2

]]></Node>
<StgValue><ssdm name="sext_ln44_17"/></StgValue>
</operation>

<operation id="1758" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge63_ifconv:33 %west_49 = add i17 %sext_ln44_17, i17 131071

]]></Node>
<StgValue><ssdm name="west_49"/></StgValue>
</operation>

<operation id="1759" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge63_ifconv:34 %icmp_ln49_34 = icmp_slt  i17 %northwest_17, i17 %west_48

]]></Node>
<StgValue><ssdm name="icmp_ln49_34"/></StgValue>
</operation>

<operation id="1760" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge63_ifconv:35 %icmp_ln49_35 = icmp_slt  i17 %west_48, i17 %west_49

]]></Node>
<StgValue><ssdm name="icmp_ln49_35"/></StgValue>
</operation>

<operation id="1761" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge63_ifconv:36 %and_ln49_17 = and i1 %icmp_ln49_34, i1 %icmp_ln49_35

]]></Node>
<StgValue><ssdm name="and_ln49_17"/></StgValue>
</operation>

<operation id="1762" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge63_ifconv:39 %icmp_ln55_17 = icmp_slt  i17 %northwest_17, i17 %west_49

]]></Node>
<StgValue><ssdm name="icmp_ln55_17"/></StgValue>
</operation>

<operation id="1763" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge65_ifconv:25 %select_ln41_125 = select i1 %or_ln41_3, i8 %select_ln41_123, i8 %select_ln41_124

]]></Node>
<StgValue><ssdm name="select_ln41_125"/></StgValue>
</operation>

<operation id="1764" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge65_ifconv:26 %icmp_ln41_18 = icmp_eq  i8 %querry_buff_5_load_2, i8 %select_ln41_125

]]></Node>
<StgValue><ssdm name="icmp_ln41_18"/></StgValue>
</operation>

<operation id="1765" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge65_ifconv:27 %select_ln43_18 = select i1 %icmp_ln41_18, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_18"/></StgValue>
</operation>

<operation id="1766" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge65_ifconv:29 %sext_ln43_18 = sext i16 %diag_array_1_3_load_2

]]></Node>
<StgValue><ssdm name="sext_ln43_18"/></StgValue>
</operation>

<operation id="1767" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge65_ifconv:30 %northwest_18 = add i17 %select_ln43_18, i17 %sext_ln43_18

]]></Node>
<StgValue><ssdm name="northwest_18"/></StgValue>
</operation>

<operation id="1768" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge65_ifconv:32 %sext_ln44_18 = sext i16 %diag_array_2_3_load_2

]]></Node>
<StgValue><ssdm name="sext_ln44_18"/></StgValue>
</operation>

<operation id="1769" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge65_ifconv:33 %west_50 = add i17 %sext_ln44_18, i17 131071

]]></Node>
<StgValue><ssdm name="west_50"/></StgValue>
</operation>

<operation id="1770" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge65_ifconv:34 %icmp_ln49_36 = icmp_slt  i17 %northwest_18, i17 %west_49

]]></Node>
<StgValue><ssdm name="icmp_ln49_36"/></StgValue>
</operation>

<operation id="1771" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge65_ifconv:35 %icmp_ln49_37 = icmp_slt  i17 %west_49, i17 %west_50

]]></Node>
<StgValue><ssdm name="icmp_ln49_37"/></StgValue>
</operation>

<operation id="1772" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge65_ifconv:36 %and_ln49_18 = and i1 %icmp_ln49_36, i1 %icmp_ln49_37

]]></Node>
<StgValue><ssdm name="and_ln49_18"/></StgValue>
</operation>

<operation id="1773" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge65_ifconv:39 %icmp_ln55_18 = icmp_slt  i17 %northwest_18, i17 %west_50

]]></Node>
<StgValue><ssdm name="icmp_ln55_18"/></StgValue>
</operation>

<operation id="1774" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge67_ifconv:25 %select_ln41_132 = select i1 %or_ln41_3, i8 %select_ln41_130, i8 %select_ln41_131

]]></Node>
<StgValue><ssdm name="select_ln41_132"/></StgValue>
</operation>

<operation id="1775" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge67_ifconv:26 %icmp_ln41_19 = icmp_eq  i8 %querry_buff_4_load_2, i8 %select_ln41_132

]]></Node>
<StgValue><ssdm name="icmp_ln41_19"/></StgValue>
</operation>

<operation id="1776" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge67_ifconv:27 %select_ln43_19 = select i1 %icmp_ln41_19, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_19"/></StgValue>
</operation>

<operation id="1777" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge67_ifconv:29 %sext_ln43_19 = sext i16 %diag_array_1_4_load_2

]]></Node>
<StgValue><ssdm name="sext_ln43_19"/></StgValue>
</operation>

<operation id="1778" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge67_ifconv:30 %northwest_19 = add i17 %select_ln43_19, i17 %sext_ln43_19

]]></Node>
<StgValue><ssdm name="northwest_19"/></StgValue>
</operation>

<operation id="1779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge67_ifconv:32 %sext_ln44_19 = sext i16 %diag_array_2_4_load_2

]]></Node>
<StgValue><ssdm name="sext_ln44_19"/></StgValue>
</operation>

<operation id="1780" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge67_ifconv:33 %west_51 = add i17 %sext_ln44_19, i17 131071

]]></Node>
<StgValue><ssdm name="west_51"/></StgValue>
</operation>

<operation id="1781" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge67_ifconv:34 %icmp_ln49_38 = icmp_slt  i17 %northwest_19, i17 %west_50

]]></Node>
<StgValue><ssdm name="icmp_ln49_38"/></StgValue>
</operation>

<operation id="1782" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge67_ifconv:35 %icmp_ln49_39 = icmp_slt  i17 %west_50, i17 %west_51

]]></Node>
<StgValue><ssdm name="icmp_ln49_39"/></StgValue>
</operation>

<operation id="1783" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge67_ifconv:36 %and_ln49_19 = and i1 %icmp_ln49_38, i1 %icmp_ln49_39

]]></Node>
<StgValue><ssdm name="and_ln49_19"/></StgValue>
</operation>

<operation id="1784" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge67_ifconv:39 %icmp_ln55_19 = icmp_slt  i17 %northwest_19, i17 %west_51

]]></Node>
<StgValue><ssdm name="icmp_ln55_19"/></StgValue>
</operation>

<operation id="1785" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge69_ifconv:31 %diag_array_2_5_load_2 = load i2 %diag_array_2_5_addr_3

]]></Node>
<StgValue><ssdm name="diag_array_2_5_load_2"/></StgValue>
</operation>

<operation id="1786" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="17" op_0_bw="2">
<![CDATA[
:1 %max_value_arr_5_load_2 = load i2 %max_value_arr_5_addr_3

]]></Node>
<StgValue><ssdm name="max_value_arr_5_load_2"/></StgValue>
</operation>

<operation id="1787" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge81_ifconv:37 %select_ln49_52 = select i1 %and_ln49_26, i17 %west_58, i17 %west_57

]]></Node>
<StgValue><ssdm name="select_ln49_52"/></StgValue>
</operation>

<operation id="1788" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge81_ifconv:38 %select_ln49_53 = select i1 %and_ln49_26, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_53"/></StgValue>
</operation>

<operation id="1789" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge81_ifconv:40 %max_value_79 = select i1 %icmp_ln55_26, i17 %west_58, i17 %northwest_26

]]></Node>
<StgValue><ssdm name="max_value_79"/></StgValue>
</operation>

<operation id="1790" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge81_ifconv:41 %direction_52 = select i1 %icmp_ln55_26, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_52"/></StgValue>
</operation>

<operation id="1791" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge81_ifconv:42 %max_value_80 = select i1 %icmp_ln49_52, i17 %select_ln49_52, i17 %max_value_79

]]></Node>
<StgValue><ssdm name="max_value_80"/></StgValue>
</operation>

<operation id="1792" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge81_ifconv:43 %direction_53 = select i1 %icmp_ln49_52, i2 %select_ln49_53, i2 %direction_52

]]></Node>
<StgValue><ssdm name="direction_53"/></StgValue>
</operation>

<operation id="1793" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge81_ifconv:44 %icmp_ln63_26 = icmp_sgt  i17 %max_value_80, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_26"/></StgValue>
</operation>

<operation id="1794" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge81_ifconv:45 %br_ln63 = br i1 %icmp_ln63_26, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1795" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1796" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1797" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_53, i2 %direction_buff_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1798" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_26 = trunc i17 %max_value_80

]]></Node>
<StgValue><ssdm name="trunc_ln65_26"/></StgValue>
</operation>

<operation id="1799" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1800" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_26 = phi i16 0, void, i16 %trunc_ln65_26, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_26"/></StgValue>
</operation>

<operation id="1801" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_26 = icmp_sgt  i17 %max_value_80, i17 %max_value_arr_2_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln71_26"/></StgValue>
</operation>

<operation id="1802" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_26, void %._crit_edge83_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1803" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_80, i2 %max_value_arr_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1804" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_25 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_25, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_25"/></StgValue>
</operation>

<operation id="1805" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_26 = or i22 %shl_ln73_25, i22 5

]]></Node>
<StgValue><ssdm name="or_ln73_26"/></StgValue>
</operation>

<operation id="1806" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_26, i2 %max_index_arr_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1807" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge83_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1808" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge89_ifconv:37 %select_ln49_60 = select i1 %and_ln49_30, i17 %west_62, i17 %west_61

]]></Node>
<StgValue><ssdm name="select_ln49_60"/></StgValue>
</operation>

<operation id="1809" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge89_ifconv:38 %select_ln49_61 = select i1 %and_ln49_30, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_61"/></StgValue>
</operation>

<operation id="1810" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge89_ifconv:40 %max_value_91 = select i1 %icmp_ln55_30, i17 %west_62, i17 %northwest_30

]]></Node>
<StgValue><ssdm name="max_value_91"/></StgValue>
</operation>

<operation id="1811" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge89_ifconv:41 %direction_60 = select i1 %icmp_ln55_30, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_60"/></StgValue>
</operation>

<operation id="1812" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge89_ifconv:42 %max_value_92 = select i1 %icmp_ln49_60, i17 %select_ln49_60, i17 %max_value_91

]]></Node>
<StgValue><ssdm name="max_value_92"/></StgValue>
</operation>

<operation id="1813" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge89_ifconv:43 %direction_61 = select i1 %icmp_ln49_60, i2 %select_ln49_61, i2 %direction_60

]]></Node>
<StgValue><ssdm name="direction_61"/></StgValue>
</operation>

<operation id="1814" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge89_ifconv:44 %icmp_ln63_30 = icmp_sgt  i17 %max_value_92, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_30"/></StgValue>
</operation>

<operation id="1815" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge89_ifconv:45 %br_ln63 = br i1 %icmp_ln63_30, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1816" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1817" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1818" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_61, i2 %direction_buff_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1819" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_30 = trunc i17 %max_value_92

]]></Node>
<StgValue><ssdm name="trunc_ln65_30"/></StgValue>
</operation>

<operation id="1820" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1821" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_30 = phi i16 0, void, i16 %trunc_ln65_30, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_30"/></StgValue>
</operation>

<operation id="1822" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_30 = icmp_sgt  i17 %max_value_92, i17 %max_value_arr_6_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln71_30"/></StgValue>
</operation>

<operation id="1823" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_30, void %._crit_edge91_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1824" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_92, i2 %max_value_arr_6_addr_4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1825" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_29, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_29"/></StgValue>
</operation>

<operation id="1826" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_30 = or i22 %shl_ln73_29, i22 1

]]></Node>
<StgValue><ssdm name="or_ln73_30"/></StgValue>
</operation>

<operation id="1827" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_30, i2 %max_index_arr_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1828" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge91_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1829" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge91_ifconv:25 %select_ln41_216 = select i1 %or_ln41_3, i8 %select_ln41_214, i8 %select_ln41_215

]]></Node>
<StgValue><ssdm name="select_ln41_216"/></StgValue>
</operation>

<operation id="1830" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge91_ifconv:26 %icmp_ln41_31 = icmp_eq  i8 %querry_buff_0_load_3, i8 %select_ln41_216

]]></Node>
<StgValue><ssdm name="icmp_ln41_31"/></StgValue>
</operation>

<operation id="1831" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge91_ifconv:27 %select_ln43_31 = select i1 %icmp_ln41_31, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_31"/></StgValue>
</operation>

<operation id="1832" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge91_ifconv:29 %sext_ln43_31 = sext i16 %diag_array_1_0_load_3

]]></Node>
<StgValue><ssdm name="sext_ln43_31"/></StgValue>
</operation>

<operation id="1833" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge91_ifconv:30 %northwest_31 = add i17 %select_ln43_31, i17 %sext_ln43_31

]]></Node>
<StgValue><ssdm name="northwest_31"/></StgValue>
</operation>

<operation id="1834" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge91_ifconv:32 %sext_ln44_31 = sext i16 %diag_array_2_0_load_4

]]></Node>
<StgValue><ssdm name="sext_ln44_31"/></StgValue>
</operation>

<operation id="1835" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge91_ifconv:33 %west = add i17 %sext_ln44_31, i17 131071

]]></Node>
<StgValue><ssdm name="west"/></StgValue>
</operation>

<operation id="1836" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge91_ifconv:34 %icmp_ln49_62 = icmp_slt  i17 %northwest_31, i17 %west_62

]]></Node>
<StgValue><ssdm name="icmp_ln49_62"/></StgValue>
</operation>

<operation id="1837" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge91_ifconv:35 %icmp_ln49_63 = icmp_slt  i17 %west_62, i17 %west

]]></Node>
<StgValue><ssdm name="icmp_ln49_63"/></StgValue>
</operation>

<operation id="1838" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge91_ifconv:36 %and_ln49_31 = and i1 %icmp_ln49_62, i1 %icmp_ln49_63

]]></Node>
<StgValue><ssdm name="and_ln49_31"/></StgValue>
</operation>

<operation id="1839" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge91_ifconv:39 %icmp_ln55_31 = icmp_slt  i17 %northwest_31, i17 %west

]]></Node>
<StgValue><ssdm name="icmp_ln55_31"/></StgValue>
</operation>

<operation id="1840" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
._crit_edge93:192 %store_ln42 = store i16 %diag_array_2_0_load, i3 %diag_array_1_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="1841" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:213 %store_ln44 = store i16 %diag_array_2_5_load_2, i2 %diag_array_1_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1842" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:251 %store_ln65 = store i16 %diag_array_3_load_26, i2 %diag_array_2_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1843" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:255 %store_ln65 = store i16 %diag_array_3_load_30, i2 %diag_array_2_6_addr_4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1844" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="17" op_0_bw="16">
<![CDATA[
.split52579_ifconv:10 %sext_ln44 = sext i16 %diag_array_2_1_load

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="1845" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split52579_ifconv:11 %west_32 = add i17 %sext_ln44, i17 131071

]]></Node>
<StgValue><ssdm name="west_32"/></StgValue>
</operation>

<operation id="1846" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:35 %select_ln41_6 = select i1 %or_ln41_3, i8 %select_ln41_4, i8 %select_ln41_5

]]></Node>
<StgValue><ssdm name="select_ln41_6"/></StgValue>
</operation>

<operation id="1847" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:36 %icmp_ln41_1 = icmp_eq  i8 %querry_buff_6_load, i8 %select_ln41_6

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="1848" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge_ifconv:37 %select_ln43_1 = select i1 %icmp_ln41_1, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_1"/></StgValue>
</operation>

<operation id="1849" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge_ifconv:39 %sext_ln43_1 = sext i16 %diag_array_1_2_load

]]></Node>
<StgValue><ssdm name="sext_ln43_1"/></StgValue>
</operation>

<operation id="1850" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge_ifconv:40 %northwest_1 = add i17 %select_ln43_1, i17 %sext_ln43_1

]]></Node>
<StgValue><ssdm name="northwest_1"/></StgValue>
</operation>

<operation id="1851" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge_ifconv:42 %sext_ln44_1 = sext i16 %diag_array_2_2_load

]]></Node>
<StgValue><ssdm name="sext_ln44_1"/></StgValue>
</operation>

<operation id="1852" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge_ifconv:43 %west_33 = add i17 %sext_ln44_1, i17 131071

]]></Node>
<StgValue><ssdm name="west_33"/></StgValue>
</operation>

<operation id="1853" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge_ifconv:44 %icmp_ln49_2 = icmp_slt  i17 %northwest_1, i17 %west_32

]]></Node>
<StgValue><ssdm name="icmp_ln49_2"/></StgValue>
</operation>

<operation id="1854" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge_ifconv:45 %icmp_ln49_3 = icmp_slt  i17 %west_32, i17 %west_33

]]></Node>
<StgValue><ssdm name="icmp_ln49_3"/></StgValue>
</operation>

<operation id="1855" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:46 %and_ln49_1 = and i1 %icmp_ln49_2, i1 %icmp_ln49_3

]]></Node>
<StgValue><ssdm name="and_ln49_1"/></StgValue>
</operation>

<operation id="1856" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge_ifconv:49 %icmp_ln55_1 = icmp_slt  i17 %northwest_1, i17 %west_33

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="1857" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge33_ifconv:25 %select_ln41_13 = select i1 %or_ln41_3, i8 %select_ln41_11, i8 %select_ln41_12

]]></Node>
<StgValue><ssdm name="select_ln41_13"/></StgValue>
</operation>

<operation id="1858" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge33_ifconv:26 %icmp_ln41_2 = icmp_eq  i8 %querry_buff_5_load, i8 %select_ln41_13

]]></Node>
<StgValue><ssdm name="icmp_ln41_2"/></StgValue>
</operation>

<operation id="1859" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge33_ifconv:27 %select_ln43_2 = select i1 %icmp_ln41_2, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_2"/></StgValue>
</operation>

<operation id="1860" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge33_ifconv:29 %sext_ln43_2 = sext i16 %diag_array_1_3_load

]]></Node>
<StgValue><ssdm name="sext_ln43_2"/></StgValue>
</operation>

<operation id="1861" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge33_ifconv:30 %northwest_2 = add i17 %select_ln43_2, i17 %sext_ln43_2

]]></Node>
<StgValue><ssdm name="northwest_2"/></StgValue>
</operation>

<operation id="1862" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge33_ifconv:32 %sext_ln44_2 = sext i16 %diag_array_2_3_load

]]></Node>
<StgValue><ssdm name="sext_ln44_2"/></StgValue>
</operation>

<operation id="1863" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge33_ifconv:33 %west_34 = add i17 %sext_ln44_2, i17 131071

]]></Node>
<StgValue><ssdm name="west_34"/></StgValue>
</operation>

<operation id="1864" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge33_ifconv:34 %icmp_ln49_4 = icmp_slt  i17 %northwest_2, i17 %west_33

]]></Node>
<StgValue><ssdm name="icmp_ln49_4"/></StgValue>
</operation>

<operation id="1865" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge33_ifconv:35 %icmp_ln49_5 = icmp_slt  i17 %west_33, i17 %west_34

]]></Node>
<StgValue><ssdm name="icmp_ln49_5"/></StgValue>
</operation>

<operation id="1866" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge33_ifconv:36 %and_ln49_2 = and i1 %icmp_ln49_4, i1 %icmp_ln49_5

]]></Node>
<StgValue><ssdm name="and_ln49_2"/></StgValue>
</operation>

<operation id="1867" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge33_ifconv:39 %icmp_ln55_2 = icmp_slt  i17 %northwest_2, i17 %west_34

]]></Node>
<StgValue><ssdm name="icmp_ln55_2"/></StgValue>
</operation>

<operation id="1868" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:13 %database_buff_4_load_3 = load i14 %database_buff_4_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_4_load_3"/></StgValue>
</operation>

<operation id="1869" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:15 %database_buff_6_load_3 = load i14 %database_buff_6_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_6_load_3"/></StgValue>
</operation>

<operation id="1870" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:16 %database_buff_7_load_3 = load i14 %database_buff_7_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_7_load_3"/></StgValue>
</operation>

<operation id="1871" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge35_ifconv:18 %database_buff_1_load_3 = load i14 %database_buff_1_addr_4

]]></Node>
<StgValue><ssdm name="database_buff_1_load_3"/></StgValue>
</operation>

<operation id="1872" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge35_ifconv:19 %select_ln41_14 = select i1 %icmp_ln41_38, i8 %database_buff_1_load_3, i8 %database_buff_0_load_3

]]></Node>
<StgValue><ssdm name="select_ln41_14"/></StgValue>
</operation>

<operation id="1873" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge35_ifconv:20 %select_ln41_15 = select i1 %icmp_ln41_36, i8 %database_buff_7_load_3, i8 %database_buff_6_load_3

]]></Node>
<StgValue><ssdm name="select_ln41_15"/></StgValue>
</operation>

<operation id="1874" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge35_ifconv:21 %select_ln41_16 = select i1 %icmp_ln41_34, i8 %database_buff_5_load_3, i8 %database_buff_4_load_3

]]></Node>
<StgValue><ssdm name="select_ln41_16"/></StgValue>
</operation>

<operation id="1875" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge35_ifconv:23 %select_ln41_18 = select i1 %or_ln41, i8 %select_ln41_14, i8 %select_ln41_15

]]></Node>
<StgValue><ssdm name="select_ln41_18"/></StgValue>
</operation>

<operation id="1876" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge35_ifconv:24 %select_ln41_19 = select i1 %or_ln41_2, i8 %select_ln41_16, i8 %select_ln41_17

]]></Node>
<StgValue><ssdm name="select_ln41_19"/></StgValue>
</operation>

<operation id="1877" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:12 %database_buff_4_load_4 = load i14 %database_buff_4_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_4_load_4"/></StgValue>
</operation>

<operation id="1878" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:14 %database_buff_6_load_4 = load i14 %database_buff_6_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_6_load_4"/></StgValue>
</operation>

<operation id="1879" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:15 %database_buff_7_load_4 = load i14 %database_buff_7_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_7_load_4"/></StgValue>
</operation>

<operation id="1880" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge37_ifconv:17 %database_buff_1_load_4 = load i14 %database_buff_1_addr_5

]]></Node>
<StgValue><ssdm name="database_buff_1_load_4"/></StgValue>
</operation>

<operation id="1881" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge37_ifconv:19 %select_ln41_21 = select i1 %icmp_ln41_38, i8 %database_buff_2_load_4, i8 %database_buff_1_load_4

]]></Node>
<StgValue><ssdm name="select_ln41_21"/></StgValue>
</operation>

<operation id="1882" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge37_ifconv:20 %select_ln41_22 = select i1 %icmp_ln41_36, i8 %database_buff_0_load_4, i8 %database_buff_7_load_4

]]></Node>
<StgValue><ssdm name="select_ln41_22"/></StgValue>
</operation>

<operation id="1883" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge37_ifconv:21 %select_ln41_23 = select i1 %icmp_ln41_34, i8 %database_buff_6_load_4, i8 %database_buff_5_load_4

]]></Node>
<StgValue><ssdm name="select_ln41_23"/></StgValue>
</operation>

<operation id="1884" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge37_ifconv:22 %select_ln41_24 = select i1 %icmp_ln41_32, i8 %database_buff_4_load_4, i8 %database_buff_3_load_4

]]></Node>
<StgValue><ssdm name="select_ln41_24"/></StgValue>
</operation>

<operation id="1885" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge37_ifconv:23 %select_ln41_25 = select i1 %or_ln41, i8 %select_ln41_21, i8 %select_ln41_22

]]></Node>
<StgValue><ssdm name="select_ln41_25"/></StgValue>
</operation>

<operation id="1886" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge37_ifconv:24 %select_ln41_26 = select i1 %or_ln41_2, i8 %select_ln41_23, i8 %select_ln41_24

]]></Node>
<StgValue><ssdm name="select_ln41_26"/></StgValue>
</operation>

<operation id="1887" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge39_ifconv:4 %database_buff_6_addr_6 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_6"/></StgValue>
</operation>

<operation id="1888" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge39_ifconv:5 %database_buff_7_addr_6 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_6"/></StgValue>
</operation>

<operation id="1889" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge39_ifconv:7 %database_buff_1_addr_6 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_6"/></StgValue>
</operation>

<operation id="1890" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge39_ifconv:10 %database_buff_4_addr_6 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_6"/></StgValue>
</operation>

<operation id="1891" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:11 %database_buff_4_load_5 = load i14 %database_buff_4_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_4_load_5"/></StgValue>
</operation>

<operation id="1892" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:13 %database_buff_6_load_5 = load i14 %database_buff_6_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_6_load_5"/></StgValue>
</operation>

<operation id="1893" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:14 %database_buff_7_load_5 = load i14 %database_buff_7_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_7_load_5"/></StgValue>
</operation>

<operation id="1894" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:16 %database_buff_1_load_5 = load i14 %database_buff_1_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_1_load_5"/></StgValue>
</operation>

<operation id="1895" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge41_ifconv:3 %database_buff_6_addr_7 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_7"/></StgValue>
</operation>

<operation id="1896" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge41_ifconv:4 %database_buff_7_addr_7 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_7"/></StgValue>
</operation>

<operation id="1897" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge41_ifconv:6 %database_buff_1_addr_7 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_7"/></StgValue>
</operation>

<operation id="1898" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge41_ifconv:9 %database_buff_4_addr_7 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_7"/></StgValue>
</operation>

<operation id="1899" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:12 %database_buff_6_load_6 = load i14 %database_buff_6_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_6_load_6"/></StgValue>
</operation>

<operation id="1900" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:13 %database_buff_7_load_6 = load i14 %database_buff_7_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_7_load_6"/></StgValue>
</operation>

<operation id="1901" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:15 %database_buff_1_load_6 = load i14 %database_buff_1_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_1_load_6"/></StgValue>
</operation>

<operation id="1902" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:18 %database_buff_4_load_6 = load i14 %database_buff_4_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_4_load_6"/></StgValue>
</operation>

<operation id="1903" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge63_ifconv:37 %select_ln49_34 = select i1 %and_ln49_17, i17 %west_49, i17 %west_48

]]></Node>
<StgValue><ssdm name="select_ln49_34"/></StgValue>
</operation>

<operation id="1904" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge63_ifconv:38 %select_ln49_35 = select i1 %and_ln49_17, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_35"/></StgValue>
</operation>

<operation id="1905" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge63_ifconv:40 %max_value_52 = select i1 %icmp_ln55_17, i17 %west_49, i17 %northwest_17

]]></Node>
<StgValue><ssdm name="max_value_52"/></StgValue>
</operation>

<operation id="1906" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge63_ifconv:41 %direction_34 = select i1 %icmp_ln55_17, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_34"/></StgValue>
</operation>

<operation id="1907" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge63_ifconv:42 %max_value_53 = select i1 %icmp_ln49_34, i17 %select_ln49_34, i17 %max_value_52

]]></Node>
<StgValue><ssdm name="max_value_53"/></StgValue>
</operation>

<operation id="1908" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge63_ifconv:43 %direction_35 = select i1 %icmp_ln49_34, i2 %select_ln49_35, i2 %direction_34

]]></Node>
<StgValue><ssdm name="direction_35"/></StgValue>
</operation>

<operation id="1909" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge63_ifconv:44 %icmp_ln63_17 = icmp_sgt  i17 %max_value_53, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_17"/></StgValue>
</operation>

<operation id="1910" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge63_ifconv:45 %br_ln63 = br i1 %icmp_ln63_17, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1911" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1912" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1913" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_35, i2 %direction_buff_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1914" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_17 = trunc i17 %max_value_53

]]></Node>
<StgValue><ssdm name="trunc_ln65_17"/></StgValue>
</operation>

<operation id="1915" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1916" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_17 = phi i16 0, void, i16 %trunc_ln65_17, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_17"/></StgValue>
</operation>

<operation id="1917" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_17 = icmp_sgt  i17 %max_value_53, i17 %max_value_arr_1_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln71_17"/></StgValue>
</operation>

<operation id="1918" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_17, void %._crit_edge65_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1919" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_53, i2 %max_value_arr_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1920" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_16 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_16, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_16"/></StgValue>
</operation>

<operation id="1921" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_17 = or i22 %shl_ln73_16, i22 14

]]></Node>
<StgValue><ssdm name="or_ln73_17"/></StgValue>
</operation>

<operation id="1922" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_17, i2 %max_index_arr_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1923" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge65_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1924" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge65_ifconv:37 %select_ln49_36 = select i1 %and_ln49_18, i17 %west_50, i17 %west_49

]]></Node>
<StgValue><ssdm name="select_ln49_36"/></StgValue>
</operation>

<operation id="1925" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge65_ifconv:38 %select_ln49_37 = select i1 %and_ln49_18, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_37"/></StgValue>
</operation>

<operation id="1926" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge65_ifconv:40 %max_value_55 = select i1 %icmp_ln55_18, i17 %west_50, i17 %northwest_18

]]></Node>
<StgValue><ssdm name="max_value_55"/></StgValue>
</operation>

<operation id="1927" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge65_ifconv:41 %direction_36 = select i1 %icmp_ln55_18, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_36"/></StgValue>
</operation>

<operation id="1928" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge65_ifconv:42 %max_value_56 = select i1 %icmp_ln49_36, i17 %select_ln49_36, i17 %max_value_55

]]></Node>
<StgValue><ssdm name="max_value_56"/></StgValue>
</operation>

<operation id="1929" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge65_ifconv:43 %direction_37 = select i1 %icmp_ln49_36, i2 %select_ln49_37, i2 %direction_36

]]></Node>
<StgValue><ssdm name="direction_37"/></StgValue>
</operation>

<operation id="1930" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge65_ifconv:44 %icmp_ln63_18 = icmp_sgt  i17 %max_value_56, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_18"/></StgValue>
</operation>

<operation id="1931" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge65_ifconv:45 %br_ln63 = br i1 %icmp_ln63_18, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1932" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1933" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1934" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_37, i2 %direction_buff_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1935" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_18 = trunc i17 %max_value_56

]]></Node>
<StgValue><ssdm name="trunc_ln65_18"/></StgValue>
</operation>

<operation id="1936" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1937" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_18 = phi i16 0, void, i16 %trunc_ln65_18, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_18"/></StgValue>
</operation>

<operation id="1938" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_18 = icmp_sgt  i17 %max_value_56, i17 %max_value_arr_2_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln71_18"/></StgValue>
</operation>

<operation id="1939" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_18, void %._crit_edge67_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1940" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_56, i2 %max_value_arr_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1941" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_17, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_17"/></StgValue>
</operation>

<operation id="1942" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_18 = or i22 %shl_ln73_17, i22 13

]]></Node>
<StgValue><ssdm name="or_ln73_18"/></StgValue>
</operation>

<operation id="1943" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_18, i2 %max_index_arr_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1944" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge67_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1945" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge67_ifconv:37 %select_ln49_38 = select i1 %and_ln49_19, i17 %west_51, i17 %west_50

]]></Node>
<StgValue><ssdm name="select_ln49_38"/></StgValue>
</operation>

<operation id="1946" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge67_ifconv:38 %select_ln49_39 = select i1 %and_ln49_19, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_39"/></StgValue>
</operation>

<operation id="1947" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge67_ifconv:40 %max_value_58 = select i1 %icmp_ln55_19, i17 %west_51, i17 %northwest_19

]]></Node>
<StgValue><ssdm name="max_value_58"/></StgValue>
</operation>

<operation id="1948" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge67_ifconv:41 %direction_38 = select i1 %icmp_ln55_19, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_38"/></StgValue>
</operation>

<operation id="1949" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge67_ifconv:42 %max_value_59 = select i1 %icmp_ln49_38, i17 %select_ln49_38, i17 %max_value_58

]]></Node>
<StgValue><ssdm name="max_value_59"/></StgValue>
</operation>

<operation id="1950" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge67_ifconv:43 %direction_39 = select i1 %icmp_ln49_38, i2 %select_ln49_39, i2 %direction_38

]]></Node>
<StgValue><ssdm name="direction_39"/></StgValue>
</operation>

<operation id="1951" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge67_ifconv:44 %icmp_ln63_19 = icmp_sgt  i17 %max_value_59, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_19"/></StgValue>
</operation>

<operation id="1952" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge67_ifconv:45 %br_ln63 = br i1 %icmp_ln63_19, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1953" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1954" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1955" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_39, i2 %direction_buff_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1956" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_19 = trunc i17 %max_value_59

]]></Node>
<StgValue><ssdm name="trunc_ln65_19"/></StgValue>
</operation>

<operation id="1957" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1958" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_19 = phi i16 0, void, i16 %trunc_ln65_19, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_19"/></StgValue>
</operation>

<operation id="1959" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_19 = icmp_sgt  i17 %max_value_59, i17 %max_value_arr_3_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln71_19"/></StgValue>
</operation>

<operation id="1960" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_19, void %._crit_edge69_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1961" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_59, i2 %max_value_arr_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1962" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_18, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_18"/></StgValue>
</operation>

<operation id="1963" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_19 = or i22 %shl_ln73_18, i22 12

]]></Node>
<StgValue><ssdm name="or_ln73_19"/></StgValue>
</operation>

<operation id="1964" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_19, i2 %max_index_arr_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1965" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge69_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1966" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge91_ifconv:37 %select_ln49_62 = select i1 %and_ln49_31, i17 %west, i17 %west_62

]]></Node>
<StgValue><ssdm name="select_ln49_62"/></StgValue>
</operation>

<operation id="1967" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge91_ifconv:38 %select_ln49_63 = select i1 %and_ln49_31, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_63"/></StgValue>
</operation>

<operation id="1968" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge91_ifconv:40 %max_value_94 = select i1 %icmp_ln55_31, i17 %west, i17 %northwest_31

]]></Node>
<StgValue><ssdm name="max_value_94"/></StgValue>
</operation>

<operation id="1969" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge91_ifconv:41 %direction_62 = select i1 %icmp_ln55_31, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_62"/></StgValue>
</operation>

<operation id="1970" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge91_ifconv:42 %max_value_95 = select i1 %icmp_ln49_62, i17 %select_ln49_62, i17 %max_value_94

]]></Node>
<StgValue><ssdm name="max_value_95"/></StgValue>
</operation>

<operation id="1971" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge91_ifconv:43 %direction_63 = select i1 %icmp_ln49_62, i2 %select_ln49_63, i2 %direction_62

]]></Node>
<StgValue><ssdm name="direction_63"/></StgValue>
</operation>

<operation id="1972" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge91_ifconv:44 %icmp_ln63_31 = icmp_sgt  i17 %max_value_95, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_31"/></StgValue>
</operation>

<operation id="1973" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge91_ifconv:45 %br_ln63 = br i1 %icmp_ln63_31, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1974" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1975" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1976" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_63, i2 %direction_buff_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1977" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_31 = trunc i17 %max_value_95

]]></Node>
<StgValue><ssdm name="trunc_ln65_31"/></StgValue>
</operation>

<operation id="1978" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1979" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_31 = phi i16 0, void, i16 %trunc_ln65_31, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_31"/></StgValue>
</operation>

<operation id="1980" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_31 = icmp_sgt  i17 %max_value_95, i17 %max_value_arr_7_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln71_31"/></StgValue>
</operation>

<operation id="1981" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_31, void %._crit_edge93, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1982" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_95, i2 %max_value_arr_7_addr_4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1983" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_30, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_30"/></StgValue>
</operation>

<operation id="1984" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:2 %store_ln73 = store i22 %shl_ln73_30, i2 %max_index_arr_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1985" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge93

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1986" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:156 %direction_buff_2_load_3 = load i2 %direction_buff_2_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_2_load_3"/></StgValue>
</operation>

<operation id="1987" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:180 %direction_buff_6_load_3 = load i2 %direction_buff_6_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_6_load_3"/></StgValue>
</operation>

<operation id="1988" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:242 %store_ln65 = store i16 %diag_array_3_load_17, i2 %diag_array_2_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1989" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:243 %store_ln65 = store i16 %diag_array_3_load_18, i2 %diag_array_2_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1990" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:244 %store_ln65 = store i16 %diag_array_3_load_19, i2 %diag_array_2_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1991" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:256 %store_ln65 = store i16 %diag_array_3_load_31, i2 %diag_array_2_7_addr_4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1992" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge_ifconv:47 %select_ln49_2 = select i1 %and_ln49_1, i17 %west_33, i17 %west_32

]]></Node>
<StgValue><ssdm name="select_ln49_2"/></StgValue>
</operation>

<operation id="1993" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:48 %select_ln49_3 = select i1 %and_ln49_1, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_3"/></StgValue>
</operation>

<operation id="1994" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge_ifconv:50 %max_value_4 = select i1 %icmp_ln55_1, i17 %west_33, i17 %northwest_1

]]></Node>
<StgValue><ssdm name="max_value_4"/></StgValue>
</operation>

<operation id="1995" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:51 %direction_2 = select i1 %icmp_ln55_1, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_2"/></StgValue>
</operation>

<operation id="1996" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge_ifconv:52 %max_value_5 = select i1 %icmp_ln49_2, i17 %select_ln49_2, i17 %max_value_4

]]></Node>
<StgValue><ssdm name="max_value_5"/></StgValue>
</operation>

<operation id="1997" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:53 %direction_3 = select i1 %icmp_ln49_2, i2 %select_ln49_3, i2 %direction_2

]]></Node>
<StgValue><ssdm name="direction_3"/></StgValue>
</operation>

<operation id="1998" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge_ifconv:54 %icmp_ln63_1 = icmp_sgt  i17 %max_value_5, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_1"/></StgValue>
</operation>

<operation id="1999" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv:55 %br_ln63 = br i1 %icmp_ln63_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2000" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_1_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2001" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2002" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_3, i2 %direction_buff_1_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2003" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_1 = trunc i17 %max_value_5

]]></Node>
<StgValue><ssdm name="trunc_ln65_1"/></StgValue>
</operation>

<operation id="2004" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2005" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_1 = phi i16 0, void, i16 %trunc_ln65_1, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_1"/></StgValue>
</operation>

<operation id="2006" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_1 = icmp_sgt  i17 %max_value_5, i17 %max_value_arr_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln71_1"/></StgValue>
</operation>

<operation id="2007" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_1, void %._crit_edge33_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2008" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_5, i2 %max_value_arr_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2009" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_1"/></StgValue>
</operation>

<operation id="2010" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_1 = or i22 %shl_ln73_1, i22 30

]]></Node>
<StgValue><ssdm name="or_ln73_1"/></StgValue>
</operation>

<operation id="2011" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_1, i2 %max_index_arr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2012" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge33_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2013" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge33_ifconv:37 %select_ln49_4 = select i1 %and_ln49_2, i17 %west_34, i17 %west_33

]]></Node>
<StgValue><ssdm name="select_ln49_4"/></StgValue>
</operation>

<operation id="2014" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge33_ifconv:38 %select_ln49_5 = select i1 %and_ln49_2, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_5"/></StgValue>
</operation>

<operation id="2015" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge33_ifconv:40 %max_value_7 = select i1 %icmp_ln55_2, i17 %west_34, i17 %northwest_2

]]></Node>
<StgValue><ssdm name="max_value_7"/></StgValue>
</operation>

<operation id="2016" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge33_ifconv:41 %direction_4 = select i1 %icmp_ln55_2, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_4"/></StgValue>
</operation>

<operation id="2017" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge33_ifconv:42 %max_value_8 = select i1 %icmp_ln49_4, i17 %select_ln49_4, i17 %max_value_7

]]></Node>
<StgValue><ssdm name="max_value_8"/></StgValue>
</operation>

<operation id="2018" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge33_ifconv:43 %direction_5 = select i1 %icmp_ln49_4, i2 %select_ln49_5, i2 %direction_4

]]></Node>
<StgValue><ssdm name="direction_5"/></StgValue>
</operation>

<operation id="2019" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge33_ifconv:44 %icmp_ln63_2 = icmp_sgt  i17 %max_value_8, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_2"/></StgValue>
</operation>

<operation id="2020" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge33_ifconv:45 %br_ln63 = br i1 %icmp_ln63_2, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2021" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_2_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2022" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2023" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_5, i2 %direction_buff_2_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2024" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_2 = trunc i17 %max_value_8

]]></Node>
<StgValue><ssdm name="trunc_ln65_2"/></StgValue>
</operation>

<operation id="2025" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2026" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_2 = phi i16 0, void, i16 %trunc_ln65_2, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_2"/></StgValue>
</operation>

<operation id="2027" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_2 = icmp_sgt  i17 %max_value_8, i17 %max_value_arr_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln71_2"/></StgValue>
</operation>

<operation id="2028" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_2, void %._crit_edge35_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2029" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_8, i2 %max_value_arr_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2030" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_2"/></StgValue>
</operation>

<operation id="2031" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_2 = or i22 %shl_ln73_2, i22 29

]]></Node>
<StgValue><ssdm name="or_ln73_2"/></StgValue>
</operation>

<operation id="2032" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_2, i2 %max_index_arr_2_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2033" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge35_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2034" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge35_ifconv:25 %select_ln41_20 = select i1 %or_ln41_3, i8 %select_ln41_18, i8 %select_ln41_19

]]></Node>
<StgValue><ssdm name="select_ln41_20"/></StgValue>
</operation>

<operation id="2035" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge35_ifconv:26 %icmp_ln41_3 = icmp_eq  i8 %querry_buff_4_load, i8 %select_ln41_20

]]></Node>
<StgValue><ssdm name="icmp_ln41_3"/></StgValue>
</operation>

<operation id="2036" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge35_ifconv:27 %select_ln43_3 = select i1 %icmp_ln41_3, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_3"/></StgValue>
</operation>

<operation id="2037" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge35_ifconv:29 %sext_ln43_3 = sext i16 %diag_array_1_4_load

]]></Node>
<StgValue><ssdm name="sext_ln43_3"/></StgValue>
</operation>

<operation id="2038" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge35_ifconv:30 %northwest_3 = add i17 %select_ln43_3, i17 %sext_ln43_3

]]></Node>
<StgValue><ssdm name="northwest_3"/></StgValue>
</operation>

<operation id="2039" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge35_ifconv:32 %sext_ln44_3 = sext i16 %diag_array_2_4_load

]]></Node>
<StgValue><ssdm name="sext_ln44_3"/></StgValue>
</operation>

<operation id="2040" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge35_ifconv:33 %west_35 = add i17 %sext_ln44_3, i17 131071

]]></Node>
<StgValue><ssdm name="west_35"/></StgValue>
</operation>

<operation id="2041" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge35_ifconv:34 %icmp_ln49_6 = icmp_slt  i17 %northwest_3, i17 %west_34

]]></Node>
<StgValue><ssdm name="icmp_ln49_6"/></StgValue>
</operation>

<operation id="2042" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge35_ifconv:35 %icmp_ln49_7 = icmp_slt  i17 %west_34, i17 %west_35

]]></Node>
<StgValue><ssdm name="icmp_ln49_7"/></StgValue>
</operation>

<operation id="2043" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge35_ifconv:36 %and_ln49_3 = and i1 %icmp_ln49_6, i1 %icmp_ln49_7

]]></Node>
<StgValue><ssdm name="and_ln49_3"/></StgValue>
</operation>

<operation id="2044" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge35_ifconv:39 %icmp_ln55_3 = icmp_slt  i17 %northwest_3, i17 %west_35

]]></Node>
<StgValue><ssdm name="icmp_ln55_3"/></StgValue>
</operation>

<operation id="2045" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge37_ifconv:25 %select_ln41_27 = select i1 %or_ln41_3, i8 %select_ln41_25, i8 %select_ln41_26

]]></Node>
<StgValue><ssdm name="select_ln41_27"/></StgValue>
</operation>

<operation id="2046" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge37_ifconv:26 %icmp_ln41_4 = icmp_eq  i8 %querry_buff_3_load, i8 %select_ln41_27

]]></Node>
<StgValue><ssdm name="icmp_ln41_4"/></StgValue>
</operation>

<operation id="2047" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge37_ifconv:27 %select_ln43_4 = select i1 %icmp_ln41_4, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_4"/></StgValue>
</operation>

<operation id="2048" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge37_ifconv:29 %sext_ln43_4 = sext i16 %diag_array_1_5_load

]]></Node>
<StgValue><ssdm name="sext_ln43_4"/></StgValue>
</operation>

<operation id="2049" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge37_ifconv:30 %northwest_4 = add i17 %select_ln43_4, i17 %sext_ln43_4

]]></Node>
<StgValue><ssdm name="northwest_4"/></StgValue>
</operation>

<operation id="2050" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge37_ifconv:32 %sext_ln44_4 = sext i16 %diag_array_2_5_load

]]></Node>
<StgValue><ssdm name="sext_ln44_4"/></StgValue>
</operation>

<operation id="2051" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge37_ifconv:33 %west_36 = add i17 %sext_ln44_4, i17 131071

]]></Node>
<StgValue><ssdm name="west_36"/></StgValue>
</operation>

<operation id="2052" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge37_ifconv:34 %icmp_ln49_8 = icmp_slt  i17 %northwest_4, i17 %west_35

]]></Node>
<StgValue><ssdm name="icmp_ln49_8"/></StgValue>
</operation>

<operation id="2053" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge37_ifconv:35 %icmp_ln49_9 = icmp_slt  i17 %west_35, i17 %west_36

]]></Node>
<StgValue><ssdm name="icmp_ln49_9"/></StgValue>
</operation>

<operation id="2054" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge37_ifconv:36 %and_ln49_4 = and i1 %icmp_ln49_8, i1 %icmp_ln49_9

]]></Node>
<StgValue><ssdm name="and_ln49_4"/></StgValue>
</operation>

<operation id="2055" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge37_ifconv:39 %icmp_ln55_4 = icmp_slt  i17 %northwest_4, i17 %west_36

]]></Node>
<StgValue><ssdm name="icmp_ln55_4"/></StgValue>
</operation>

<operation id="2056" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:11 %database_buff_4_load_5 = load i14 %database_buff_4_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_4_load_5"/></StgValue>
</operation>

<operation id="2057" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:13 %database_buff_6_load_5 = load i14 %database_buff_6_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_6_load_5"/></StgValue>
</operation>

<operation id="2058" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:14 %database_buff_7_load_5 = load i14 %database_buff_7_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_7_load_5"/></StgValue>
</operation>

<operation id="2059" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge39_ifconv:16 %database_buff_1_load_5 = load i14 %database_buff_1_addr_6

]]></Node>
<StgValue><ssdm name="database_buff_1_load_5"/></StgValue>
</operation>

<operation id="2060" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge39_ifconv:19 %select_ln41_28 = select i1 %icmp_ln41_38, i8 %database_buff_3_load_5, i8 %database_buff_2_load_5

]]></Node>
<StgValue><ssdm name="select_ln41_28"/></StgValue>
</operation>

<operation id="2061" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge39_ifconv:20 %select_ln41_29 = select i1 %icmp_ln41_36, i8 %database_buff_1_load_5, i8 %database_buff_0_load_5

]]></Node>
<StgValue><ssdm name="select_ln41_29"/></StgValue>
</operation>

<operation id="2062" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge39_ifconv:21 %select_ln41_30 = select i1 %icmp_ln41_34, i8 %database_buff_7_load_5, i8 %database_buff_6_load_5

]]></Node>
<StgValue><ssdm name="select_ln41_30"/></StgValue>
</operation>

<operation id="2063" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge39_ifconv:22 %select_ln41_31 = select i1 %icmp_ln41_32, i8 %database_buff_5_load_5, i8 %database_buff_4_load_5

]]></Node>
<StgValue><ssdm name="select_ln41_31"/></StgValue>
</operation>

<operation id="2064" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge39_ifconv:23 %select_ln41_32 = select i1 %or_ln41, i8 %select_ln41_28, i8 %select_ln41_29

]]></Node>
<StgValue><ssdm name="select_ln41_32"/></StgValue>
</operation>

<operation id="2065" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge39_ifconv:24 %select_ln41_33 = select i1 %or_ln41_2, i8 %select_ln41_30, i8 %select_ln41_31

]]></Node>
<StgValue><ssdm name="select_ln41_33"/></StgValue>
</operation>

<operation id="2066" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:12 %database_buff_6_load_6 = load i14 %database_buff_6_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_6_load_6"/></StgValue>
</operation>

<operation id="2067" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:13 %database_buff_7_load_6 = load i14 %database_buff_7_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_7_load_6"/></StgValue>
</operation>

<operation id="2068" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:15 %database_buff_1_load_6 = load i14 %database_buff_1_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_1_load_6"/></StgValue>
</operation>

<operation id="2069" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge41_ifconv:18 %database_buff_4_load_6 = load i14 %database_buff_4_addr_7

]]></Node>
<StgValue><ssdm name="database_buff_4_load_6"/></StgValue>
</operation>

<operation id="2070" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge41_ifconv:19 %select_ln41_35 = select i1 %icmp_ln41_38, i8 %database_buff_4_load_6, i8 %database_buff_3_load_6

]]></Node>
<StgValue><ssdm name="select_ln41_35"/></StgValue>
</operation>

<operation id="2071" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge41_ifconv:20 %select_ln41_36 = select i1 %icmp_ln41_36, i8 %database_buff_2_load_6, i8 %database_buff_1_load_6

]]></Node>
<StgValue><ssdm name="select_ln41_36"/></StgValue>
</operation>

<operation id="2072" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge41_ifconv:21 %select_ln41_37 = select i1 %icmp_ln41_34, i8 %database_buff_0_load_6, i8 %database_buff_7_load_6

]]></Node>
<StgValue><ssdm name="select_ln41_37"/></StgValue>
</operation>

<operation id="2073" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge41_ifconv:22 %select_ln41_38 = select i1 %icmp_ln41_32, i8 %database_buff_6_load_6, i8 %database_buff_5_load_6

]]></Node>
<StgValue><ssdm name="select_ln41_38"/></StgValue>
</operation>

<operation id="2074" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge41_ifconv:23 %select_ln41_39 = select i1 %or_ln41, i8 %select_ln41_35, i8 %select_ln41_36

]]></Node>
<StgValue><ssdm name="select_ln41_39"/></StgValue>
</operation>

<operation id="2075" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge41_ifconv:24 %select_ln41_40 = select i1 %or_ln41_2, i8 %select_ln41_37, i8 %select_ln41_38

]]></Node>
<StgValue><ssdm name="select_ln41_40"/></StgValue>
</operation>

<operation id="2076" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge43_ifconv:3 %database_buff_7_addr_8 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_8"/></StgValue>
</operation>

<operation id="2077" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge43_ifconv:5 %database_buff_1_addr_8 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_8"/></StgValue>
</operation>

<operation id="2078" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge43_ifconv:8 %database_buff_4_addr_8 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_8"/></StgValue>
</operation>

<operation id="2079" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge43_ifconv:10 %database_buff_6_addr_8 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_8"/></StgValue>
</operation>

<operation id="2080" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:11 %database_buff_6_load_7 = load i14 %database_buff_6_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_6_load_7"/></StgValue>
</operation>

<operation id="2081" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:12 %database_buff_7_load_7 = load i14 %database_buff_7_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_7_load_7"/></StgValue>
</operation>

<operation id="2082" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:14 %database_buff_1_load_7 = load i14 %database_buff_1_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_1_load_7"/></StgValue>
</operation>

<operation id="2083" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:17 %database_buff_4_load_7 = load i14 %database_buff_4_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_4_load_7"/></StgValue>
</operation>

<operation id="2084" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge45_ifconv:4 %database_buff_1_addr_9 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_9"/></StgValue>
</operation>

<operation id="2085" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge45_ifconv:7 %database_buff_4_addr_9 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_9"/></StgValue>
</operation>

<operation id="2086" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge45_ifconv:9 %database_buff_6_addr_9 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_9"/></StgValue>
</operation>

<operation id="2087" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge45_ifconv:10 %database_buff_7_addr_9 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_9"/></StgValue>
</operation>

<operation id="2088" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:11 %database_buff_7_load_8 = load i14 %database_buff_7_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_7_load_8"/></StgValue>
</operation>

<operation id="2089" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:13 %database_buff_1_load_8 = load i14 %database_buff_1_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_1_load_8"/></StgValue>
</operation>

<operation id="2090" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:16 %database_buff_4_load_8 = load i14 %database_buff_4_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_4_load_8"/></StgValue>
</operation>

<operation id="2091" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:18 %database_buff_6_load_8 = load i14 %database_buff_6_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_6_load_8"/></StgValue>
</operation>

<operation id="2092" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
._crit_edge93:0 %shl_ln1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %k, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="2093" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:102 %direction_buff_1_load_2 = load i2 %direction_buff_1_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_1_load_2"/></StgValue>
</operation>

<operation id="2094" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:108 %direction_buff_2_load_2 = load i2 %direction_buff_2_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_2_load_2"/></StgValue>
</operation>

<operation id="2095" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:114 %direction_buff_3_load_2 = load i2 %direction_buff_3_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_3_load_2"/></StgValue>
</operation>

<operation id="2096" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:156 %direction_buff_2_load_3 = load i2 %direction_buff_2_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_2_load_3"/></StgValue>
</operation>

<operation id="2097" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:157 %direction_buff_2_load_3_cast = zext i2 %direction_buff_2_load_3

]]></Node>
<StgValue><ssdm name="direction_buff_2_load_3_cast"/></StgValue>
</operation>

<operation id="2098" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:158 %arrayidx54_sum_2697 = or i22 %shl_ln1, i22 26

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2697"/></StgValue>
</operation>

<operation id="2099" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:159 %arrayidx54_sum_2697_cast = zext i22 %arrayidx54_sum_2697

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2697_cast"/></StgValue>
</operation>

<operation id="2100" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:160 %direction_matrix_addr_26 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2697_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_26"/></StgValue>
</operation>

<operation id="2101" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:161 %store_ln76 = store i16 %direction_buff_2_load_3_cast, i22 %direction_matrix_addr_26

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2102" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:180 %direction_buff_6_load_3 = load i2 %direction_buff_6_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_6_load_3"/></StgValue>
</operation>

<operation id="2103" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:181 %direction_buff_6_load_3_cast = zext i2 %direction_buff_6_load_3

]]></Node>
<StgValue><ssdm name="direction_buff_6_load_3_cast"/></StgValue>
</operation>

<operation id="2104" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:182 %arrayidx54_sum_30101 = or i22 %shl_ln1, i22 30

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_30101"/></StgValue>
</operation>

<operation id="2105" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:183 %arrayidx54_sum_30101_cast = zext i22 %arrayidx54_sum_30101

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_30101_cast"/></StgValue>
</operation>

<operation id="2106" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:184 %direction_matrix_addr_30 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_30101_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_30"/></StgValue>
</operation>

<operation id="2107" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:185 %store_ln76 = store i16 %direction_buff_6_load_3_cast, i22 %direction_matrix_addr_30

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2108" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:186 %direction_buff_7_load_3 = load i2 %direction_buff_7_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_7_load_3"/></StgValue>
</operation>

<operation id="2109" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:226 %store_ln65 = store i16 %diag_array_3_load_1, i2 %diag_array_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="2110" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:227 %store_ln65 = store i16 %diag_array_3_load_2, i2 %diag_array_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2111" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge35_ifconv:37 %select_ln49_6 = select i1 %and_ln49_3, i17 %west_35, i17 %west_34

]]></Node>
<StgValue><ssdm name="select_ln49_6"/></StgValue>
</operation>

<operation id="2112" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge35_ifconv:38 %select_ln49_7 = select i1 %and_ln49_3, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_7"/></StgValue>
</operation>

<operation id="2113" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge35_ifconv:40 %max_value_10 = select i1 %icmp_ln55_3, i17 %west_35, i17 %northwest_3

]]></Node>
<StgValue><ssdm name="max_value_10"/></StgValue>
</operation>

<operation id="2114" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge35_ifconv:41 %direction_6 = select i1 %icmp_ln55_3, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_6"/></StgValue>
</operation>

<operation id="2115" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge35_ifconv:42 %max_value_11 = select i1 %icmp_ln49_6, i17 %select_ln49_6, i17 %max_value_10

]]></Node>
<StgValue><ssdm name="max_value_11"/></StgValue>
</operation>

<operation id="2116" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge35_ifconv:43 %direction_7 = select i1 %icmp_ln49_6, i2 %select_ln49_7, i2 %direction_6

]]></Node>
<StgValue><ssdm name="direction_7"/></StgValue>
</operation>

<operation id="2117" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge35_ifconv:44 %icmp_ln63_3 = icmp_sgt  i17 %max_value_11, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_3"/></StgValue>
</operation>

<operation id="2118" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge35_ifconv:45 %br_ln63 = br i1 %icmp_ln63_3, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2119" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_3_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2120" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2121" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_7, i2 %direction_buff_3_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2122" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_3 = trunc i17 %max_value_11

]]></Node>
<StgValue><ssdm name="trunc_ln65_3"/></StgValue>
</operation>

<operation id="2123" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2124" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_3 = phi i16 0, void, i16 %trunc_ln65_3, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_3"/></StgValue>
</operation>

<operation id="2125" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_3 = icmp_sgt  i17 %max_value_11, i17 %max_value_arr_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln71_3"/></StgValue>
</operation>

<operation id="2126" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_3, void %._crit_edge37_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2127" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_11, i2 %max_value_arr_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2128" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_3"/></StgValue>
</operation>

<operation id="2129" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_3 = or i22 %shl_ln73_3, i22 28

]]></Node>
<StgValue><ssdm name="or_ln73_3"/></StgValue>
</operation>

<operation id="2130" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_3, i2 %max_index_arr_3_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2131" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge37_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2132" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge37_ifconv:37 %select_ln49_8 = select i1 %and_ln49_4, i17 %west_36, i17 %west_35

]]></Node>
<StgValue><ssdm name="select_ln49_8"/></StgValue>
</operation>

<operation id="2133" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge37_ifconv:38 %select_ln49_9 = select i1 %and_ln49_4, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_9"/></StgValue>
</operation>

<operation id="2134" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge37_ifconv:40 %max_value_13 = select i1 %icmp_ln55_4, i17 %west_36, i17 %northwest_4

]]></Node>
<StgValue><ssdm name="max_value_13"/></StgValue>
</operation>

<operation id="2135" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge37_ifconv:41 %direction_8 = select i1 %icmp_ln55_4, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_8"/></StgValue>
</operation>

<operation id="2136" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge37_ifconv:42 %max_value_14 = select i1 %icmp_ln49_8, i17 %select_ln49_8, i17 %max_value_13

]]></Node>
<StgValue><ssdm name="max_value_14"/></StgValue>
</operation>

<operation id="2137" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge37_ifconv:43 %direction_9 = select i1 %icmp_ln49_8, i2 %select_ln49_9, i2 %direction_8

]]></Node>
<StgValue><ssdm name="direction_9"/></StgValue>
</operation>

<operation id="2138" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge37_ifconv:44 %icmp_ln63_4 = icmp_sgt  i17 %max_value_14, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_4"/></StgValue>
</operation>

<operation id="2139" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge37_ifconv:45 %br_ln63 = br i1 %icmp_ln63_4, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2140" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_4_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2142" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_9, i2 %direction_buff_4_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_4 = trunc i17 %max_value_14

]]></Node>
<StgValue><ssdm name="trunc_ln65_4"/></StgValue>
</operation>

<operation id="2144" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2145" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_4 = phi i16 0, void, i16 %trunc_ln65_4, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_4"/></StgValue>
</operation>

<operation id="2146" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_4 = icmp_sgt  i17 %max_value_14, i17 %max_value_arr_4_load

]]></Node>
<StgValue><ssdm name="icmp_ln71_4"/></StgValue>
</operation>

<operation id="2147" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_4, void %._crit_edge39_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2148" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_14, i2 %max_value_arr_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2149" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_3, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_4"/></StgValue>
</operation>

<operation id="2150" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_4 = or i22 %shl_ln73_4, i22 27

]]></Node>
<StgValue><ssdm name="or_ln73_4"/></StgValue>
</operation>

<operation id="2151" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_4, i2 %max_index_arr_4_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2152" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge39_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2153" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge39_ifconv:25 %select_ln41_34 = select i1 %or_ln41_3, i8 %select_ln41_32, i8 %select_ln41_33

]]></Node>
<StgValue><ssdm name="select_ln41_34"/></StgValue>
</operation>

<operation id="2154" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge39_ifconv:26 %icmp_ln41_5 = icmp_eq  i8 %querry_buff_2_load, i8 %select_ln41_34

]]></Node>
<StgValue><ssdm name="icmp_ln41_5"/></StgValue>
</operation>

<operation id="2155" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge39_ifconv:27 %select_ln43_5 = select i1 %icmp_ln41_5, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_5"/></StgValue>
</operation>

<operation id="2156" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge39_ifconv:29 %sext_ln43_5 = sext i16 %diag_array_1_6_load

]]></Node>
<StgValue><ssdm name="sext_ln43_5"/></StgValue>
</operation>

<operation id="2157" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge39_ifconv:30 %northwest_5 = add i17 %select_ln43_5, i17 %sext_ln43_5

]]></Node>
<StgValue><ssdm name="northwest_5"/></StgValue>
</operation>

<operation id="2158" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge39_ifconv:32 %sext_ln44_5 = sext i16 %diag_array_2_6_load

]]></Node>
<StgValue><ssdm name="sext_ln44_5"/></StgValue>
</operation>

<operation id="2159" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge39_ifconv:33 %west_37 = add i17 %sext_ln44_5, i17 131071

]]></Node>
<StgValue><ssdm name="west_37"/></StgValue>
</operation>

<operation id="2160" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge39_ifconv:34 %icmp_ln49_10 = icmp_slt  i17 %northwest_5, i17 %west_36

]]></Node>
<StgValue><ssdm name="icmp_ln49_10"/></StgValue>
</operation>

<operation id="2161" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge39_ifconv:35 %icmp_ln49_11 = icmp_slt  i17 %west_36, i17 %west_37

]]></Node>
<StgValue><ssdm name="icmp_ln49_11"/></StgValue>
</operation>

<operation id="2162" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge39_ifconv:36 %and_ln49_5 = and i1 %icmp_ln49_10, i1 %icmp_ln49_11

]]></Node>
<StgValue><ssdm name="and_ln49_5"/></StgValue>
</operation>

<operation id="2163" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge39_ifconv:39 %icmp_ln55_5 = icmp_slt  i17 %northwest_5, i17 %west_37

]]></Node>
<StgValue><ssdm name="icmp_ln55_5"/></StgValue>
</operation>

<operation id="2164" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge41_ifconv:25 %select_ln41_41 = select i1 %or_ln41_3, i8 %select_ln41_39, i8 %select_ln41_40

]]></Node>
<StgValue><ssdm name="select_ln41_41"/></StgValue>
</operation>

<operation id="2165" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge41_ifconv:26 %icmp_ln41_6 = icmp_eq  i8 %querry_buff_1_load, i8 %select_ln41_41

]]></Node>
<StgValue><ssdm name="icmp_ln41_6"/></StgValue>
</operation>

<operation id="2166" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge41_ifconv:27 %select_ln43_6 = select i1 %icmp_ln41_6, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_6"/></StgValue>
</operation>

<operation id="2167" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge41_ifconv:29 %sext_ln43_6 = sext i16 %diag_array_1_7_load

]]></Node>
<StgValue><ssdm name="sext_ln43_6"/></StgValue>
</operation>

<operation id="2168" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge41_ifconv:30 %northwest_6 = add i17 %select_ln43_6, i17 %sext_ln43_6

]]></Node>
<StgValue><ssdm name="northwest_6"/></StgValue>
</operation>

<operation id="2169" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge41_ifconv:32 %sext_ln44_6 = sext i16 %diag_array_2_7_load

]]></Node>
<StgValue><ssdm name="sext_ln44_6"/></StgValue>
</operation>

<operation id="2170" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge41_ifconv:33 %west_38 = add i17 %sext_ln44_6, i17 131071

]]></Node>
<StgValue><ssdm name="west_38"/></StgValue>
</operation>

<operation id="2171" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge41_ifconv:34 %icmp_ln49_12 = icmp_slt  i17 %northwest_6, i17 %west_37

]]></Node>
<StgValue><ssdm name="icmp_ln49_12"/></StgValue>
</operation>

<operation id="2172" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge41_ifconv:35 %icmp_ln49_13 = icmp_slt  i17 %west_37, i17 %west_38

]]></Node>
<StgValue><ssdm name="icmp_ln49_13"/></StgValue>
</operation>

<operation id="2173" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge41_ifconv:36 %and_ln49_6 = and i1 %icmp_ln49_12, i1 %icmp_ln49_13

]]></Node>
<StgValue><ssdm name="and_ln49_6"/></StgValue>
</operation>

<operation id="2174" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge41_ifconv:39 %icmp_ln55_6 = icmp_slt  i17 %northwest_6, i17 %west_38

]]></Node>
<StgValue><ssdm name="icmp_ln55_6"/></StgValue>
</operation>

<operation id="2175" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:11 %database_buff_6_load_7 = load i14 %database_buff_6_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_6_load_7"/></StgValue>
</operation>

<operation id="2176" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:12 %database_buff_7_load_7 = load i14 %database_buff_7_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_7_load_7"/></StgValue>
</operation>

<operation id="2177" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:14 %database_buff_1_load_7 = load i14 %database_buff_1_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_1_load_7"/></StgValue>
</operation>

<operation id="2178" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge43_ifconv:17 %database_buff_4_load_7 = load i14 %database_buff_4_addr_8

]]></Node>
<StgValue><ssdm name="database_buff_4_load_7"/></StgValue>
</operation>

<operation id="2179" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge43_ifconv:19 %select_ln41_42 = select i1 %icmp_ln41_38, i8 %database_buff_5_load_7, i8 %database_buff_4_load_7

]]></Node>
<StgValue><ssdm name="select_ln41_42"/></StgValue>
</operation>

<operation id="2180" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge43_ifconv:21 %select_ln41_44 = select i1 %icmp_ln41_34, i8 %database_buff_1_load_7, i8 %database_buff_0_load_7

]]></Node>
<StgValue><ssdm name="select_ln41_44"/></StgValue>
</operation>

<operation id="2181" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge43_ifconv:22 %select_ln41_45 = select i1 %icmp_ln41_32, i8 %database_buff_7_load_7, i8 %database_buff_6_load_7

]]></Node>
<StgValue><ssdm name="select_ln41_45"/></StgValue>
</operation>

<operation id="2182" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge43_ifconv:23 %select_ln41_46 = select i1 %or_ln41, i8 %select_ln41_42, i8 %select_ln41_43

]]></Node>
<StgValue><ssdm name="select_ln41_46"/></StgValue>
</operation>

<operation id="2183" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge43_ifconv:24 %select_ln41_47 = select i1 %or_ln41_2, i8 %select_ln41_44, i8 %select_ln41_45

]]></Node>
<StgValue><ssdm name="select_ln41_47"/></StgValue>
</operation>

<operation id="2184" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:11 %database_buff_7_load_8 = load i14 %database_buff_7_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_7_load_8"/></StgValue>
</operation>

<operation id="2185" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:13 %database_buff_1_load_8 = load i14 %database_buff_1_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_1_load_8"/></StgValue>
</operation>

<operation id="2186" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:16 %database_buff_4_load_8 = load i14 %database_buff_4_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_4_load_8"/></StgValue>
</operation>

<operation id="2187" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge45_ifconv:18 %database_buff_6_load_8 = load i14 %database_buff_6_addr_9

]]></Node>
<StgValue><ssdm name="database_buff_6_load_8"/></StgValue>
</operation>

<operation id="2188" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge45_ifconv:19 %select_ln41_49 = select i1 %icmp_ln41_38, i8 %database_buff_6_load_8, i8 %database_buff_5_load_8

]]></Node>
<StgValue><ssdm name="select_ln41_49"/></StgValue>
</operation>

<operation id="2189" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge45_ifconv:20 %select_ln41_50 = select i1 %icmp_ln41_36, i8 %database_buff_4_load_8, i8 %database_buff_3_load_8

]]></Node>
<StgValue><ssdm name="select_ln41_50"/></StgValue>
</operation>

<operation id="2190" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge45_ifconv:21 %select_ln41_51 = select i1 %icmp_ln41_34, i8 %database_buff_2_load_8, i8 %database_buff_1_load_8

]]></Node>
<StgValue><ssdm name="select_ln41_51"/></StgValue>
</operation>

<operation id="2191" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge45_ifconv:22 %select_ln41_52 = select i1 %icmp_ln41_32, i8 %database_buff_0_load_8, i8 %database_buff_7_load_8

]]></Node>
<StgValue><ssdm name="select_ln41_52"/></StgValue>
</operation>

<operation id="2192" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge45_ifconv:23 %select_ln41_53 = select i1 %or_ln41, i8 %select_ln41_49, i8 %select_ln41_50

]]></Node>
<StgValue><ssdm name="select_ln41_53"/></StgValue>
</operation>

<operation id="2193" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge45_ifconv:24 %select_ln41_54 = select i1 %or_ln41_2, i8 %select_ln41_51, i8 %select_ln41_52

]]></Node>
<StgValue><ssdm name="select_ln41_54"/></StgValue>
</operation>

<operation id="2194" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge47_ifconv:3 %database_buff_1_addr_10 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_10"/></StgValue>
</operation>

<operation id="2195" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge47_ifconv:6 %database_buff_4_addr_10 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_10"/></StgValue>
</operation>

<operation id="2196" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge47_ifconv:8 %database_buff_6_addr_10 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_10"/></StgValue>
</operation>

<operation id="2197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge47_ifconv:9 %database_buff_7_addr_10 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_10"/></StgValue>
</operation>

<operation id="2198" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:12 %database_buff_1_load_9 = load i14 %database_buff_1_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_1_load_9"/></StgValue>
</operation>

<operation id="2199" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:15 %database_buff_4_load_9 = load i14 %database_buff_4_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_4_load_9"/></StgValue>
</operation>

<operation id="2200" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:17 %database_buff_6_load_9 = load i14 %database_buff_6_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_6_load_9"/></StgValue>
</operation>

<operation id="2201" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:18 %database_buff_7_load_9 = load i14 %database_buff_7_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_7_load_9"/></StgValue>
</operation>

<operation id="2202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge49_ifconv:5 %database_buff_4_addr_11 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_11"/></StgValue>
</operation>

<operation id="2203" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge49_ifconv:7 %database_buff_6_addr_11 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_11"/></StgValue>
</operation>

<operation id="2204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge49_ifconv:8 %database_buff_7_addr_11 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_11"/></StgValue>
</operation>

<operation id="2205" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge49_ifconv:10 %database_buff_1_addr_11 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_11"/></StgValue>
</operation>

<operation id="2206" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:11 %database_buff_1_load_10 = load i14 %database_buff_1_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_1_load_10"/></StgValue>
</operation>

<operation id="2207" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:14 %database_buff_4_load_10 = load i14 %database_buff_4_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_4_load_10"/></StgValue>
</operation>

<operation id="2208" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:16 %database_buff_6_load_10 = load i14 %database_buff_6_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_6_load_10"/></StgValue>
</operation>

<operation id="2209" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:17 %database_buff_7_load_10 = load i14 %database_buff_7_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_7_load_10"/></StgValue>
</operation>

<operation id="2210" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:6 %direction_buff_1_load = load i2 %direction_buff_1_addr

]]></Node>
<StgValue><ssdm name="direction_buff_1_load"/></StgValue>
</operation>

<operation id="2211" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:12 %direction_buff_2_load = load i2 %direction_buff_2_addr

]]></Node>
<StgValue><ssdm name="direction_buff_2_load"/></StgValue>
</operation>

<operation id="2212" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:102 %direction_buff_1_load_2 = load i2 %direction_buff_1_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_1_load_2"/></StgValue>
</operation>

<operation id="2213" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:103 %direction_buff_1_load_2_cast = zext i2 %direction_buff_1_load_2

]]></Node>
<StgValue><ssdm name="direction_buff_1_load_2_cast"/></StgValue>
</operation>

<operation id="2214" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:104 %arrayidx54_sum_1788 = or i22 %shl_ln1, i22 17

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1788"/></StgValue>
</operation>

<operation id="2215" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:105 %arrayidx54_sum_1788_cast = zext i22 %arrayidx54_sum_1788

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1788_cast"/></StgValue>
</operation>

<operation id="2216" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:106 %direction_matrix_addr_17 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1788_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_17"/></StgValue>
</operation>

<operation id="2217" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:107 %store_ln76 = store i16 %direction_buff_1_load_2_cast, i22 %direction_matrix_addr_17

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2218" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:108 %direction_buff_2_load_2 = load i2 %direction_buff_2_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_2_load_2"/></StgValue>
</operation>

<operation id="2219" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:109 %direction_buff_2_load_2_cast = zext i2 %direction_buff_2_load_2

]]></Node>
<StgValue><ssdm name="direction_buff_2_load_2_cast"/></StgValue>
</operation>

<operation id="2220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:110 %arrayidx54_sum_1889 = or i22 %shl_ln1, i22 18

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1889"/></StgValue>
</operation>

<operation id="2221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:111 %arrayidx54_sum_1889_cast = zext i22 %arrayidx54_sum_1889

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1889_cast"/></StgValue>
</operation>

<operation id="2222" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:112 %direction_matrix_addr_18 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1889_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_18"/></StgValue>
</operation>

<operation id="2223" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:113 %store_ln76 = store i16 %direction_buff_2_load_2_cast, i22 %direction_matrix_addr_18

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2224" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:114 %direction_buff_3_load_2 = load i2 %direction_buff_3_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_3_load_2"/></StgValue>
</operation>

<operation id="2225" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:186 %direction_buff_7_load_3 = load i2 %direction_buff_7_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_7_load_3"/></StgValue>
</operation>

<operation id="2226" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:228 %store_ln65 = store i16 %diag_array_3_load_3, i2 %diag_array_2_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="2227" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:229 %store_ln65 = store i16 %diag_array_3_load_4, i2 %diag_array_2_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2228" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge39_ifconv:37 %select_ln49_10 = select i1 %and_ln49_5, i17 %west_37, i17 %west_36

]]></Node>
<StgValue><ssdm name="select_ln49_10"/></StgValue>
</operation>

<operation id="2229" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge39_ifconv:38 %select_ln49_11 = select i1 %and_ln49_5, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_11"/></StgValue>
</operation>

<operation id="2230" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge39_ifconv:40 %max_value_16 = select i1 %icmp_ln55_5, i17 %west_37, i17 %northwest_5

]]></Node>
<StgValue><ssdm name="max_value_16"/></StgValue>
</operation>

<operation id="2231" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge39_ifconv:41 %direction_10 = select i1 %icmp_ln55_5, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_10"/></StgValue>
</operation>

<operation id="2232" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge39_ifconv:42 %max_value_17 = select i1 %icmp_ln49_10, i17 %select_ln49_10, i17 %max_value_16

]]></Node>
<StgValue><ssdm name="max_value_17"/></StgValue>
</operation>

<operation id="2233" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge39_ifconv:43 %direction_11 = select i1 %icmp_ln49_10, i2 %select_ln49_11, i2 %direction_10

]]></Node>
<StgValue><ssdm name="direction_11"/></StgValue>
</operation>

<operation id="2234" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge39_ifconv:44 %icmp_ln63_5 = icmp_sgt  i17 %max_value_17, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_5"/></StgValue>
</operation>

<operation id="2235" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge39_ifconv:45 %br_ln63 = br i1 %icmp_ln63_5, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2236" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_5_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2237" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2238" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_11, i2 %direction_buff_5_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2239" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_5 = trunc i17 %max_value_17

]]></Node>
<StgValue><ssdm name="trunc_ln65_5"/></StgValue>
</operation>

<operation id="2240" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2241" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_5 = phi i16 0, void, i16 %trunc_ln65_5, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_5"/></StgValue>
</operation>

<operation id="2242" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_5 = icmp_sgt  i17 %max_value_17, i17 %max_value_arr_5_load

]]></Node>
<StgValue><ssdm name="icmp_ln71_5"/></StgValue>
</operation>

<operation id="2243" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_5, void %._crit_edge41_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2244" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_17, i2 %max_value_arr_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2245" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_4, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_5"/></StgValue>
</operation>

<operation id="2246" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_5 = or i22 %shl_ln73_5, i22 26

]]></Node>
<StgValue><ssdm name="or_ln73_5"/></StgValue>
</operation>

<operation id="2247" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_5, i2 %max_index_arr_5_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2248" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge41_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2249" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge41_ifconv:37 %select_ln49_12 = select i1 %and_ln49_6, i17 %west_38, i17 %west_37

]]></Node>
<StgValue><ssdm name="select_ln49_12"/></StgValue>
</operation>

<operation id="2250" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge41_ifconv:38 %select_ln49_13 = select i1 %and_ln49_6, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_13"/></StgValue>
</operation>

<operation id="2251" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge41_ifconv:40 %max_value_19 = select i1 %icmp_ln55_6, i17 %west_38, i17 %northwest_6

]]></Node>
<StgValue><ssdm name="max_value_19"/></StgValue>
</operation>

<operation id="2252" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge41_ifconv:41 %direction_12 = select i1 %icmp_ln55_6, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_12"/></StgValue>
</operation>

<operation id="2253" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge41_ifconv:42 %max_value_20 = select i1 %icmp_ln49_12, i17 %select_ln49_12, i17 %max_value_19

]]></Node>
<StgValue><ssdm name="max_value_20"/></StgValue>
</operation>

<operation id="2254" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge41_ifconv:43 %direction_13 = select i1 %icmp_ln49_12, i2 %select_ln49_13, i2 %direction_12

]]></Node>
<StgValue><ssdm name="direction_13"/></StgValue>
</operation>

<operation id="2255" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge41_ifconv:44 %icmp_ln63_6 = icmp_sgt  i17 %max_value_20, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_6"/></StgValue>
</operation>

<operation id="2256" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge41_ifconv:45 %br_ln63 = br i1 %icmp_ln63_6, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2257" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_6_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2258" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2259" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_13, i2 %direction_buff_6_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2260" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_6 = trunc i17 %max_value_20

]]></Node>
<StgValue><ssdm name="trunc_ln65_6"/></StgValue>
</operation>

<operation id="2261" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_6 = phi i16 0, void, i16 %trunc_ln65_6, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_6"/></StgValue>
</operation>

<operation id="2263" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_6 = icmp_sgt  i17 %max_value_20, i17 %max_value_arr_6_load

]]></Node>
<StgValue><ssdm name="icmp_ln71_6"/></StgValue>
</operation>

<operation id="2264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_6, void %._crit_edge43_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2265" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_20, i2 %max_value_arr_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2266" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_5, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_6"/></StgValue>
</operation>

<operation id="2267" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_6 = or i22 %shl_ln73_6, i22 25

]]></Node>
<StgValue><ssdm name="or_ln73_6"/></StgValue>
</operation>

<operation id="2268" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_6, i2 %max_index_arr_6_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2269" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge43_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2270" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge43_ifconv:25 %select_ln41_48 = select i1 %or_ln41_3, i8 %select_ln41_46, i8 %select_ln41_47

]]></Node>
<StgValue><ssdm name="select_ln41_48"/></StgValue>
</operation>

<operation id="2271" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge43_ifconv:26 %icmp_ln41_7 = icmp_eq  i8 %querry_buff_0_load, i8 %select_ln41_48

]]></Node>
<StgValue><ssdm name="icmp_ln41_7"/></StgValue>
</operation>

<operation id="2272" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge43_ifconv:27 %select_ln43_7 = select i1 %icmp_ln41_7, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_7"/></StgValue>
</operation>

<operation id="2273" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge43_ifconv:29 %sext_ln43_7 = sext i16 %diag_array_1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln43_7"/></StgValue>
</operation>

<operation id="2274" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge43_ifconv:30 %northwest_7 = add i17 %select_ln43_7, i17 %sext_ln43_7

]]></Node>
<StgValue><ssdm name="northwest_7"/></StgValue>
</operation>

<operation id="2275" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge43_ifconv:32 %sext_ln44_7 = sext i16 %diag_array_2_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln44_7"/></StgValue>
</operation>

<operation id="2276" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge43_ifconv:33 %west_39 = add i17 %sext_ln44_7, i17 131071

]]></Node>
<StgValue><ssdm name="west_39"/></StgValue>
</operation>

<operation id="2277" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge43_ifconv:34 %icmp_ln49_14 = icmp_slt  i17 %northwest_7, i17 %west_38

]]></Node>
<StgValue><ssdm name="icmp_ln49_14"/></StgValue>
</operation>

<operation id="2278" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge43_ifconv:35 %icmp_ln49_15 = icmp_slt  i17 %west_38, i17 %west_39

]]></Node>
<StgValue><ssdm name="icmp_ln49_15"/></StgValue>
</operation>

<operation id="2279" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge43_ifconv:36 %and_ln49_7 = and i1 %icmp_ln49_14, i1 %icmp_ln49_15

]]></Node>
<StgValue><ssdm name="and_ln49_7"/></StgValue>
</operation>

<operation id="2280" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge43_ifconv:39 %icmp_ln55_7 = icmp_slt  i17 %northwest_7, i17 %west_39

]]></Node>
<StgValue><ssdm name="icmp_ln55_7"/></StgValue>
</operation>

<operation id="2281" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge45_ifconv:25 %select_ln41_55 = select i1 %or_ln41_3, i8 %select_ln41_53, i8 %select_ln41_54

]]></Node>
<StgValue><ssdm name="select_ln41_55"/></StgValue>
</operation>

<operation id="2282" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge45_ifconv:26 %icmp_ln41_8 = icmp_eq  i8 %querry_buff_7_load_1, i8 %select_ln41_55

]]></Node>
<StgValue><ssdm name="icmp_ln41_8"/></StgValue>
</operation>

<operation id="2283" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge45_ifconv:27 %select_ln43_8 = select i1 %icmp_ln41_8, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_8"/></StgValue>
</operation>

<operation id="2284" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge45_ifconv:29 %sext_ln43_8 = sext i16 %diag_array_1_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln43_8"/></StgValue>
</operation>

<operation id="2285" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge45_ifconv:30 %northwest_8 = add i17 %select_ln43_8, i17 %sext_ln43_8

]]></Node>
<StgValue><ssdm name="northwest_8"/></StgValue>
</operation>

<operation id="2286" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge45_ifconv:32 %sext_ln44_8 = sext i16 %diag_array_2_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln44_8"/></StgValue>
</operation>

<operation id="2287" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge45_ifconv:33 %west_40 = add i17 %sext_ln44_8, i17 131071

]]></Node>
<StgValue><ssdm name="west_40"/></StgValue>
</operation>

<operation id="2288" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge45_ifconv:34 %icmp_ln49_16 = icmp_slt  i17 %northwest_8, i17 %west_39

]]></Node>
<StgValue><ssdm name="icmp_ln49_16"/></StgValue>
</operation>

<operation id="2289" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge45_ifconv:35 %icmp_ln49_17 = icmp_slt  i17 %west_39, i17 %west_40

]]></Node>
<StgValue><ssdm name="icmp_ln49_17"/></StgValue>
</operation>

<operation id="2290" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge45_ifconv:36 %and_ln49_8 = and i1 %icmp_ln49_16, i1 %icmp_ln49_17

]]></Node>
<StgValue><ssdm name="and_ln49_8"/></StgValue>
</operation>

<operation id="2291" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge45_ifconv:39 %icmp_ln55_8 = icmp_slt  i17 %northwest_8, i17 %west_40

]]></Node>
<StgValue><ssdm name="icmp_ln55_8"/></StgValue>
</operation>

<operation id="2292" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:12 %database_buff_1_load_9 = load i14 %database_buff_1_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_1_load_9"/></StgValue>
</operation>

<operation id="2293" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:15 %database_buff_4_load_9 = load i14 %database_buff_4_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_4_load_9"/></StgValue>
</operation>

<operation id="2294" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:17 %database_buff_6_load_9 = load i14 %database_buff_6_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_6_load_9"/></StgValue>
</operation>

<operation id="2295" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge47_ifconv:18 %database_buff_7_load_9 = load i14 %database_buff_7_addr_10

]]></Node>
<StgValue><ssdm name="database_buff_7_load_9"/></StgValue>
</operation>

<operation id="2296" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge47_ifconv:19 %select_ln41_56 = select i1 %icmp_ln41_38, i8 %database_buff_7_load_9, i8 %database_buff_6_load_9

]]></Node>
<StgValue><ssdm name="select_ln41_56"/></StgValue>
</operation>

<operation id="2297" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge47_ifconv:20 %select_ln41_57 = select i1 %icmp_ln41_36, i8 %database_buff_5_load_9, i8 %database_buff_4_load_9

]]></Node>
<StgValue><ssdm name="select_ln41_57"/></StgValue>
</operation>

<operation id="2298" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge47_ifconv:21 %select_ln41_58 = select i1 %icmp_ln41_34, i8 %database_buff_3_load_9, i8 %database_buff_2_load_9

]]></Node>
<StgValue><ssdm name="select_ln41_58"/></StgValue>
</operation>

<operation id="2299" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge47_ifconv:22 %select_ln41_59 = select i1 %icmp_ln41_32, i8 %database_buff_1_load_9, i8 %database_buff_0_load_9

]]></Node>
<StgValue><ssdm name="select_ln41_59"/></StgValue>
</operation>

<operation id="2300" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge47_ifconv:23 %select_ln41_60 = select i1 %or_ln41, i8 %select_ln41_56, i8 %select_ln41_57

]]></Node>
<StgValue><ssdm name="select_ln41_60"/></StgValue>
</operation>

<operation id="2301" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge47_ifconv:24 %select_ln41_61 = select i1 %or_ln41_2, i8 %select_ln41_58, i8 %select_ln41_59

]]></Node>
<StgValue><ssdm name="select_ln41_61"/></StgValue>
</operation>

<operation id="2302" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:11 %database_buff_1_load_10 = load i14 %database_buff_1_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_1_load_10"/></StgValue>
</operation>

<operation id="2303" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:14 %database_buff_4_load_10 = load i14 %database_buff_4_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_4_load_10"/></StgValue>
</operation>

<operation id="2304" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:16 %database_buff_6_load_10 = load i14 %database_buff_6_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_6_load_10"/></StgValue>
</operation>

<operation id="2305" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge49_ifconv:17 %database_buff_7_load_10 = load i14 %database_buff_7_addr_11

]]></Node>
<StgValue><ssdm name="database_buff_7_load_10"/></StgValue>
</operation>

<operation id="2306" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge49_ifconv:19 %select_ln41_63 = select i1 %icmp_ln41_38, i8 %database_buff_0_load_10, i8 %database_buff_7_load_10

]]></Node>
<StgValue><ssdm name="select_ln41_63"/></StgValue>
</operation>

<operation id="2307" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge49_ifconv:20 %select_ln41_64 = select i1 %icmp_ln41_36, i8 %database_buff_6_load_10, i8 %database_buff_5_load_10

]]></Node>
<StgValue><ssdm name="select_ln41_64"/></StgValue>
</operation>

<operation id="2308" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge49_ifconv:21 %select_ln41_65 = select i1 %icmp_ln41_34, i8 %database_buff_4_load_10, i8 %database_buff_3_load_10

]]></Node>
<StgValue><ssdm name="select_ln41_65"/></StgValue>
</operation>

<operation id="2309" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge49_ifconv:22 %select_ln41_66 = select i1 %icmp_ln41_32, i8 %database_buff_2_load_10, i8 %database_buff_1_load_10

]]></Node>
<StgValue><ssdm name="select_ln41_66"/></StgValue>
</operation>

<operation id="2310" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge49_ifconv:23 %select_ln41_67 = select i1 %or_ln41, i8 %select_ln41_63, i8 %select_ln41_64

]]></Node>
<StgValue><ssdm name="select_ln41_67"/></StgValue>
</operation>

<operation id="2311" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge49_ifconv:24 %select_ln41_68 = select i1 %or_ln41_2, i8 %select_ln41_65, i8 %select_ln41_66

]]></Node>
<StgValue><ssdm name="select_ln41_68"/></StgValue>
</operation>

<operation id="2312" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51_ifconv:4 %database_buff_4_addr_12 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_12"/></StgValue>
</operation>

<operation id="2313" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51_ifconv:6 %database_buff_6_addr_12 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_12"/></StgValue>
</operation>

<operation id="2314" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51_ifconv:7 %database_buff_7_addr_12 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_12"/></StgValue>
</operation>

<operation id="2315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51_ifconv:9 %database_buff_1_addr_12 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_12"/></StgValue>
</operation>

<operation id="2316" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:13 %database_buff_4_load_11 = load i14 %database_buff_4_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_4_load_11"/></StgValue>
</operation>

<operation id="2317" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:15 %database_buff_6_load_11 = load i14 %database_buff_6_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_6_load_11"/></StgValue>
</operation>

<operation id="2318" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:16 %database_buff_7_load_11 = load i14 %database_buff_7_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_7_load_11"/></StgValue>
</operation>

<operation id="2319" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:18 %database_buff_1_load_11 = load i14 %database_buff_1_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_1_load_11"/></StgValue>
</operation>

<operation id="2320" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge61_ifconv:4 %database_buff_1_addr_17 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_17"/></StgValue>
</operation>

<operation id="2321" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge61_ifconv:7 %database_buff_4_addr_17 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_17"/></StgValue>
</operation>

<operation id="2322" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge61_ifconv:9 %database_buff_6_addr_17 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_17"/></StgValue>
</operation>

<operation id="2323" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge61_ifconv:10 %database_buff_7_addr_17 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_17"/></StgValue>
</operation>

<operation id="2324" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:11 %database_buff_7_load_16 = load i14 %database_buff_7_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_7_load_16"/></StgValue>
</operation>

<operation id="2325" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:13 %database_buff_1_load_16 = load i14 %database_buff_1_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_1_load_16"/></StgValue>
</operation>

<operation id="2326" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:16 %database_buff_4_load_16 = load i14 %database_buff_4_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_4_load_16"/></StgValue>
</operation>

<operation id="2327" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:18 %database_buff_6_load_16 = load i14 %database_buff_6_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_6_load_16"/></StgValue>
</operation>

<operation id="2328" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:6 %direction_buff_1_load = load i2 %direction_buff_1_addr

]]></Node>
<StgValue><ssdm name="direction_buff_1_load"/></StgValue>
</operation>

<operation id="2329" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:7 %direction_buff_1_load_cast = zext i2 %direction_buff_1_load

]]></Node>
<StgValue><ssdm name="direction_buff_1_load_cast"/></StgValue>
</operation>

<operation id="2330" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:8 %arrayidx54_sum_172 = or i22 %shl_ln1, i22 1

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_172"/></StgValue>
</operation>

<operation id="2331" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:9 %arrayidx54_sum_172_cast = zext i22 %arrayidx54_sum_172

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_172_cast"/></StgValue>
</operation>

<operation id="2332" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:10 %direction_matrix_addr_1 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_172_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_1"/></StgValue>
</operation>

<operation id="2333" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:11 %store_ln76 = store i16 %direction_buff_1_load_cast, i22 %direction_matrix_addr_1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2334" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:12 %direction_buff_2_load = load i2 %direction_buff_2_addr

]]></Node>
<StgValue><ssdm name="direction_buff_2_load"/></StgValue>
</operation>

<operation id="2335" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:13 %direction_buff_2_load_cast = zext i2 %direction_buff_2_load

]]></Node>
<StgValue><ssdm name="direction_buff_2_load_cast"/></StgValue>
</operation>

<operation id="2336" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:14 %arrayidx54_sum_273 = or i22 %shl_ln1, i22 2

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_273"/></StgValue>
</operation>

<operation id="2337" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:15 %arrayidx54_sum_273_cast = zext i22 %arrayidx54_sum_273

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_273_cast"/></StgValue>
</operation>

<operation id="2338" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:16 %direction_matrix_addr_2 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_273_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_2"/></StgValue>
</operation>

<operation id="2339" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:17 %store_ln76 = store i16 %direction_buff_2_load_cast, i22 %direction_matrix_addr_2

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2340" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:18 %direction_buff_3_load = load i2 %direction_buff_3_addr

]]></Node>
<StgValue><ssdm name="direction_buff_3_load"/></StgValue>
</operation>

<operation id="2341" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:24 %direction_buff_4_load = load i2 %direction_buff_4_addr

]]></Node>
<StgValue><ssdm name="direction_buff_4_load"/></StgValue>
</operation>

<operation id="2342" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:230 %store_ln65 = store i16 %diag_array_3_load_5, i2 %diag_array_2_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="2343" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:231 %store_ln65 = store i16 %diag_array_3_load_6, i2 %diag_array_2_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2344" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge43_ifconv:37 %select_ln49_14 = select i1 %and_ln49_7, i17 %west_39, i17 %west_38

]]></Node>
<StgValue><ssdm name="select_ln49_14"/></StgValue>
</operation>

<operation id="2345" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge43_ifconv:38 %select_ln49_15 = select i1 %and_ln49_7, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_15"/></StgValue>
</operation>

<operation id="2346" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge43_ifconv:40 %max_value_22 = select i1 %icmp_ln55_7, i17 %west_39, i17 %northwest_7

]]></Node>
<StgValue><ssdm name="max_value_22"/></StgValue>
</operation>

<operation id="2347" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge43_ifconv:41 %direction_14 = select i1 %icmp_ln55_7, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_14"/></StgValue>
</operation>

<operation id="2348" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge43_ifconv:42 %max_value_23 = select i1 %icmp_ln49_14, i17 %select_ln49_14, i17 %max_value_22

]]></Node>
<StgValue><ssdm name="max_value_23"/></StgValue>
</operation>

<operation id="2349" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge43_ifconv:43 %direction_15 = select i1 %icmp_ln49_14, i2 %select_ln49_15, i2 %direction_14

]]></Node>
<StgValue><ssdm name="direction_15"/></StgValue>
</operation>

<operation id="2350" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge43_ifconv:44 %icmp_ln63_7 = icmp_sgt  i17 %max_value_23, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_7"/></StgValue>
</operation>

<operation id="2351" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge43_ifconv:45 %br_ln63 = br i1 %icmp_ln63_7, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2352" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_7_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2353" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2354" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_15, i2 %direction_buff_7_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2355" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_7 = trunc i17 %max_value_23

]]></Node>
<StgValue><ssdm name="trunc_ln65_7"/></StgValue>
</operation>

<operation id="2356" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2357" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_7 = phi i16 0, void, i16 %trunc_ln65_7, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_7"/></StgValue>
</operation>

<operation id="2358" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_7 = icmp_sgt  i17 %max_value_23, i17 %max_value_arr_7_load

]]></Node>
<StgValue><ssdm name="icmp_ln71_7"/></StgValue>
</operation>

<operation id="2359" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_7, void %._crit_edge45_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2360" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_23, i2 %max_value_arr_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2361" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_6, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_7"/></StgValue>
</operation>

<operation id="2362" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_7 = or i22 %shl_ln73_7, i22 24

]]></Node>
<StgValue><ssdm name="or_ln73_7"/></StgValue>
</operation>

<operation id="2363" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_7, i2 %max_index_arr_7_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2364" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge45_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2365" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge45_ifconv:37 %select_ln49_16 = select i1 %and_ln49_8, i17 %west_40, i17 %west_39

]]></Node>
<StgValue><ssdm name="select_ln49_16"/></StgValue>
</operation>

<operation id="2366" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge45_ifconv:38 %select_ln49_17 = select i1 %and_ln49_8, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_17"/></StgValue>
</operation>

<operation id="2367" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge45_ifconv:40 %max_value_25 = select i1 %icmp_ln55_8, i17 %west_40, i17 %northwest_8

]]></Node>
<StgValue><ssdm name="max_value_25"/></StgValue>
</operation>

<operation id="2368" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge45_ifconv:41 %direction_16 = select i1 %icmp_ln55_8, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_16"/></StgValue>
</operation>

<operation id="2369" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge45_ifconv:42 %max_value_26 = select i1 %icmp_ln49_16, i17 %select_ln49_16, i17 %max_value_25

]]></Node>
<StgValue><ssdm name="max_value_26"/></StgValue>
</operation>

<operation id="2370" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge45_ifconv:43 %direction_17 = select i1 %icmp_ln49_16, i2 %select_ln49_17, i2 %direction_16

]]></Node>
<StgValue><ssdm name="direction_17"/></StgValue>
</operation>

<operation id="2371" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge45_ifconv:44 %icmp_ln63_8 = icmp_sgt  i17 %max_value_26, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_8"/></StgValue>
</operation>

<operation id="2372" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge45_ifconv:45 %br_ln63 = br i1 %icmp_ln63_8, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2373" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2374" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2375" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_17, i2 %direction_buff_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2376" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_8 = trunc i17 %max_value_26

]]></Node>
<StgValue><ssdm name="trunc_ln65_8"/></StgValue>
</operation>

<operation id="2377" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2378" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_8 = phi i16 0, void, i16 %trunc_ln65_8, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_8"/></StgValue>
</operation>

<operation id="2379" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1 %store_ln65 = store i16 %diag_array_3_load_8, i3 %diag_array_3_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="2380" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3 %icmp_ln71_8 = icmp_sgt  i17 %max_value_26, i17 %max_value_arr_0_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln71_8"/></StgValue>
</operation>

<operation id="2381" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln71 = br i1 %icmp_ln71_8, void %._crit_edge47_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2382" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_26, i2 %max_value_arr_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2383" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_7, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_8"/></StgValue>
</operation>

<operation id="2384" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_8 = or i22 %shl_ln73_8, i22 23

]]></Node>
<StgValue><ssdm name="or_ln73_8"/></StgValue>
</operation>

<operation id="2385" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_8, i2 %max_index_arr_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2386" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge47_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2387" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge47_ifconv:25 %select_ln41_62 = select i1 %or_ln41_3, i8 %select_ln41_60, i8 %select_ln41_61

]]></Node>
<StgValue><ssdm name="select_ln41_62"/></StgValue>
</operation>

<operation id="2388" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge47_ifconv:26 %icmp_ln41_9 = icmp_eq  i8 %querry_buff_6_load_1, i8 %select_ln41_62

]]></Node>
<StgValue><ssdm name="icmp_ln41_9"/></StgValue>
</operation>

<operation id="2389" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge47_ifconv:27 %select_ln43_9 = select i1 %icmp_ln41_9, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_9"/></StgValue>
</operation>

<operation id="2390" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge47_ifconv:29 %sext_ln43_9 = sext i16 %diag_array_1_2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln43_9"/></StgValue>
</operation>

<operation id="2391" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge47_ifconv:30 %northwest_9 = add i17 %select_ln43_9, i17 %sext_ln43_9

]]></Node>
<StgValue><ssdm name="northwest_9"/></StgValue>
</operation>

<operation id="2392" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge47_ifconv:32 %sext_ln44_9 = sext i16 %diag_array_2_2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln44_9"/></StgValue>
</operation>

<operation id="2393" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge47_ifconv:33 %west_41 = add i17 %sext_ln44_9, i17 131071

]]></Node>
<StgValue><ssdm name="west_41"/></StgValue>
</operation>

<operation id="2394" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge47_ifconv:34 %icmp_ln49_18 = icmp_slt  i17 %northwest_9, i17 %west_40

]]></Node>
<StgValue><ssdm name="icmp_ln49_18"/></StgValue>
</operation>

<operation id="2395" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge47_ifconv:35 %icmp_ln49_19 = icmp_slt  i17 %west_40, i17 %west_41

]]></Node>
<StgValue><ssdm name="icmp_ln49_19"/></StgValue>
</operation>

<operation id="2396" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge47_ifconv:36 %and_ln49_9 = and i1 %icmp_ln49_18, i1 %icmp_ln49_19

]]></Node>
<StgValue><ssdm name="and_ln49_9"/></StgValue>
</operation>

<operation id="2397" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge47_ifconv:39 %icmp_ln55_9 = icmp_slt  i17 %northwest_9, i17 %west_41

]]></Node>
<StgValue><ssdm name="icmp_ln55_9"/></StgValue>
</operation>

<operation id="2398" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge49_ifconv:25 %select_ln41_69 = select i1 %or_ln41_3, i8 %select_ln41_67, i8 %select_ln41_68

]]></Node>
<StgValue><ssdm name="select_ln41_69"/></StgValue>
</operation>

<operation id="2399" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge49_ifconv:26 %icmp_ln41_10 = icmp_eq  i8 %querry_buff_5_load_1, i8 %select_ln41_69

]]></Node>
<StgValue><ssdm name="icmp_ln41_10"/></StgValue>
</operation>

<operation id="2400" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge49_ifconv:27 %select_ln43_10 = select i1 %icmp_ln41_10, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_10"/></StgValue>
</operation>

<operation id="2401" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge49_ifconv:29 %sext_ln43_10 = sext i16 %diag_array_1_3_load_1

]]></Node>
<StgValue><ssdm name="sext_ln43_10"/></StgValue>
</operation>

<operation id="2402" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge49_ifconv:30 %northwest_10 = add i17 %select_ln43_10, i17 %sext_ln43_10

]]></Node>
<StgValue><ssdm name="northwest_10"/></StgValue>
</operation>

<operation id="2403" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge49_ifconv:32 %sext_ln44_10 = sext i16 %diag_array_2_3_load_1

]]></Node>
<StgValue><ssdm name="sext_ln44_10"/></StgValue>
</operation>

<operation id="2404" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge49_ifconv:33 %west_42 = add i17 %sext_ln44_10, i17 131071

]]></Node>
<StgValue><ssdm name="west_42"/></StgValue>
</operation>

<operation id="2405" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge49_ifconv:34 %icmp_ln49_20 = icmp_slt  i17 %northwest_10, i17 %west_41

]]></Node>
<StgValue><ssdm name="icmp_ln49_20"/></StgValue>
</operation>

<operation id="2406" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge49_ifconv:35 %icmp_ln49_21 = icmp_slt  i17 %west_41, i17 %west_42

]]></Node>
<StgValue><ssdm name="icmp_ln49_21"/></StgValue>
</operation>

<operation id="2407" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge49_ifconv:36 %and_ln49_10 = and i1 %icmp_ln49_20, i1 %icmp_ln49_21

]]></Node>
<StgValue><ssdm name="and_ln49_10"/></StgValue>
</operation>

<operation id="2408" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge49_ifconv:39 %icmp_ln55_10 = icmp_slt  i17 %northwest_10, i17 %west_42

]]></Node>
<StgValue><ssdm name="icmp_ln55_10"/></StgValue>
</operation>

<operation id="2409" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:13 %database_buff_4_load_11 = load i14 %database_buff_4_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_4_load_11"/></StgValue>
</operation>

<operation id="2410" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:15 %database_buff_6_load_11 = load i14 %database_buff_6_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_6_load_11"/></StgValue>
</operation>

<operation id="2411" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:16 %database_buff_7_load_11 = load i14 %database_buff_7_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_7_load_11"/></StgValue>
</operation>

<operation id="2412" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge51_ifconv:18 %database_buff_1_load_11 = load i14 %database_buff_1_addr_12

]]></Node>
<StgValue><ssdm name="database_buff_1_load_11"/></StgValue>
</operation>

<operation id="2413" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge51_ifconv:19 %select_ln41_70 = select i1 %icmp_ln41_38, i8 %database_buff_1_load_11, i8 %database_buff_0_load_11

]]></Node>
<StgValue><ssdm name="select_ln41_70"/></StgValue>
</operation>

<operation id="2414" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge51_ifconv:20 %select_ln41_71 = select i1 %icmp_ln41_36, i8 %database_buff_7_load_11, i8 %database_buff_6_load_11

]]></Node>
<StgValue><ssdm name="select_ln41_71"/></StgValue>
</operation>

<operation id="2415" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge51_ifconv:21 %select_ln41_72 = select i1 %icmp_ln41_34, i8 %database_buff_5_load_11, i8 %database_buff_4_load_11

]]></Node>
<StgValue><ssdm name="select_ln41_72"/></StgValue>
</operation>

<operation id="2416" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge51_ifconv:23 %select_ln41_74 = select i1 %or_ln41, i8 %select_ln41_70, i8 %select_ln41_71

]]></Node>
<StgValue><ssdm name="select_ln41_74"/></StgValue>
</operation>

<operation id="2417" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge51_ifconv:24 %select_ln41_75 = select i1 %or_ln41_2, i8 %select_ln41_72, i8 %select_ln41_73

]]></Node>
<StgValue><ssdm name="select_ln41_75"/></StgValue>
</operation>

<operation id="2418" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge53_ifconv:3 %database_buff_4_addr_13 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_13"/></StgValue>
</operation>

<operation id="2419" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge53_ifconv:5 %database_buff_6_addr_13 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_13"/></StgValue>
</operation>

<operation id="2420" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge53_ifconv:6 %database_buff_7_addr_13 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_13"/></StgValue>
</operation>

<operation id="2421" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge53_ifconv:8 %database_buff_1_addr_13 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_13"/></StgValue>
</operation>

<operation id="2422" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:12 %database_buff_4_load_12 = load i14 %database_buff_4_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_4_load_12"/></StgValue>
</operation>

<operation id="2423" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:14 %database_buff_6_load_12 = load i14 %database_buff_6_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_6_load_12"/></StgValue>
</operation>

<operation id="2424" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:15 %database_buff_7_load_12 = load i14 %database_buff_7_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_7_load_12"/></StgValue>
</operation>

<operation id="2425" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:17 %database_buff_1_load_12 = load i14 %database_buff_1_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_1_load_12"/></StgValue>
</operation>

<operation id="2426" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge55_ifconv:4 %database_buff_6_addr_14 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_14"/></StgValue>
</operation>

<operation id="2427" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge55_ifconv:5 %database_buff_7_addr_14 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_14"/></StgValue>
</operation>

<operation id="2428" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge55_ifconv:7 %database_buff_1_addr_14 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_14"/></StgValue>
</operation>

<operation id="2429" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge55_ifconv:10 %database_buff_4_addr_14 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_14"/></StgValue>
</operation>

<operation id="2430" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:11 %database_buff_4_load_13 = load i14 %database_buff_4_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_4_load_13"/></StgValue>
</operation>

<operation id="2431" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:13 %database_buff_6_load_13 = load i14 %database_buff_6_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_6_load_13"/></StgValue>
</operation>

<operation id="2432" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:14 %database_buff_7_load_13 = load i14 %database_buff_7_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_7_load_13"/></StgValue>
</operation>

<operation id="2433" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:16 %database_buff_1_load_13 = load i14 %database_buff_1_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_1_load_13"/></StgValue>
</operation>

<operation id="2434" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:11 %database_buff_7_load_16 = load i14 %database_buff_7_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_7_load_16"/></StgValue>
</operation>

<operation id="2435" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:13 %database_buff_1_load_16 = load i14 %database_buff_1_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_1_load_16"/></StgValue>
</operation>

<operation id="2436" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:16 %database_buff_4_load_16 = load i14 %database_buff_4_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_4_load_16"/></StgValue>
</operation>

<operation id="2437" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge61_ifconv:18 %database_buff_6_load_16 = load i14 %database_buff_6_addr_17

]]></Node>
<StgValue><ssdm name="database_buff_6_load_16"/></StgValue>
</operation>

<operation id="2438" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge61_ifconv:19 %select_ln41_105 = select i1 %icmp_ln41_38, i8 %database_buff_6_load_16, i8 %database_buff_5_load_16

]]></Node>
<StgValue><ssdm name="select_ln41_105"/></StgValue>
</operation>

<operation id="2439" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge61_ifconv:20 %select_ln41_106 = select i1 %icmp_ln41_36, i8 %database_buff_4_load_16, i8 %database_buff_3_load_16

]]></Node>
<StgValue><ssdm name="select_ln41_106"/></StgValue>
</operation>

<operation id="2440" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge61_ifconv:21 %select_ln41_107 = select i1 %icmp_ln41_34, i8 %database_buff_2_load_16, i8 %database_buff_1_load_16

]]></Node>
<StgValue><ssdm name="select_ln41_107"/></StgValue>
</operation>

<operation id="2441" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge61_ifconv:22 %select_ln41_108 = select i1 %icmp_ln41_32, i8 %database_buff_0_load_16, i8 %database_buff_7_load_16

]]></Node>
<StgValue><ssdm name="select_ln41_108"/></StgValue>
</operation>

<operation id="2442" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge61_ifconv:23 %select_ln41_109 = select i1 %or_ln41, i8 %select_ln41_105, i8 %select_ln41_106

]]></Node>
<StgValue><ssdm name="select_ln41_109"/></StgValue>
</operation>

<operation id="2443" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge61_ifconv:24 %select_ln41_110 = select i1 %or_ln41_2, i8 %select_ln41_107, i8 %select_ln41_108

]]></Node>
<StgValue><ssdm name="select_ln41_110"/></StgValue>
</operation>

<operation id="2444" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:18 %direction_buff_3_load = load i2 %direction_buff_3_addr

]]></Node>
<StgValue><ssdm name="direction_buff_3_load"/></StgValue>
</operation>

<operation id="2445" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:19 %direction_buff_3_load_cast = zext i2 %direction_buff_3_load

]]></Node>
<StgValue><ssdm name="direction_buff_3_load_cast"/></StgValue>
</operation>

<operation id="2446" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:20 %arrayidx54_sum_374 = or i22 %shl_ln1, i22 3

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_374"/></StgValue>
</operation>

<operation id="2447" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:21 %arrayidx54_sum_374_cast = zext i22 %arrayidx54_sum_374

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_374_cast"/></StgValue>
</operation>

<operation id="2448" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:22 %direction_matrix_addr_3 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_374_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_3"/></StgValue>
</operation>

<operation id="2449" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:23 %store_ln76 = store i16 %direction_buff_3_load_cast, i22 %direction_matrix_addr_3

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2450" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:24 %direction_buff_4_load = load i2 %direction_buff_4_addr

]]></Node>
<StgValue><ssdm name="direction_buff_4_load"/></StgValue>
</operation>

<operation id="2451" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:25 %direction_buff_4_load_cast = zext i2 %direction_buff_4_load

]]></Node>
<StgValue><ssdm name="direction_buff_4_load_cast"/></StgValue>
</operation>

<operation id="2452" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:26 %arrayidx54_sum_475 = or i22 %shl_ln1, i22 4

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_475"/></StgValue>
</operation>

<operation id="2453" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:27 %arrayidx54_sum_475_cast = zext i22 %arrayidx54_sum_475

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_475_cast"/></StgValue>
</operation>

<operation id="2454" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:28 %direction_matrix_addr_4 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_475_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_4"/></StgValue>
</operation>

<operation id="2455" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:29 %store_ln76 = store i16 %direction_buff_4_load_cast, i22 %direction_matrix_addr_4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2456" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:30 %direction_buff_5_load = load i2 %direction_buff_5_addr

]]></Node>
<StgValue><ssdm name="direction_buff_5_load"/></StgValue>
</operation>

<operation id="2457" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:36 %direction_buff_6_load = load i2 %direction_buff_6_addr

]]></Node>
<StgValue><ssdm name="direction_buff_6_load"/></StgValue>
</operation>

<operation id="2458" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:232 %store_ln65 = store i16 %diag_array_3_load_7, i2 %diag_array_2_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="2459" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
._crit_edge93:233 %store_ln65 = store i16 %diag_array_3_load_8, i3 %diag_array_2_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2460" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge47_ifconv:37 %select_ln49_18 = select i1 %and_ln49_9, i17 %west_41, i17 %west_40

]]></Node>
<StgValue><ssdm name="select_ln49_18"/></StgValue>
</operation>

<operation id="2461" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge47_ifconv:38 %select_ln49_19 = select i1 %and_ln49_9, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_19"/></StgValue>
</operation>

<operation id="2462" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge47_ifconv:40 %max_value_28 = select i1 %icmp_ln55_9, i17 %west_41, i17 %northwest_9

]]></Node>
<StgValue><ssdm name="max_value_28"/></StgValue>
</operation>

<operation id="2463" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge47_ifconv:41 %direction_18 = select i1 %icmp_ln55_9, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_18"/></StgValue>
</operation>

<operation id="2464" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge47_ifconv:42 %max_value_29 = select i1 %icmp_ln49_18, i17 %select_ln49_18, i17 %max_value_28

]]></Node>
<StgValue><ssdm name="max_value_29"/></StgValue>
</operation>

<operation id="2465" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge47_ifconv:43 %direction_19 = select i1 %icmp_ln49_18, i2 %select_ln49_19, i2 %direction_18

]]></Node>
<StgValue><ssdm name="direction_19"/></StgValue>
</operation>

<operation id="2466" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge47_ifconv:44 %icmp_ln63_9 = icmp_sgt  i17 %max_value_29, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_9"/></StgValue>
</operation>

<operation id="2467" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge47_ifconv:45 %br_ln63 = br i1 %icmp_ln63_9, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2468" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2469" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2470" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_19, i2 %direction_buff_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_9 = trunc i17 %max_value_29

]]></Node>
<StgValue><ssdm name="trunc_ln65_9"/></StgValue>
</operation>

<operation id="2472" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2473" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_9 = phi i16 0, void, i16 %trunc_ln65_9, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_9"/></StgValue>
</operation>

<operation id="2474" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_9 = icmp_sgt  i17 %max_value_29, i17 %max_value_arr_1_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln71_9"/></StgValue>
</operation>

<operation id="2475" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_9, void %._crit_edge49_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2476" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_29, i2 %max_value_arr_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2477" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_8, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_9"/></StgValue>
</operation>

<operation id="2478" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_9 = or i22 %shl_ln73_9, i22 22

]]></Node>
<StgValue><ssdm name="or_ln73_9"/></StgValue>
</operation>

<operation id="2479" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_9, i2 %max_index_arr_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2480" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge49_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2481" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge49_ifconv:37 %select_ln49_20 = select i1 %and_ln49_10, i17 %west_42, i17 %west_41

]]></Node>
<StgValue><ssdm name="select_ln49_20"/></StgValue>
</operation>

<operation id="2482" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge49_ifconv:38 %select_ln49_21 = select i1 %and_ln49_10, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_21"/></StgValue>
</operation>

<operation id="2483" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge49_ifconv:40 %max_value_31 = select i1 %icmp_ln55_10, i17 %west_42, i17 %northwest_10

]]></Node>
<StgValue><ssdm name="max_value_31"/></StgValue>
</operation>

<operation id="2484" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge49_ifconv:41 %direction_20 = select i1 %icmp_ln55_10, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_20"/></StgValue>
</operation>

<operation id="2485" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge49_ifconv:42 %max_value_32 = select i1 %icmp_ln49_20, i17 %select_ln49_20, i17 %max_value_31

]]></Node>
<StgValue><ssdm name="max_value_32"/></StgValue>
</operation>

<operation id="2486" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge49_ifconv:43 %direction_21 = select i1 %icmp_ln49_20, i2 %select_ln49_21, i2 %direction_20

]]></Node>
<StgValue><ssdm name="direction_21"/></StgValue>
</operation>

<operation id="2487" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge49_ifconv:44 %icmp_ln63_10 = icmp_sgt  i17 %max_value_32, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_10"/></StgValue>
</operation>

<operation id="2488" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge49_ifconv:45 %br_ln63 = br i1 %icmp_ln63_10, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2489" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2490" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2491" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_21, i2 %direction_buff_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2492" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_10 = trunc i17 %max_value_32

]]></Node>
<StgValue><ssdm name="trunc_ln65_10"/></StgValue>
</operation>

<operation id="2493" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2494" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_10 = phi i16 0, void, i16 %trunc_ln65_10, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_10"/></StgValue>
</operation>

<operation id="2495" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_10 = icmp_sgt  i17 %max_value_32, i17 %max_value_arr_2_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln71_10"/></StgValue>
</operation>

<operation id="2496" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_10, void %._crit_edge51_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2497" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_32, i2 %max_value_arr_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2498" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_9, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_s"/></StgValue>
</operation>

<operation id="2499" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_10 = or i22 %shl_ln73_s, i22 21

]]></Node>
<StgValue><ssdm name="or_ln73_10"/></StgValue>
</operation>

<operation id="2500" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_10, i2 %max_index_arr_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2501" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge51_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2502" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge51_ifconv:25 %select_ln41_76 = select i1 %or_ln41_3, i8 %select_ln41_74, i8 %select_ln41_75

]]></Node>
<StgValue><ssdm name="select_ln41_76"/></StgValue>
</operation>

<operation id="2503" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge51_ifconv:26 %icmp_ln41_11 = icmp_eq  i8 %querry_buff_4_load_1, i8 %select_ln41_76

]]></Node>
<StgValue><ssdm name="icmp_ln41_11"/></StgValue>
</operation>

<operation id="2504" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge51_ifconv:27 %select_ln43_11 = select i1 %icmp_ln41_11, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_11"/></StgValue>
</operation>

<operation id="2505" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge51_ifconv:29 %sext_ln43_11 = sext i16 %diag_array_1_4_load_1

]]></Node>
<StgValue><ssdm name="sext_ln43_11"/></StgValue>
</operation>

<operation id="2506" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge51_ifconv:30 %northwest_11 = add i17 %select_ln43_11, i17 %sext_ln43_11

]]></Node>
<StgValue><ssdm name="northwest_11"/></StgValue>
</operation>

<operation id="2507" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge51_ifconv:32 %sext_ln44_11 = sext i16 %diag_array_2_4_load_1

]]></Node>
<StgValue><ssdm name="sext_ln44_11"/></StgValue>
</operation>

<operation id="2508" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge51_ifconv:33 %west_43 = add i17 %sext_ln44_11, i17 131071

]]></Node>
<StgValue><ssdm name="west_43"/></StgValue>
</operation>

<operation id="2509" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge51_ifconv:34 %icmp_ln49_22 = icmp_slt  i17 %northwest_11, i17 %west_42

]]></Node>
<StgValue><ssdm name="icmp_ln49_22"/></StgValue>
</operation>

<operation id="2510" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge51_ifconv:35 %icmp_ln49_23 = icmp_slt  i17 %west_42, i17 %west_43

]]></Node>
<StgValue><ssdm name="icmp_ln49_23"/></StgValue>
</operation>

<operation id="2511" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge51_ifconv:36 %and_ln49_11 = and i1 %icmp_ln49_22, i1 %icmp_ln49_23

]]></Node>
<StgValue><ssdm name="and_ln49_11"/></StgValue>
</operation>

<operation id="2512" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge51_ifconv:39 %icmp_ln55_11 = icmp_slt  i17 %northwest_11, i17 %west_43

]]></Node>
<StgValue><ssdm name="icmp_ln55_11"/></StgValue>
</operation>

<operation id="2513" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:12 %database_buff_4_load_12 = load i14 %database_buff_4_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_4_load_12"/></StgValue>
</operation>

<operation id="2514" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:14 %database_buff_6_load_12 = load i14 %database_buff_6_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_6_load_12"/></StgValue>
</operation>

<operation id="2515" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:15 %database_buff_7_load_12 = load i14 %database_buff_7_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_7_load_12"/></StgValue>
</operation>

<operation id="2516" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge53_ifconv:17 %database_buff_1_load_12 = load i14 %database_buff_1_addr_13

]]></Node>
<StgValue><ssdm name="database_buff_1_load_12"/></StgValue>
</operation>

<operation id="2517" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge53_ifconv:19 %select_ln41_77 = select i1 %icmp_ln41_38, i8 %database_buff_2_load_12, i8 %database_buff_1_load_12

]]></Node>
<StgValue><ssdm name="select_ln41_77"/></StgValue>
</operation>

<operation id="2518" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge53_ifconv:20 %select_ln41_78 = select i1 %icmp_ln41_36, i8 %database_buff_0_load_12, i8 %database_buff_7_load_12

]]></Node>
<StgValue><ssdm name="select_ln41_78"/></StgValue>
</operation>

<operation id="2519" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge53_ifconv:21 %select_ln41_79 = select i1 %icmp_ln41_34, i8 %database_buff_6_load_12, i8 %database_buff_5_load_12

]]></Node>
<StgValue><ssdm name="select_ln41_79"/></StgValue>
</operation>

<operation id="2520" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge53_ifconv:22 %select_ln41_80 = select i1 %icmp_ln41_32, i8 %database_buff_4_load_12, i8 %database_buff_3_load_12

]]></Node>
<StgValue><ssdm name="select_ln41_80"/></StgValue>
</operation>

<operation id="2521" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge53_ifconv:23 %select_ln41_81 = select i1 %or_ln41, i8 %select_ln41_77, i8 %select_ln41_78

]]></Node>
<StgValue><ssdm name="select_ln41_81"/></StgValue>
</operation>

<operation id="2522" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge53_ifconv:24 %select_ln41_82 = select i1 %or_ln41_2, i8 %select_ln41_79, i8 %select_ln41_80

]]></Node>
<StgValue><ssdm name="select_ln41_82"/></StgValue>
</operation>

<operation id="2523" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:11 %database_buff_4_load_13 = load i14 %database_buff_4_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_4_load_13"/></StgValue>
</operation>

<operation id="2524" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:13 %database_buff_6_load_13 = load i14 %database_buff_6_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_6_load_13"/></StgValue>
</operation>

<operation id="2525" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:14 %database_buff_7_load_13 = load i14 %database_buff_7_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_7_load_13"/></StgValue>
</operation>

<operation id="2526" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge55_ifconv:16 %database_buff_1_load_13 = load i14 %database_buff_1_addr_14

]]></Node>
<StgValue><ssdm name="database_buff_1_load_13"/></StgValue>
</operation>

<operation id="2527" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge55_ifconv:19 %select_ln41_84 = select i1 %icmp_ln41_38, i8 %database_buff_3_load_13, i8 %database_buff_2_load_13

]]></Node>
<StgValue><ssdm name="select_ln41_84"/></StgValue>
</operation>

<operation id="2528" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge55_ifconv:20 %select_ln41_85 = select i1 %icmp_ln41_36, i8 %database_buff_1_load_13, i8 %database_buff_0_load_13

]]></Node>
<StgValue><ssdm name="select_ln41_85"/></StgValue>
</operation>

<operation id="2529" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge55_ifconv:21 %select_ln41_86 = select i1 %icmp_ln41_34, i8 %database_buff_7_load_13, i8 %database_buff_6_load_13

]]></Node>
<StgValue><ssdm name="select_ln41_86"/></StgValue>
</operation>

<operation id="2530" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge55_ifconv:22 %select_ln41_87 = select i1 %icmp_ln41_32, i8 %database_buff_5_load_13, i8 %database_buff_4_load_13

]]></Node>
<StgValue><ssdm name="select_ln41_87"/></StgValue>
</operation>

<operation id="2531" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge55_ifconv:23 %select_ln41_88 = select i1 %or_ln41, i8 %select_ln41_84, i8 %select_ln41_85

]]></Node>
<StgValue><ssdm name="select_ln41_88"/></StgValue>
</operation>

<operation id="2532" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge55_ifconv:24 %select_ln41_89 = select i1 %or_ln41_2, i8 %select_ln41_86, i8 %select_ln41_87

]]></Node>
<StgValue><ssdm name="select_ln41_89"/></StgValue>
</operation>

<operation id="2533" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57_ifconv:3 %database_buff_6_addr_15 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_15"/></StgValue>
</operation>

<operation id="2534" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57_ifconv:4 %database_buff_7_addr_15 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_15"/></StgValue>
</operation>

<operation id="2535" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57_ifconv:6 %database_buff_1_addr_15 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_15"/></StgValue>
</operation>

<operation id="2536" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57_ifconv:9 %database_buff_4_addr_15 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_15"/></StgValue>
</operation>

<operation id="2537" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:12 %database_buff_6_load_14 = load i14 %database_buff_6_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_6_load_14"/></StgValue>
</operation>

<operation id="2538" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:13 %database_buff_7_load_14 = load i14 %database_buff_7_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_7_load_14"/></StgValue>
</operation>

<operation id="2539" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:15 %database_buff_1_load_14 = load i14 %database_buff_1_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_1_load_14"/></StgValue>
</operation>

<operation id="2540" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:18 %database_buff_4_load_14 = load i14 %database_buff_4_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_4_load_14"/></StgValue>
</operation>

<operation id="2541" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge59_ifconv:3 %database_buff_7_addr_16 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_16"/></StgValue>
</operation>

<operation id="2542" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge59_ifconv:5 %database_buff_1_addr_16 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_16"/></StgValue>
</operation>

<operation id="2543" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge59_ifconv:8 %database_buff_4_addr_16 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_16"/></StgValue>
</operation>

<operation id="2544" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge59_ifconv:10 %database_buff_6_addr_16 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_16"/></StgValue>
</operation>

<operation id="2545" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:11 %database_buff_6_load_15 = load i14 %database_buff_6_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_6_load_15"/></StgValue>
</operation>

<operation id="2546" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:12 %database_buff_7_load_15 = load i14 %database_buff_7_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_7_load_15"/></StgValue>
</operation>

<operation id="2547" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:14 %database_buff_1_load_15 = load i14 %database_buff_1_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_1_load_15"/></StgValue>
</operation>

<operation id="2548" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:17 %database_buff_4_load_15 = load i14 %database_buff_4_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_4_load_15"/></StgValue>
</operation>

<operation id="2549" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge59_ifconv:32 %sext_ln44_15 = sext i16 %diag_array_2_0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln44_15"/></StgValue>
</operation>

<operation id="2550" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge59_ifconv:33 %west_47 = add i17 %sext_ln44_15, i17 131071

]]></Node>
<StgValue><ssdm name="west_47"/></StgValue>
</operation>

<operation id="2551" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge61_ifconv:25 %select_ln41_111 = select i1 %or_ln41_3, i8 %select_ln41_109, i8 %select_ln41_110

]]></Node>
<StgValue><ssdm name="select_ln41_111"/></StgValue>
</operation>

<operation id="2552" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge61_ifconv:26 %icmp_ln41_16 = icmp_eq  i8 %querry_buff_7_load_2, i8 %select_ln41_111

]]></Node>
<StgValue><ssdm name="icmp_ln41_16"/></StgValue>
</operation>

<operation id="2553" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge61_ifconv:27 %select_ln43_16 = select i1 %icmp_ln41_16, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_16"/></StgValue>
</operation>

<operation id="2554" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge61_ifconv:29 %sext_ln43_16 = sext i16 %diag_array_1_1_load_2

]]></Node>
<StgValue><ssdm name="sext_ln43_16"/></StgValue>
</operation>

<operation id="2555" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge61_ifconv:30 %northwest_16 = add i17 %select_ln43_16, i17 %sext_ln43_16

]]></Node>
<StgValue><ssdm name="northwest_16"/></StgValue>
</operation>

<operation id="2556" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge61_ifconv:34 %icmp_ln49_32 = icmp_slt  i17 %northwest_16, i17 %west_47

]]></Node>
<StgValue><ssdm name="icmp_ln49_32"/></StgValue>
</operation>

<operation id="2557" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge61_ifconv:35 %icmp_ln49_33 = icmp_slt  i17 %west_47, i17 %west_48

]]></Node>
<StgValue><ssdm name="icmp_ln49_33"/></StgValue>
</operation>

<operation id="2558" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge61_ifconv:36 %and_ln49_16 = and i1 %icmp_ln49_32, i1 %icmp_ln49_33

]]></Node>
<StgValue><ssdm name="and_ln49_16"/></StgValue>
</operation>

<operation id="2559" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge61_ifconv:39 %icmp_ln55_16 = icmp_slt  i17 %northwest_16, i17 %west_48

]]></Node>
<StgValue><ssdm name="icmp_ln55_16"/></StgValue>
</operation>

<operation id="2560" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:30 %direction_buff_5_load = load i2 %direction_buff_5_addr

]]></Node>
<StgValue><ssdm name="direction_buff_5_load"/></StgValue>
</operation>

<operation id="2561" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:31 %direction_buff_5_load_cast = zext i2 %direction_buff_5_load

]]></Node>
<StgValue><ssdm name="direction_buff_5_load_cast"/></StgValue>
</operation>

<operation id="2562" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:32 %arrayidx54_sum_576 = or i22 %shl_ln1, i22 5

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_576"/></StgValue>
</operation>

<operation id="2563" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:33 %arrayidx54_sum_576_cast = zext i22 %arrayidx54_sum_576

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_576_cast"/></StgValue>
</operation>

<operation id="2564" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:34 %direction_matrix_addr_5 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_576_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_5"/></StgValue>
</operation>

<operation id="2565" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:35 %store_ln76 = store i16 %direction_buff_5_load_cast, i22 %direction_matrix_addr_5

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2566" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:36 %direction_buff_6_load = load i2 %direction_buff_6_addr

]]></Node>
<StgValue><ssdm name="direction_buff_6_load"/></StgValue>
</operation>

<operation id="2567" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:37 %direction_buff_6_load_cast = zext i2 %direction_buff_6_load

]]></Node>
<StgValue><ssdm name="direction_buff_6_load_cast"/></StgValue>
</operation>

<operation id="2568" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:38 %arrayidx54_sum_677 = or i22 %shl_ln1, i22 6

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_677"/></StgValue>
</operation>

<operation id="2569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:39 %arrayidx54_sum_677_cast = zext i22 %arrayidx54_sum_677

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_677_cast"/></StgValue>
</operation>

<operation id="2570" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:40 %direction_matrix_addr_6 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_677_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_6"/></StgValue>
</operation>

<operation id="2571" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:41 %store_ln76 = store i16 %direction_buff_6_load_cast, i22 %direction_matrix_addr_6

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2572" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:42 %direction_buff_7_load = load i2 %direction_buff_7_addr

]]></Node>
<StgValue><ssdm name="direction_buff_7_load"/></StgValue>
</operation>

<operation id="2573" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:48 %direction_buff_0_load_1 = load i2 %direction_buff_0_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_0_load_1"/></StgValue>
</operation>

<operation id="2574" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:234 %store_ln65 = store i16 %diag_array_3_load_9, i2 %diag_array_2_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="2575" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:235 %store_ln65 = store i16 %diag_array_3_load_10, i2 %diag_array_2_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2576" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge51_ifconv:37 %select_ln49_22 = select i1 %and_ln49_11, i17 %west_43, i17 %west_42

]]></Node>
<StgValue><ssdm name="select_ln49_22"/></StgValue>
</operation>

<operation id="2577" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge51_ifconv:38 %select_ln49_23 = select i1 %and_ln49_11, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_23"/></StgValue>
</operation>

<operation id="2578" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge51_ifconv:40 %max_value_34 = select i1 %icmp_ln55_11, i17 %west_43, i17 %northwest_11

]]></Node>
<StgValue><ssdm name="max_value_34"/></StgValue>
</operation>

<operation id="2579" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge51_ifconv:41 %direction_22 = select i1 %icmp_ln55_11, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_22"/></StgValue>
</operation>

<operation id="2580" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge51_ifconv:42 %max_value_35 = select i1 %icmp_ln49_22, i17 %select_ln49_22, i17 %max_value_34

]]></Node>
<StgValue><ssdm name="max_value_35"/></StgValue>
</operation>

<operation id="2581" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge51_ifconv:43 %direction_23 = select i1 %icmp_ln49_22, i2 %select_ln49_23, i2 %direction_22

]]></Node>
<StgValue><ssdm name="direction_23"/></StgValue>
</operation>

<operation id="2582" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge51_ifconv:44 %icmp_ln63_11 = icmp_sgt  i17 %max_value_35, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_11"/></StgValue>
</operation>

<operation id="2583" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge51_ifconv:45 %br_ln63 = br i1 %icmp_ln63_11, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2584" st_id="32" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2585" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2586" st_id="32" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_23, i2 %direction_buff_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2587" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_11 = trunc i17 %max_value_35

]]></Node>
<StgValue><ssdm name="trunc_ln65_11"/></StgValue>
</operation>

<operation id="2588" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2589" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_11 = phi i16 0, void, i16 %trunc_ln65_11, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_11"/></StgValue>
</operation>

<operation id="2590" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_11 = icmp_sgt  i17 %max_value_35, i17 %max_value_arr_3_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln71_11"/></StgValue>
</operation>

<operation id="2591" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_11, void %._crit_edge53_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2592" st_id="32" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_35, i2 %max_value_arr_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2593" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_10, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_10"/></StgValue>
</operation>

<operation id="2594" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_11 = or i22 %shl_ln73_10, i22 20

]]></Node>
<StgValue><ssdm name="or_ln73_11"/></StgValue>
</operation>

<operation id="2595" st_id="32" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_11, i2 %max_index_arr_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2596" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge53_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2597" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge53_ifconv:25 %select_ln41_83 = select i1 %or_ln41_3, i8 %select_ln41_81, i8 %select_ln41_82

]]></Node>
<StgValue><ssdm name="select_ln41_83"/></StgValue>
</operation>

<operation id="2598" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge53_ifconv:26 %icmp_ln41_12 = icmp_eq  i8 %querry_buff_3_load_1, i8 %select_ln41_83

]]></Node>
<StgValue><ssdm name="icmp_ln41_12"/></StgValue>
</operation>

<operation id="2599" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge53_ifconv:27 %select_ln43_12 = select i1 %icmp_ln41_12, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_12"/></StgValue>
</operation>

<operation id="2600" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge53_ifconv:29 %sext_ln43_12 = sext i16 %diag_array_1_5_load_1

]]></Node>
<StgValue><ssdm name="sext_ln43_12"/></StgValue>
</operation>

<operation id="2601" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge53_ifconv:30 %northwest_12 = add i17 %select_ln43_12, i17 %sext_ln43_12

]]></Node>
<StgValue><ssdm name="northwest_12"/></StgValue>
</operation>

<operation id="2602" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge53_ifconv:32 %sext_ln44_12 = sext i16 %diag_array_2_5_load_1

]]></Node>
<StgValue><ssdm name="sext_ln44_12"/></StgValue>
</operation>

<operation id="2603" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge53_ifconv:33 %west_44 = add i17 %sext_ln44_12, i17 131071

]]></Node>
<StgValue><ssdm name="west_44"/></StgValue>
</operation>

<operation id="2604" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge53_ifconv:34 %icmp_ln49_24 = icmp_slt  i17 %northwest_12, i17 %west_43

]]></Node>
<StgValue><ssdm name="icmp_ln49_24"/></StgValue>
</operation>

<operation id="2605" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge53_ifconv:35 %icmp_ln49_25 = icmp_slt  i17 %west_43, i17 %west_44

]]></Node>
<StgValue><ssdm name="icmp_ln49_25"/></StgValue>
</operation>

<operation id="2606" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge53_ifconv:36 %and_ln49_12 = and i1 %icmp_ln49_24, i1 %icmp_ln49_25

]]></Node>
<StgValue><ssdm name="and_ln49_12"/></StgValue>
</operation>

<operation id="2607" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge53_ifconv:39 %icmp_ln55_12 = icmp_slt  i17 %northwest_12, i17 %west_44

]]></Node>
<StgValue><ssdm name="icmp_ln55_12"/></StgValue>
</operation>

<operation id="2608" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge55_ifconv:25 %select_ln41_90 = select i1 %or_ln41_3, i8 %select_ln41_88, i8 %select_ln41_89

]]></Node>
<StgValue><ssdm name="select_ln41_90"/></StgValue>
</operation>

<operation id="2609" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge55_ifconv:26 %icmp_ln41_13 = icmp_eq  i8 %querry_buff_2_load_1, i8 %select_ln41_90

]]></Node>
<StgValue><ssdm name="icmp_ln41_13"/></StgValue>
</operation>

<operation id="2610" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge55_ifconv:27 %select_ln43_13 = select i1 %icmp_ln41_13, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_13"/></StgValue>
</operation>

<operation id="2611" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge55_ifconv:29 %sext_ln43_13 = sext i16 %diag_array_1_6_load_1

]]></Node>
<StgValue><ssdm name="sext_ln43_13"/></StgValue>
</operation>

<operation id="2612" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge55_ifconv:30 %northwest_13 = add i17 %select_ln43_13, i17 %sext_ln43_13

]]></Node>
<StgValue><ssdm name="northwest_13"/></StgValue>
</operation>

<operation id="2613" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge55_ifconv:32 %sext_ln44_13 = sext i16 %diag_array_2_6_load_1

]]></Node>
<StgValue><ssdm name="sext_ln44_13"/></StgValue>
</operation>

<operation id="2614" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge55_ifconv:33 %west_45 = add i17 %sext_ln44_13, i17 131071

]]></Node>
<StgValue><ssdm name="west_45"/></StgValue>
</operation>

<operation id="2615" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge55_ifconv:34 %icmp_ln49_26 = icmp_slt  i17 %northwest_13, i17 %west_44

]]></Node>
<StgValue><ssdm name="icmp_ln49_26"/></StgValue>
</operation>

<operation id="2616" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge55_ifconv:35 %icmp_ln49_27 = icmp_slt  i17 %west_44, i17 %west_45

]]></Node>
<StgValue><ssdm name="icmp_ln49_27"/></StgValue>
</operation>

<operation id="2617" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge55_ifconv:36 %and_ln49_13 = and i1 %icmp_ln49_26, i1 %icmp_ln49_27

]]></Node>
<StgValue><ssdm name="and_ln49_13"/></StgValue>
</operation>

<operation id="2618" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge55_ifconv:39 %icmp_ln55_13 = icmp_slt  i17 %northwest_13, i17 %west_45

]]></Node>
<StgValue><ssdm name="icmp_ln55_13"/></StgValue>
</operation>

<operation id="2619" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:12 %database_buff_6_load_14 = load i14 %database_buff_6_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_6_load_14"/></StgValue>
</operation>

<operation id="2620" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:13 %database_buff_7_load_14 = load i14 %database_buff_7_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_7_load_14"/></StgValue>
</operation>

<operation id="2621" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:15 %database_buff_1_load_14 = load i14 %database_buff_1_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_1_load_14"/></StgValue>
</operation>

<operation id="2622" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge57_ifconv:18 %database_buff_4_load_14 = load i14 %database_buff_4_addr_15

]]></Node>
<StgValue><ssdm name="database_buff_4_load_14"/></StgValue>
</operation>

<operation id="2623" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge57_ifconv:19 %select_ln41_91 = select i1 %icmp_ln41_38, i8 %database_buff_4_load_14, i8 %database_buff_3_load_14

]]></Node>
<StgValue><ssdm name="select_ln41_91"/></StgValue>
</operation>

<operation id="2624" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge57_ifconv:20 %select_ln41_92 = select i1 %icmp_ln41_36, i8 %database_buff_2_load_14, i8 %database_buff_1_load_14

]]></Node>
<StgValue><ssdm name="select_ln41_92"/></StgValue>
</operation>

<operation id="2625" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge57_ifconv:21 %select_ln41_93 = select i1 %icmp_ln41_34, i8 %database_buff_0_load_14, i8 %database_buff_7_load_14

]]></Node>
<StgValue><ssdm name="select_ln41_93"/></StgValue>
</operation>

<operation id="2626" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge57_ifconv:22 %select_ln41_94 = select i1 %icmp_ln41_32, i8 %database_buff_6_load_14, i8 %database_buff_5_load_14

]]></Node>
<StgValue><ssdm name="select_ln41_94"/></StgValue>
</operation>

<operation id="2627" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge57_ifconv:23 %select_ln41_95 = select i1 %or_ln41, i8 %select_ln41_91, i8 %select_ln41_92

]]></Node>
<StgValue><ssdm name="select_ln41_95"/></StgValue>
</operation>

<operation id="2628" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge57_ifconv:24 %select_ln41_96 = select i1 %or_ln41_2, i8 %select_ln41_93, i8 %select_ln41_94

]]></Node>
<StgValue><ssdm name="select_ln41_96"/></StgValue>
</operation>

<operation id="2629" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:11 %database_buff_6_load_15 = load i14 %database_buff_6_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_6_load_15"/></StgValue>
</operation>

<operation id="2630" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:12 %database_buff_7_load_15 = load i14 %database_buff_7_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_7_load_15"/></StgValue>
</operation>

<operation id="2631" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:14 %database_buff_1_load_15 = load i14 %database_buff_1_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_1_load_15"/></StgValue>
</operation>

<operation id="2632" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge59_ifconv:17 %database_buff_4_load_15 = load i14 %database_buff_4_addr_16

]]></Node>
<StgValue><ssdm name="database_buff_4_load_15"/></StgValue>
</operation>

<operation id="2633" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge59_ifconv:19 %select_ln41_98 = select i1 %icmp_ln41_38, i8 %database_buff_5_load_15, i8 %database_buff_4_load_15

]]></Node>
<StgValue><ssdm name="select_ln41_98"/></StgValue>
</operation>

<operation id="2634" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge59_ifconv:21 %select_ln41_100 = select i1 %icmp_ln41_34, i8 %database_buff_1_load_15, i8 %database_buff_0_load_15

]]></Node>
<StgValue><ssdm name="select_ln41_100"/></StgValue>
</operation>

<operation id="2635" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge59_ifconv:22 %select_ln41_101 = select i1 %icmp_ln41_32, i8 %database_buff_7_load_15, i8 %database_buff_6_load_15

]]></Node>
<StgValue><ssdm name="select_ln41_101"/></StgValue>
</operation>

<operation id="2636" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge59_ifconv:23 %select_ln41_102 = select i1 %or_ln41, i8 %select_ln41_98, i8 %select_ln41_99

]]></Node>
<StgValue><ssdm name="select_ln41_102"/></StgValue>
</operation>

<operation id="2637" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge59_ifconv:24 %select_ln41_103 = select i1 %or_ln41_2, i8 %select_ln41_100, i8 %select_ln41_101

]]></Node>
<StgValue><ssdm name="select_ln41_103"/></StgValue>
</operation>

<operation id="2638" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge61_ifconv:37 %select_ln49_32 = select i1 %and_ln49_16, i17 %west_48, i17 %west_47

]]></Node>
<StgValue><ssdm name="select_ln49_32"/></StgValue>
</operation>

<operation id="2639" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge61_ifconv:38 %select_ln49_33 = select i1 %and_ln49_16, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_33"/></StgValue>
</operation>

<operation id="2640" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge61_ifconv:40 %max_value_49 = select i1 %icmp_ln55_16, i17 %west_48, i17 %northwest_16

]]></Node>
<StgValue><ssdm name="max_value_49"/></StgValue>
</operation>

<operation id="2641" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge61_ifconv:41 %direction_32 = select i1 %icmp_ln55_16, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_32"/></StgValue>
</operation>

<operation id="2642" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge61_ifconv:42 %max_value_50 = select i1 %icmp_ln49_32, i17 %select_ln49_32, i17 %max_value_49

]]></Node>
<StgValue><ssdm name="max_value_50"/></StgValue>
</operation>

<operation id="2643" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge61_ifconv:43 %direction_33 = select i1 %icmp_ln49_32, i2 %select_ln49_33, i2 %direction_32

]]></Node>
<StgValue><ssdm name="direction_33"/></StgValue>
</operation>

<operation id="2644" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge61_ifconv:44 %icmp_ln63_16 = icmp_sgt  i17 %max_value_50, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_16"/></StgValue>
</operation>

<operation id="2645" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge61_ifconv:45 %br_ln63 = br i1 %icmp_ln63_16, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2646" st_id="32" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2647" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2648" st_id="32" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_33, i2 %direction_buff_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2649" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_16 = trunc i17 %max_value_50

]]></Node>
<StgValue><ssdm name="trunc_ln65_16"/></StgValue>
</operation>

<operation id="2650" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2651" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_16 = phi i16 0, void, i16 %trunc_ln65_16, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_16"/></StgValue>
</operation>

<operation id="2652" st_id="32" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1 %store_ln65 = store i16 %diag_array_3_load_16, i3 %diag_array_3_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="2653" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3 %icmp_ln71_16 = icmp_sgt  i17 %max_value_50, i17 %max_value_arr_0_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln71_16"/></StgValue>
</operation>

<operation id="2654" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln71 = br i1 %icmp_ln71_16, void %._crit_edge63_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2655" st_id="32" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_50, i2 %max_value_arr_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2656" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_15, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_15"/></StgValue>
</operation>

<operation id="2657" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_16 = or i22 %shl_ln73_15, i22 15

]]></Node>
<StgValue><ssdm name="or_ln73_16"/></StgValue>
</operation>

<operation id="2658" st_id="32" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_16, i2 %max_index_arr_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2659" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge63_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2660" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge83_ifconv:4 %database_buff_4_addr_28 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_28"/></StgValue>
</operation>

<operation id="2661" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge83_ifconv:6 %database_buff_6_addr_28 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_28"/></StgValue>
</operation>

<operation id="2662" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge83_ifconv:7 %database_buff_7_addr_28 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_28"/></StgValue>
</operation>

<operation id="2663" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge83_ifconv:9 %database_buff_1_addr_28 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_28"/></StgValue>
</operation>

<operation id="2664" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:13 %database_buff_4_load_27 = load i14 %database_buff_4_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_4_load_27"/></StgValue>
</operation>

<operation id="2665" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:15 %database_buff_6_load_27 = load i14 %database_buff_6_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_6_load_27"/></StgValue>
</operation>

<operation id="2666" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:16 %database_buff_7_load_27 = load i14 %database_buff_7_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_7_load_27"/></StgValue>
</operation>

<operation id="2667" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:18 %database_buff_1_load_27 = load i14 %database_buff_1_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_1_load_27"/></StgValue>
</operation>

<operation id="2668" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge85_ifconv:3 %database_buff_4_addr_29 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_28

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_29"/></StgValue>
</operation>

<operation id="2669" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge85_ifconv:5 %database_buff_6_addr_29 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_28

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_29"/></StgValue>
</operation>

<operation id="2670" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge85_ifconv:6 %database_buff_7_addr_29 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_28

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_29"/></StgValue>
</operation>

<operation id="2671" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge85_ifconv:8 %database_buff_1_addr_29 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_28

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_29"/></StgValue>
</operation>

<operation id="2672" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:12 %database_buff_4_load_28 = load i14 %database_buff_4_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_4_load_28"/></StgValue>
</operation>

<operation id="2673" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:14 %database_buff_6_load_28 = load i14 %database_buff_6_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_6_load_28"/></StgValue>
</operation>

<operation id="2674" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:15 %database_buff_7_load_28 = load i14 %database_buff_7_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_7_load_28"/></StgValue>
</operation>

<operation id="2675" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:17 %database_buff_1_load_28 = load i14 %database_buff_1_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_1_load_28"/></StgValue>
</operation>

<operation id="2676" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:42 %direction_buff_7_load = load i2 %direction_buff_7_addr

]]></Node>
<StgValue><ssdm name="direction_buff_7_load"/></StgValue>
</operation>

<operation id="2677" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:43 %direction_buff_7_load_cast = zext i2 %direction_buff_7_load

]]></Node>
<StgValue><ssdm name="direction_buff_7_load_cast"/></StgValue>
</operation>

<operation id="2678" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:44 %arrayidx54_sum_778 = or i22 %shl_ln1, i22 7

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_778"/></StgValue>
</operation>

<operation id="2679" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:45 %arrayidx54_sum_778_cast = zext i22 %arrayidx54_sum_778

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_778_cast"/></StgValue>
</operation>

<operation id="2680" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:46 %direction_matrix_addr_7 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_778_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_7"/></StgValue>
</operation>

<operation id="2681" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:47 %store_ln76 = store i16 %direction_buff_7_load_cast, i22 %direction_matrix_addr_7

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2682" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:48 %direction_buff_0_load_1 = load i2 %direction_buff_0_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_0_load_1"/></StgValue>
</operation>

<operation id="2683" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:49 %direction_buff_0_load_1_cast = zext i2 %direction_buff_0_load_1

]]></Node>
<StgValue><ssdm name="direction_buff_0_load_1_cast"/></StgValue>
</operation>

<operation id="2684" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:50 %arrayidx54_sum_879 = or i22 %shl_ln1, i22 8

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_879"/></StgValue>
</operation>

<operation id="2685" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:51 %arrayidx54_sum_879_cast = zext i22 %arrayidx54_sum_879

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_879_cast"/></StgValue>
</operation>

<operation id="2686" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:52 %direction_matrix_addr_8 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_879_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_8"/></StgValue>
</operation>

<operation id="2687" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:53 %store_ln76 = store i16 %direction_buff_0_load_1_cast, i22 %direction_matrix_addr_8

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2688" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:54 %direction_buff_1_load_1 = load i2 %direction_buff_1_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_1_load_1"/></StgValue>
</operation>

<operation id="2689" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:60 %direction_buff_2_load_1 = load i2 %direction_buff_2_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_2_load_1"/></StgValue>
</operation>

<operation id="2690" st_id="32" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:236 %store_ln65 = store i16 %diag_array_3_load_11, i2 %diag_array_2_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="2691" st_id="32" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
._crit_edge93:241 %store_ln65 = store i16 %diag_array_3_load_16, i3 %diag_array_2_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2692" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge53_ifconv:37 %select_ln49_24 = select i1 %and_ln49_12, i17 %west_44, i17 %west_43

]]></Node>
<StgValue><ssdm name="select_ln49_24"/></StgValue>
</operation>

<operation id="2693" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge53_ifconv:38 %select_ln49_25 = select i1 %and_ln49_12, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_25"/></StgValue>
</operation>

<operation id="2694" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge53_ifconv:40 %max_value_37 = select i1 %icmp_ln55_12, i17 %west_44, i17 %northwest_12

]]></Node>
<StgValue><ssdm name="max_value_37"/></StgValue>
</operation>

<operation id="2695" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge53_ifconv:41 %direction_24 = select i1 %icmp_ln55_12, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_24"/></StgValue>
</operation>

<operation id="2696" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge53_ifconv:42 %max_value_38 = select i1 %icmp_ln49_24, i17 %select_ln49_24, i17 %max_value_37

]]></Node>
<StgValue><ssdm name="max_value_38"/></StgValue>
</operation>

<operation id="2697" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge53_ifconv:43 %direction_25 = select i1 %icmp_ln49_24, i2 %select_ln49_25, i2 %direction_24

]]></Node>
<StgValue><ssdm name="direction_25"/></StgValue>
</operation>

<operation id="2698" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge53_ifconv:44 %icmp_ln63_12 = icmp_sgt  i17 %max_value_38, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_12"/></StgValue>
</operation>

<operation id="2699" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge53_ifconv:45 %br_ln63 = br i1 %icmp_ln63_12, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2700" st_id="33" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2701" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2702" st_id="33" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_25, i2 %direction_buff_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2703" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_12 = trunc i17 %max_value_38

]]></Node>
<StgValue><ssdm name="trunc_ln65_12"/></StgValue>
</operation>

<operation id="2704" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2705" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_12 = phi i16 0, void, i16 %trunc_ln65_12, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_12"/></StgValue>
</operation>

<operation id="2706" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_12 = icmp_sgt  i17 %max_value_38, i17 %max_value_arr_4_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln71_12"/></StgValue>
</operation>

<operation id="2707" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_12, void %._crit_edge55_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2708" st_id="33" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_38, i2 %max_value_arr_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2709" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_11, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_11"/></StgValue>
</operation>

<operation id="2710" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_12 = or i22 %shl_ln73_11, i22 19

]]></Node>
<StgValue><ssdm name="or_ln73_12"/></StgValue>
</operation>

<operation id="2711" st_id="33" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_12, i2 %max_index_arr_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2712" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge55_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2713" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge55_ifconv:37 %select_ln49_26 = select i1 %and_ln49_13, i17 %west_45, i17 %west_44

]]></Node>
<StgValue><ssdm name="select_ln49_26"/></StgValue>
</operation>

<operation id="2714" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge55_ifconv:38 %select_ln49_27 = select i1 %and_ln49_13, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_27"/></StgValue>
</operation>

<operation id="2715" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge55_ifconv:40 %max_value_40 = select i1 %icmp_ln55_13, i17 %west_45, i17 %northwest_13

]]></Node>
<StgValue><ssdm name="max_value_40"/></StgValue>
</operation>

<operation id="2716" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge55_ifconv:41 %direction_26 = select i1 %icmp_ln55_13, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_26"/></StgValue>
</operation>

<operation id="2717" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge55_ifconv:42 %max_value_41 = select i1 %icmp_ln49_26, i17 %select_ln49_26, i17 %max_value_40

]]></Node>
<StgValue><ssdm name="max_value_41"/></StgValue>
</operation>

<operation id="2718" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge55_ifconv:43 %direction_27 = select i1 %icmp_ln49_26, i2 %select_ln49_27, i2 %direction_26

]]></Node>
<StgValue><ssdm name="direction_27"/></StgValue>
</operation>

<operation id="2719" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge55_ifconv:44 %icmp_ln63_13 = icmp_sgt  i17 %max_value_41, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_13"/></StgValue>
</operation>

<operation id="2720" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge55_ifconv:45 %br_ln63 = br i1 %icmp_ln63_13, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2721" st_id="33" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2722" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2723" st_id="33" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_27, i2 %direction_buff_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2724" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_13 = trunc i17 %max_value_41

]]></Node>
<StgValue><ssdm name="trunc_ln65_13"/></StgValue>
</operation>

<operation id="2725" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2726" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_13 = phi i16 0, void, i16 %trunc_ln65_13, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_13"/></StgValue>
</operation>

<operation id="2727" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_13 = icmp_sgt  i17 %max_value_41, i17 %max_value_arr_5_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln71_13"/></StgValue>
</operation>

<operation id="2728" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_13, void %._crit_edge57_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2729" st_id="33" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_41, i2 %max_value_arr_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2730" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_12, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_12"/></StgValue>
</operation>

<operation id="2731" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_13 = or i22 %shl_ln73_12, i22 18

]]></Node>
<StgValue><ssdm name="or_ln73_13"/></StgValue>
</operation>

<operation id="2732" st_id="33" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_13, i2 %max_index_arr_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2733" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge57_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2734" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge57_ifconv:25 %select_ln41_97 = select i1 %or_ln41_3, i8 %select_ln41_95, i8 %select_ln41_96

]]></Node>
<StgValue><ssdm name="select_ln41_97"/></StgValue>
</operation>

<operation id="2735" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge57_ifconv:26 %icmp_ln41_14 = icmp_eq  i8 %querry_buff_1_load_1, i8 %select_ln41_97

]]></Node>
<StgValue><ssdm name="icmp_ln41_14"/></StgValue>
</operation>

<operation id="2736" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge57_ifconv:27 %select_ln43_14 = select i1 %icmp_ln41_14, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_14"/></StgValue>
</operation>

<operation id="2737" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge57_ifconv:29 %sext_ln43_14 = sext i16 %diag_array_1_7_load_1

]]></Node>
<StgValue><ssdm name="sext_ln43_14"/></StgValue>
</operation>

<operation id="2738" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge57_ifconv:30 %northwest_14 = add i17 %select_ln43_14, i17 %sext_ln43_14

]]></Node>
<StgValue><ssdm name="northwest_14"/></StgValue>
</operation>

<operation id="2739" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge57_ifconv:32 %sext_ln44_14 = sext i16 %diag_array_2_7_load_1

]]></Node>
<StgValue><ssdm name="sext_ln44_14"/></StgValue>
</operation>

<operation id="2740" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge57_ifconv:33 %west_46 = add i17 %sext_ln44_14, i17 131071

]]></Node>
<StgValue><ssdm name="west_46"/></StgValue>
</operation>

<operation id="2741" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge57_ifconv:34 %icmp_ln49_28 = icmp_slt  i17 %northwest_14, i17 %west_45

]]></Node>
<StgValue><ssdm name="icmp_ln49_28"/></StgValue>
</operation>

<operation id="2742" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge57_ifconv:35 %icmp_ln49_29 = icmp_slt  i17 %west_45, i17 %west_46

]]></Node>
<StgValue><ssdm name="icmp_ln49_29"/></StgValue>
</operation>

<operation id="2743" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge57_ifconv:36 %and_ln49_14 = and i1 %icmp_ln49_28, i1 %icmp_ln49_29

]]></Node>
<StgValue><ssdm name="and_ln49_14"/></StgValue>
</operation>

<operation id="2744" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge57_ifconv:39 %icmp_ln55_14 = icmp_slt  i17 %northwest_14, i17 %west_46

]]></Node>
<StgValue><ssdm name="icmp_ln55_14"/></StgValue>
</operation>

<operation id="2745" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge59_ifconv:25 %select_ln41_104 = select i1 %or_ln41_3, i8 %select_ln41_102, i8 %select_ln41_103

]]></Node>
<StgValue><ssdm name="select_ln41_104"/></StgValue>
</operation>

<operation id="2746" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge59_ifconv:26 %icmp_ln41_15 = icmp_eq  i8 %querry_buff_0_load_1, i8 %select_ln41_104

]]></Node>
<StgValue><ssdm name="icmp_ln41_15"/></StgValue>
</operation>

<operation id="2747" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge59_ifconv:27 %select_ln43_15 = select i1 %icmp_ln41_15, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_15"/></StgValue>
</operation>

<operation id="2748" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge59_ifconv:29 %sext_ln43_15 = sext i16 %diag_array_1_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln43_15"/></StgValue>
</operation>

<operation id="2749" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge59_ifconv:30 %northwest_15 = add i17 %select_ln43_15, i17 %sext_ln43_15

]]></Node>
<StgValue><ssdm name="northwest_15"/></StgValue>
</operation>

<operation id="2750" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge59_ifconv:34 %icmp_ln49_30 = icmp_slt  i17 %northwest_15, i17 %west_46

]]></Node>
<StgValue><ssdm name="icmp_ln49_30"/></StgValue>
</operation>

<operation id="2751" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge59_ifconv:35 %icmp_ln49_31 = icmp_slt  i17 %west_46, i17 %west_47

]]></Node>
<StgValue><ssdm name="icmp_ln49_31"/></StgValue>
</operation>

<operation id="2752" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge59_ifconv:36 %and_ln49_15 = and i1 %icmp_ln49_30, i1 %icmp_ln49_31

]]></Node>
<StgValue><ssdm name="and_ln49_15"/></StgValue>
</operation>

<operation id="2753" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge59_ifconv:39 %icmp_ln55_15 = icmp_slt  i17 %northwest_15, i17 %west_47

]]></Node>
<StgValue><ssdm name="icmp_ln55_15"/></StgValue>
</operation>

<operation id="2754" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge77_ifconv:4 %database_buff_1_addr_25 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_25"/></StgValue>
</operation>

<operation id="2755" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge77_ifconv:7 %database_buff_4_addr_25 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_25"/></StgValue>
</operation>

<operation id="2756" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge77_ifconv:9 %database_buff_6_addr_25 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_25"/></StgValue>
</operation>

<operation id="2757" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge77_ifconv:10 %database_buff_7_addr_25 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_25"/></StgValue>
</operation>

<operation id="2758" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:11 %database_buff_7_load_24 = load i14 %database_buff_7_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_7_load_24"/></StgValue>
</operation>

<operation id="2759" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:13 %database_buff_1_load_24 = load i14 %database_buff_1_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_1_load_24"/></StgValue>
</operation>

<operation id="2760" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:16 %database_buff_4_load_24 = load i14 %database_buff_4_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_4_load_24"/></StgValue>
</operation>

<operation id="2761" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:18 %database_buff_6_load_24 = load i14 %database_buff_6_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_6_load_24"/></StgValue>
</operation>

<operation id="2762" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:13 %database_buff_4_load_27 = load i14 %database_buff_4_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_4_load_27"/></StgValue>
</operation>

<operation id="2763" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:15 %database_buff_6_load_27 = load i14 %database_buff_6_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_6_load_27"/></StgValue>
</operation>

<operation id="2764" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:16 %database_buff_7_load_27 = load i14 %database_buff_7_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_7_load_27"/></StgValue>
</operation>

<operation id="2765" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge83_ifconv:18 %database_buff_1_load_27 = load i14 %database_buff_1_addr_28

]]></Node>
<StgValue><ssdm name="database_buff_1_load_27"/></StgValue>
</operation>

<operation id="2766" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge83_ifconv:19 %select_ln41_182 = select i1 %icmp_ln41_38, i8 %database_buff_1_load_27, i8 %database_buff_0_load_27

]]></Node>
<StgValue><ssdm name="select_ln41_182"/></StgValue>
</operation>

<operation id="2767" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge83_ifconv:20 %select_ln41_183 = select i1 %icmp_ln41_36, i8 %database_buff_7_load_27, i8 %database_buff_6_load_27

]]></Node>
<StgValue><ssdm name="select_ln41_183"/></StgValue>
</operation>

<operation id="2768" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge83_ifconv:21 %select_ln41_184 = select i1 %icmp_ln41_34, i8 %database_buff_5_load_27, i8 %database_buff_4_load_27

]]></Node>
<StgValue><ssdm name="select_ln41_184"/></StgValue>
</operation>

<operation id="2769" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge83_ifconv:23 %select_ln41_186 = select i1 %or_ln41, i8 %select_ln41_182, i8 %select_ln41_183

]]></Node>
<StgValue><ssdm name="select_ln41_186"/></StgValue>
</operation>

<operation id="2770" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge83_ifconv:24 %select_ln41_187 = select i1 %or_ln41_2, i8 %select_ln41_184, i8 %select_ln41_185

]]></Node>
<StgValue><ssdm name="select_ln41_187"/></StgValue>
</operation>

<operation id="2771" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:12 %database_buff_4_load_28 = load i14 %database_buff_4_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_4_load_28"/></StgValue>
</operation>

<operation id="2772" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:14 %database_buff_6_load_28 = load i14 %database_buff_6_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_6_load_28"/></StgValue>
</operation>

<operation id="2773" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:15 %database_buff_7_load_28 = load i14 %database_buff_7_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_7_load_28"/></StgValue>
</operation>

<operation id="2774" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge85_ifconv:17 %database_buff_1_load_28 = load i14 %database_buff_1_addr_29

]]></Node>
<StgValue><ssdm name="database_buff_1_load_28"/></StgValue>
</operation>

<operation id="2775" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge85_ifconv:19 %select_ln41_189 = select i1 %icmp_ln41_38, i8 %database_buff_2_load_28, i8 %database_buff_1_load_28

]]></Node>
<StgValue><ssdm name="select_ln41_189"/></StgValue>
</operation>

<operation id="2776" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge85_ifconv:20 %select_ln41_190 = select i1 %icmp_ln41_36, i8 %database_buff_0_load_28, i8 %database_buff_7_load_28

]]></Node>
<StgValue><ssdm name="select_ln41_190"/></StgValue>
</operation>

<operation id="2777" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge85_ifconv:21 %select_ln41_191 = select i1 %icmp_ln41_34, i8 %database_buff_6_load_28, i8 %database_buff_5_load_28

]]></Node>
<StgValue><ssdm name="select_ln41_191"/></StgValue>
</operation>

<operation id="2778" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge85_ifconv:22 %select_ln41_192 = select i1 %icmp_ln41_32, i8 %database_buff_4_load_28, i8 %database_buff_3_load_28

]]></Node>
<StgValue><ssdm name="select_ln41_192"/></StgValue>
</operation>

<operation id="2779" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge85_ifconv:23 %select_ln41_193 = select i1 %or_ln41, i8 %select_ln41_189, i8 %select_ln41_190

]]></Node>
<StgValue><ssdm name="select_ln41_193"/></StgValue>
</operation>

<operation id="2780" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge85_ifconv:24 %select_ln41_194 = select i1 %or_ln41_2, i8 %select_ln41_191, i8 %select_ln41_192

]]></Node>
<StgValue><ssdm name="select_ln41_194"/></StgValue>
</operation>

<operation id="2781" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge87_ifconv:4 %database_buff_6_addr_30 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_29

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_30"/></StgValue>
</operation>

<operation id="2782" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge87_ifconv:5 %database_buff_7_addr_30 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_29

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_30"/></StgValue>
</operation>

<operation id="2783" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge87_ifconv:7 %database_buff_1_addr_30 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_29

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_30"/></StgValue>
</operation>

<operation id="2784" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge87_ifconv:10 %database_buff_4_addr_30 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_29

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_30"/></StgValue>
</operation>

<operation id="2785" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:11 %database_buff_4_load_29 = load i14 %database_buff_4_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_4_load_29"/></StgValue>
</operation>

<operation id="2786" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:13 %database_buff_6_load_29 = load i14 %database_buff_6_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_6_load_29"/></StgValue>
</operation>

<operation id="2787" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:14 %database_buff_7_load_29 = load i14 %database_buff_7_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_7_load_29"/></StgValue>
</operation>

<operation id="2788" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:16 %database_buff_1_load_29 = load i14 %database_buff_1_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_1_load_29"/></StgValue>
</operation>

<operation id="2789" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:54 %direction_buff_1_load_1 = load i2 %direction_buff_1_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_1_load_1"/></StgValue>
</operation>

<operation id="2790" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:55 %direction_buff_1_load_1_cast = zext i2 %direction_buff_1_load_1

]]></Node>
<StgValue><ssdm name="direction_buff_1_load_1_cast"/></StgValue>
</operation>

<operation id="2791" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:56 %arrayidx54_sum_980 = or i22 %shl_ln1, i22 9

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_980"/></StgValue>
</operation>

<operation id="2792" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:57 %arrayidx54_sum_980_cast = zext i22 %arrayidx54_sum_980

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_980_cast"/></StgValue>
</operation>

<operation id="2793" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:58 %direction_matrix_addr_9 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_980_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_9"/></StgValue>
</operation>

<operation id="2794" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:59 %store_ln76 = store i16 %direction_buff_1_load_1_cast, i22 %direction_matrix_addr_9

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2795" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:60 %direction_buff_2_load_1 = load i2 %direction_buff_2_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_2_load_1"/></StgValue>
</operation>

<operation id="2796" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:61 %direction_buff_2_load_1_cast = zext i2 %direction_buff_2_load_1

]]></Node>
<StgValue><ssdm name="direction_buff_2_load_1_cast"/></StgValue>
</operation>

<operation id="2797" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:62 %arrayidx54_sum_1081 = or i22 %shl_ln1, i22 10

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1081"/></StgValue>
</operation>

<operation id="2798" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:63 %arrayidx54_sum_1081_cast = zext i22 %arrayidx54_sum_1081

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1081_cast"/></StgValue>
</operation>

<operation id="2799" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:64 %direction_matrix_addr_10 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1081_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_10"/></StgValue>
</operation>

<operation id="2800" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:65 %store_ln76 = store i16 %direction_buff_2_load_1_cast, i22 %direction_matrix_addr_10

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2801" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:66 %direction_buff_3_load_1 = load i2 %direction_buff_3_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_3_load_1"/></StgValue>
</operation>

<operation id="2802" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:96 %direction_buff_0_load_2 = load i2 %direction_buff_0_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_0_load_2"/></StgValue>
</operation>

<operation id="2803" st_id="33" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:237 %store_ln65 = store i16 %diag_array_3_load_12, i2 %diag_array_2_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="2804" st_id="33" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:238 %store_ln65 = store i16 %diag_array_3_load_13, i2 %diag_array_2_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2805" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge57_ifconv:37 %select_ln49_28 = select i1 %and_ln49_14, i17 %west_46, i17 %west_45

]]></Node>
<StgValue><ssdm name="select_ln49_28"/></StgValue>
</operation>

<operation id="2806" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge57_ifconv:38 %select_ln49_29 = select i1 %and_ln49_14, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_29"/></StgValue>
</operation>

<operation id="2807" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge57_ifconv:40 %max_value_43 = select i1 %icmp_ln55_14, i17 %west_46, i17 %northwest_14

]]></Node>
<StgValue><ssdm name="max_value_43"/></StgValue>
</operation>

<operation id="2808" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge57_ifconv:41 %direction_28 = select i1 %icmp_ln55_14, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_28"/></StgValue>
</operation>

<operation id="2809" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge57_ifconv:42 %max_value_44 = select i1 %icmp_ln49_28, i17 %select_ln49_28, i17 %max_value_43

]]></Node>
<StgValue><ssdm name="max_value_44"/></StgValue>
</operation>

<operation id="2810" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge57_ifconv:43 %direction_29 = select i1 %icmp_ln49_28, i2 %select_ln49_29, i2 %direction_28

]]></Node>
<StgValue><ssdm name="direction_29"/></StgValue>
</operation>

<operation id="2811" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge57_ifconv:44 %icmp_ln63_14 = icmp_sgt  i17 %max_value_44, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_14"/></StgValue>
</operation>

<operation id="2812" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge57_ifconv:45 %br_ln63 = br i1 %icmp_ln63_14, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2813" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2814" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2815" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_29, i2 %direction_buff_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2816" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_14 = trunc i17 %max_value_44

]]></Node>
<StgValue><ssdm name="trunc_ln65_14"/></StgValue>
</operation>

<operation id="2817" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2818" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_14 = phi i16 0, void, i16 %trunc_ln65_14, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_14"/></StgValue>
</operation>

<operation id="2819" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_14 = icmp_sgt  i17 %max_value_44, i17 %max_value_arr_6_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln71_14"/></StgValue>
</operation>

<operation id="2820" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_14, void %._crit_edge59_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2821" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_44, i2 %max_value_arr_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2822" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_13, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_13"/></StgValue>
</operation>

<operation id="2823" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_14 = or i22 %shl_ln73_13, i22 17

]]></Node>
<StgValue><ssdm name="or_ln73_14"/></StgValue>
</operation>

<operation id="2824" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_14, i2 %max_index_arr_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2825" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge59_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2826" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge59_ifconv:37 %select_ln49_30 = select i1 %and_ln49_15, i17 %west_47, i17 %west_46

]]></Node>
<StgValue><ssdm name="select_ln49_30"/></StgValue>
</operation>

<operation id="2827" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge59_ifconv:38 %select_ln49_31 = select i1 %and_ln49_15, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_31"/></StgValue>
</operation>

<operation id="2828" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge59_ifconv:40 %max_value_46 = select i1 %icmp_ln55_15, i17 %west_47, i17 %northwest_15

]]></Node>
<StgValue><ssdm name="max_value_46"/></StgValue>
</operation>

<operation id="2829" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge59_ifconv:41 %direction_30 = select i1 %icmp_ln55_15, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_30"/></StgValue>
</operation>

<operation id="2830" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge59_ifconv:42 %max_value_47 = select i1 %icmp_ln49_30, i17 %select_ln49_30, i17 %max_value_46

]]></Node>
<StgValue><ssdm name="max_value_47"/></StgValue>
</operation>

<operation id="2831" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge59_ifconv:43 %direction_31 = select i1 %icmp_ln49_30, i2 %select_ln49_31, i2 %direction_30

]]></Node>
<StgValue><ssdm name="direction_31"/></StgValue>
</operation>

<operation id="2832" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge59_ifconv:44 %icmp_ln63_15 = icmp_sgt  i17 %max_value_47, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_15"/></StgValue>
</operation>

<operation id="2833" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge59_ifconv:45 %br_ln63 = br i1 %icmp_ln63_15, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2834" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2835" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2836" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_31, i2 %direction_buff_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2837" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_15 = trunc i17 %max_value_47

]]></Node>
<StgValue><ssdm name="trunc_ln65_15"/></StgValue>
</operation>

<operation id="2838" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2839" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_15 = phi i16 0, void, i16 %trunc_ln65_15, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_15"/></StgValue>
</operation>

<operation id="2840" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_15 = icmp_sgt  i17 %max_value_47, i17 %max_value_arr_7_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln71_15"/></StgValue>
</operation>

<operation id="2841" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_15, void %._crit_edge61_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2842" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_47, i2 %max_value_arr_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2843" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_14, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_14"/></StgValue>
</operation>

<operation id="2844" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_15 = or i22 %shl_ln73_14, i22 16

]]></Node>
<StgValue><ssdm name="or_ln73_15"/></StgValue>
</operation>

<operation id="2845" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_15, i2 %max_index_arr_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2846" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln71_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge61_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2847" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge73_ifconv:3 %database_buff_6_addr_23 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_23"/></StgValue>
</operation>

<operation id="2848" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge73_ifconv:4 %database_buff_7_addr_23 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_23"/></StgValue>
</operation>

<operation id="2849" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge73_ifconv:6 %database_buff_1_addr_23 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_23"/></StgValue>
</operation>

<operation id="2850" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge73_ifconv:9 %database_buff_4_addr_23 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_23"/></StgValue>
</operation>

<operation id="2851" st_id="34" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:12 %database_buff_6_load_22 = load i14 %database_buff_6_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_6_load_22"/></StgValue>
</operation>

<operation id="2852" st_id="34" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:13 %database_buff_7_load_22 = load i14 %database_buff_7_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_7_load_22"/></StgValue>
</operation>

<operation id="2853" st_id="34" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:15 %database_buff_1_load_22 = load i14 %database_buff_1_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_1_load_22"/></StgValue>
</operation>

<operation id="2854" st_id="34" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:18 %database_buff_4_load_22 = load i14 %database_buff_4_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_4_load_22"/></StgValue>
</operation>

<operation id="2855" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge75_ifconv:3 %database_buff_7_addr_24 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_23

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_24"/></StgValue>
</operation>

<operation id="2856" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge75_ifconv:5 %database_buff_1_addr_24 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_23

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_24"/></StgValue>
</operation>

<operation id="2857" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge75_ifconv:8 %database_buff_4_addr_24 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_23

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_24"/></StgValue>
</operation>

<operation id="2858" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge75_ifconv:10 %database_buff_6_addr_24 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_23

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_24"/></StgValue>
</operation>

<operation id="2859" st_id="34" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:11 %database_buff_6_load_23 = load i14 %database_buff_6_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_6_load_23"/></StgValue>
</operation>

<operation id="2860" st_id="34" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:12 %database_buff_7_load_23 = load i14 %database_buff_7_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_7_load_23"/></StgValue>
</operation>

<operation id="2861" st_id="34" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:14 %database_buff_1_load_23 = load i14 %database_buff_1_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_1_load_23"/></StgValue>
</operation>

<operation id="2862" st_id="34" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:17 %database_buff_4_load_23 = load i14 %database_buff_4_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_4_load_23"/></StgValue>
</operation>

<operation id="2863" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:11 %database_buff_7_load_24 = load i14 %database_buff_7_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_7_load_24"/></StgValue>
</operation>

<operation id="2864" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:13 %database_buff_1_load_24 = load i14 %database_buff_1_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_1_load_24"/></StgValue>
</operation>

<operation id="2865" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:16 %database_buff_4_load_24 = load i14 %database_buff_4_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_4_load_24"/></StgValue>
</operation>

<operation id="2866" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge77_ifconv:18 %database_buff_6_load_24 = load i14 %database_buff_6_addr_25

]]></Node>
<StgValue><ssdm name="database_buff_6_load_24"/></StgValue>
</operation>

<operation id="2867" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge77_ifconv:19 %select_ln41_161 = select i1 %icmp_ln41_38, i8 %database_buff_6_load_24, i8 %database_buff_5_load_24

]]></Node>
<StgValue><ssdm name="select_ln41_161"/></StgValue>
</operation>

<operation id="2868" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge77_ifconv:20 %select_ln41_162 = select i1 %icmp_ln41_36, i8 %database_buff_4_load_24, i8 %database_buff_3_load_24

]]></Node>
<StgValue><ssdm name="select_ln41_162"/></StgValue>
</operation>

<operation id="2869" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge77_ifconv:21 %select_ln41_163 = select i1 %icmp_ln41_34, i8 %database_buff_2_load_24, i8 %database_buff_1_load_24

]]></Node>
<StgValue><ssdm name="select_ln41_163"/></StgValue>
</operation>

<operation id="2870" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge77_ifconv:22 %select_ln41_164 = select i1 %icmp_ln41_32, i8 %database_buff_0_load_24, i8 %database_buff_7_load_24

]]></Node>
<StgValue><ssdm name="select_ln41_164"/></StgValue>
</operation>

<operation id="2871" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge77_ifconv:23 %select_ln41_165 = select i1 %or_ln41, i8 %select_ln41_161, i8 %select_ln41_162

]]></Node>
<StgValue><ssdm name="select_ln41_165"/></StgValue>
</operation>

<operation id="2872" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge77_ifconv:24 %select_ln41_166 = select i1 %or_ln41_2, i8 %select_ln41_163, i8 %select_ln41_164

]]></Node>
<StgValue><ssdm name="select_ln41_166"/></StgValue>
</operation>

<operation id="2873" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge83_ifconv:25 %select_ln41_188 = select i1 %or_ln41_3, i8 %select_ln41_186, i8 %select_ln41_187

]]></Node>
<StgValue><ssdm name="select_ln41_188"/></StgValue>
</operation>

<operation id="2874" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge83_ifconv:26 %icmp_ln41_27 = icmp_eq  i8 %querry_buff_4_load_3, i8 %select_ln41_188

]]></Node>
<StgValue><ssdm name="icmp_ln41_27"/></StgValue>
</operation>

<operation id="2875" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge83_ifconv:27 %select_ln43_27 = select i1 %icmp_ln41_27, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_27"/></StgValue>
</operation>

<operation id="2876" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge83_ifconv:29 %sext_ln43_27 = sext i16 %diag_array_1_4_load_3

]]></Node>
<StgValue><ssdm name="sext_ln43_27"/></StgValue>
</operation>

<operation id="2877" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge83_ifconv:30 %northwest_27 = add i17 %select_ln43_27, i17 %sext_ln43_27

]]></Node>
<StgValue><ssdm name="northwest_27"/></StgValue>
</operation>

<operation id="2878" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge83_ifconv:32 %sext_ln44_27 = sext i16 %diag_array_2_4_load_3

]]></Node>
<StgValue><ssdm name="sext_ln44_27"/></StgValue>
</operation>

<operation id="2879" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge83_ifconv:33 %west_59 = add i17 %sext_ln44_27, i17 131071

]]></Node>
<StgValue><ssdm name="west_59"/></StgValue>
</operation>

<operation id="2880" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge83_ifconv:34 %icmp_ln49_54 = icmp_slt  i17 %northwest_27, i17 %west_58

]]></Node>
<StgValue><ssdm name="icmp_ln49_54"/></StgValue>
</operation>

<operation id="2881" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge83_ifconv:35 %icmp_ln49_55 = icmp_slt  i17 %west_58, i17 %west_59

]]></Node>
<StgValue><ssdm name="icmp_ln49_55"/></StgValue>
</operation>

<operation id="2882" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge83_ifconv:36 %and_ln49_27 = and i1 %icmp_ln49_54, i1 %icmp_ln49_55

]]></Node>
<StgValue><ssdm name="and_ln49_27"/></StgValue>
</operation>

<operation id="2883" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge83_ifconv:39 %icmp_ln55_27 = icmp_slt  i17 %northwest_27, i17 %west_59

]]></Node>
<StgValue><ssdm name="icmp_ln55_27"/></StgValue>
</operation>

<operation id="2884" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge85_ifconv:25 %select_ln41_195 = select i1 %or_ln41_3, i8 %select_ln41_193, i8 %select_ln41_194

]]></Node>
<StgValue><ssdm name="select_ln41_195"/></StgValue>
</operation>

<operation id="2885" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge85_ifconv:26 %icmp_ln41_28 = icmp_eq  i8 %querry_buff_3_load_3, i8 %select_ln41_195

]]></Node>
<StgValue><ssdm name="icmp_ln41_28"/></StgValue>
</operation>

<operation id="2886" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge85_ifconv:27 %select_ln43_28 = select i1 %icmp_ln41_28, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_28"/></StgValue>
</operation>

<operation id="2887" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge85_ifconv:29 %sext_ln43_28 = sext i16 %diag_array_1_5_load_3

]]></Node>
<StgValue><ssdm name="sext_ln43_28"/></StgValue>
</operation>

<operation id="2888" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge85_ifconv:30 %northwest_28 = add i17 %select_ln43_28, i17 %sext_ln43_28

]]></Node>
<StgValue><ssdm name="northwest_28"/></StgValue>
</operation>

<operation id="2889" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge85_ifconv:32 %sext_ln44_28 = sext i16 %diag_array_2_5_load_3

]]></Node>
<StgValue><ssdm name="sext_ln44_28"/></StgValue>
</operation>

<operation id="2890" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge85_ifconv:33 %west_60 = add i17 %sext_ln44_28, i17 131071

]]></Node>
<StgValue><ssdm name="west_60"/></StgValue>
</operation>

<operation id="2891" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge85_ifconv:34 %icmp_ln49_56 = icmp_slt  i17 %northwest_28, i17 %west_59

]]></Node>
<StgValue><ssdm name="icmp_ln49_56"/></StgValue>
</operation>

<operation id="2892" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge85_ifconv:35 %icmp_ln49_57 = icmp_slt  i17 %west_59, i17 %west_60

]]></Node>
<StgValue><ssdm name="icmp_ln49_57"/></StgValue>
</operation>

<operation id="2893" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge85_ifconv:36 %and_ln49_28 = and i1 %icmp_ln49_56, i1 %icmp_ln49_57

]]></Node>
<StgValue><ssdm name="and_ln49_28"/></StgValue>
</operation>

<operation id="2894" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge85_ifconv:39 %icmp_ln55_28 = icmp_slt  i17 %northwest_28, i17 %west_60

]]></Node>
<StgValue><ssdm name="icmp_ln55_28"/></StgValue>
</operation>

<operation id="2895" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:11 %database_buff_4_load_29 = load i14 %database_buff_4_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_4_load_29"/></StgValue>
</operation>

<operation id="2896" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:13 %database_buff_6_load_29 = load i14 %database_buff_6_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_6_load_29"/></StgValue>
</operation>

<operation id="2897" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:14 %database_buff_7_load_29 = load i14 %database_buff_7_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_7_load_29"/></StgValue>
</operation>

<operation id="2898" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="1"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge87_ifconv:16 %database_buff_1_load_29 = load i14 %database_buff_1_addr_30

]]></Node>
<StgValue><ssdm name="database_buff_1_load_29"/></StgValue>
</operation>

<operation id="2899" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge87_ifconv:19 %select_ln41_196 = select i1 %icmp_ln41_38, i8 %database_buff_3_load_29, i8 %database_buff_2_load_29

]]></Node>
<StgValue><ssdm name="select_ln41_196"/></StgValue>
</operation>

<operation id="2900" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge87_ifconv:20 %select_ln41_197 = select i1 %icmp_ln41_36, i8 %database_buff_1_load_29, i8 %database_buff_0_load_29

]]></Node>
<StgValue><ssdm name="select_ln41_197"/></StgValue>
</operation>

<operation id="2901" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge87_ifconv:21 %select_ln41_198 = select i1 %icmp_ln41_34, i8 %database_buff_7_load_29, i8 %database_buff_6_load_29

]]></Node>
<StgValue><ssdm name="select_ln41_198"/></StgValue>
</operation>

<operation id="2902" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge87_ifconv:22 %select_ln41_199 = select i1 %icmp_ln41_32, i8 %database_buff_5_load_29, i8 %database_buff_4_load_29

]]></Node>
<StgValue><ssdm name="select_ln41_199"/></StgValue>
</operation>

<operation id="2903" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge87_ifconv:23 %select_ln41_200 = select i1 %or_ln41, i8 %select_ln41_196, i8 %select_ln41_197

]]></Node>
<StgValue><ssdm name="select_ln41_200"/></StgValue>
</operation>

<operation id="2904" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge87_ifconv:24 %select_ln41_201 = select i1 %or_ln41_2, i8 %select_ln41_198, i8 %select_ln41_199

]]></Node>
<StgValue><ssdm name="select_ln41_201"/></StgValue>
</operation>

<operation id="2905" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:66 %direction_buff_3_load_1 = load i2 %direction_buff_3_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_3_load_1"/></StgValue>
</operation>

<operation id="2906" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:67 %direction_buff_3_load_1_cast = zext i2 %direction_buff_3_load_1

]]></Node>
<StgValue><ssdm name="direction_buff_3_load_1_cast"/></StgValue>
</operation>

<operation id="2907" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:68 %arrayidx54_sum_1182 = or i22 %shl_ln1, i22 11

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1182"/></StgValue>
</operation>

<operation id="2908" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:69 %arrayidx54_sum_1182_cast = zext i22 %arrayidx54_sum_1182

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1182_cast"/></StgValue>
</operation>

<operation id="2909" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:70 %direction_matrix_addr_11 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1182_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_11"/></StgValue>
</operation>

<operation id="2910" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:71 %store_ln76 = store i16 %direction_buff_3_load_1_cast, i22 %direction_matrix_addr_11

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2911" st_id="34" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:72 %direction_buff_4_load_1 = load i2 %direction_buff_4_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_4_load_1"/></StgValue>
</operation>

<operation id="2912" st_id="34" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:78 %direction_buff_5_load_1 = load i2 %direction_buff_5_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_5_load_1"/></StgValue>
</operation>

<operation id="2913" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:96 %direction_buff_0_load_2 = load i2 %direction_buff_0_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_0_load_2"/></StgValue>
</operation>

<operation id="2914" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:97 %direction_buff_0_load_2_cast = zext i2 %direction_buff_0_load_2

]]></Node>
<StgValue><ssdm name="direction_buff_0_load_2_cast"/></StgValue>
</operation>

<operation id="2915" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:98 %arrayidx54_sum_1687 = or i22 %shl_ln1, i22 16

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1687"/></StgValue>
</operation>

<operation id="2916" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:99 %arrayidx54_sum_1687_cast = zext i22 %arrayidx54_sum_1687

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1687_cast"/></StgValue>
</operation>

<operation id="2917" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:100 %direction_matrix_addr_16 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1687_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_16"/></StgValue>
</operation>

<operation id="2918" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:101 %store_ln76 = store i16 %direction_buff_0_load_2_cast, i22 %direction_matrix_addr_16

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2919" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:239 %store_ln65 = store i16 %diag_array_3_load_14, i2 %diag_array_2_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="2920" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:240 %store_ln65 = store i16 %diag_array_3_load_15, i2 %diag_array_2_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2921" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge69_ifconv:3 %database_buff_4_addr_21 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_21"/></StgValue>
</operation>

<operation id="2922" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge69_ifconv:5 %database_buff_6_addr_21 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_21"/></StgValue>
</operation>

<operation id="2923" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge69_ifconv:6 %database_buff_7_addr_21 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_21"/></StgValue>
</operation>

<operation id="2924" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge69_ifconv:8 %database_buff_1_addr_21 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_21"/></StgValue>
</operation>

<operation id="2925" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:12 %database_buff_4_load_20 = load i14 %database_buff_4_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_4_load_20"/></StgValue>
</operation>

<operation id="2926" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:14 %database_buff_6_load_20 = load i14 %database_buff_6_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_6_load_20"/></StgValue>
</operation>

<operation id="2927" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:15 %database_buff_7_load_20 = load i14 %database_buff_7_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_7_load_20"/></StgValue>
</operation>

<operation id="2928" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge69_ifconv:17 %database_buff_1_load_20 = load i14 %database_buff_1_addr_21

]]></Node>
<StgValue><ssdm name="database_buff_1_load_20"/></StgValue>
</operation>

<operation id="2929" st_id="35" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:12 %database_buff_6_load_22 = load i14 %database_buff_6_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_6_load_22"/></StgValue>
</operation>

<operation id="2930" st_id="35" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:13 %database_buff_7_load_22 = load i14 %database_buff_7_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_7_load_22"/></StgValue>
</operation>

<operation id="2931" st_id="35" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:15 %database_buff_1_load_22 = load i14 %database_buff_1_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_1_load_22"/></StgValue>
</operation>

<operation id="2932" st_id="35" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge73_ifconv:18 %database_buff_4_load_22 = load i14 %database_buff_4_addr_23

]]></Node>
<StgValue><ssdm name="database_buff_4_load_22"/></StgValue>
</operation>

<operation id="2933" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge73_ifconv:19 %select_ln41_147 = select i1 %icmp_ln41_38, i8 %database_buff_4_load_22, i8 %database_buff_3_load_22

]]></Node>
<StgValue><ssdm name="select_ln41_147"/></StgValue>
</operation>

<operation id="2934" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge73_ifconv:20 %select_ln41_148 = select i1 %icmp_ln41_36, i8 %database_buff_2_load_22, i8 %database_buff_1_load_22

]]></Node>
<StgValue><ssdm name="select_ln41_148"/></StgValue>
</operation>

<operation id="2935" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge73_ifconv:21 %select_ln41_149 = select i1 %icmp_ln41_34, i8 %database_buff_0_load_22, i8 %database_buff_7_load_22

]]></Node>
<StgValue><ssdm name="select_ln41_149"/></StgValue>
</operation>

<operation id="2936" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge73_ifconv:22 %select_ln41_150 = select i1 %icmp_ln41_32, i8 %database_buff_6_load_22, i8 %database_buff_5_load_22

]]></Node>
<StgValue><ssdm name="select_ln41_150"/></StgValue>
</operation>

<operation id="2937" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge73_ifconv:23 %select_ln41_151 = select i1 %or_ln41, i8 %select_ln41_147, i8 %select_ln41_148

]]></Node>
<StgValue><ssdm name="select_ln41_151"/></StgValue>
</operation>

<operation id="2938" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge73_ifconv:24 %select_ln41_152 = select i1 %or_ln41_2, i8 %select_ln41_149, i8 %select_ln41_150

]]></Node>
<StgValue><ssdm name="select_ln41_152"/></StgValue>
</operation>

<operation id="2939" st_id="35" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:11 %database_buff_6_load_23 = load i14 %database_buff_6_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_6_load_23"/></StgValue>
</operation>

<operation id="2940" st_id="35" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:12 %database_buff_7_load_23 = load i14 %database_buff_7_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_7_load_23"/></StgValue>
</operation>

<operation id="2941" st_id="35" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_34" val="1"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:14 %database_buff_1_load_23 = load i14 %database_buff_1_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_1_load_23"/></StgValue>
</operation>

<operation id="2942" st_id="35" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge75_ifconv:17 %database_buff_4_load_23 = load i14 %database_buff_4_addr_24

]]></Node>
<StgValue><ssdm name="database_buff_4_load_23"/></StgValue>
</operation>

<operation id="2943" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge75_ifconv:19 %select_ln41_154 = select i1 %icmp_ln41_38, i8 %database_buff_5_load_23, i8 %database_buff_4_load_23

]]></Node>
<StgValue><ssdm name="select_ln41_154"/></StgValue>
</operation>

<operation id="2944" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="1"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge75_ifconv:21 %select_ln41_156 = select i1 %icmp_ln41_34, i8 %database_buff_1_load_23, i8 %database_buff_0_load_23

]]></Node>
<StgValue><ssdm name="select_ln41_156"/></StgValue>
</operation>

<operation id="2945" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge75_ifconv:22 %select_ln41_157 = select i1 %icmp_ln41_32, i8 %database_buff_7_load_23, i8 %database_buff_6_load_23

]]></Node>
<StgValue><ssdm name="select_ln41_157"/></StgValue>
</operation>

<operation id="2946" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge75_ifconv:23 %select_ln41_158 = select i1 %or_ln41, i8 %select_ln41_154, i8 %select_ln41_155

]]></Node>
<StgValue><ssdm name="select_ln41_158"/></StgValue>
</operation>

<operation id="2947" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge75_ifconv:24 %select_ln41_159 = select i1 %or_ln41_2, i8 %select_ln41_156, i8 %select_ln41_157

]]></Node>
<StgValue><ssdm name="select_ln41_159"/></StgValue>
</operation>

<operation id="2948" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge75_ifconv:32 %sext_ln44_23 = sext i16 %diag_array_2_0_load_3

]]></Node>
<StgValue><ssdm name="sext_ln44_23"/></StgValue>
</operation>

<operation id="2949" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge75_ifconv:33 %west_55 = add i17 %sext_ln44_23, i17 131071

]]></Node>
<StgValue><ssdm name="west_55"/></StgValue>
</operation>

<operation id="2950" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge77_ifconv:25 %select_ln41_167 = select i1 %or_ln41_3, i8 %select_ln41_165, i8 %select_ln41_166

]]></Node>
<StgValue><ssdm name="select_ln41_167"/></StgValue>
</operation>

<operation id="2951" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge77_ifconv:26 %icmp_ln41_24 = icmp_eq  i8 %querry_buff_7_load_3, i8 %select_ln41_167

]]></Node>
<StgValue><ssdm name="icmp_ln41_24"/></StgValue>
</operation>

<operation id="2952" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge77_ifconv:27 %select_ln43_24 = select i1 %icmp_ln41_24, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_24"/></StgValue>
</operation>

<operation id="2953" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge77_ifconv:29 %sext_ln43_24 = sext i16 %diag_array_1_1_load_3

]]></Node>
<StgValue><ssdm name="sext_ln43_24"/></StgValue>
</operation>

<operation id="2954" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge77_ifconv:30 %northwest_24 = add i17 %select_ln43_24, i17 %sext_ln43_24

]]></Node>
<StgValue><ssdm name="northwest_24"/></StgValue>
</operation>

<operation id="2955" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge77_ifconv:32 %sext_ln44_24 = sext i16 %diag_array_2_1_load_3

]]></Node>
<StgValue><ssdm name="sext_ln44_24"/></StgValue>
</operation>

<operation id="2956" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge77_ifconv:33 %west_56 = add i17 %sext_ln44_24, i17 131071

]]></Node>
<StgValue><ssdm name="west_56"/></StgValue>
</operation>

<operation id="2957" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge77_ifconv:34 %icmp_ln49_48 = icmp_slt  i17 %northwest_24, i17 %west_55

]]></Node>
<StgValue><ssdm name="icmp_ln49_48"/></StgValue>
</operation>

<operation id="2958" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge77_ifconv:35 %icmp_ln49_49 = icmp_slt  i17 %west_55, i17 %west_56

]]></Node>
<StgValue><ssdm name="icmp_ln49_49"/></StgValue>
</operation>

<operation id="2959" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge77_ifconv:36 %and_ln49_24 = and i1 %icmp_ln49_48, i1 %icmp_ln49_49

]]></Node>
<StgValue><ssdm name="and_ln49_24"/></StgValue>
</operation>

<operation id="2960" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge77_ifconv:39 %icmp_ln55_24 = icmp_slt  i17 %northwest_24, i17 %west_56

]]></Node>
<StgValue><ssdm name="icmp_ln55_24"/></StgValue>
</operation>

<operation id="2961" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge79_ifconv:3 %database_buff_1_addr_26 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_25

]]></Node>
<StgValue><ssdm name="database_buff_1_addr_26"/></StgValue>
</operation>

<operation id="2962" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge79_ifconv:6 %database_buff_4_addr_26 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_25

]]></Node>
<StgValue><ssdm name="database_buff_4_addr_26"/></StgValue>
</operation>

<operation id="2963" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge79_ifconv:8 %database_buff_6_addr_26 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_25

]]></Node>
<StgValue><ssdm name="database_buff_6_addr_26"/></StgValue>
</operation>

<operation id="2964" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge79_ifconv:9 %database_buff_7_addr_26 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_25

]]></Node>
<StgValue><ssdm name="database_buff_7_addr_26"/></StgValue>
</operation>

<operation id="2965" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_32" val="1"/>
<literal name="or_ln41_2" val="0"/>
<literal name="or_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:12 %database_buff_1_load_25 = load i14 %database_buff_1_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_1_load_25"/></StgValue>
</operation>

<operation id="2966" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_36" val="0"/>
<literal name="or_ln41" val="0"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:15 %database_buff_4_load_25 = load i14 %database_buff_4_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_4_load_25"/></StgValue>
</operation>

<operation id="2967" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="0"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:17 %database_buff_6_load_25 = load i14 %database_buff_6_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_6_load_25"/></StgValue>
</operation>

<operation id="2968" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln41_38" val="1"/>
<literal name="or_ln41" val="1"/>
<literal name="or_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="8" op_0_bw="14">
<![CDATA[
._crit_edge79_ifconv:18 %database_buff_7_load_25 = load i14 %database_buff_7_addr_26

]]></Node>
<StgValue><ssdm name="database_buff_7_load_25"/></StgValue>
</operation>

<operation id="2969" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge83_ifconv:37 %select_ln49_54 = select i1 %and_ln49_27, i17 %west_59, i17 %west_58

]]></Node>
<StgValue><ssdm name="select_ln49_54"/></StgValue>
</operation>

<operation id="2970" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge83_ifconv:38 %select_ln49_55 = select i1 %and_ln49_27, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_55"/></StgValue>
</operation>

<operation id="2971" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge83_ifconv:40 %max_value_82 = select i1 %icmp_ln55_27, i17 %west_59, i17 %northwest_27

]]></Node>
<StgValue><ssdm name="max_value_82"/></StgValue>
</operation>

<operation id="2972" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge83_ifconv:41 %direction_54 = select i1 %icmp_ln55_27, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_54"/></StgValue>
</operation>

<operation id="2973" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge83_ifconv:42 %max_value_83 = select i1 %icmp_ln49_54, i17 %select_ln49_54, i17 %max_value_82

]]></Node>
<StgValue><ssdm name="max_value_83"/></StgValue>
</operation>

<operation id="2974" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge83_ifconv:43 %direction_55 = select i1 %icmp_ln49_54, i2 %select_ln49_55, i2 %direction_54

]]></Node>
<StgValue><ssdm name="direction_55"/></StgValue>
</operation>

<operation id="2975" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge83_ifconv:44 %icmp_ln63_27 = icmp_sgt  i17 %max_value_83, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_27"/></StgValue>
</operation>

<operation id="2976" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge83_ifconv:45 %br_ln63 = br i1 %icmp_ln63_27, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2977" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2978" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2979" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_55, i2 %direction_buff_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2980" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_27 = trunc i17 %max_value_83

]]></Node>
<StgValue><ssdm name="trunc_ln65_27"/></StgValue>
</operation>

<operation id="2981" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2982" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_27 = phi i16 0, void, i16 %trunc_ln65_27, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_27"/></StgValue>
</operation>

<operation id="2983" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_27 = icmp_sgt  i17 %max_value_83, i17 %max_value_arr_3_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln71_27"/></StgValue>
</operation>

<operation id="2984" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_27, void %._crit_edge85_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="2985" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_83, i2 %max_value_arr_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="2986" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_26, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_26"/></StgValue>
</operation>

<operation id="2987" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_27 = or i22 %shl_ln73_26, i22 4

]]></Node>
<StgValue><ssdm name="or_ln73_27"/></StgValue>
</operation>

<operation id="2988" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_27, i2 %max_index_arr_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2989" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge85_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2990" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge85_ifconv:37 %select_ln49_56 = select i1 %and_ln49_28, i17 %west_60, i17 %west_59

]]></Node>
<StgValue><ssdm name="select_ln49_56"/></StgValue>
</operation>

<operation id="2991" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge85_ifconv:38 %select_ln49_57 = select i1 %and_ln49_28, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_57"/></StgValue>
</operation>

<operation id="2992" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge85_ifconv:40 %max_value_85 = select i1 %icmp_ln55_28, i17 %west_60, i17 %northwest_28

]]></Node>
<StgValue><ssdm name="max_value_85"/></StgValue>
</operation>

<operation id="2993" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge85_ifconv:41 %direction_56 = select i1 %icmp_ln55_28, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_56"/></StgValue>
</operation>

<operation id="2994" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge85_ifconv:42 %max_value_86 = select i1 %icmp_ln49_56, i17 %select_ln49_56, i17 %max_value_85

]]></Node>
<StgValue><ssdm name="max_value_86"/></StgValue>
</operation>

<operation id="2995" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge85_ifconv:43 %direction_57 = select i1 %icmp_ln49_56, i2 %select_ln49_57, i2 %direction_56

]]></Node>
<StgValue><ssdm name="direction_57"/></StgValue>
</operation>

<operation id="2996" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge85_ifconv:44 %icmp_ln63_28 = icmp_sgt  i17 %max_value_86, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_28"/></StgValue>
</operation>

<operation id="2997" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge85_ifconv:45 %br_ln63 = br i1 %icmp_ln63_28, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="2998" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2999" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3000" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_57, i2 %direction_buff_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="3001" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_28 = trunc i17 %max_value_86

]]></Node>
<StgValue><ssdm name="trunc_ln65_28"/></StgValue>
</operation>

<operation id="3002" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="3003" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_28 = phi i16 0, void, i16 %trunc_ln65_28, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_28"/></StgValue>
</operation>

<operation id="3004" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_28 = icmp_sgt  i17 %max_value_86, i17 %max_value_arr_4_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln71_28"/></StgValue>
</operation>

<operation id="3005" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_28, void %._crit_edge87_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3006" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_86, i2 %max_value_arr_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="3007" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_27, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_27"/></StgValue>
</operation>

<operation id="3008" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_28 = or i22 %shl_ln73_27, i22 3

]]></Node>
<StgValue><ssdm name="or_ln73_28"/></StgValue>
</operation>

<operation id="3009" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_28, i2 %max_index_arr_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="3010" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge87_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="3011" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge87_ifconv:25 %select_ln41_202 = select i1 %or_ln41_3, i8 %select_ln41_200, i8 %select_ln41_201

]]></Node>
<StgValue><ssdm name="select_ln41_202"/></StgValue>
</operation>

<operation id="3012" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge87_ifconv:26 %icmp_ln41_29 = icmp_eq  i8 %querry_buff_2_load_3, i8 %select_ln41_202

]]></Node>
<StgValue><ssdm name="icmp_ln41_29"/></StgValue>
</operation>

<operation id="3013" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge87_ifconv:27 %select_ln43_29 = select i1 %icmp_ln41_29, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_29"/></StgValue>
</operation>

<operation id="3014" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge87_ifconv:29 %sext_ln43_29 = sext i16 %diag_array_1_6_load_3

]]></Node>
<StgValue><ssdm name="sext_ln43_29"/></StgValue>
</operation>

<operation id="3015" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge87_ifconv:30 %northwest_29 = add i17 %select_ln43_29, i17 %sext_ln43_29

]]></Node>
<StgValue><ssdm name="northwest_29"/></StgValue>
</operation>

<operation id="3016" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge87_ifconv:34 %icmp_ln49_58 = icmp_slt  i17 %northwest_29, i17 %west_60

]]></Node>
<StgValue><ssdm name="icmp_ln49_58"/></StgValue>
</operation>

<operation id="3017" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge87_ifconv:35 %icmp_ln49_59 = icmp_slt  i17 %west_60, i17 %west_61

]]></Node>
<StgValue><ssdm name="icmp_ln49_59"/></StgValue>
</operation>

<operation id="3018" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge87_ifconv:36 %and_ln49_29 = and i1 %icmp_ln49_58, i1 %icmp_ln49_59

]]></Node>
<StgValue><ssdm name="and_ln49_29"/></StgValue>
</operation>

<operation id="3019" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge87_ifconv:39 %icmp_ln55_29 = icmp_slt  i17 %northwest_29, i17 %west_61

]]></Node>
<StgValue><ssdm name="icmp_ln55_29"/></StgValue>
</operation>

<operation id="3020" st_id="35" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:72 %direction_buff_4_load_1 = load i2 %direction_buff_4_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_4_load_1"/></StgValue>
</operation>

<operation id="3021" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:73 %direction_buff_4_load_1_cast = zext i2 %direction_buff_4_load_1

]]></Node>
<StgValue><ssdm name="direction_buff_4_load_1_cast"/></StgValue>
</operation>

<operation id="3022" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:74 %arrayidx54_sum_1283 = or i22 %shl_ln1, i22 12

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1283"/></StgValue>
</operation>

<operation id="3023" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:75 %arrayidx54_sum_1283_cast = zext i22 %arrayidx54_sum_1283

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1283_cast"/></StgValue>
</operation>

<operation id="3024" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:76 %direction_matrix_addr_12 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1283_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_12"/></StgValue>
</operation>

<operation id="3025" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:77 %store_ln76 = store i16 %direction_buff_4_load_1_cast, i22 %direction_matrix_addr_12

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="3026" st_id="35" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:78 %direction_buff_5_load_1 = load i2 %direction_buff_5_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_5_load_1"/></StgValue>
</operation>

<operation id="3027" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:79 %direction_buff_5_load_1_cast = zext i2 %direction_buff_5_load_1

]]></Node>
<StgValue><ssdm name="direction_buff_5_load_1_cast"/></StgValue>
</operation>

<operation id="3028" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:80 %arrayidx54_sum_1384 = or i22 %shl_ln1, i22 13

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1384"/></StgValue>
</operation>

<operation id="3029" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:81 %arrayidx54_sum_1384_cast = zext i22 %arrayidx54_sum_1384

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_1384_cast"/></StgValue>
</operation>

<operation id="3030" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:82 %direction_matrix_addr_13 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1384_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_13"/></StgValue>
</operation>

<operation id="3031" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:83 %store_ln76 = store i16 %direction_buff_5_load_1_cast, i22 %direction_matrix_addr_13

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="3032" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:84 %direction_buff_6_load_1 = load i2 %direction_buff_6_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_6_load_1"/></StgValue>
</operation>

<operation id="3033" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:90 %direction_buff_7_load_1 = load i2 %direction_buff_7_addr_1

]]></Node>
<StgValue><ssdm name="direction_buff_7_load_1"/></StgValue>
</operation>

<operation id="3034" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:252 %store_ln65 = store i16 %diag_array_3_load_27, i2 %diag_array_2_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="3035" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:253 %store_ln65 = store i16 %diag_array_3_load_28, i2 %diag_array_2_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="3036" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0">
<![CDATA[
.split52579_ifconv:0 %phi_ln41 = phi i8 %database_buff_0_load, void %branch296, i8 %database_buff_1_load, void %branch297, i8 %database_buff_2_load, void %branch298, i8 %database_buff_3_load, void %branch299, i8 %database_buff_4_load, void %branch300, i8 %database_buff_5_load, void %branch301, i8 %database_buff_6_load, void %branch302, i8 %database_buff_7_load, void %branch303

]]></Node>
<StgValue><ssdm name="phi_ln41"/></StgValue>
</operation>

<operation id="3037" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split52579_ifconv:1 %icmp_ln41 = icmp_eq  i8 %querry_buff_7_load, i8 %phi_ln41

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="3038" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="17" op_0_bw="16">
<![CDATA[
.split52579_ifconv:3 %sext_ln42 = sext i16 %diag_array_2_0_load

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="3039" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split52579_ifconv:4 %north = add i17 %sext_ln42, i17 131071

]]></Node>
<StgValue><ssdm name="north"/></StgValue>
</operation>

<operation id="3040" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
.split52579_ifconv:5 %select_ln43 = select i1 %icmp_ln41, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="3041" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="17" op_0_bw="16">
<![CDATA[
.split52579_ifconv:7 %sext_ln43 = sext i16 %diag_array_1_1_load

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="3042" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split52579_ifconv:8 %northwest = add i17 %select_ln43, i17 %sext_ln43

]]></Node>
<StgValue><ssdm name="northwest"/></StgValue>
</operation>

<operation id="3043" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split52579_ifconv:12 %icmp_ln49 = icmp_slt  i17 %northwest, i17 %north

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="3044" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split52579_ifconv:13 %icmp_ln49_1 = icmp_slt  i17 %north, i17 %west_32

]]></Node>
<StgValue><ssdm name="icmp_ln49_1"/></StgValue>
</operation>

<operation id="3045" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split52579_ifconv:14 %and_ln49 = and i1 %icmp_ln49, i1 %icmp_ln49_1

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="3046" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split52579_ifconv:17 %icmp_ln55 = icmp_slt  i17 %northwest, i17 %west_32

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="3047" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge69_ifconv:37 %select_ln49_40 = select i1 %and_ln49_20, i17 %west_52, i17 %west_51

]]></Node>
<StgValue><ssdm name="select_ln49_40"/></StgValue>
</operation>

<operation id="3048" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge69_ifconv:38 %select_ln49_41 = select i1 %and_ln49_20, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_41"/></StgValue>
</operation>

<operation id="3049" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge69_ifconv:40 %max_value_61 = select i1 %icmp_ln55_20, i17 %west_52, i17 %northwest_20

]]></Node>
<StgValue><ssdm name="max_value_61"/></StgValue>
</operation>

<operation id="3050" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge69_ifconv:41 %direction_40 = select i1 %icmp_ln55_20, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_40"/></StgValue>
</operation>

<operation id="3051" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge69_ifconv:42 %max_value_62 = select i1 %icmp_ln49_40, i17 %select_ln49_40, i17 %max_value_61

]]></Node>
<StgValue><ssdm name="max_value_62"/></StgValue>
</operation>

<operation id="3052" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge69_ifconv:43 %direction_41 = select i1 %icmp_ln49_40, i2 %select_ln49_41, i2 %direction_40

]]></Node>
<StgValue><ssdm name="direction_41"/></StgValue>
</operation>

<operation id="3053" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge69_ifconv:44 %icmp_ln63_20 = icmp_sgt  i17 %max_value_62, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_20"/></StgValue>
</operation>

<operation id="3054" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge69_ifconv:45 %br_ln63 = br i1 %icmp_ln63_20, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="3055" st_id="36" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3056" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3057" st_id="36" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_41, i2 %direction_buff_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="3058" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_20 = trunc i17 %max_value_62

]]></Node>
<StgValue><ssdm name="trunc_ln65_20"/></StgValue>
</operation>

<operation id="3059" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="3060" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_20 = phi i16 0, void, i16 %trunc_ln65_20, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_20"/></StgValue>
</operation>

<operation id="3061" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_20 = icmp_sgt  i17 %max_value_62, i17 %max_value_arr_4_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln71_20"/></StgValue>
</operation>

<operation id="3062" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_20, void %._crit_edge71_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3063" st_id="36" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_62, i2 %max_value_arr_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="3064" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_19 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_19, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_19"/></StgValue>
</operation>

<operation id="3065" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_20 = or i22 %shl_ln73_19, i22 11

]]></Node>
<StgValue><ssdm name="or_ln73_20"/></StgValue>
</operation>

<operation id="3066" st_id="36" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_20, i2 %max_index_arr_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="3067" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge71_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="3068" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge71_ifconv:25 %select_ln41_146 = select i1 %or_ln41_3, i8 %select_ln41_144, i8 %select_ln41_145

]]></Node>
<StgValue><ssdm name="select_ln41_146"/></StgValue>
</operation>

<operation id="3069" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge71_ifconv:26 %icmp_ln41_21 = icmp_eq  i8 %querry_buff_2_load_2, i8 %select_ln41_146

]]></Node>
<StgValue><ssdm name="icmp_ln41_21"/></StgValue>
</operation>

<operation id="3070" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge71_ifconv:27 %select_ln43_21 = select i1 %icmp_ln41_21, i17 2, i17 131071

]]></Node>
<StgValue><ssdm name="select_ln43_21"/></StgValue>
</operation>

<operation id="3071" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge71_ifconv:29 %sext_ln43_21 = sext i16 %diag_array_1_6_load_2

]]></Node>
<StgValue><ssdm name="sext_ln43_21"/></StgValue>
</operation>

<operation id="3072" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge71_ifconv:30 %northwest_21 = add i17 %select_ln43_21, i17 %sext_ln43_21

]]></Node>
<StgValue><ssdm name="northwest_21"/></StgValue>
</operation>

<operation id="3073" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge71_ifconv:34 %icmp_ln49_42 = icmp_slt  i17 %northwest_21, i17 %west_52

]]></Node>
<StgValue><ssdm name="icmp_ln49_42"/></StgValue>
</operation>

<operation id="3074" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge71_ifconv:35 %icmp_ln49_43 = icmp_slt  i17 %west_52, i17 %west_53

]]></Node>
<StgValue><ssdm name="icmp_ln49_43"/></StgValue>
</operation>

<operation id="3075" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge71_ifconv:36 %and_ln49_21 = and i1 %icmp_ln49_42, i1 %icmp_ln49_43

]]></Node>
<StgValue><ssdm name="and_ln49_21"/></StgValue>
</operation>

<operation id="3076" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge71_ifconv:39 %icmp_ln55_21 = icmp_slt  i17 %northwest_21, i17 %west_53

]]></Node>
<StgValue><ssdm name="icmp_ln55_21"/></StgValue>
</operation>

<operation id="3077" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge79_ifconv:37 %select_ln49_50 = select i1 %and_ln49_25, i17 %west_57, i17 %west_56

]]></Node>
<StgValue><ssdm name="select_ln49_50"/></StgValue>
</operation>

<operation id="3078" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge79_ifconv:38 %select_ln49_51 = select i1 %and_ln49_25, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_51"/></StgValue>
</operation>

<operation id="3079" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge79_ifconv:40 %max_value_76 = select i1 %icmp_ln55_25, i17 %west_57, i17 %northwest_25

]]></Node>
<StgValue><ssdm name="max_value_76"/></StgValue>
</operation>

<operation id="3080" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge79_ifconv:41 %direction_50 = select i1 %icmp_ln55_25, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_50"/></StgValue>
</operation>

<operation id="3081" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge79_ifconv:42 %max_value_77 = select i1 %icmp_ln49_50, i17 %select_ln49_50, i17 %max_value_76

]]></Node>
<StgValue><ssdm name="max_value_77"/></StgValue>
</operation>

<operation id="3082" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge79_ifconv:43 %direction_51 = select i1 %icmp_ln49_50, i2 %select_ln49_51, i2 %direction_50

]]></Node>
<StgValue><ssdm name="direction_51"/></StgValue>
</operation>

<operation id="3083" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge79_ifconv:44 %icmp_ln63_25 = icmp_sgt  i17 %max_value_77, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_25"/></StgValue>
</operation>

<operation id="3084" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge79_ifconv:45 %br_ln63 = br i1 %icmp_ln63_25, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="3085" st_id="36" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3086" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3087" st_id="36" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_51, i2 %direction_buff_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="3088" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_25 = trunc i17 %max_value_77

]]></Node>
<StgValue><ssdm name="trunc_ln65_25"/></StgValue>
</operation>

<operation id="3089" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="3090" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_25 = phi i16 0, void, i16 %trunc_ln65_25, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_25"/></StgValue>
</operation>

<operation id="3091" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_25 = icmp_sgt  i17 %max_value_77, i17 %max_value_arr_1_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln71_25"/></StgValue>
</operation>

<operation id="3092" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_25, void %._crit_edge81_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3093" st_id="36" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_77, i2 %max_value_arr_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="3094" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_24 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_24, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_24"/></StgValue>
</operation>

<operation id="3095" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_25 = or i22 %shl_ln73_24, i22 6

]]></Node>
<StgValue><ssdm name="or_ln73_25"/></StgValue>
</operation>

<operation id="3096" st_id="36" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_25, i2 %max_index_arr_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="3097" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge81_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="3098" st_id="36" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:132 %direction_buff_6_load_2 = load i2 %direction_buff_6_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_6_load_2"/></StgValue>
</operation>

<operation id="3099" st_id="36" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:138 %direction_buff_7_load_2 = load i2 %direction_buff_7_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_7_load_2"/></StgValue>
</operation>

<operation id="3100" st_id="36" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:144 %direction_buff_0_load_3 = load i2 %direction_buff_0_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_0_load_3"/></StgValue>
</operation>

<operation id="3101" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:145 %direction_buff_0_load_3_cast = zext i2 %direction_buff_0_load_3

]]></Node>
<StgValue><ssdm name="direction_buff_0_load_3_cast"/></StgValue>
</operation>

<operation id="3102" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:146 %arrayidx54_sum_2495 = or i22 %shl_ln1, i22 24

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2495"/></StgValue>
</operation>

<operation id="3103" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:147 %arrayidx54_sum_2495_cast = zext i22 %arrayidx54_sum_2495

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2495_cast"/></StgValue>
</operation>

<operation id="3104" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:148 %direction_matrix_addr_24 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2495_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_24"/></StgValue>
</operation>

<operation id="3105" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:149 %store_ln76 = store i16 %direction_buff_0_load_3_cast, i22 %direction_matrix_addr_24

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="3106" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:169 %direction_buff_4_load_3_cast = zext i2 %direction_buff_4_load_3

]]></Node>
<StgValue><ssdm name="direction_buff_4_load_3_cast"/></StgValue>
</operation>

<operation id="3107" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:170 %arrayidx54_sum_2899 = or i22 %shl_ln1, i22 28

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2899"/></StgValue>
</operation>

<operation id="3108" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:171 %arrayidx54_sum_2899_cast = zext i22 %arrayidx54_sum_2899

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2899_cast"/></StgValue>
</operation>

<operation id="3109" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:172 %direction_matrix_addr_28 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2899_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_28"/></StgValue>
</operation>

<operation id="3110" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:173 %store_ln76 = store i16 %direction_buff_4_load_3_cast, i22 %direction_matrix_addr_28

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="3111" st_id="36" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:174 %direction_buff_5_load_3 = load i2 %direction_buff_5_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_5_load_3"/></StgValue>
</operation>

<operation id="3112" st_id="36" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:245 %store_ln65 = store i16 %diag_array_3_load_20, i2 %diag_array_2_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="3113" st_id="36" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:250 %store_ln65 = store i16 %diag_array_3_load_25, i2 %diag_array_2_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="3114" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
.split52579_ifconv:15 %select_ln49 = select i1 %and_ln49, i17 %west_32, i17 %north

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="3115" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split52579_ifconv:16 %select_ln49_1 = select i1 %and_ln49, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_1"/></StgValue>
</operation>

<operation id="3116" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
.split52579_ifconv:18 %max_value_1 = select i1 %icmp_ln55, i17 %west_32, i17 %northwest

]]></Node>
<StgValue><ssdm name="max_value_1"/></StgValue>
</operation>

<operation id="3117" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split52579_ifconv:19 %direction = select i1 %icmp_ln55, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction"/></StgValue>
</operation>

<operation id="3118" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
.split52579_ifconv:20 %max_value_2 = select i1 %icmp_ln49, i17 %select_ln49, i17 %max_value_1

]]></Node>
<StgValue><ssdm name="max_value_2"/></StgValue>
</operation>

<operation id="3119" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split52579_ifconv:21 %direction_1 = select i1 %icmp_ln49, i2 %select_ln49_1, i2 %direction

]]></Node>
<StgValue><ssdm name="direction_1"/></StgValue>
</operation>

<operation id="3120" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split52579_ifconv:22 %icmp_ln63 = icmp_sgt  i17 %max_value_2, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="3121" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split52579_ifconv:23 %br_ln63 = br i1 %icmp_ln63, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="3122" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_0_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3123" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3124" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_1, i2 %direction_buff_0_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="3125" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65 = trunc i17 %max_value_2

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="3126" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="3127" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_0 = phi i16 0, void, i16 %trunc_ln65, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_0"/></StgValue>
</operation>

<operation id="3128" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1 %store_ln65 = store i16 %diag_array_3_load_0, i3 %diag_array_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="3129" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3 %icmp_ln71 = icmp_sgt  i17 %max_value_2, i17 %max_value_arr_0_load

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="3130" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln71 = br i1 %icmp_ln71, void %._crit_edge_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3131" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_2, i2 %max_value_arr_0_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="3132" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %k, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="3133" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73 = or i22 %shl_ln, i22 31

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="3134" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73, i2 %max_index_arr_0_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="3135" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="3136" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge71_ifconv:37 %select_ln49_42 = select i1 %and_ln49_21, i17 %west_53, i17 %west_52

]]></Node>
<StgValue><ssdm name="select_ln49_42"/></StgValue>
</operation>

<operation id="3137" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge71_ifconv:38 %select_ln49_43 = select i1 %and_ln49_21, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln49_43"/></StgValue>
</operation>

<operation id="3138" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge71_ifconv:40 %max_value_64 = select i1 %icmp_ln55_21, i17 %west_53, i17 %northwest_21

]]></Node>
<StgValue><ssdm name="max_value_64"/></StgValue>
</operation>

<operation id="3139" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln49_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge71_ifconv:41 %direction_42 = select i1 %icmp_ln55_21, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="direction_42"/></StgValue>
</operation>

<operation id="3140" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge71_ifconv:42 %max_value_65 = select i1 %icmp_ln49_42, i17 %select_ln49_42, i17 %max_value_64

]]></Node>
<StgValue><ssdm name="max_value_65"/></StgValue>
</operation>

<operation id="3141" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge71_ifconv:43 %direction_43 = select i1 %icmp_ln49_42, i2 %select_ln49_43, i2 %direction_42

]]></Node>
<StgValue><ssdm name="direction_43"/></StgValue>
</operation>

<operation id="3142" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge71_ifconv:44 %icmp_ln63_21 = icmp_sgt  i17 %max_value_65, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_21"/></StgValue>
</operation>

<operation id="3143" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge71_ifconv:45 %br_ln63 = br i1 %icmp_ln63_21, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="3144" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln67 = store i2 0, i2 %direction_buff_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3145" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3146" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %store_ln64 = store i2 %direction_43, i2 %direction_buff_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="3147" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="16" op_0_bw="17">
<![CDATA[
:1 %trunc_ln65_21 = trunc i17 %max_value_65

]]></Node>
<StgValue><ssdm name="trunc_ln65_21"/></StgValue>
</operation>

<operation id="3148" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln63_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="3149" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %diag_array_3_load_21 = phi i16 0, void, i16 %trunc_ln65_21, void

]]></Node>
<StgValue><ssdm name="diag_array_3_load_21"/></StgValue>
</operation>

<operation id="3150" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %icmp_ln71_21 = icmp_sgt  i17 %max_value_65, i17 %max_value_arr_5_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln71_21"/></StgValue>
</operation>

<operation id="3151" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_21, void %._crit_edge73_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="3152" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="0" op_0_bw="17" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0 %store_ln72 = store i17 %max_value_65, i2 %max_value_arr_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="3153" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
:1 %shl_ln73_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_20, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_20"/></StgValue>
</operation>

<operation id="3154" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2 %or_ln73_21 = or i22 %shl_ln73_20, i22 10

]]></Node>
<StgValue><ssdm name="or_ln73_21"/></StgValue>
</operation>

<operation id="3155" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
:3 %store_ln73 = store i22 %or_ln73_21, i2 %max_index_arr_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="3156" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln74 = br void %._crit_edge73_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="3157" st_id="37" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:120 %direction_buff_4_load_2 = load i2 %direction_buff_4_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_4_load_2"/></StgValue>
</operation>

<operation id="3158" st_id="37" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:132 %direction_buff_6_load_2 = load i2 %direction_buff_6_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_6_load_2"/></StgValue>
</operation>

<operation id="3159" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:133 %direction_buff_6_load_2_cast = zext i2 %direction_buff_6_load_2

]]></Node>
<StgValue><ssdm name="direction_buff_6_load_2_cast"/></StgValue>
</operation>

<operation id="3160" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:134 %arrayidx54_sum_2293 = or i22 %shl_ln1, i22 22

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2293"/></StgValue>
</operation>

<operation id="3161" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:135 %arrayidx54_sum_2293_cast = zext i22 %arrayidx54_sum_2293

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2293_cast"/></StgValue>
</operation>

<operation id="3162" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:136 %direction_matrix_addr_22 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2293_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_22"/></StgValue>
</operation>

<operation id="3163" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:137 %store_ln76 = store i16 %direction_buff_6_load_2_cast, i22 %direction_matrix_addr_22

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="3164" st_id="37" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:138 %direction_buff_7_load_2 = load i2 %direction_buff_7_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_7_load_2"/></StgValue>
</operation>

<operation id="3165" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:139 %direction_buff_7_load_2_cast = zext i2 %direction_buff_7_load_2

]]></Node>
<StgValue><ssdm name="direction_buff_7_load_2_cast"/></StgValue>
</operation>

<operation id="3166" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:140 %arrayidx54_sum_2394 = or i22 %shl_ln1, i22 23

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2394"/></StgValue>
</operation>

<operation id="3167" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:141 %arrayidx54_sum_2394_cast = zext i22 %arrayidx54_sum_2394

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2394_cast"/></StgValue>
</operation>

<operation id="3168" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:142 %direction_matrix_addr_23 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2394_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_23"/></StgValue>
</operation>

<operation id="3169" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:143 %store_ln76 = store i16 %direction_buff_7_load_2_cast, i22 %direction_matrix_addr_23

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="3170" st_id="37" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:150 %direction_buff_1_load_3 = load i2 %direction_buff_1_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_1_load_3"/></StgValue>
</operation>

<operation id="3171" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
._crit_edge93:225 %store_ln65 = store i16 %diag_array_3_load_0, i3 %diag_array_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="3172" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
._crit_edge93:246 %store_ln65 = store i16 %diag_array_3_load_21, i2 %diag_array_2_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="3173" st_id="38" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:2 %direction_buff_0_load = load i2 %direction_buff_0_addr

]]></Node>
<StgValue><ssdm name="direction_buff_0_load"/></StgValue>
</operation>

<operation id="3174" st_id="38" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:120 %direction_buff_4_load_2 = load i2 %direction_buff_4_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_4_load_2"/></StgValue>
</operation>

<operation id="3175" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:121 %direction_buff_4_load_2_cast = zext i2 %direction_buff_4_load_2

]]></Node>
<StgValue><ssdm name="direction_buff_4_load_2_cast"/></StgValue>
</operation>

<operation id="3176" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:122 %arrayidx54_sum_2091 = or i22 %shl_ln1, i22 20

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2091"/></StgValue>
</operation>

<operation id="3177" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:123 %arrayidx54_sum_2091_cast = zext i22 %arrayidx54_sum_2091

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2091_cast"/></StgValue>
</operation>

<operation id="3178" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:124 %direction_matrix_addr_20 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2091_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_20"/></StgValue>
</operation>

<operation id="3179" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:125 %store_ln76 = store i16 %direction_buff_4_load_2_cast, i22 %direction_matrix_addr_20

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="3180" st_id="38" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:126 %direction_buff_5_load_2 = load i2 %direction_buff_5_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_5_load_2"/></StgValue>
</operation>

<operation id="3181" st_id="38" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:150 %direction_buff_1_load_3 = load i2 %direction_buff_1_addr_3

]]></Node>
<StgValue><ssdm name="direction_buff_1_load_3"/></StgValue>
</operation>

<operation id="3182" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:151 %direction_buff_1_load_3_cast = zext i2 %direction_buff_1_load_3

]]></Node>
<StgValue><ssdm name="direction_buff_1_load_3_cast"/></StgValue>
</operation>

<operation id="3183" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:152 %arrayidx54_sum_2596 = or i22 %shl_ln1, i22 25

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2596"/></StgValue>
</operation>

<operation id="3184" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:153 %arrayidx54_sum_2596_cast = zext i22 %arrayidx54_sum_2596

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2596_cast"/></StgValue>
</operation>

<operation id="3185" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:154 %direction_matrix_addr_25 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2596_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_25"/></StgValue>
</operation>

<operation id="3186" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:155 %store_ln76 = store i16 %direction_buff_1_load_3_cast, i22 %direction_matrix_addr_25

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="3187" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:1 %shl_ln76_cast = zext i22 %shl_ln1

]]></Node>
<StgValue><ssdm name="shl_ln76_cast"/></StgValue>
</operation>

<operation id="3188" st_id="39" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:2 %direction_buff_0_load = load i2 %direction_buff_0_addr

]]></Node>
<StgValue><ssdm name="direction_buff_0_load"/></StgValue>
</operation>

<operation id="3189" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:3 %direction_buff_0_load_cast = zext i2 %direction_buff_0_load

]]></Node>
<StgValue><ssdm name="direction_buff_0_load_cast"/></StgValue>
</operation>

<operation id="3190" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:4 %direction_matrix_addr = getelementptr i16 %direction_matrix, i64 0, i64 %shl_ln76_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr"/></StgValue>
</operation>

<operation id="3191" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:5 %store_ln24 = store i16 %direction_buff_0_load_cast, i22 %direction_matrix_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="3192" st_id="39" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge93:126 %direction_buff_5_load_2 = load i2 %direction_buff_5_addr_2

]]></Node>
<StgValue><ssdm name="direction_buff_5_load_2"/></StgValue>
</operation>

<operation id="3193" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:127 %direction_buff_5_load_2_cast = zext i2 %direction_buff_5_load_2

]]></Node>
<StgValue><ssdm name="direction_buff_5_load_2_cast"/></StgValue>
</operation>

<operation id="3194" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:128 %arrayidx54_sum_2192 = or i22 %shl_ln1, i22 21

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2192"/></StgValue>
</operation>

<operation id="3195" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:129 %arrayidx54_sum_2192_cast = zext i22 %arrayidx54_sum_2192

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_2192_cast"/></StgValue>
</operation>

<operation id="3196" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:130 %direction_matrix_addr_21 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2192_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_21"/></StgValue>
</operation>

<operation id="3197" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:131 %store_ln76 = store i16 %direction_buff_5_load_2_cast, i22 %direction_matrix_addr_21

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="3198" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:175 %direction_buff_5_load_3_cast = zext i2 %direction_buff_5_load_3

]]></Node>
<StgValue><ssdm name="direction_buff_5_load_3_cast"/></StgValue>
</operation>

<operation id="3199" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:176 %arrayidx54_sum_29100 = or i22 %shl_ln1, i22 29

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_29100"/></StgValue>
</operation>

<operation id="3200" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:177 %arrayidx54_sum_29100_cast = zext i22 %arrayidx54_sum_29100

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_29100_cast"/></StgValue>
</operation>

<operation id="3201" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:178 %direction_matrix_addr_29 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_29100_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_29"/></StgValue>
</operation>

<operation id="3202" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:179 %store_ln76 = store i16 %direction_buff_5_load_3_cast, i22 %direction_matrix_addr_29

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="3203" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge93:187 %direction_buff_7_load_3_cast = zext i2 %direction_buff_7_load_3

]]></Node>
<StgValue><ssdm name="direction_buff_7_load_3_cast"/></StgValue>
</operation>

<operation id="3204" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge93:188 %arrayidx54_sum_31102 = or i22 %shl_ln1, i22 31

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_31102"/></StgValue>
</operation>

<operation id="3205" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge93:189 %arrayidx54_sum_31102_cast = zext i22 %arrayidx54_sum_31102

]]></Node>
<StgValue><ssdm name="arrayidx54_sum_31102_cast"/></StgValue>
</operation>

<operation id="3206" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="22" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge93:190 %direction_matrix_addr_31 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_31102_cast

]]></Node>
<StgValue><ssdm name="direction_matrix_addr_31"/></StgValue>
</operation>

<operation id="3207" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="0" op_0_bw="16" op_1_bw="22">
<![CDATA[
._crit_edge93:191 %store_ln76 = store i16 %direction_buff_7_load_3_cast, i22 %direction_matrix_addr_31

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="3208" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge93:258 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="3209" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln85 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="3210" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0 %i = phi i6 %add_ln85, void %.split_ifconv, i6 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="3211" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %add_ln85 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="3212" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4 %icmp_ln85 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="3213" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln85 = br i1 %icmp_ln85, void %.split_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="3214" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="3" op_0_bw="6">
<![CDATA[
.split_ifconv:2 %trunc_ln86 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="3215" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:4 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %i, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="3216" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:5 %zext_ln86_1 = zext i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln86_1"/></StgValue>
</operation>

<operation id="3217" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:6 %max_value_arr_0_addr_5 = getelementptr i17 %max_value_arr_0, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_value_arr_0_addr_5"/></StgValue>
</operation>

<operation id="3218" st_id="42" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:7 %max_value_arr_0_load_4 = load i2 %max_value_arr_0_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_0_load_4"/></StgValue>
</operation>

<operation id="3219" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:9 %max_value_arr_1_addr_5 = getelementptr i17 %max_value_arr_1, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_value_arr_1_addr_5"/></StgValue>
</operation>

<operation id="3220" st_id="42" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:10 %max_value_arr_1_load_4 = load i2 %max_value_arr_1_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_1_load_4"/></StgValue>
</operation>

<operation id="3221" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:12 %max_value_arr_2_addr_5 = getelementptr i17 %max_value_arr_2, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_value_arr_2_addr_5"/></StgValue>
</operation>

<operation id="3222" st_id="42" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:13 %max_value_arr_2_load_4 = load i2 %max_value_arr_2_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_2_load_4"/></StgValue>
</operation>

<operation id="3223" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:15 %max_value_arr_3_addr_5 = getelementptr i17 %max_value_arr_3, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_value_arr_3_addr_5"/></StgValue>
</operation>

<operation id="3224" st_id="42" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:16 %max_value_arr_3_load_4 = load i2 %max_value_arr_3_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_3_load_4"/></StgValue>
</operation>

<operation id="3225" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:18 %max_value_arr_4_addr_5 = getelementptr i17 %max_value_arr_4, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_value_arr_4_addr_5"/></StgValue>
</operation>

<operation id="3226" st_id="42" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:19 %max_value_arr_4_load_4 = load i2 %max_value_arr_4_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_4_load_4"/></StgValue>
</operation>

<operation id="3227" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:21 %max_value_arr_5_addr_5 = getelementptr i17 %max_value_arr_5, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_value_arr_5_addr_5"/></StgValue>
</operation>

<operation id="3228" st_id="42" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:22 %max_value_arr_5_load_4 = load i2 %max_value_arr_5_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_5_load_4"/></StgValue>
</operation>

<operation id="3229" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:24 %max_value_arr_6_addr_5 = getelementptr i17 %max_value_arr_6, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_value_arr_6_addr_5"/></StgValue>
</operation>

<operation id="3230" st_id="42" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:25 %max_value_arr_6_load_4 = load i2 %max_value_arr_6_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_6_load_4"/></StgValue>
</operation>

<operation id="3231" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="2" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:27 %max_value_arr_7_addr_5 = getelementptr i17 %max_value_arr_7, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_value_arr_7_addr_5"/></StgValue>
</operation>

<operation id="3232" st_id="42" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:28 %max_value_arr_7_load_4 = load i2 %max_value_arr_7_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_7_load_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="3233" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="64" op_0_bw="3">
<![CDATA[
.split_ifconv:3 %zext_ln86 = zext i3 %trunc_ln86

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="3234" st_id="43" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:7 %max_value_arr_0_load_4 = load i2 %max_value_arr_0_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_0_load_4"/></StgValue>
</operation>

<operation id="3235" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="32" op_0_bw="17">
<![CDATA[
.split_ifconv:8 %sext_ln86 = sext i17 %max_value_arr_0_load_4

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="3236" st_id="43" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:10 %max_value_arr_1_load_4 = load i2 %max_value_arr_1_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_1_load_4"/></StgValue>
</operation>

<operation id="3237" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="32" op_0_bw="17">
<![CDATA[
.split_ifconv:11 %sext_ln86_1 = sext i17 %max_value_arr_1_load_4

]]></Node>
<StgValue><ssdm name="sext_ln86_1"/></StgValue>
</operation>

<operation id="3238" st_id="43" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:13 %max_value_arr_2_load_4 = load i2 %max_value_arr_2_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_2_load_4"/></StgValue>
</operation>

<operation id="3239" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="17">
<![CDATA[
.split_ifconv:14 %sext_ln86_2 = sext i17 %max_value_arr_2_load_4

]]></Node>
<StgValue><ssdm name="sext_ln86_2"/></StgValue>
</operation>

<operation id="3240" st_id="43" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:16 %max_value_arr_3_load_4 = load i2 %max_value_arr_3_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_3_load_4"/></StgValue>
</operation>

<operation id="3241" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="17">
<![CDATA[
.split_ifconv:17 %sext_ln86_3 = sext i17 %max_value_arr_3_load_4

]]></Node>
<StgValue><ssdm name="sext_ln86_3"/></StgValue>
</operation>

<operation id="3242" st_id="43" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:19 %max_value_arr_4_load_4 = load i2 %max_value_arr_4_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_4_load_4"/></StgValue>
</operation>

<operation id="3243" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="17">
<![CDATA[
.split_ifconv:20 %sext_ln86_4 = sext i17 %max_value_arr_4_load_4

]]></Node>
<StgValue><ssdm name="sext_ln86_4"/></StgValue>
</operation>

<operation id="3244" st_id="43" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:22 %max_value_arr_5_load_4 = load i2 %max_value_arr_5_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_5_load_4"/></StgValue>
</operation>

<operation id="3245" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="17">
<![CDATA[
.split_ifconv:23 %sext_ln86_5 = sext i17 %max_value_arr_5_load_4

]]></Node>
<StgValue><ssdm name="sext_ln86_5"/></StgValue>
</operation>

<operation id="3246" st_id="43" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:25 %max_value_arr_6_load_4 = load i2 %max_value_arr_6_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_6_load_4"/></StgValue>
</operation>

<operation id="3247" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="17">
<![CDATA[
.split_ifconv:26 %sext_ln86_6 = sext i17 %max_value_arr_6_load_4

]]></Node>
<StgValue><ssdm name="sext_ln86_6"/></StgValue>
</operation>

<operation id="3248" st_id="43" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="17" op_0_bw="2">
<![CDATA[
.split_ifconv:28 %max_value_arr_7_load_4 = load i2 %max_value_arr_7_addr_5

]]></Node>
<StgValue><ssdm name="max_value_arr_7_load_4"/></StgValue>
</operation>

<operation id="3249" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="32" op_0_bw="17">
<![CDATA[
.split_ifconv:29 %sext_ln86_7 = sext i17 %max_value_arr_7_load_4

]]></Node>
<StgValue><ssdm name="sext_ln86_7"/></StgValue>
</operation>

<operation id="3250" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
.split_ifconv:30 %max_value_temp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %sext_ln86, i32 %sext_ln86_1, i32 %sext_ln86_2, i32 %sext_ln86_3, i32 %sext_ln86_4, i32 %sext_ln86_5, i32 %sext_ln86_6, i32 %sext_ln86_7, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="max_value_temp_1"/></StgValue>
</operation>

<operation id="3251" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:32 %max_index_arr_0_addr_5 = getelementptr i22 %max_index_arr_0, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_index_arr_0_addr_5"/></StgValue>
</operation>

<operation id="3252" st_id="43" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:33 %max_index_arr_0_load = load i2 %max_index_arr_0_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_0_load"/></StgValue>
</operation>

<operation id="3253" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:35 %max_index_arr_1_addr_5 = getelementptr i22 %max_index_arr_1, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_index_arr_1_addr_5"/></StgValue>
</operation>

<operation id="3254" st_id="43" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:36 %max_index_arr_1_load = load i2 %max_index_arr_1_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_1_load"/></StgValue>
</operation>

<operation id="3255" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:38 %max_index_arr_2_addr_5 = getelementptr i22 %max_index_arr_2, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_index_arr_2_addr_5"/></StgValue>
</operation>

<operation id="3256" st_id="43" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:39 %max_index_arr_2_load = load i2 %max_index_arr_2_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_2_load"/></StgValue>
</operation>

<operation id="3257" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:41 %max_index_arr_3_addr_5 = getelementptr i22 %max_index_arr_3, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_index_arr_3_addr_5"/></StgValue>
</operation>

<operation id="3258" st_id="43" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:42 %max_index_arr_3_load = load i2 %max_index_arr_3_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_3_load"/></StgValue>
</operation>

<operation id="3259" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:44 %max_index_arr_4_addr_5 = getelementptr i22 %max_index_arr_4, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_index_arr_4_addr_5"/></StgValue>
</operation>

<operation id="3260" st_id="43" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:45 %max_index_arr_4_load = load i2 %max_index_arr_4_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_4_load"/></StgValue>
</operation>

<operation id="3261" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:47 %max_index_arr_5_addr_5 = getelementptr i22 %max_index_arr_5, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_index_arr_5_addr_5"/></StgValue>
</operation>

<operation id="3262" st_id="43" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:48 %max_index_arr_5_load = load i2 %max_index_arr_5_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_5_load"/></StgValue>
</operation>

<operation id="3263" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:50 %max_index_arr_6_addr_5 = getelementptr i22 %max_index_arr_6, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_index_arr_6_addr_5"/></StgValue>
</operation>

<operation id="3264" st_id="43" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:51 %max_index_arr_6_load = load i2 %max_index_arr_6_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_6_load"/></StgValue>
</operation>

<operation id="3265" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:53 %max_index_arr_7_addr_5 = getelementptr i22 %max_index_arr_7, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="max_index_arr_7_addr_5"/></StgValue>
</operation>

<operation id="3266" st_id="43" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:54 %max_index_arr_7_load = load i2 %max_index_arr_7_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_7_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="3267" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1 %max_value_temp = phi i32 %max_value_temp_2, void %.split_ifconv, i32 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="max_value_temp"/></StgValue>
</operation>

<operation id="3268" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:2 %max_idx_temp = phi i32 %max_idx_temp_2, void %.split_ifconv, i32 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="max_idx_temp"/></StgValue>
</operation>

<operation id="3269" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="3270" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split_ifconv:0 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="3271" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:1 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="3272" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:31 %icmp_ln86 = icmp_sgt  i32 %max_value_temp_1, i32 %max_value_temp

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="3273" st_id="44" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:33 %max_index_arr_0_load = load i2 %max_index_arr_0_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_0_load"/></StgValue>
</operation>

<operation id="3274" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="32" op_0_bw="22">
<![CDATA[
.split_ifconv:34 %zext_ln88 = zext i22 %max_index_arr_0_load

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="3275" st_id="44" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:36 %max_index_arr_1_load = load i2 %max_index_arr_1_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_1_load"/></StgValue>
</operation>

<operation id="3276" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="32" op_0_bw="22">
<![CDATA[
.split_ifconv:37 %zext_ln88_1 = zext i22 %max_index_arr_1_load

]]></Node>
<StgValue><ssdm name="zext_ln88_1"/></StgValue>
</operation>

<operation id="3277" st_id="44" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:39 %max_index_arr_2_load = load i2 %max_index_arr_2_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_2_load"/></StgValue>
</operation>

<operation id="3278" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="22">
<![CDATA[
.split_ifconv:40 %zext_ln88_2 = zext i22 %max_index_arr_2_load

]]></Node>
<StgValue><ssdm name="zext_ln88_2"/></StgValue>
</operation>

<operation id="3279" st_id="44" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:42 %max_index_arr_3_load = load i2 %max_index_arr_3_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_3_load"/></StgValue>
</operation>

<operation id="3280" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="32" op_0_bw="22">
<![CDATA[
.split_ifconv:43 %zext_ln88_3 = zext i22 %max_index_arr_3_load

]]></Node>
<StgValue><ssdm name="zext_ln88_3"/></StgValue>
</operation>

<operation id="3281" st_id="44" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:45 %max_index_arr_4_load = load i2 %max_index_arr_4_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_4_load"/></StgValue>
</operation>

<operation id="3282" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="32" op_0_bw="22">
<![CDATA[
.split_ifconv:46 %zext_ln88_4 = zext i22 %max_index_arr_4_load

]]></Node>
<StgValue><ssdm name="zext_ln88_4"/></StgValue>
</operation>

<operation id="3283" st_id="44" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:48 %max_index_arr_5_load = load i2 %max_index_arr_5_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_5_load"/></StgValue>
</operation>

<operation id="3284" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="22">
<![CDATA[
.split_ifconv:49 %zext_ln88_5 = zext i22 %max_index_arr_5_load

]]></Node>
<StgValue><ssdm name="zext_ln88_5"/></StgValue>
</operation>

<operation id="3285" st_id="44" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:51 %max_index_arr_6_load = load i2 %max_index_arr_6_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_6_load"/></StgValue>
</operation>

<operation id="3286" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="32" op_0_bw="22">
<![CDATA[
.split_ifconv:52 %zext_ln88_6 = zext i22 %max_index_arr_6_load

]]></Node>
<StgValue><ssdm name="zext_ln88_6"/></StgValue>
</operation>

<operation id="3287" st_id="44" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="22" op_0_bw="2">
<![CDATA[
.split_ifconv:54 %max_index_arr_7_load = load i2 %max_index_arr_7_addr_5

]]></Node>
<StgValue><ssdm name="max_index_arr_7_load"/></StgValue>
</operation>

<operation id="3288" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="32" op_0_bw="22">
<![CDATA[
.split_ifconv:55 %zext_ln88_7 = zext i22 %max_index_arr_7_load

]]></Node>
<StgValue><ssdm name="zext_ln88_7"/></StgValue>
</operation>

<operation id="3289" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
.split_ifconv:56 %max_idx_temp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %zext_ln88, i32 %zext_ln88_1, i32 %zext_ln88_2, i32 %zext_ln88_3, i32 %zext_ln88_4, i32 %zext_ln88_5, i32 %zext_ln88_6, i32 %zext_ln88_7, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="max_idx_temp_1"/></StgValue>
</operation>

<operation id="3290" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:57 %max_idx_temp_2 = select i1 %icmp_ln86, i32 %max_idx_temp_1, i32 %max_idx_temp

]]></Node>
<StgValue><ssdm name="max_idx_temp_2"/></StgValue>
</operation>

<operation id="3291" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:58 %max_value_temp_2 = select i1 %icmp_ln86, i32 %max_value_temp_1, i32 %max_value_temp

]]></Node>
<StgValue><ssdm name="max_value_temp_2"/></StgValue>
</operation>

<operation id="3292" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:59 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="3293" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %write_ln91 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %max_idx_temp

]]></Node>
<StgValue><ssdm name="write_ln91"/></StgValue>
</operation>

<operation id="3294" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="0">
<![CDATA[
:1 %ret_ln92 = ret

]]></Node>
<StgValue><ssdm name="ret_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
