

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu May  2 10:26:47 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W32_16f10
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.615|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  192037|  212317|  192037|  212317|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |                     |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |- Row_Loop           |  192036|  212316| 7386 ~ 8166 |          -|          -|    26|    no    |
        | + Col_Loop          |    7384|    8164|  284 ~ 314  |          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     282|     312|   47 ~ 52   |          -|          -|     6|    no    |
        |   +++ W_Row_Loop    |      42|      42|           14|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |      12|      12|            4|          -|          -|     3|    no    |
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|      40|   1368|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        0|      -|      32|     17|    -|
|Multiplexer      |        -|      -|       -|    170|    -|
|Register         |        -|      -|     614|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     816|   2024|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U1  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_V_U     |conv_1_conv_1_biacud  |        0|  15|   2|    0|     6|   15|     1|           90|
    |conv_1_weights_V_U  |conv_1_conv_1_weibkb  |        0|  17|  15|    0|    54|   17|     1|          918|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |        0|  32|  17|    0|    60|   32|     2|         1008|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+-----+------------+------------+
    |r_V_fu_562_p2           |     *    |      2|   0|   20|          32|          17|
    |add_ln1116_3_fu_526_p2  |     +    |      0|   0|    8|           7|           7|
    |add_ln1116_fu_495_p2    |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_fu_546_p2    |     +    |      0|   0|   13|          11|          11|
    |add_ln1192_fu_576_p2    |     +    |      0|   0|   55|          48|          48|
    |add_ln203_7_fu_391_p2   |     +    |      0|   0|   17|          13|          13|
    |add_ln203_fu_335_p2     |     +    |      0|   0|   14|          10|          10|
    |add_ln23_1_fu_536_p2    |     +    |      0|   0|   15|           5|           5|
    |add_ln23_fu_439_p2      |     +    |      0|   0|   15|           5|           5|
    |add_ln8_fu_301_p2       |     +    |      0|   0|   14|          10|           5|
    |add_ln908_fu_759_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_856_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_325_p2             |     +    |      0|   0|   15|           5|           1|
    |f_fu_373_p2             |     +    |      0|   0|   12|           3|           1|
    |lsb_index_fu_653_p2     |     +    |      0|   0|   39|           7|          32|
    |m_8_fu_801_p2           |     +    |      0|   0|   71|          64|          64|
    |r_fu_313_p2             |     +    |      0|   0|   15|           5|           1|
    |tmp_V_8_fu_595_p2       |     +    |      0|   0|   39|          32|          32|
    |wc_fu_485_p2            |     +    |      0|   0|   10|           2|           1|
    |wr_fu_411_p2            |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_2_fu_520_p2  |     -    |      0|   0|    8|           7|           7|
    |sub_ln1116_fu_429_p2    |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_fu_469_p2    |     -    |      0|   0|   13|          11|          11|
    |sub_ln203_fu_361_p2     |     -    |      0|   0|   17|          13|          13|
    |sub_ln894_fu_648_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln897_fu_679_p2     |     -    |      0|   0|   15|           5|           6|
    |sub_ln908_fu_765_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_851_p2     |     -    |      0|   0|    8|           5|          11|
    |tmp_V_fu_614_p2         |     -    |      0|   0|   39|           1|          32|
    |a_fu_706_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_733_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_895_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_s_fu_695_p2    |    and   |      0|   0|   32|          32|          32|
    |l_fu_636_p3             |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_319_p2     |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln14_fu_367_p2     |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln18_fu_405_p2     |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln21_fu_479_p2     |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln885_fu_601_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln897_2_fu_700_p2  |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln897_fu_669_p2    |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_307_p2      |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln908_fu_753_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_2_fu_835_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_881_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_689_p2    |   lshr   |      0|   0|  101|           2|          32|
    |lshr_ln908_fu_774_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln899_fu_739_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_891_p2      |    or    |      0|   0|    2|           1|           1|
    |m_7_fu_791_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln915_fu_844_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_9_fu_619_p3       |  select  |      0|   0|   32|           1|          32|
    |shl_ln908_fu_785_p2     |    shl   |      0|   0|  182|          64|          64|
    |xor_ln899_fu_720_p2     |    xor   |      0|   0|    2|           1|           2|
    +------------------------+----------+-------+----+-----+------------+------------+
    |Total                   |          |      2|  40| 1368|         722|         747|
    +------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  89|         18|    1|         18|
    |c_0_reg_215         |   9|          2|    5|         10|
    |f_0_reg_227         |   9|          2|    3|          6|
    |p_Val2_30_reg_261   |   9|          2|   32|         64|
    |p_Val2_s_reg_238    |   9|          2|   32|         64|
    |phi_mul_reg_203     |   9|          2|   10|         20|
    |r_0_reg_191         |   9|          2|    5|         10|
    |storemerge_reg_284  |   9|          2|   32|         64|
    |wc_0_reg_273        |   9|          2|    2|          4|
    |wr_0_reg_250        |   9|          2|    2|          4|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 170|         36|  124|        264|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln8_reg_901               |  10|   0|   10|          0|
    |add_ln908_reg_1056            |  32|   0|   32|          0|
    |ap_CS_fsm                     |  17|   0|   17|          0|
    |c_0_reg_215                   |   5|   0|    5|          0|
    |c_reg_917                     |   5|   0|    5|          0|
    |conv_1_weights_V_loa_reg_991  |  17|   0|   17|          0|
    |conv_out_V_addr_reg_945       |  12|   0|   12|          0|
    |f_0_reg_227                   |   3|   0|    3|          0|
    |f_reg_930                     |   3|   0|    3|          0|
    |icmp_ln885_reg_1019           |   1|   0|    1|          0|
    |icmp_ln908_reg_1051           |   1|   0|    1|          0|
    |icmp_ln924_2_reg_1076         |   1|   0|    1|          0|
    |icmp_ln924_reg_1086           |   1|   0|    1|          0|
    |input_V_load_reg_996          |  32|   0|   32|          0|
    |l_reg_1036                    |  32|   0|   32|          0|
    |m_s_reg_1066                  |  63|   0|   63|          0|
    |or_ln_reg_1046                |   1|   0|   32|         31|
    |p_Result_39_reg_1023          |   1|   0|    1|          0|
    |p_Result_41_reg_1081          |  64|   0|   64|          0|
    |p_Val2_30_reg_261             |  32|   0|   32|          0|
    |p_Val2_s_reg_238              |  32|   0|   32|          0|
    |phi_mul_reg_203               |  10|   0|   10|          0|
    |r_0_reg_191                   |   5|   0|    5|          0|
    |r_V_reg_1001                  |  48|   0|   48|          0|
    |r_reg_909                     |   5|   0|    5|          0|
    |sext_ln1116_2_reg_958         |   6|   0|    6|          0|
    |storemerge_reg_284            |  32|   0|   32|          0|
    |sub_ln1117_reg_963            |   9|   0|   11|          2|
    |sub_ln203_reg_922             |  12|   0|   13|          1|
    |sub_ln908_reg_1061            |  32|   0|   32|          0|
    |tmp_19_reg_1071               |   1|   0|    1|          0|
    |tmp_V_8_reg_1011              |  32|   0|   32|          0|
    |tmp_V_9_reg_1028              |  32|   0|   32|          0|
    |trunc_ln893_reg_1041          |  11|   0|   11|          0|
    |wc_0_reg_273                  |   2|   0|    2|          0|
    |wc_reg_976                    |   2|   0|    2|          0|
    |wr_0_reg_250                  |   2|   0|    2|          0|
    |wr_reg_953                    |   2|   0|    2|          0|
    |zext_ln203_14_reg_940         |   3|   0|    7|          4|
    |zext_ln23_reg_935             |   3|   0|   64|         61|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 614|   0|  713|         99|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_V_address0     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0           |  in |   32|  ap_memory |    input_V   |     array    |
|conv_out_V_address0  | out |   12|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0        | out |   32|  ap_memory |  conv_out_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

