Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/jhdo/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab -debug all -top adder_4_bit_tb_top -snapshot adder_4_bit_tb_top_snapshot -relax 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/9999.0_1117_2127/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.adder_4_bit_test_list
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package work.adder_4_bit_agent_pkg
Compiling package work.adder_4_bit_ref_model_pkg
Compiling package work.adder_4_bit_env_pkg
Compiling package work.adder_4_bit_seq_list
Compiling module work.dr_cb
Compiling module work.rc_cb
Compiling module work.adder_4_bit_interface
Compiling module work.half_adder
Compiling module work.full_adder
Compiling module work.adder_4_bit
Compiling module work.adder_4_bit_tb_top
Built simulation snapshot adder_4_bit_tb_top_snapshot
