Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  8 15:51:07 2023
| Host         : 3304-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LedPosition_BASYS3_timing_summary_routed.rpt -pb LedPosition_BASYS3_timing_summary_routed.pb -rpx LedPosition_BASYS3_timing_summary_routed.rpx -warn_on_violation
| Design       : LedPosition_BASYS3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.874        0.000                      0                   33        0.164        0.000                      0                   33        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.874        0.000                      0                   33        0.164        0.000                      0                   33        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 1.969ns (63.551%)  route 1.129ns (36.449%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y41          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.504     6.118    SEVEN_SEG_DRIVER/count[2]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.775 r  SEVEN_SEG_DRIVER/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    SEVEN_SEG_DRIVER/count0_carry_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  SEVEN_SEG_DRIVER/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.892    SEVEN_SEG_DRIVER/count0_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  SEVEN_SEG_DRIVER/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.009    SEVEN_SEG_DRIVER/count0_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.324 r  SEVEN_SEG_DRIVER/count0_carry__2/O[3]
                         net (fo=1, routed)           0.626     7.950    SEVEN_SEG_DRIVER/data0[16]
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.307     8.257 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[16]_i_1/O
                         net (fo=1, routed)           0.000     8.257    SEVEN_SEG_DRIVER/count_0[16]
    SLICE_X3Y44          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.519    14.860    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y44          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[16]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDCE (Setup_fdce_C_D)        0.032    15.131    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 1.770ns (57.707%)  route 1.297ns (42.293%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y41          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.504     6.118    SEVEN_SEG_DRIVER/count[2]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.775 r  SEVEN_SEG_DRIVER/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    SEVEN_SEG_DRIVER/count0_carry_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  SEVEN_SEG_DRIVER/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.892    SEVEN_SEG_DRIVER/count0_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.131 r  SEVEN_SEG_DRIVER/count0_carry__1/O[2]
                         net (fo=1, routed)           0.794     7.925    SEVEN_SEG_DRIVER/data0[11]
    SLICE_X1Y43          LUT5 (Prop_lut5_I4_O)        0.301     8.226 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.226    SEVEN_SEG_DRIVER/count_0[11]
    SLICE_X1Y43          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.519    14.860    SEVEN_SEG_DRIVER/CLK
    SLICE_X1Y43          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[11]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y43          FDCE (Setup_fdce_C_D)        0.029    15.128    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 1.861ns (61.015%)  route 1.189ns (38.986%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y41          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.504     6.118    SEVEN_SEG_DRIVER/count[2]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.775 r  SEVEN_SEG_DRIVER/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    SEVEN_SEG_DRIVER/count0_carry_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  SEVEN_SEG_DRIVER/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.892    SEVEN_SEG_DRIVER/count0_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  SEVEN_SEG_DRIVER/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.009    SEVEN_SEG_DRIVER/count0_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.228 r  SEVEN_SEG_DRIVER/count0_carry__2/O[0]
                         net (fo=1, routed)           0.685     7.913    SEVEN_SEG_DRIVER/data0[13]
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.295     8.208 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[13]_i_1/O
                         net (fo=1, routed)           0.000     8.208    SEVEN_SEG_DRIVER/count_0[13]
    SLICE_X3Y44          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.519    14.860    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y44          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[13]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDCE (Setup_fdce_C_D)        0.029    15.128    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.704ns (24.141%)  route 2.212ns (75.859%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.638     5.159    SEVEN_SEG_DRIVER/CLK
    SLICE_X1Y43          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[11]/Q
                         net (fo=2, routed)           1.082     6.697    SEVEN_SEG_DRIVER/count[11]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.821 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[16]_i_4/O
                         net (fo=18, routed)          1.130     7.951    SEVEN_SEG_DRIVER/SCAN_RATE.count[16]_i_4_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.124     8.075 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.075    SEVEN_SEG_DRIVER/count_0[1]
    SLICE_X3Y41          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y41          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)        0.029    15.127    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.065ns  (required time - arrival time)
  Source:                 SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 1.744ns (59.996%)  route 1.163ns (40.004%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y41          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.504     6.118    SEVEN_SEG_DRIVER/count[2]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.775 r  SEVEN_SEG_DRIVER/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    SEVEN_SEG_DRIVER/count0_carry_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  SEVEN_SEG_DRIVER/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.892    SEVEN_SEG_DRIVER/count0_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.111 r  SEVEN_SEG_DRIVER/count0_carry__1/O[0]
                         net (fo=1, routed)           0.659     7.770    SEVEN_SEG_DRIVER/data0[9]
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.295     8.065 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.065    SEVEN_SEG_DRIVER/count_0[9]
    SLICE_X3Y43          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.519    14.860    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y43          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)        0.031    15.130    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  7.065    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 1.976ns (68.355%)  route 0.915ns (31.645%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y41          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.504     6.118    SEVEN_SEG_DRIVER/count[2]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.775 r  SEVEN_SEG_DRIVER/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    SEVEN_SEG_DRIVER/count0_carry_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  SEVEN_SEG_DRIVER/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.892    SEVEN_SEG_DRIVER/count0_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  SEVEN_SEG_DRIVER/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.009    SEVEN_SEG_DRIVER/count0_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.332 r  SEVEN_SEG_DRIVER/count0_carry__2/O[1]
                         net (fo=1, routed)           0.411     7.743    SEVEN_SEG_DRIVER/data0[14]
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.306     8.049 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.049    SEVEN_SEG_DRIVER/count_0[14]
    SLICE_X3Y44          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.519    14.860    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y44          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[14]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDCE (Setup_fdce_C_D)        0.031    15.130    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.704ns (24.442%)  route 2.176ns (75.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.638     5.159    SEVEN_SEG_DRIVER/CLK
    SLICE_X1Y43          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[11]/Q
                         net (fo=2, routed)           1.082     6.697    SEVEN_SEG_DRIVER/count[11]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.821 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[16]_i_4/O
                         net (fo=18, routed)          1.094     7.916    SEVEN_SEG_DRIVER/SCAN_RATE.count[16]_i_4_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.124     8.040 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.040    SEVEN_SEG_DRIVER/count_0[6]
    SLICE_X1Y42          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    SEVEN_SEG_DRIVER/CLK
    SLICE_X1Y42          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[6]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)        0.029    15.127    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 1.530ns (52.808%)  route 1.367ns (47.192%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y41          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.504     6.118    SEVEN_SEG_DRIVER/count[2]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.885 r  SEVEN_SEG_DRIVER/count0_carry/O[3]
                         net (fo=1, routed)           0.864     7.749    SEVEN_SEG_DRIVER/data0[4]
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.307     8.056 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.056    SEVEN_SEG_DRIVER/count_0[4]
    SLICE_X3Y41          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y41          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[4]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)        0.032    15.155    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.735ns (60.637%)  route 1.126ns (39.363%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y41          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.504     6.118    SEVEN_SEG_DRIVER/count[2]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.775 r  SEVEN_SEG_DRIVER/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    SEVEN_SEG_DRIVER/count0_carry_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.090 r  SEVEN_SEG_DRIVER/count0_carry__0/O[3]
                         net (fo=1, routed)           0.623     7.713    SEVEN_SEG_DRIVER/data0[8]
    SLICE_X3Y42          LUT5 (Prop_lut5_I4_O)        0.307     8.020 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.020    SEVEN_SEG_DRIVER/count_0[8]
    SLICE_X3Y42          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y42          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[8]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.031    15.129    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.627ns (57.673%)  route 1.194ns (42.327%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y41          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.504     6.118    SEVEN_SEG_DRIVER/count[2]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.775 r  SEVEN_SEG_DRIVER/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    SEVEN_SEG_DRIVER/count0_carry_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.994 r  SEVEN_SEG_DRIVER/count0_carry__0/O[0]
                         net (fo=1, routed)           0.690     7.684    SEVEN_SEG_DRIVER/data0[5]
    SLICE_X3Y42          LUT5 (Prop_lut5_I4_O)        0.295     7.979 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[5]_i_1/O
                         net (fo=1, routed)           0.000     7.979    SEVEN_SEG_DRIVER/count_0[5]
    SLICE_X3Y42          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y42          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[5]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.031    15.129    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  7.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    LED_POSITION_DRIVER/CLK
    SLICE_X1Y45          FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/Q
                         net (fo=10, routed)          0.082     1.701    LED_POSITION_DRIVER/Q[2]
    SLICE_X0Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.746 r  LED_POSITION_DRIVER/currentLedPosition_IS[3]_i_2/O
                         net (fo=1, routed)           0.000     1.746    LED_POSITION_DRIVER/currentLedPosition_IS[3]_i_2_n_0
    SLICE_X0Y45          FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    LED_POSITION_DRIVER/CLK
    SLICE_X0Y45          FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)         0.091     1.582    LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.576%)  route 0.136ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    DEBOUNCE_INC/CLK
    SLICE_X2Y45          FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/Q
                         net (fo=7, routed)           0.136     1.778    LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]_1[0]
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  LED_POSITION_DRIVER/currentLedPosition_IS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    LED_POSITION_DRIVER/currentLedPosition_IS[1]_i_1_n_0
    SLICE_X1Y45          FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    LED_POSITION_DRIVER/CLK
    SLICE_X1Y45          FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.092     1.586    LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y42          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.786    SEVEN_SEG_DRIVER/count[0]
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.042     1.828 r  SEVEN_SEG_DRIVER/SCAN_RATE.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    SEVEN_SEG_DRIVER/count_0[0]
    SLICE_X3Y42          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     1.992    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y42          FDCE                                         r  SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y42          FDCE (Hold_fdce_C_D)         0.105     1.582    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 SEVEN_SEG_DRIVER/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/digitSelect_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y40          FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  SEVEN_SEG_DRIVER/digitSelect_reg[0]/Q
                         net (fo=11, routed)          0.182     1.800    SEVEN_SEG_DRIVER/digitSelect_reg[0]_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I4_O)        0.045     1.845 r  SEVEN_SEG_DRIVER/digitSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    SEVEN_SEG_DRIVER/digitSelect[0]_i_1_n_0
    SLICE_X3Y40          FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     1.992    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y40          FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y40          FDCE (Hold_fdce_C_D)         0.091     1.568    SEVEN_SEG_DRIVER/digitSelect_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 SEVEN_SEG_DRIVER/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/digitSelect_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y40          FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  SEVEN_SEG_DRIVER/digitSelect_reg[0]/Q
                         net (fo=11, routed)          0.184     1.802    SEVEN_SEG_DRIVER/digitSelect_reg[0]_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.045     1.847 r  SEVEN_SEG_DRIVER/digitSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    SEVEN_SEG_DRIVER/digitSelect[1]_i_1_n_0
    SLICE_X3Y40          FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     1.992    SEVEN_SEG_DRIVER/CLK
    SLICE_X3Y40          FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y40          FDCE (Hold_fdce_C_D)         0.092     1.569    SEVEN_SEG_DRIVER/digitSelect_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.011%)  route 0.194ns (50.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    LED_POSITION_DRIVER/CLK
    SLICE_X1Y45          FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/Q
                         net (fo=11, routed)          0.194     1.813    LED_POSITION_DRIVER/Q[1]
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  LED_POSITION_DRIVER/currentLedPosition_IS[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    LED_POSITION_DRIVER/currentLedPosition_IS[2]_i_1_n_0
    SLICE_X1Y45          FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    LED_POSITION_DRIVER/CLK
    SLICE_X1Y45          FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.092     1.570    LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 DEBOUNCE_MODE/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_MODE/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.208ns (46.004%)  route 0.244ns (53.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    DEBOUNCE_MODE/CLK
    SLICE_X2Y45          FDCE                                         r  DEBOUNCE_MODE/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  DEBOUNCE_MODE/FSM_sequential_currentState_reg[0]/Q
                         net (fo=7, routed)           0.244     1.886    DEBOUNCE_MODE/Q[0]
    SLICE_X2Y45          LUT3 (Prop_lut3_I1_O)        0.044     1.930 r  DEBOUNCE_MODE/FSM_sequential_currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.930    DEBOUNCE_MODE/nextState[1]
    SLICE_X2Y45          FDCE                                         r  DEBOUNCE_MODE/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    DEBOUNCE_MODE/CLK
    SLICE_X2Y45          FDCE                                         r  DEBOUNCE_MODE/FSM_sequential_currentState_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.131     1.609    DEBOUNCE_MODE/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 DEBOUNCE_MODE/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_MODE/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.123%)  route 0.244ns (53.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    DEBOUNCE_MODE/CLK
    SLICE_X2Y45          FDCE                                         r  DEBOUNCE_MODE/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     1.642 f  DEBOUNCE_MODE/FSM_sequential_currentState_reg[0]/Q
                         net (fo=7, routed)           0.244     1.886    DEBOUNCE_MODE/Q[0]
    SLICE_X2Y45          LUT3 (Prop_lut3_I2_O)        0.045     1.931 r  DEBOUNCE_MODE/FSM_sequential_currentState[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.931    DEBOUNCE_MODE/nextState[0]
    SLICE_X2Y45          FDCE                                         r  DEBOUNCE_MODE/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    DEBOUNCE_MODE/CLK
    SLICE_X2Y45          FDCE                                         r  DEBOUNCE_MODE/FSM_sequential_currentState_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.121     1.599    DEBOUNCE_MODE/FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 SYNC_BTNR/syncChain_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.210ns (43.691%)  route 0.271ns (56.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    SYNC_BTNR/CLK
    SLICE_X2Y42          FDCE                                         r  SYNC_BTNR/syncChain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  SYNC_BTNR/syncChain_reg[0]/Q
                         net (fo=3, routed)           0.271     1.912    DEBOUNCE_INC/led_OBUF[0]
    SLICE_X2Y45          LUT3 (Prop_lut3_I2_O)        0.046     1.958 r  DEBOUNCE_INC/FSM_sequential_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.958    DEBOUNCE_INC/nextState[1]
    SLICE_X2Y45          FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    DEBOUNCE_INC/CLK
    SLICE_X2Y45          FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.131     1.625    DEBOUNCE_INC/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 SYNC_BTNR/syncChain_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.574%)  route 0.271ns (56.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    SYNC_BTNR/CLK
    SLICE_X2Y42          FDCE                                         r  SYNC_BTNR/syncChain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  SYNC_BTNR/syncChain_reg[0]/Q
                         net (fo=3, routed)           0.271     1.912    DEBOUNCE_INC/led_OBUF[0]
    SLICE_X2Y45          LUT3 (Prop_lut3_I1_O)        0.045     1.957 r  DEBOUNCE_INC/FSM_sequential_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.957    DEBOUNCE_INC/nextState[0]
    SLICE_X2Y45          FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    DEBOUNCE_INC/CLK
    SLICE_X2Y45          FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.120     1.614    DEBOUNCE_INC/FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y45    DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y45    DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y45    DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y45    DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y45    DEBOUNCE_MODE/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y45    DEBOUNCE_MODE/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y45    LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y45    LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y45    LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    SEVEN_SEG_DRIVER/SCAN_RATE.count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42    SYNC_BTNL/syncChain_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42    SYNC_BTNR/syncChain_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    DEBOUNCE_MODE/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    DEBOUNCE_MODE/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/C



