module wdsel (
    input alu[16],  // clock
    input wdsel[2],  // reset
    output out[16]
  ) {

  always {
    case(wdsel) {
      b01 : out = b0000000000000000;
      b10 : out = 16d1;
      b11 : out = 16d2;
        default: out = alu;}
  }
}
