
BLE_YT_LAB_12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b90  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  08007ccc  08007ccc  00008ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007ef8  08007ef8  00008ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007f00  08007f00  00008f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007f04  08007f04  00008f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000024  20000008  08007f08  00009008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  2000002c  08007f2c  0000902c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000064  08007f61  00009064  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c8  20000078  08007f72  00009078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000540  08007f72  00009540  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  0000a000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  0000a000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  08007f72  000091e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   00023b12  00000000  00000000  00009a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00005392  00000000  00000000  0002d5a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000022a8  00000000  00000000  00032940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001a43  00000000  00000000  00034be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002a645  00000000  00000000  0003662b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000230dc  00000000  00000000  00060c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000f0fb0  00000000  00000000  00083d4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  00174cfc  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00008f74  00000000  00000000  00174d40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000078  00000000  00000000  0017dcb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000078 	.word	0x20000078
 8000158:	00000000 	.word	0x00000000
 800015c:	08007cb4 	.word	0x08007cb4

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000007c 	.word	0x2000007c
 8000178:	08007cb4 	.word	0x08007cb4

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 800018c:	b5b0      	push	{r4, r5, r7, lr}
 800018e:	b088      	sub	sp, #32
 8000190:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000192:	4b0b      	ldr	r3, [pc, #44]	@ (80001c0 <APPD_EnableCPU2+0x34>)
 8000194:	1d3c      	adds	r4, r7, #4
 8000196:	461d      	mov	r5, r3
 8000198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800019a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800019c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001a0:	c403      	stmia	r4!, {r0, r1}
 80001a2:	8022      	strh	r2, [r4, #0]
 80001a4:	3402      	adds	r4, #2
 80001a6:	0c13      	lsrs	r3, r2, #16
 80001a8:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 80001aa:	f006 f913 	bl	80063d4 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 80001ae:	1d3b      	adds	r3, r7, #4
 80001b0:	4618      	mov	r0, r3
 80001b2:	f005 fba0 	bl	80058f6 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 80001b6:	bf00      	nop
}
 80001b8:	3720      	adds	r7, #32
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bdb0      	pop	{r4, r5, r7, pc}
 80001be:	bf00      	nop
 80001c0:	08007ccc 	.word	0x08007ccc

080001c4 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 80001c4:	b480      	push	{r7}
 80001c6:	b083      	sub	sp, #12
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 80001cc:	4b07      	ldr	r3, [pc, #28]	@ (80001ec <LL_C2_PWR_SetPowerMode+0x28>)
 80001ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80001d2:	f023 0207 	bic.w	r2, r3, #7
 80001d6:	4905      	ldr	r1, [pc, #20]	@ (80001ec <LL_C2_PWR_SetPowerMode+0x28>)
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	4313      	orrs	r3, r2
 80001dc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80001e0:	bf00      	nop
 80001e2:	370c      	adds	r7, #12
 80001e4:	46bd      	mov	sp, r7
 80001e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ea:	4770      	bx	lr
 80001ec:	58000400 	.word	0x58000400

080001f0 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80001f0:	b480      	push	{r7}
 80001f2:	b083      	sub	sp, #12
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80001f8:	4b06      	ldr	r3, [pc, #24]	@ (8000214 <LL_EXTI_EnableIT_32_63+0x24>)
 80001fa:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80001fe:	4905      	ldr	r1, [pc, #20]	@ (8000214 <LL_EXTI_EnableIT_32_63+0x24>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	4313      	orrs	r3, r2
 8000204:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000208:	bf00      	nop
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr
 8000214:	58000800 	.word	0x58000800

08000218 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000220:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000224:	4a0a      	ldr	r2, [pc, #40]	@ (8000250 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000226:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800022a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800022e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000232:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	021b      	lsls	r3, r3, #8
 800023a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800023e:	4313      	orrs	r3, r2
 8000240:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8000244:	bf00      	nop
 8000246:	370c      	adds	r7, #12
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	cafecafe 	.word	0xcafecafe

08000254 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800025c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000260:	689b      	ldr	r3, [r3, #8]
 8000262:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000266:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	4313      	orrs	r3, r2
 800026e:	608b      	str	r3, [r1, #8]
}
 8000270:	bf00      	nop
 8000272:	370c      	adds	r7, #12
 8000274:	46bd      	mov	sp, r7
 8000276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027a:	4770      	bx	lr

0800027c <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000280:	4b04      	ldr	r3, [pc, #16]	@ (8000294 <LL_DBGMCU_GetDeviceID+0x18>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000288:	4618      	mov	r0, r3
 800028a:	46bd      	mov	sp, r7
 800028c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop
 8000294:	e0042000 	.word	0xe0042000

08000298 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800029c:	4b04      	ldr	r3, [pc, #16]	@ (80002b0 <LL_DBGMCU_GetRevisionID+0x18>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	0c1b      	lsrs	r3, r3, #16
 80002a2:	b29b      	uxth	r3, r3
}
 80002a4:	4618      	mov	r0, r3
 80002a6:	46bd      	mov	sp, r7
 80002a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	e0042000 	.word	0xe0042000

080002b4 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	22ff      	movs	r2, #255	@ 0xff
 80002c0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80002c2:	bf00      	nop
 80002c4:	370c      	adds	r7, #12
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr

080002ce <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80002ce:	b480      	push	{r7}
 80002d0:	b083      	sub	sp, #12
 80002d2:	af00      	add	r7, sp, #0
 80002d4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	22ca      	movs	r2, #202	@ 0xca
 80002da:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	2253      	movs	r2, #83	@ 0x53
 80002e0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80002e2:	bf00      	nop
 80002e4:	370c      	adds	r7, #12
 80002e6:	46bd      	mov	sp, r7
 80002e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ec:	4770      	bx	lr

080002ee <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80002ee:	b480      	push	{r7}
 80002f0:	b083      	sub	sp, #12
 80002f2:	af00      	add	r7, sp, #0
 80002f4:	6078      	str	r0, [r7, #4]
 80002f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	689b      	ldr	r3, [r3, #8]
 80002fc:	f023 0207 	bic.w	r2, r3, #7
 8000300:	683b      	ldr	r3, [r7, #0]
 8000302:	431a      	orrs	r2, r3
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	609a      	str	r2, [r3, #8]
}
 8000308:	bf00      	nop
 800030a:	370c      	adds	r7, #12
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr

08000314 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000318:	4b04      	ldr	r3, [pc, #16]	@ (800032c <MX_APPE_Config+0x18>)
 800031a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800031e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8000320:	f000 f824 	bl	800036c <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000324:	f000 f829 	bl	800037a <Config_HSE>

  return;
 8000328:	bf00      	nop
}
 800032a:	bd80      	pop	{r7, pc}
 800032c:	58004000 	.word	0x58004000

08000330 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8000334:	f000 f835 	bl	80003a2 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8000338:	f000 f84e 	bl	80003d8 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 800033c:	4903      	ldr	r1, [pc, #12]	@ (800034c <MX_APPE_Init+0x1c>)
 800033e:	2000      	movs	r0, #0
 8000340:	f000 fd68 	bl	8000e14 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000344:	f000 f856 	bl	80003f4 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8000348:	bf00      	nop
}
 800034a:	bd80      	pop	{r7, pc}
 800034c:	20000170 	.word	0x20000170

08000350 <Init_Smps>:

void Init_Smps(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8000354:	bf00      	nop
}
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr

0800035e <Init_Exti>:

void Init_Exti(void)
{
 800035e:	b580      	push	{r7, lr}
 8000360:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8000362:	2050      	movs	r0, #80	@ 0x50
 8000364:	f7ff ff44 	bl	80001f0 <LL_EXTI_EnableIT_32_63>

  return;
 8000368:	bf00      	nop
}
 800036a:	bd80      	pop	{r7, pc}

0800036c <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8000370:	bf00      	nop
}
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr

0800037a <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 800037a:	b580      	push	{r7, lr}
 800037c:	b082      	sub	sp, #8
 800037e:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000380:	2000      	movs	r0, #0
 8000382:	f006 f8bb 	bl	80064fc <OTP_Read>
 8000386:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d005      	beq.n	800039a <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	799b      	ldrb	r3, [r3, #6]
 8000392:	4618      	mov	r0, r3
 8000394:	f7ff ff40 	bl	8000218 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000398:	bf00      	nop
 800039a:	bf00      	nop
}
 800039c:	3708      	adds	r7, #8
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}

080003a2 <System_Init>:

static void System_Init(void)
{
 80003a2:	b580      	push	{r7, lr}
 80003a4:	af00      	add	r7, sp, #0
  Init_Smps();
 80003a6:	f7ff ffd3 	bl	8000350 <Init_Smps>

  Init_Exti();
 80003aa:	f7ff ffd8 	bl	800035e <Init_Exti>

  Init_Rtc();
 80003ae:	f000 f803 	bl	80003b8 <Init_Rtc>

  return;
 80003b2:	bf00      	nop
}
 80003b4:	bd80      	pop	{r7, pc}
	...

080003b8 <Init_Rtc>:

static void Init_Rtc(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80003bc:	4805      	ldr	r0, [pc, #20]	@ (80003d4 <Init_Rtc+0x1c>)
 80003be:	f7ff ff86 	bl	80002ce <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80003c2:	2100      	movs	r1, #0
 80003c4:	4803      	ldr	r0, [pc, #12]	@ (80003d4 <Init_Rtc+0x1c>)
 80003c6:	f7ff ff92 	bl	80002ee <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80003ca:	4802      	ldr	r0, [pc, #8]	@ (80003d4 <Init_Rtc+0x1c>)
 80003cc:	f7ff ff72 	bl	80002b4 <LL_RTC_EnableWriteProtection>

  return;
 80003d0:	bf00      	nop
}
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	40002800 	.word	0x40002800

080003d8 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80003dc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80003e0:	f7ff ff38 	bl	8000254 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80003e4:	f007 f91c 	bl	8007620 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80003e8:	2004      	movs	r0, #4
 80003ea:	f7ff feeb 	bl	80001c4 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80003ee:	bf00      	nop
}
 80003f0:	bd80      	pop	{r7, pc}
	...

080003f4 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b088      	sub	sp, #32
 80003f8:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80003fa:	f005 fe31 	bl	8006060 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80003fe:	4a11      	ldr	r2, [pc, #68]	@ (8000444 <appe_Tl_Init+0x50>)
 8000400:	2100      	movs	r1, #0
 8000402:	2004      	movs	r0, #4
 8000404:	f007 fad0 	bl	80079a8 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000408:	4b0f      	ldr	r3, [pc, #60]	@ (8000448 <appe_Tl_Init+0x54>)
 800040a:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 800040c:	4b0f      	ldr	r3, [pc, #60]	@ (800044c <appe_Tl_Init+0x58>)
 800040e:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000410:	463b      	mov	r3, r7
 8000412:	4619      	mov	r1, r3
 8000414:	480e      	ldr	r0, [pc, #56]	@ (8000450 <appe_Tl_Init+0x5c>)
 8000416:	f005 fce5 	bl	8005de4 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 800041a:	4b0e      	ldr	r3, [pc, #56]	@ (8000454 <appe_Tl_Init+0x60>)
 800041c:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 800041e:	4b0e      	ldr	r3, [pc, #56]	@ (8000458 <appe_Tl_Init+0x64>)
 8000420:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000422:	4b0e      	ldr	r3, [pc, #56]	@ (800045c <appe_Tl_Init+0x68>)
 8000424:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000426:	f240 533c 	movw	r3, #1340	@ 0x53c
 800042a:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 800042c:	f107 0308 	add.w	r3, r7, #8
 8000430:	4618      	mov	r0, r3
 8000432:	f005 ff5b 	bl	80062ec <TL_MM_Init>

  TL_Enable();
 8000436:	f005 fe0d 	bl	8006054 <TL_Enable>

  return;
 800043a:	bf00      	nop
}
 800043c:	3720      	adds	r7, #32
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	08005e1d 	.word	0x08005e1d
 8000448:	20030734 	.word	0x20030734
 800044c:	08000461 	.word	0x08000461
 8000450:	08000479 	.word	0x08000479
 8000454:	2003094c 	.word	0x2003094c
 8000458:	20030840 	.word	0x20030840
 800045c:	200301f8 	.word	0x200301f8

08000460 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8000460:	b480      	push	{r7}
 8000462:	b083      	sub	sp, #12
 8000464:	af00      	add	r7, sp, #0
 8000466:	4603      	mov	r3, r0
 8000468:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800046a:	bf00      	nop
}
 800046c:	370c      	adds	r7, #12
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
	...

08000478 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b088      	sub	sp, #32
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	330b      	adds	r3, #11
 8000486:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8000488:	69fb      	ldr	r3, [r7, #28]
 800048a:	881b      	ldrh	r3, [r3, #0]
 800048c:	b29b      	uxth	r3, r3
 800048e:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8000492:	2b07      	cmp	r3, #7
 8000494:	d81f      	bhi.n	80004d6 <APPE_SysUserEvtRx+0x5e>
 8000496:	a201      	add	r2, pc, #4	@ (adr r2, 800049c <APPE_SysUserEvtRx+0x24>)
 8000498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800049c:	080004bd 	.word	0x080004bd
 80004a0:	080004cf 	.word	0x080004cf
 80004a4:	080004d7 	.word	0x080004d7
 80004a8:	080004d7 	.word	0x080004d7
 80004ac:	080004d7 	.word	0x080004d7
 80004b0:	080004d7 	.word	0x080004d7
 80004b4:	080004d7 	.word	0x080004d7
 80004b8:	080004d7 	.word	0x080004d7
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 80004bc:	f107 030c 	add.w	r3, r7, #12
 80004c0:	4618      	mov	r0, r3
 80004c2:	f005 fa45 	bl	8005950 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 80004c6:	6878      	ldr	r0, [r7, #4]
 80004c8:	f000 f81b 	bl	8000502 <APPE_SysEvtReadyProcessing>
    break;
 80004cc:	e004      	b.n	80004d8 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 80004ce:	6878      	ldr	r0, [r7, #4]
 80004d0:	f000 f806 	bl	80004e0 <APPE_SysEvtError>
    break;
 80004d4:	e000      	b.n	80004d8 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 80004d6:	bf00      	nop
  }

  return;
 80004d8:	bf00      	nop
}
 80004da:	3720      	adds	r7, #32
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}

080004e0 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	330b      	adds	r3, #11
 80004ee:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	3302      	adds	r3, #2
 80004f4:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80004f6:	bf00      	nop
}
 80004f8:	3714      	adds	r7, #20
 80004fa:	46bd      	mov	sp, r7
 80004fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000500:	4770      	bx	lr

08000502 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8000502:	b580      	push	{r7, lr}
 8000504:	b08a      	sub	sp, #40	@ 0x28
 8000506:	af00      	add	r7, sp, #0
 8000508:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 800050a:	f107 0308 	add.w	r3, r7, #8
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	605a      	str	r2, [r3, #4]
 8000514:	609a      	str	r2, [r3, #8]
 8000516:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8000518:	2300      	movs	r3, #0
 800051a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 800051c:	2300      	movs	r3, #0
 800051e:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	685b      	ldr	r3, [r3, #4]
 8000524:	330b      	adds	r3, #11
 8000526:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8000528:	69fb      	ldr	r3, [r7, #28]
 800052a:	3302      	adds	r3, #2
 800052c:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 800052e:	69bb      	ldr	r3, [r7, #24]
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d11d      	bne.n	8000572 <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8000536:	f7ff fe29 	bl	800018c <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800053a:	230f      	movs	r3, #15
 800053c:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 800053e:	237f      	movs	r3, #127	@ 0x7f
 8000540:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8000542:	f7ff fea9 	bl	8000298 <LL_DBGMCU_GetRevisionID>
 8000546:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8000548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800054a:	b29b      	uxth	r3, r3
 800054c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800054e:	f7ff fe95 	bl	800027c <LL_DBGMCU_GetDeviceID>
 8000552:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8000554:	6a3b      	ldr	r3, [r7, #32]
 8000556:	b29b      	uxth	r3, r3
 8000558:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 800055a:	f107 0308 	add.w	r3, r7, #8
 800055e:	4618      	mov	r0, r3
 8000560:	f005 f9e0 	bl	8005924 <SHCI_C2_Config>

    APP_BLE_Init();
 8000564:	f006 f8d4 	bl	8006710 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000568:	2100      	movs	r1, #0
 800056a:	2001      	movs	r0, #1
 800056c:	f007 f86a 	bl	8007644 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8000570:	e007      	b.n	8000582 <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8000572:	69bb      	ldr	r3, [r7, #24]
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	2b01      	cmp	r3, #1
 8000578:	d103      	bne.n	8000582 <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	2200      	movs	r2, #0
 800057e:	701a      	strb	r2, [r3, #0]
  return;
 8000580:	bf00      	nop
 8000582:	bf00      	nop
}
 8000584:	3728      	adds	r7, #40	@ 0x28
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}

0800058a <MX_APPE_Process>:
    __WFI();
  }
}

void MX_APPE_Process(void)
{
 800058a:	b580      	push	{r7, lr}
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800058e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000592:	f007 f887 	bl	80076a4 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8000596:	bf00      	nop
 8000598:	bd80      	pop	{r7, pc}

0800059a <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 800059a:	b480      	push	{r7}
 800059c:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 800059e:	bf00      	nop
}
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr

080005a8 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80005b0:	2100      	movs	r1, #0
 80005b2:	2004      	movs	r0, #4
 80005b4:	f007 fa1a 	bl	80079ec <UTIL_SEQ_SetTask>
  return;
 80005b8:	bf00      	nop
}
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}

080005c0 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80005c8:	2002      	movs	r0, #2
 80005ca:	f007 fa7b 	bl	8007ac4 <UTIL_SEQ_SetEvt>
  return;
 80005ce:	bf00      	nop
}
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}

080005d6 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80005d6:	b580      	push	{r7, lr}
 80005d8:	b082      	sub	sp, #8
 80005da:	af00      	add	r7, sp, #0
 80005dc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80005de:	2002      	movs	r0, #2
 80005e0:	f007 fa90 	bl	8007b04 <UTIL_SEQ_WaitEvt>
  return;
 80005e4:	bf00      	nop
}
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <LL_EXTI_EnableIT_0_31>:
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80005f4:	4b06      	ldr	r3, [pc, #24]	@ (8000610 <LL_EXTI_EnableIT_0_31+0x24>)
 80005f6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80005fa:	4905      	ldr	r1, [pc, #20]	@ (8000610 <LL_EXTI_EnableIT_0_31+0x24>)
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	4313      	orrs	r3, r2
 8000600:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000604:	bf00      	nop
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	58000800 	.word	0x58000800

08000614 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800061c:	4b05      	ldr	r3, [pc, #20]	@ (8000634 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800061e:	681a      	ldr	r2, [r3, #0]
 8000620:	4904      	ldr	r1, [pc, #16]	@ (8000634 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	4313      	orrs	r3, r2
 8000626:	600b      	str	r3, [r1, #0]

}
 8000628:	bf00      	nop
 800062a:	370c      	adds	r7, #12
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	58000800 	.word	0x58000800

08000638 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800063e:	4b0d      	ldr	r3, [pc, #52]	@ (8000674 <ReadRtcSsrValue+0x3c>)
 8000640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000642:	b29b      	uxth	r3, r3
 8000644:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000646:	4b0b      	ldr	r3, [pc, #44]	@ (8000674 <ReadRtcSsrValue+0x3c>)
 8000648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800064a:	b29b      	uxth	r3, r3
 800064c:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 800064e:	e005      	b.n	800065c <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000654:	4b07      	ldr	r3, [pc, #28]	@ (8000674 <ReadRtcSsrValue+0x3c>)
 8000656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000658:	b29b      	uxth	r3, r3
 800065a:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 800065c:	687a      	ldr	r2, [r7, #4]
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	429a      	cmp	r2, r3
 8000662:	d1f5      	bne.n	8000650 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8000664:	683b      	ldr	r3, [r7, #0]
}
 8000666:	4618      	mov	r0, r3
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	40002800 	.word	0x40002800

08000678 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8000678:	b480      	push	{r7}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	460a      	mov	r2, r1
 8000682:	71fb      	strb	r3, [r7, #7]
 8000684:	4613      	mov	r3, r2
 8000686:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8000688:	79ba      	ldrb	r2, [r7, #6]
 800068a:	491d      	ldr	r1, [pc, #116]	@ (8000700 <LinkTimerAfter+0x88>)
 800068c:	4613      	mov	r3, r2
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	4413      	add	r3, r2
 8000692:	00db      	lsls	r3, r3, #3
 8000694:	440b      	add	r3, r1
 8000696:	3315      	adds	r3, #21
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800069c:	7bfb      	ldrb	r3, [r7, #15]
 800069e:	2b06      	cmp	r3, #6
 80006a0:	d009      	beq.n	80006b6 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80006a2:	7bfa      	ldrb	r2, [r7, #15]
 80006a4:	4916      	ldr	r1, [pc, #88]	@ (8000700 <LinkTimerAfter+0x88>)
 80006a6:	4613      	mov	r3, r2
 80006a8:	005b      	lsls	r3, r3, #1
 80006aa:	4413      	add	r3, r2
 80006ac:	00db      	lsls	r3, r3, #3
 80006ae:	440b      	add	r3, r1
 80006b0:	3314      	adds	r3, #20
 80006b2:	79fa      	ldrb	r2, [r7, #7]
 80006b4:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 80006b6:	79fa      	ldrb	r2, [r7, #7]
 80006b8:	4911      	ldr	r1, [pc, #68]	@ (8000700 <LinkTimerAfter+0x88>)
 80006ba:	4613      	mov	r3, r2
 80006bc:	005b      	lsls	r3, r3, #1
 80006be:	4413      	add	r3, r2
 80006c0:	00db      	lsls	r3, r3, #3
 80006c2:	440b      	add	r3, r1
 80006c4:	3315      	adds	r3, #21
 80006c6:	7bfa      	ldrb	r2, [r7, #15]
 80006c8:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 80006ca:	79fa      	ldrb	r2, [r7, #7]
 80006cc:	490c      	ldr	r1, [pc, #48]	@ (8000700 <LinkTimerAfter+0x88>)
 80006ce:	4613      	mov	r3, r2
 80006d0:	005b      	lsls	r3, r3, #1
 80006d2:	4413      	add	r3, r2
 80006d4:	00db      	lsls	r3, r3, #3
 80006d6:	440b      	add	r3, r1
 80006d8:	3314      	adds	r3, #20
 80006da:	79ba      	ldrb	r2, [r7, #6]
 80006dc:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 80006de:	79ba      	ldrb	r2, [r7, #6]
 80006e0:	4907      	ldr	r1, [pc, #28]	@ (8000700 <LinkTimerAfter+0x88>)
 80006e2:	4613      	mov	r3, r2
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	4413      	add	r3, r2
 80006e8:	00db      	lsls	r3, r3, #3
 80006ea:	440b      	add	r3, r1
 80006ec:	3315      	adds	r3, #21
 80006ee:	79fa      	ldrb	r2, [r7, #7]
 80006f0:	701a      	strb	r2, [r3, #0]

  return;
 80006f2:	bf00      	nop
}
 80006f4:	3714      	adds	r7, #20
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	20000094 	.word	0x20000094

08000704 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	4603      	mov	r3, r0
 800070c:	460a      	mov	r2, r1
 800070e:	71fb      	strb	r3, [r7, #7]
 8000710:	4613      	mov	r3, r2
 8000712:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8000714:	4b29      	ldr	r3, [pc, #164]	@ (80007bc <LinkTimerBefore+0xb8>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	b2db      	uxtb	r3, r3
 800071a:	79ba      	ldrb	r2, [r7, #6]
 800071c:	429a      	cmp	r2, r3
 800071e:	d032      	beq.n	8000786 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8000720:	79ba      	ldrb	r2, [r7, #6]
 8000722:	4927      	ldr	r1, [pc, #156]	@ (80007c0 <LinkTimerBefore+0xbc>)
 8000724:	4613      	mov	r3, r2
 8000726:	005b      	lsls	r3, r3, #1
 8000728:	4413      	add	r3, r2
 800072a:	00db      	lsls	r3, r3, #3
 800072c:	440b      	add	r3, r1
 800072e:	3314      	adds	r3, #20
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8000734:	7bfa      	ldrb	r2, [r7, #15]
 8000736:	4922      	ldr	r1, [pc, #136]	@ (80007c0 <LinkTimerBefore+0xbc>)
 8000738:	4613      	mov	r3, r2
 800073a:	005b      	lsls	r3, r3, #1
 800073c:	4413      	add	r3, r2
 800073e:	00db      	lsls	r3, r3, #3
 8000740:	440b      	add	r3, r1
 8000742:	3315      	adds	r3, #21
 8000744:	79fa      	ldrb	r2, [r7, #7]
 8000746:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8000748:	79fa      	ldrb	r2, [r7, #7]
 800074a:	491d      	ldr	r1, [pc, #116]	@ (80007c0 <LinkTimerBefore+0xbc>)
 800074c:	4613      	mov	r3, r2
 800074e:	005b      	lsls	r3, r3, #1
 8000750:	4413      	add	r3, r2
 8000752:	00db      	lsls	r3, r3, #3
 8000754:	440b      	add	r3, r1
 8000756:	3315      	adds	r3, #21
 8000758:	79ba      	ldrb	r2, [r7, #6]
 800075a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 800075c:	79fa      	ldrb	r2, [r7, #7]
 800075e:	4918      	ldr	r1, [pc, #96]	@ (80007c0 <LinkTimerBefore+0xbc>)
 8000760:	4613      	mov	r3, r2
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	4413      	add	r3, r2
 8000766:	00db      	lsls	r3, r3, #3
 8000768:	440b      	add	r3, r1
 800076a:	3314      	adds	r3, #20
 800076c:	7bfa      	ldrb	r2, [r7, #15]
 800076e:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8000770:	79ba      	ldrb	r2, [r7, #6]
 8000772:	4913      	ldr	r1, [pc, #76]	@ (80007c0 <LinkTimerBefore+0xbc>)
 8000774:	4613      	mov	r3, r2
 8000776:	005b      	lsls	r3, r3, #1
 8000778:	4413      	add	r3, r2
 800077a:	00db      	lsls	r3, r3, #3
 800077c:	440b      	add	r3, r1
 800077e:	3314      	adds	r3, #20
 8000780:	79fa      	ldrb	r2, [r7, #7]
 8000782:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8000784:	e014      	b.n	80007b0 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8000786:	79fa      	ldrb	r2, [r7, #7]
 8000788:	490d      	ldr	r1, [pc, #52]	@ (80007c0 <LinkTimerBefore+0xbc>)
 800078a:	4613      	mov	r3, r2
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	4413      	add	r3, r2
 8000790:	00db      	lsls	r3, r3, #3
 8000792:	440b      	add	r3, r1
 8000794:	3315      	adds	r3, #21
 8000796:	79ba      	ldrb	r2, [r7, #6]
 8000798:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800079a:	79ba      	ldrb	r2, [r7, #6]
 800079c:	4908      	ldr	r1, [pc, #32]	@ (80007c0 <LinkTimerBefore+0xbc>)
 800079e:	4613      	mov	r3, r2
 80007a0:	005b      	lsls	r3, r3, #1
 80007a2:	4413      	add	r3, r2
 80007a4:	00db      	lsls	r3, r3, #3
 80007a6:	440b      	add	r3, r1
 80007a8:	3314      	adds	r3, #20
 80007aa:	79fa      	ldrb	r2, [r7, #7]
 80007ac:	701a      	strb	r2, [r3, #0]
  return;
 80007ae:	bf00      	nop
}
 80007b0:	3714      	adds	r7, #20
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	20000124 	.word	0x20000124
 80007c0:	20000094 	.word	0x20000094

080007c4 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	4603      	mov	r3, r0
 80007cc:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80007ce:	4b4e      	ldr	r3, [pc, #312]	@ (8000908 <linkTimer+0x144>)
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	2b06      	cmp	r3, #6
 80007d6:	d118      	bne.n	800080a <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 80007d8:	4b4b      	ldr	r3, [pc, #300]	@ (8000908 <linkTimer+0x144>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	b2da      	uxtb	r2, r3
 80007de:	4b4b      	ldr	r3, [pc, #300]	@ (800090c <linkTimer+0x148>)
 80007e0:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 80007e2:	4a49      	ldr	r2, [pc, #292]	@ (8000908 <linkTimer+0x144>)
 80007e4:	79fb      	ldrb	r3, [r7, #7]
 80007e6:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 80007e8:	79fa      	ldrb	r2, [r7, #7]
 80007ea:	4949      	ldr	r1, [pc, #292]	@ (8000910 <linkTimer+0x14c>)
 80007ec:	4613      	mov	r3, r2
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	4413      	add	r3, r2
 80007f2:	00db      	lsls	r3, r3, #3
 80007f4:	440b      	add	r3, r1
 80007f6:	3315      	adds	r3, #21
 80007f8:	2206      	movs	r2, #6
 80007fa:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80007fc:	4b45      	ldr	r3, [pc, #276]	@ (8000914 <linkTimer+0x150>)
 80007fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000802:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	81fb      	strh	r3, [r7, #14]
 8000808:	e078      	b.n	80008fc <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 800080a:	f000 f909 	bl	8000a20 <ReturnTimeElapsed>
 800080e:	4603      	mov	r3, r0
 8000810:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8000812:	79fa      	ldrb	r2, [r7, #7]
 8000814:	493e      	ldr	r1, [pc, #248]	@ (8000910 <linkTimer+0x14c>)
 8000816:	4613      	mov	r3, r2
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	4413      	add	r3, r2
 800081c:	00db      	lsls	r3, r3, #3
 800081e:	440b      	add	r3, r1
 8000820:	3308      	adds	r3, #8
 8000822:	6819      	ldr	r1, [r3, #0]
 8000824:	89fb      	ldrh	r3, [r7, #14]
 8000826:	79fa      	ldrb	r2, [r7, #7]
 8000828:	4419      	add	r1, r3
 800082a:	4839      	ldr	r0, [pc, #228]	@ (8000910 <linkTimer+0x14c>)
 800082c:	4613      	mov	r3, r2
 800082e:	005b      	lsls	r3, r3, #1
 8000830:	4413      	add	r3, r2
 8000832:	00db      	lsls	r3, r3, #3
 8000834:	4403      	add	r3, r0
 8000836:	3308      	adds	r3, #8
 8000838:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 800083a:	79fa      	ldrb	r2, [r7, #7]
 800083c:	4934      	ldr	r1, [pc, #208]	@ (8000910 <linkTimer+0x14c>)
 800083e:	4613      	mov	r3, r2
 8000840:	005b      	lsls	r3, r3, #1
 8000842:	4413      	add	r3, r2
 8000844:	00db      	lsls	r3, r3, #3
 8000846:	440b      	add	r3, r1
 8000848:	3308      	adds	r3, #8
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 800084e:	4b2e      	ldr	r3, [pc, #184]	@ (8000908 <linkTimer+0x144>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	b2db      	uxtb	r3, r3
 8000854:	4619      	mov	r1, r3
 8000856:	4a2e      	ldr	r2, [pc, #184]	@ (8000910 <linkTimer+0x14c>)
 8000858:	460b      	mov	r3, r1
 800085a:	005b      	lsls	r3, r3, #1
 800085c:	440b      	add	r3, r1
 800085e:	00db      	lsls	r3, r3, #3
 8000860:	4413      	add	r3, r2
 8000862:	3308      	adds	r3, #8
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	68ba      	ldr	r2, [r7, #8]
 8000868:	429a      	cmp	r2, r3
 800086a:	d337      	bcc.n	80008dc <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 800086c:	4b26      	ldr	r3, [pc, #152]	@ (8000908 <linkTimer+0x144>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8000872:	7b7a      	ldrb	r2, [r7, #13]
 8000874:	4926      	ldr	r1, [pc, #152]	@ (8000910 <linkTimer+0x14c>)
 8000876:	4613      	mov	r3, r2
 8000878:	005b      	lsls	r3, r3, #1
 800087a:	4413      	add	r3, r2
 800087c:	00db      	lsls	r3, r3, #3
 800087e:	440b      	add	r3, r1
 8000880:	3315      	adds	r3, #21
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8000886:	e013      	b.n	80008b0 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8000888:	7b7a      	ldrb	r2, [r7, #13]
 800088a:	4921      	ldr	r1, [pc, #132]	@ (8000910 <linkTimer+0x14c>)
 800088c:	4613      	mov	r3, r2
 800088e:	005b      	lsls	r3, r3, #1
 8000890:	4413      	add	r3, r2
 8000892:	00db      	lsls	r3, r3, #3
 8000894:	440b      	add	r3, r1
 8000896:	3315      	adds	r3, #21
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 800089c:	7b7a      	ldrb	r2, [r7, #13]
 800089e:	491c      	ldr	r1, [pc, #112]	@ (8000910 <linkTimer+0x14c>)
 80008a0:	4613      	mov	r3, r2
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	4413      	add	r3, r2
 80008a6:	00db      	lsls	r3, r3, #3
 80008a8:	440b      	add	r3, r1
 80008aa:	3315      	adds	r3, #21
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80008b0:	7b3b      	ldrb	r3, [r7, #12]
 80008b2:	2b06      	cmp	r3, #6
 80008b4:	d00b      	beq.n	80008ce <linkTimer+0x10a>
 80008b6:	7b3a      	ldrb	r2, [r7, #12]
 80008b8:	4915      	ldr	r1, [pc, #84]	@ (8000910 <linkTimer+0x14c>)
 80008ba:	4613      	mov	r3, r2
 80008bc:	005b      	lsls	r3, r3, #1
 80008be:	4413      	add	r3, r2
 80008c0:	00db      	lsls	r3, r3, #3
 80008c2:	440b      	add	r3, r1
 80008c4:	3308      	adds	r3, #8
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	68ba      	ldr	r2, [r7, #8]
 80008ca:	429a      	cmp	r2, r3
 80008cc:	d2dc      	bcs.n	8000888 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 80008ce:	7b7a      	ldrb	r2, [r7, #13]
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	4611      	mov	r1, r2
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fecf 	bl	8000678 <LinkTimerAfter>
 80008da:	e00f      	b.n	80008fc <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 80008dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000908 <linkTimer+0x144>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	b2da      	uxtb	r2, r3
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	4611      	mov	r1, r2
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff ff0c 	bl	8000704 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <linkTimer+0x144>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <linkTimer+0x148>)
 80008f4:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 80008f6:	4a04      	ldr	r2, [pc, #16]	@ (8000908 <linkTimer+0x144>)
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 80008fc:	89fb      	ldrh	r3, [r7, #14]
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3710      	adds	r7, #16
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000124 	.word	0x20000124
 800090c:	20000125 	.word	0x20000125
 8000910:	20000094 	.word	0x20000094
 8000914:	20000128 	.word	0x20000128

08000918 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8000918:	b480      	push	{r7}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
 800091e:	4603      	mov	r3, r0
 8000920:	460a      	mov	r2, r1
 8000922:	71fb      	strb	r3, [r7, #7]
 8000924:	4613      	mov	r3, r2
 8000926:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8000928:	4b39      	ldr	r3, [pc, #228]	@ (8000a10 <UnlinkTimer+0xf8>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	b2db      	uxtb	r3, r3
 800092e:	79fa      	ldrb	r2, [r7, #7]
 8000930:	429a      	cmp	r2, r3
 8000932:	d111      	bne.n	8000958 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8000934:	4b36      	ldr	r3, [pc, #216]	@ (8000a10 <UnlinkTimer+0xf8>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	b2da      	uxtb	r2, r3
 800093a:	4b36      	ldr	r3, [pc, #216]	@ (8000a14 <UnlinkTimer+0xfc>)
 800093c:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 800093e:	79fa      	ldrb	r2, [r7, #7]
 8000940:	4935      	ldr	r1, [pc, #212]	@ (8000a18 <UnlinkTimer+0x100>)
 8000942:	4613      	mov	r3, r2
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	4413      	add	r3, r2
 8000948:	00db      	lsls	r3, r3, #3
 800094a:	440b      	add	r3, r1
 800094c:	3315      	adds	r3, #21
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	b2da      	uxtb	r2, r3
 8000952:	4b2f      	ldr	r3, [pc, #188]	@ (8000a10 <UnlinkTimer+0xf8>)
 8000954:	701a      	strb	r2, [r3, #0]
 8000956:	e03e      	b.n	80009d6 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8000958:	79fa      	ldrb	r2, [r7, #7]
 800095a:	492f      	ldr	r1, [pc, #188]	@ (8000a18 <UnlinkTimer+0x100>)
 800095c:	4613      	mov	r3, r2
 800095e:	005b      	lsls	r3, r3, #1
 8000960:	4413      	add	r3, r2
 8000962:	00db      	lsls	r3, r3, #3
 8000964:	440b      	add	r3, r1
 8000966:	3314      	adds	r3, #20
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 800096c:	79fa      	ldrb	r2, [r7, #7]
 800096e:	492a      	ldr	r1, [pc, #168]	@ (8000a18 <UnlinkTimer+0x100>)
 8000970:	4613      	mov	r3, r2
 8000972:	005b      	lsls	r3, r3, #1
 8000974:	4413      	add	r3, r2
 8000976:	00db      	lsls	r3, r3, #3
 8000978:	440b      	add	r3, r1
 800097a:	3315      	adds	r3, #21
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8000980:	79f9      	ldrb	r1, [r7, #7]
 8000982:	7bfa      	ldrb	r2, [r7, #15]
 8000984:	4824      	ldr	r0, [pc, #144]	@ (8000a18 <UnlinkTimer+0x100>)
 8000986:	460b      	mov	r3, r1
 8000988:	005b      	lsls	r3, r3, #1
 800098a:	440b      	add	r3, r1
 800098c:	00db      	lsls	r3, r3, #3
 800098e:	4403      	add	r3, r0
 8000990:	3315      	adds	r3, #21
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	b2d8      	uxtb	r0, r3
 8000996:	4920      	ldr	r1, [pc, #128]	@ (8000a18 <UnlinkTimer+0x100>)
 8000998:	4613      	mov	r3, r2
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	4413      	add	r3, r2
 800099e:	00db      	lsls	r3, r3, #3
 80009a0:	440b      	add	r3, r1
 80009a2:	3315      	adds	r3, #21
 80009a4:	4602      	mov	r2, r0
 80009a6:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80009a8:	7bbb      	ldrb	r3, [r7, #14]
 80009aa:	2b06      	cmp	r3, #6
 80009ac:	d013      	beq.n	80009d6 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 80009ae:	79f9      	ldrb	r1, [r7, #7]
 80009b0:	7bba      	ldrb	r2, [r7, #14]
 80009b2:	4819      	ldr	r0, [pc, #100]	@ (8000a18 <UnlinkTimer+0x100>)
 80009b4:	460b      	mov	r3, r1
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	440b      	add	r3, r1
 80009ba:	00db      	lsls	r3, r3, #3
 80009bc:	4403      	add	r3, r0
 80009be:	3314      	adds	r3, #20
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	b2d8      	uxtb	r0, r3
 80009c4:	4914      	ldr	r1, [pc, #80]	@ (8000a18 <UnlinkTimer+0x100>)
 80009c6:	4613      	mov	r3, r2
 80009c8:	005b      	lsls	r3, r3, #1
 80009ca:	4413      	add	r3, r2
 80009cc:	00db      	lsls	r3, r3, #3
 80009ce:	440b      	add	r3, r1
 80009d0:	3314      	adds	r3, #20
 80009d2:	4602      	mov	r2, r0
 80009d4:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 80009d6:	79fa      	ldrb	r2, [r7, #7]
 80009d8:	490f      	ldr	r1, [pc, #60]	@ (8000a18 <UnlinkTimer+0x100>)
 80009da:	4613      	mov	r3, r2
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	4413      	add	r3, r2
 80009e0:	00db      	lsls	r3, r3, #3
 80009e2:	440b      	add	r3, r1
 80009e4:	330c      	adds	r3, #12
 80009e6:	2201      	movs	r2, #1
 80009e8:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80009ea:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <UnlinkTimer+0xf8>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	b2db      	uxtb	r3, r3
 80009f0:	2b06      	cmp	r3, #6
 80009f2:	d107      	bne.n	8000a04 <UnlinkTimer+0xec>
 80009f4:	79bb      	ldrb	r3, [r7, #6]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d104      	bne.n	8000a04 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80009fa:	4b08      	ldr	r3, [pc, #32]	@ (8000a1c <UnlinkTimer+0x104>)
 80009fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a00:	601a      	str	r2, [r3, #0]
  }

  return;
 8000a02:	bf00      	nop
 8000a04:	bf00      	nop
}
 8000a06:	3714      	adds	r7, #20
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr
 8000a10:	20000124 	.word	0x20000124
 8000a14:	20000125 	.word	0x20000125
 8000a18:	20000094 	.word	0x20000094
 8000a1c:	20000128 	.word	0x20000128

08000a20 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8000a26:	4b1a      	ldr	r3, [pc, #104]	@ (8000a90 <ReturnTimeElapsed+0x70>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000a2e:	d026      	beq.n	8000a7e <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8000a30:	f7ff fe02 	bl	8000638 <ReadRtcSsrValue>
 8000a34:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8000a36:	4b16      	ldr	r3, [pc, #88]	@ (8000a90 <ReturnTimeElapsed+0x70>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	687a      	ldr	r2, [r7, #4]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d805      	bhi.n	8000a4c <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8000a40:	4b13      	ldr	r3, [pc, #76]	@ (8000a90 <ReturnTimeElapsed+0x70>)
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	1ad3      	subs	r3, r2, r3
 8000a48:	607b      	str	r3, [r7, #4]
 8000a4a:	e00a      	b.n	8000a62 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8000a4c:	4b11      	ldr	r3, [pc, #68]	@ (8000a94 <ReturnTimeElapsed+0x74>)
 8000a4e:	881b      	ldrh	r3, [r3, #0]
 8000a50:	461a      	mov	r2, r3
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	1ad3      	subs	r3, r2, r3
 8000a56:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8000a58:	4b0d      	ldr	r3, [pc, #52]	@ (8000a90 <ReturnTimeElapsed+0x70>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	683a      	ldr	r2, [r7, #0]
 8000a5e:	4413      	add	r3, r2
 8000a60:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8000a62:	4b0d      	ldr	r3, [pc, #52]	@ (8000a98 <ReturnTimeElapsed+0x78>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	461a      	mov	r2, r3
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	fb02 f303 	mul.w	r3, r2, r3
 8000a6e:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8000a70:	4b0a      	ldr	r3, [pc, #40]	@ (8000a9c <ReturnTimeElapsed+0x7c>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	461a      	mov	r2, r3
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	40d3      	lsrs	r3, r2
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	e001      	b.n	8000a82 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	b29b      	uxth	r3, r3
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	20000128 	.word	0x20000128
 8000a94:	20000130 	.word	0x20000130
 8000a98:	2000012e 	.word	0x2000012e
 8000a9c:	2000012d 	.word	0x2000012d

08000aa0 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8000aaa:	88fb      	ldrh	r3, [r7, #6]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d108      	bne.n	8000ac2 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000ab0:	f7ff fdc2 	bl	8000638 <ReadRtcSsrValue>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	4a21      	ldr	r2, [pc, #132]	@ (8000b3c <RestartWakeupCounter+0x9c>)
 8000ab8:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000aba:	2003      	movs	r0, #3
 8000abc:	f001 fa99 	bl	8001ff2 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8000ac0:	e039      	b.n	8000b36 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8000ac2:	88fb      	ldrh	r3, [r7, #6]
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	d803      	bhi.n	8000ad0 <RestartWakeupCounter+0x30>
 8000ac8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b40 <RestartWakeupCounter+0xa0>)
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d002      	beq.n	8000ad6 <RestartWakeupCounter+0x36>
      Value -= 1;
 8000ad0:	88fb      	ldrh	r3, [r7, #6]
 8000ad2:	3b01      	subs	r3, #1
 8000ad4:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8000ad6:	bf00      	nop
 8000ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b44 <RestartWakeupCounter+0xa4>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	68db      	ldr	r3, [r3, #12]
 8000ade:	f003 0304 	and.w	r3, r3, #4
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d0f8      	beq.n	8000ad8 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000ae6:	4b17      	ldr	r3, [pc, #92]	@ (8000b44 <RestartWakeupCounter+0xa4>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	b2da      	uxtb	r2, r3
 8000aee:	4b15      	ldr	r3, [pc, #84]	@ (8000b44 <RestartWakeupCounter+0xa4>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8000af6:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000af8:	4b13      	ldr	r3, [pc, #76]	@ (8000b48 <RestartWakeupCounter+0xa8>)
 8000afa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000afe:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8000b00:	2003      	movs	r0, #3
 8000b02:	f001 fa84 	bl	800200e <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8000b06:	4b11      	ldr	r3, [pc, #68]	@ (8000b4c <RestartWakeupCounter+0xac>)
 8000b08:	695b      	ldr	r3, [r3, #20]
 8000b0a:	0c1b      	lsrs	r3, r3, #16
 8000b0c:	041b      	lsls	r3, r3, #16
 8000b0e:	88fa      	ldrh	r2, [r7, #6]
 8000b10:	490e      	ldr	r1, [pc, #56]	@ (8000b4c <RestartWakeupCounter+0xac>)
 8000b12:	4313      	orrs	r3, r2
 8000b14:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000b16:	f7ff fd8f 	bl	8000638 <ReadRtcSsrValue>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	4a07      	ldr	r2, [pc, #28]	@ (8000b3c <RestartWakeupCounter+0x9c>)
 8000b1e:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8000b20:	4b08      	ldr	r3, [pc, #32]	@ (8000b44 <RestartWakeupCounter+0xa4>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	689a      	ldr	r2, [r3, #8]
 8000b26:	4b07      	ldr	r3, [pc, #28]	@ (8000b44 <RestartWakeupCounter+0xa4>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000b2e:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8000b30:	f3af 8000 	nop.w
  return ;
 8000b34:	bf00      	nop
}
 8000b36:	3708      	adds	r7, #8
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	20000128 	.word	0x20000128
 8000b40:	2000012d 	.word	0x2000012d
 8000b44:	20000170 	.word	0x20000170
 8000b48:	58000800 	.word	0x58000800
 8000b4c:	40002800 	.word	0x40002800

08000b50 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8000b56:	4b45      	ldr	r3, [pc, #276]	@ (8000c6c <RescheduleTimerList+0x11c>)
 8000b58:	689b      	ldr	r3, [r3, #8]
 8000b5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b62:	d107      	bne.n	8000b74 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8000b64:	bf00      	nop
 8000b66:	4b42      	ldr	r3, [pc, #264]	@ (8000c70 <RescheduleTimerList+0x120>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	f003 0304 	and.w	r3, r3, #4
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d1f8      	bne.n	8000b66 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8000b74:	4b3e      	ldr	r3, [pc, #248]	@ (8000c70 <RescheduleTimerList+0x120>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	689a      	ldr	r2, [r3, #8]
 8000b7a:	4b3d      	ldr	r3, [pc, #244]	@ (8000c70 <RescheduleTimerList+0x120>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000b82:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8000b84:	4b3b      	ldr	r3, [pc, #236]	@ (8000c74 <RescheduleTimerList+0x124>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8000b8a:	7bfa      	ldrb	r2, [r7, #15]
 8000b8c:	493a      	ldr	r1, [pc, #232]	@ (8000c78 <RescheduleTimerList+0x128>)
 8000b8e:	4613      	mov	r3, r2
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	4413      	add	r3, r2
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	440b      	add	r3, r1
 8000b98:	3308      	adds	r3, #8
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8000b9e:	f7ff ff3f 	bl	8000a20 <ReturnTimeElapsed>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8000ba6:	88fb      	ldrh	r3, [r7, #6]
 8000ba8:	68ba      	ldr	r2, [r7, #8]
 8000baa:	429a      	cmp	r2, r3
 8000bac:	d205      	bcs.n	8000bba <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000bb2:	4b32      	ldr	r3, [pc, #200]	@ (8000c7c <RescheduleTimerList+0x12c>)
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	701a      	strb	r2, [r3, #0]
 8000bb8:	e04d      	b.n	8000c56 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8000bba:	88fb      	ldrh	r3, [r7, #6]
 8000bbc:	4a30      	ldr	r2, [pc, #192]	@ (8000c80 <RescheduleTimerList+0x130>)
 8000bbe:	8812      	ldrh	r2, [r2, #0]
 8000bc0:	b292      	uxth	r2, r2
 8000bc2:	4413      	add	r3, r2
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d906      	bls.n	8000bda <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8000bcc:	4b2c      	ldr	r3, [pc, #176]	@ (8000c80 <RescheduleTimerList+0x130>)
 8000bce:	881b      	ldrh	r3, [r3, #0]
 8000bd0:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8000bd2:	4b2a      	ldr	r3, [pc, #168]	@ (8000c7c <RescheduleTimerList+0x12c>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	701a      	strb	r2, [r3, #0]
 8000bd8:	e03d      	b.n	8000c56 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8000bda:	68bb      	ldr	r3, [r7, #8]
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	88fb      	ldrh	r3, [r7, #6]
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000be4:	4b25      	ldr	r3, [pc, #148]	@ (8000c7c <RescheduleTimerList+0x12c>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000bea:	e034      	b.n	8000c56 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8000bec:	7bfa      	ldrb	r2, [r7, #15]
 8000bee:	4922      	ldr	r1, [pc, #136]	@ (8000c78 <RescheduleTimerList+0x128>)
 8000bf0:	4613      	mov	r3, r2
 8000bf2:	005b      	lsls	r3, r3, #1
 8000bf4:	4413      	add	r3, r2
 8000bf6:	00db      	lsls	r3, r3, #3
 8000bf8:	440b      	add	r3, r1
 8000bfa:	3308      	adds	r3, #8
 8000bfc:	681a      	ldr	r2, [r3, #0]
 8000bfe:	88fb      	ldrh	r3, [r7, #6]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d20a      	bcs.n	8000c1a <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8000c04:	7bfa      	ldrb	r2, [r7, #15]
 8000c06:	491c      	ldr	r1, [pc, #112]	@ (8000c78 <RescheduleTimerList+0x128>)
 8000c08:	4613      	mov	r3, r2
 8000c0a:	005b      	lsls	r3, r3, #1
 8000c0c:	4413      	add	r3, r2
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	440b      	add	r3, r1
 8000c12:	3308      	adds	r3, #8
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]
 8000c18:	e013      	b.n	8000c42 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8000c1a:	7bfa      	ldrb	r2, [r7, #15]
 8000c1c:	4916      	ldr	r1, [pc, #88]	@ (8000c78 <RescheduleTimerList+0x128>)
 8000c1e:	4613      	mov	r3, r2
 8000c20:	005b      	lsls	r3, r3, #1
 8000c22:	4413      	add	r3, r2
 8000c24:	00db      	lsls	r3, r3, #3
 8000c26:	440b      	add	r3, r1
 8000c28:	3308      	adds	r3, #8
 8000c2a:	6819      	ldr	r1, [r3, #0]
 8000c2c:	88fb      	ldrh	r3, [r7, #6]
 8000c2e:	7bfa      	ldrb	r2, [r7, #15]
 8000c30:	1ac9      	subs	r1, r1, r3
 8000c32:	4811      	ldr	r0, [pc, #68]	@ (8000c78 <RescheduleTimerList+0x128>)
 8000c34:	4613      	mov	r3, r2
 8000c36:	005b      	lsls	r3, r3, #1
 8000c38:	4413      	add	r3, r2
 8000c3a:	00db      	lsls	r3, r3, #3
 8000c3c:	4403      	add	r3, r0
 8000c3e:	3308      	adds	r3, #8
 8000c40:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8000c42:	7bfa      	ldrb	r2, [r7, #15]
 8000c44:	490c      	ldr	r1, [pc, #48]	@ (8000c78 <RescheduleTimerList+0x128>)
 8000c46:	4613      	mov	r3, r2
 8000c48:	005b      	lsls	r3, r3, #1
 8000c4a:	4413      	add	r3, r2
 8000c4c:	00db      	lsls	r3, r3, #3
 8000c4e:	440b      	add	r3, r1
 8000c50:	3315      	adds	r3, #21
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000c56:	7bfb      	ldrb	r3, [r7, #15]
 8000c58:	2b06      	cmp	r3, #6
 8000c5a:	d1c7      	bne.n	8000bec <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8000c5c:	89bb      	ldrh	r3, [r7, #12]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff ff1e 	bl	8000aa0 <RestartWakeupCounter>

  return ;
 8000c64:	bf00      	nop
}
 8000c66:	3710      	adds	r7, #16
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	40002800 	.word	0x40002800
 8000c70:	20000170 	.word	0x20000170
 8000c74:	20000124 	.word	0x20000124
 8000c78:	20000094 	.word	0x20000094
 8000c7c:	2000012c 	.word	0x2000012c
 8000c80:	20000132 	.word	0x20000132

08000c84 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08a      	sub	sp, #40	@ 0x28
 8000c88:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000c8a:	f3ef 8310 	mrs	r3, PRIMASK
 8000c8e:	617b      	str	r3, [r7, #20]
  return(result);
 8000c90:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8000c92:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8000c94:	b672      	cpsid	i
}
 8000c96:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000c98:	4b59      	ldr	r3, [pc, #356]	@ (8000e00 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	22ca      	movs	r2, #202	@ 0xca
 8000c9e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000ca0:	4b57      	ldr	r3, [pc, #348]	@ (8000e00 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	2253      	movs	r2, #83	@ 0x53
 8000ca6:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8000ca8:	4b55      	ldr	r3, [pc, #340]	@ (8000e00 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	689a      	ldr	r2, [r3, #8]
 8000cae:	4b54      	ldr	r3, [pc, #336]	@ (8000e00 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000cb6:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8000cb8:	4b52      	ldr	r3, [pc, #328]	@ (8000e04 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8000cc0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000cc4:	4950      	ldr	r1, [pc, #320]	@ (8000e08 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	005b      	lsls	r3, r3, #1
 8000cca:	4413      	add	r3, r2
 8000ccc:	00db      	lsls	r3, r3, #3
 8000cce:	440b      	add	r3, r1
 8000cd0:	330c      	adds	r3, #12
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	2b02      	cmp	r3, #2
 8000cd8:	d16e      	bne.n	8000db8 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8000cda:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000cde:	494a      	ldr	r1, [pc, #296]	@ (8000e08 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	005b      	lsls	r3, r3, #1
 8000ce4:	4413      	add	r3, r2
 8000ce6:	00db      	lsls	r3, r3, #3
 8000ce8:	440b      	add	r3, r1
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8000cee:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000cf2:	4945      	ldr	r1, [pc, #276]	@ (8000e08 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	4413      	add	r3, r2
 8000cfa:	00db      	lsls	r3, r3, #3
 8000cfc:	440b      	add	r3, r1
 8000cfe:	3310      	adds	r3, #16
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8000d04:	4b41      	ldr	r3, [pc, #260]	@ (8000e0c <HW_TS_RTC_Wakeup_Handler+0x188>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d04c      	beq.n	8000da8 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8000d0e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000d12:	493d      	ldr	r1, [pc, #244]	@ (8000e08 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000d14:	4613      	mov	r3, r2
 8000d16:	005b      	lsls	r3, r3, #1
 8000d18:	4413      	add	r3, r2
 8000d1a:	00db      	lsls	r3, r3, #3
 8000d1c:	440b      	add	r3, r1
 8000d1e:	330d      	adds	r3, #13
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d124      	bne.n	8000d72 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8000d28:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f7ff fdf2 	bl	8000918 <UnlinkTimer>
 8000d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d36:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000d38:	693b      	ldr	r3, [r7, #16]
 8000d3a:	f383 8810 	msr	PRIMASK, r3
}
 8000d3e:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8000d40:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000d44:	4930      	ldr	r1, [pc, #192]	@ (8000e08 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000d46:	4613      	mov	r3, r2
 8000d48:	005b      	lsls	r3, r3, #1
 8000d4a:	4413      	add	r3, r2
 8000d4c:	00db      	lsls	r3, r3, #3
 8000d4e:	440b      	add	r3, r1
 8000d50:	3304      	adds	r3, #4
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000d58:	4611      	mov	r1, r2
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f000 f9b8 	bl	80010d0 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000d60:	4b27      	ldr	r3, [pc, #156]	@ (8000e00 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	22ca      	movs	r2, #202	@ 0xca
 8000d66:	625a      	str	r2, [r3, #36]	@ 0x24
 8000d68:	4b25      	ldr	r3, [pc, #148]	@ (8000e00 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2253      	movs	r2, #83	@ 0x53
 8000d6e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000d70:	e012      	b.n	8000d98 <HW_TS_RTC_Wakeup_Handler+0x114>
 8000d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d74:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	f383 8810 	msr	PRIMASK, r3
}
 8000d7c:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8000d7e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000d82:	4618      	mov	r0, r3
 8000d84:	f000 f920 	bl	8000fc8 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000d88:	4b1d      	ldr	r3, [pc, #116]	@ (8000e00 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	22ca      	movs	r2, #202	@ 0xca
 8000d8e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000d90:	4b1b      	ldr	r3, [pc, #108]	@ (8000e00 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2253      	movs	r2, #83	@ 0x53
 8000d96:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8000d98:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000d9c:	69fa      	ldr	r2, [r7, #28]
 8000d9e:	4619      	mov	r1, r3
 8000da0:	69b8      	ldr	r0, [r7, #24]
 8000da2:	f000 fa1b 	bl	80011dc <HW_TS_RTC_Int_AppNot>
 8000da6:	e022      	b.n	8000dee <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8000da8:	f7ff fed2 	bl	8000b50 <RescheduleTimerList>
 8000dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dae:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	f383 8810 	msr	PRIMASK, r3
}
 8000db6:	e01a      	b.n	8000dee <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8000db8:	bf00      	nop
 8000dba:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	f003 0304 	and.w	r3, r3, #4
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d0f8      	beq.n	8000dba <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8000e00 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8000e00 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8000dd8:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000dda:	4b0d      	ldr	r3, [pc, #52]	@ (8000e10 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000ddc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000de0:	60da      	str	r2, [r3, #12]
 8000de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000de4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	f383 8810 	msr	PRIMASK, r3
}
 8000dec:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8000dee:	4b04      	ldr	r3, [pc, #16]	@ (8000e00 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	22ff      	movs	r2, #255	@ 0xff
 8000df4:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8000df6:	bf00      	nop
}
 8000df8:	3728      	adds	r7, #40	@ 0x28
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000170 	.word	0x20000170
 8000e04:	20000124 	.word	0x20000124
 8000e08:	20000094 	.word	0x20000094
 8000e0c:	2000012c 	.word	0x2000012c
 8000e10:	58000800 	.word	0x58000800

08000e14 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	6039      	str	r1, [r7, #0]
 8000e1e:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000e20:	4b5e      	ldr	r3, [pc, #376]	@ (8000f9c <HW_TS_Init+0x188>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	22ca      	movs	r2, #202	@ 0xca
 8000e26:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e28:	4b5c      	ldr	r3, [pc, #368]	@ (8000f9c <HW_TS_Init+0x188>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2253      	movs	r2, #83	@ 0x53
 8000e2e:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8000e30:	4b5b      	ldr	r3, [pc, #364]	@ (8000fa0 <HW_TS_Init+0x18c>)
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	4a5a      	ldr	r2, [pc, #360]	@ (8000fa0 <HW_TS_Init+0x18c>)
 8000e36:	f043 0320 	orr.w	r3, r3, #32
 8000e3a:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8000e3c:	4b58      	ldr	r3, [pc, #352]	@ (8000fa0 <HW_TS_Init+0x18c>)
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	f003 0307 	and.w	r3, r3, #7
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	f1c3 0304 	rsb	r3, r3, #4
 8000e4c:	b2da      	uxtb	r2, r3
 8000e4e:	4b55      	ldr	r3, [pc, #340]	@ (8000fa4 <HW_TS_Init+0x190>)
 8000e50:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8000e52:	4b53      	ldr	r3, [pc, #332]	@ (8000fa0 <HW_TS_Init+0x18c>)
 8000e54:	691b      	ldr	r3, [r3, #16]
 8000e56:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8000e5a:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8000e5e:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e60:	693a      	ldr	r2, [r7, #16]
 8000e62:	fa92 f2a2 	rbit	r2, r2
 8000e66:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000e68:	68fa      	ldr	r2, [r7, #12]
 8000e6a:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000e6c:	697a      	ldr	r2, [r7, #20]
 8000e6e:	2a00      	cmp	r2, #0
 8000e70:	d101      	bne.n	8000e76 <HW_TS_Init+0x62>
  {
    return 32U;
 8000e72:	2220      	movs	r2, #32
 8000e74:	e003      	b.n	8000e7e <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8000e76:	697a      	ldr	r2, [r7, #20]
 8000e78:	fab2 f282 	clz	r2, r2
 8000e7c:	b2d2      	uxtb	r2, r2
 8000e7e:	40d3      	lsrs	r3, r2
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	3301      	adds	r3, #1
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4b48      	ldr	r3, [pc, #288]	@ (8000fa8 <HW_TS_Init+0x194>)
 8000e88:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8000e8a:	4b45      	ldr	r3, [pc, #276]	@ (8000fa0 <HW_TS_Init+0x18c>)
 8000e8c:	691b      	ldr	r3, [r3, #16]
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000e94:	b29b      	uxth	r3, r3
 8000e96:	3301      	adds	r3, #1
 8000e98:	b29a      	uxth	r2, r3
 8000e9a:	4b44      	ldr	r3, [pc, #272]	@ (8000fac <HW_TS_Init+0x198>)
 8000e9c:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8000e9e:	4b43      	ldr	r3, [pc, #268]	@ (8000fac <HW_TS_Init+0x198>)
 8000ea0:	881b      	ldrh	r3, [r3, #0]
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	4a40      	ldr	r2, [pc, #256]	@ (8000fa8 <HW_TS_Init+0x194>)
 8000ea6:	7812      	ldrb	r2, [r2, #0]
 8000ea8:	fb02 f303 	mul.w	r3, r2, r3
 8000eac:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000eb0:	4a3c      	ldr	r2, [pc, #240]	@ (8000fa4 <HW_TS_Init+0x190>)
 8000eb2:	7812      	ldrb	r2, [r2, #0]
 8000eb4:	40d3      	lsrs	r3, r2
 8000eb6:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d904      	bls.n	8000ecc <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8000ec2:	4b3b      	ldr	r3, [pc, #236]	@ (8000fb0 <HW_TS_Init+0x19c>)
 8000ec4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ec8:	801a      	strh	r2, [r3, #0]
 8000eca:	e003      	b.n	8000ed4 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8000ecc:	69bb      	ldr	r3, [r7, #24]
 8000ece:	b29a      	uxth	r2, r3
 8000ed0:	4b37      	ldr	r3, [pc, #220]	@ (8000fb0 <HW_TS_Init+0x19c>)
 8000ed2:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000ed4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000ed8:	f7ff fb9c 	bl	8000614 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000edc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000ee0:	f7ff fb84 	bl	80005ec <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d13d      	bne.n	8000f66 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000eea:	4b32      	ldr	r3, [pc, #200]	@ (8000fb4 <HW_TS_Init+0x1a0>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000ef0:	4b31      	ldr	r3, [pc, #196]	@ (8000fb8 <HW_TS_Init+0x1a4>)
 8000ef2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ef6:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000ef8:	2300      	movs	r3, #0
 8000efa:	77fb      	strb	r3, [r7, #31]
 8000efc:	e00c      	b.n	8000f18 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8000efe:	7ffa      	ldrb	r2, [r7, #31]
 8000f00:	492e      	ldr	r1, [pc, #184]	@ (8000fbc <HW_TS_Init+0x1a8>)
 8000f02:	4613      	mov	r3, r2
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	4413      	add	r3, r2
 8000f08:	00db      	lsls	r3, r3, #3
 8000f0a:	440b      	add	r3, r1
 8000f0c:	330c      	adds	r3, #12
 8000f0e:	2200      	movs	r2, #0
 8000f10:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000f12:	7ffb      	ldrb	r3, [r7, #31]
 8000f14:	3301      	adds	r3, #1
 8000f16:	77fb      	strb	r3, [r7, #31]
 8000f18:	7ffb      	ldrb	r3, [r7, #31]
 8000f1a:	2b05      	cmp	r3, #5
 8000f1c:	d9ef      	bls.n	8000efe <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8000f1e:	4b28      	ldr	r3, [pc, #160]	@ (8000fc0 <HW_TS_Init+0x1ac>)
 8000f20:	2206      	movs	r2, #6
 8000f22:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8000f24:	4b1d      	ldr	r3, [pc, #116]	@ (8000f9c <HW_TS_Init+0x188>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	689a      	ldr	r2, [r3, #8]
 8000f2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f9c <HW_TS_Init+0x188>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000f32:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8000f34:	4b19      	ldr	r3, [pc, #100]	@ (8000f9c <HW_TS_Init+0x188>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	68db      	ldr	r3, [r3, #12]
 8000f3a:	b2da      	uxtb	r2, r3
 8000f3c:	4b17      	ldr	r3, [pc, #92]	@ (8000f9c <HW_TS_Init+0x188>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8000f44:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8000f46:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc4 <HW_TS_Init+0x1b0>)
 8000f48:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000f4c:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8000f4e:	2003      	movs	r0, #3
 8000f50:	f001 f85d 	bl	800200e <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8000f54:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <HW_TS_Init+0x188>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	689a      	ldr	r2, [r3, #8]
 8000f5a:	4b10      	ldr	r3, [pc, #64]	@ (8000f9c <HW_TS_Init+0x188>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000f62:	609a      	str	r2, [r3, #8]
 8000f64:	e009      	b.n	8000f7a <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8000f66:	4b0d      	ldr	r3, [pc, #52]	@ (8000f9c <HW_TS_Init+0x188>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d002      	beq.n	8000f7a <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000f74:	2003      	movs	r0, #3
 8000f76:	f001 f83c 	bl	8001ff2 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8000f7a:	4b08      	ldr	r3, [pc, #32]	@ (8000f9c <HW_TS_Init+0x188>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	22ff      	movs	r2, #255	@ 0xff
 8000f80:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8000f82:	2200      	movs	r2, #0
 8000f84:	2103      	movs	r1, #3
 8000f86:	2003      	movs	r0, #3
 8000f88:	f000 fff1 	bl	8001f6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8000f8c:	2003      	movs	r0, #3
 8000f8e:	f001 f808 	bl	8001fa2 <HAL_NVIC_EnableIRQ>

  return;
 8000f92:	bf00      	nop
}
 8000f94:	3720      	adds	r7, #32
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000170 	.word	0x20000170
 8000fa0:	40002800 	.word	0x40002800
 8000fa4:	2000012d 	.word	0x2000012d
 8000fa8:	2000012e 	.word	0x2000012e
 8000fac:	20000130 	.word	0x20000130
 8000fb0:	20000132 	.word	0x20000132
 8000fb4:	2000012c 	.word	0x2000012c
 8000fb8:	20000128 	.word	0x20000128
 8000fbc:	20000094 	.word	0x20000094
 8000fc0:	20000124 	.word	0x20000124
 8000fc4:	58000800 	.word	0x58000800

08000fc8 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000fd2:	f3ef 8310 	mrs	r3, PRIMASK
 8000fd6:	60fb      	str	r3, [r7, #12]
  return(result);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8000fda:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8000fdc:	b672      	cpsid	i
}
 8000fde:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8000fe0:	2003      	movs	r0, #3
 8000fe2:	f000 ffec 	bl	8001fbe <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000fe6:	4b34      	ldr	r3, [pc, #208]	@ (80010b8 <HW_TS_Stop+0xf0>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	22ca      	movs	r2, #202	@ 0xca
 8000fec:	625a      	str	r2, [r3, #36]	@ 0x24
 8000fee:	4b32      	ldr	r3, [pc, #200]	@ (80010b8 <HW_TS_Stop+0xf0>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2253      	movs	r2, #83	@ 0x53
 8000ff4:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8000ff6:	79fa      	ldrb	r2, [r7, #7]
 8000ff8:	4930      	ldr	r1, [pc, #192]	@ (80010bc <HW_TS_Stop+0xf4>)
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	4413      	add	r3, r2
 8001000:	00db      	lsls	r3, r3, #3
 8001002:	440b      	add	r3, r1
 8001004:	330c      	adds	r3, #12
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2b02      	cmp	r3, #2
 800100c:	d142      	bne.n	8001094 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	2100      	movs	r1, #0
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fc80 	bl	8000918 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001018:	4b29      	ldr	r3, [pc, #164]	@ (80010c0 <HW_TS_Stop+0xf8>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800101e:	7cfb      	ldrb	r3, [r7, #19]
 8001020:	2b06      	cmp	r3, #6
 8001022:	d12f      	bne.n	8001084 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001024:	4b27      	ldr	r3, [pc, #156]	@ (80010c4 <HW_TS_Stop+0xfc>)
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800102c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001030:	d107      	bne.n	8001042 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001032:	bf00      	nop
 8001034:	4b20      	ldr	r3, [pc, #128]	@ (80010b8 <HW_TS_Stop+0xf0>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	f003 0304 	and.w	r3, r3, #4
 800103e:	2b00      	cmp	r3, #0
 8001040:	d1f8      	bne.n	8001034 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001042:	4b1d      	ldr	r3, [pc, #116]	@ (80010b8 <HW_TS_Stop+0xf0>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	689a      	ldr	r2, [r3, #8]
 8001048:	4b1b      	ldr	r3, [pc, #108]	@ (80010b8 <HW_TS_Stop+0xf0>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001050:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001052:	bf00      	nop
 8001054:	4b18      	ldr	r3, [pc, #96]	@ (80010b8 <HW_TS_Stop+0xf0>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	f003 0304 	and.w	r3, r3, #4
 800105e:	2b00      	cmp	r3, #0
 8001060:	d0f8      	beq.n	8001054 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001062:	4b15      	ldr	r3, [pc, #84]	@ (80010b8 <HW_TS_Stop+0xf0>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4b13      	ldr	r3, [pc, #76]	@ (80010b8 <HW_TS_Stop+0xf0>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001072:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001074:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <HW_TS_Stop+0x100>)
 8001076:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800107a:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 800107c:	2003      	movs	r0, #3
 800107e:	f000 ffc6 	bl	800200e <HAL_NVIC_ClearPendingIRQ>
 8001082:	e007      	b.n	8001094 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001084:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <HW_TS_Stop+0x104>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	b2db      	uxtb	r3, r3
 800108a:	7cfa      	ldrb	r2, [r7, #19]
 800108c:	429a      	cmp	r2, r3
 800108e:	d001      	beq.n	8001094 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8001090:	f7ff fd5e 	bl	8000b50 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001094:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <HW_TS_Stop+0xf0>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	22ff      	movs	r2, #255	@ 0xff
 800109a:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800109c:	2003      	movs	r0, #3
 800109e:	f000 ff80 	bl	8001fa2 <HAL_NVIC_EnableIRQ>
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	f383 8810 	msr	PRIMASK, r3
}
 80010ac:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80010ae:	bf00      	nop
}
 80010b0:	3718      	adds	r7, #24
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000170 	.word	0x20000170
 80010bc:	20000094 	.word	0x20000094
 80010c0:	20000124 	.word	0x20000124
 80010c4:	40002800 	.word	0x40002800
 80010c8:	58000800 	.word	0x58000800
 80010cc:	20000125 	.word	0x20000125

080010d0 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	6039      	str	r1, [r7, #0]
 80010da:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80010dc:	79fa      	ldrb	r2, [r7, #7]
 80010de:	493b      	ldr	r1, [pc, #236]	@ (80011cc <HW_TS_Start+0xfc>)
 80010e0:	4613      	mov	r3, r2
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	4413      	add	r3, r2
 80010e6:	00db      	lsls	r3, r3, #3
 80010e8:	440b      	add	r3, r1
 80010ea:	330c      	adds	r3, #12
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d103      	bne.n	80010fc <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff ff66 	bl	8000fc8 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80010fc:	f3ef 8310 	mrs	r3, PRIMASK
 8001100:	60fb      	str	r3, [r7, #12]
  return(result);
 8001102:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001104:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001106:	b672      	cpsid	i
}
 8001108:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800110a:	2003      	movs	r0, #3
 800110c:	f000 ff57 	bl	8001fbe <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001110:	4b2f      	ldr	r3, [pc, #188]	@ (80011d0 <HW_TS_Start+0x100>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	22ca      	movs	r2, #202	@ 0xca
 8001116:	625a      	str	r2, [r3, #36]	@ 0x24
 8001118:	4b2d      	ldr	r3, [pc, #180]	@ (80011d0 <HW_TS_Start+0x100>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2253      	movs	r2, #83	@ 0x53
 800111e:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001120:	79fa      	ldrb	r2, [r7, #7]
 8001122:	492a      	ldr	r1, [pc, #168]	@ (80011cc <HW_TS_Start+0xfc>)
 8001124:	4613      	mov	r3, r2
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	4413      	add	r3, r2
 800112a:	00db      	lsls	r3, r3, #3
 800112c:	440b      	add	r3, r1
 800112e:	330c      	adds	r3, #12
 8001130:	2202      	movs	r2, #2
 8001132:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8001134:	79fa      	ldrb	r2, [r7, #7]
 8001136:	4925      	ldr	r1, [pc, #148]	@ (80011cc <HW_TS_Start+0xfc>)
 8001138:	4613      	mov	r3, r2
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	4413      	add	r3, r2
 800113e:	00db      	lsls	r3, r3, #3
 8001140:	440b      	add	r3, r1
 8001142:	3308      	adds	r3, #8
 8001144:	683a      	ldr	r2, [r7, #0]
 8001146:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001148:	79fa      	ldrb	r2, [r7, #7]
 800114a:	4920      	ldr	r1, [pc, #128]	@ (80011cc <HW_TS_Start+0xfc>)
 800114c:	4613      	mov	r3, r2
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	4413      	add	r3, r2
 8001152:	00db      	lsls	r3, r3, #3
 8001154:	440b      	add	r3, r1
 8001156:	3304      	adds	r3, #4
 8001158:	683a      	ldr	r2, [r7, #0]
 800115a:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff fb30 	bl	80007c4 <linkTimer>
 8001164:	4603      	mov	r3, r0
 8001166:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001168:	4b1a      	ldr	r3, [pc, #104]	@ (80011d4 <HW_TS_Start+0x104>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800116e:	4b1a      	ldr	r3, [pc, #104]	@ (80011d8 <HW_TS_Start+0x108>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	b2db      	uxtb	r3, r3
 8001174:	7c7a      	ldrb	r2, [r7, #17]
 8001176:	429a      	cmp	r2, r3
 8001178:	d002      	beq.n	8001180 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 800117a:	f7ff fce9 	bl	8000b50 <RescheduleTimerList>
 800117e:	e013      	b.n	80011a8 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001180:	79fa      	ldrb	r2, [r7, #7]
 8001182:	4912      	ldr	r1, [pc, #72]	@ (80011cc <HW_TS_Start+0xfc>)
 8001184:	4613      	mov	r3, r2
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	4413      	add	r3, r2
 800118a:	00db      	lsls	r3, r3, #3
 800118c:	440b      	add	r3, r1
 800118e:	3308      	adds	r3, #8
 8001190:	6819      	ldr	r1, [r3, #0]
 8001192:	8a7b      	ldrh	r3, [r7, #18]
 8001194:	79fa      	ldrb	r2, [r7, #7]
 8001196:	1ac9      	subs	r1, r1, r3
 8001198:	480c      	ldr	r0, [pc, #48]	@ (80011cc <HW_TS_Start+0xfc>)
 800119a:	4613      	mov	r3, r2
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	4413      	add	r3, r2
 80011a0:	00db      	lsls	r3, r3, #3
 80011a2:	4403      	add	r3, r0
 80011a4:	3308      	adds	r3, #8
 80011a6:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80011a8:	4b09      	ldr	r3, [pc, #36]	@ (80011d0 <HW_TS_Start+0x100>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	22ff      	movs	r2, #255	@ 0xff
 80011ae:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80011b0:	2003      	movs	r0, #3
 80011b2:	f000 fef6 	bl	8001fa2 <HAL_NVIC_EnableIRQ>
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	f383 8810 	msr	PRIMASK, r3
}
 80011c0:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80011c2:	bf00      	nop
}
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000094 	.word	0x20000094
 80011d0:	20000170 	.word	0x20000170
 80011d4:	20000124 	.word	0x20000124
 80011d8:	20000125 	.word	0x20000125

080011dc <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	460b      	mov	r3, r1
 80011e6:	607a      	str	r2, [r7, #4]
 80011e8:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4798      	blx	r3

  return;
 80011ee:	bf00      	nop
}
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <LL_RCC_LSE_SetDriveCapability>:
{
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80011fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001202:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001206:	f023 0218 	bic.w	r2, r3, #24
 800120a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4313      	orrs	r3, r2
 8001212:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001216:	bf00      	nop
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001222:	b480      	push	{r7}
 8001224:	b085      	sub	sp, #20
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800122a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800122e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001230:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	4313      	orrs	r3, r2
 8001238:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800123a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800123e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4013      	ands	r3, r2
 8001244:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001246:	68fb      	ldr	r3, [r7, #12]
}
 8001248:	bf00      	nop
 800124a:	3714      	adds	r7, #20
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001258:	f000 fcc8 	bl	8001bec <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 800125c:	f7ff f85a 	bl	8000314 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001260:	f000 f810 	bl	8001284 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001264:	f000 f870 	bl	8001348 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8001268:	f000 f88e 	bl	8001388 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800126c:	f000 f8dc 	bl	8001428 <MX_GPIO_Init>
  MX_RTC_Init();
 8001270:	f000 f8a6 	bl	80013c0 <MX_RTC_Init>
  MX_RF_Init();
 8001274:	f000 f89c 	bl	80013b0 <MX_RF_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8001278:	f7ff f85a 	bl	8000330 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 800127c:	f7ff f985 	bl	800058a <MX_APPE_Process>
 8001280:	e7fc      	b.n	800127c <main+0x28>
	...

08001284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b09a      	sub	sp, #104	@ 0x68
 8001288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800128a:	f107 0320 	add.w	r3, r7, #32
 800128e:	2248      	movs	r2, #72	@ 0x48
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f006 fcd3 	bl	8007c3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]
 80012a2:	60da      	str	r2, [r3, #12]
 80012a4:	611a      	str	r2, [r3, #16]
 80012a6:	615a      	str	r2, [r3, #20]
 80012a8:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80012aa:	f001 f947 	bl	800253c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 80012ae:	2010      	movs	r0, #16
 80012b0:	f7ff ffa1 	bl	80011f6 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012b4:	4b23      	ldr	r3, [pc, #140]	@ (8001344 <SystemClock_Config+0xc0>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012bc:	4a21      	ldr	r2, [pc, #132]	@ (8001344 <SystemClock_Config+0xc0>)
 80012be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012c2:	6013      	str	r3, [r2, #0]
 80012c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001344 <SystemClock_Config+0xc0>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80012cc:	603b      	str	r3, [r7, #0]
 80012ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80012d0:	2327      	movs	r3, #39	@ 0x27
 80012d2:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80012da:	2301      	movs	r3, #1
 80012dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012e4:	2301      	movs	r3, #1
 80012e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012e8:	2340      	movs	r3, #64	@ 0x40
 80012ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80012ec:	2300      	movs	r3, #0
 80012ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 80012f0:	23a0      	movs	r3, #160	@ 0xa0
 80012f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012f4:	2300      	movs	r3, #0
 80012f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f8:	f107 0320 	add.w	r3, r7, #32
 80012fc:	4618      	mov	r0, r3
 80012fe:	f001 fc99 	bl	8002c34 <HAL_RCC_OscConfig>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001308:	f000 fae2 	bl	80018d0 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800130c:	236f      	movs	r3, #111	@ 0x6f
 800130e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001318:	2300      	movs	r3, #0
 800131a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800131c:	2300      	movs	r3, #0
 800131e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001320:	2300      	movs	r3, #0
 8001322:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001324:	2300      	movs	r3, #0
 8001326:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	2101      	movs	r1, #1
 800132c:	4618      	mov	r0, r3
 800132e:	f001 fff5 	bl	800331c <HAL_RCC_ClockConfig>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001338:	f000 faca 	bl	80018d0 <Error_Handler>
  }
}
 800133c:	bf00      	nop
 800133e:	3768      	adds	r7, #104	@ 0x68
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	58000400 	.word	0x58000400

08001348 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b094      	sub	sp, #80	@ 0x50
 800134c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800134e:	463b      	mov	r3, r7
 8001350:	2250      	movs	r2, #80	@ 0x50
 8001352:	2100      	movs	r1, #0
 8001354:	4618      	mov	r0, r3
 8001356:	f006 fc72 	bl	8007c3e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 800135a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800135e:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8001360:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001364:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001366:	2300      	movs	r3, #0
 8001368:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 800136a:	2310      	movs	r3, #16
 800136c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800136e:	463b      	mov	r3, r7
 8001370:	4618      	mov	r0, r3
 8001372:	f002 fbe4 	bl	8003b3e <HAL_RCCEx_PeriphCLKConfig>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 800137c:	f000 faa8 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001380:	bf00      	nop
 8001382:	3750      	adds	r7, #80	@ 0x50
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 800138c:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <MX_IPCC_Init+0x20>)
 800138e:	4a07      	ldr	r2, [pc, #28]	@ (80013ac <MX_IPCC_Init+0x24>)
 8001390:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8001392:	4805      	ldr	r0, [pc, #20]	@ (80013a8 <MX_IPCC_Init+0x20>)
 8001394:	f001 f84c 	bl	8002430 <HAL_IPCC_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 800139e:	f000 fa97 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20000134 	.word	0x20000134
 80013ac:	58000c00 	.word	0x58000c00

080013b0 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
	...

080013c0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80013c4:	4b16      	ldr	r3, [pc, #88]	@ (8001420 <MX_RTC_Init+0x60>)
 80013c6:	4a17      	ldr	r2, [pc, #92]	@ (8001424 <MX_RTC_Init+0x64>)
 80013c8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80013ca:	4b15      	ldr	r3, [pc, #84]	@ (8001420 <MX_RTC_Init+0x60>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80013d0:	4b13      	ldr	r3, [pc, #76]	@ (8001420 <MX_RTC_Init+0x60>)
 80013d2:	220f      	movs	r2, #15
 80013d4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80013d6:	4b12      	ldr	r3, [pc, #72]	@ (8001420 <MX_RTC_Init+0x60>)
 80013d8:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80013dc:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80013de:	4b10      	ldr	r3, [pc, #64]	@ (8001420 <MX_RTC_Init+0x60>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80013e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001420 <MX_RTC_Init+0x60>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80013ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001420 <MX_RTC_Init+0x60>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80013f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001420 <MX_RTC_Init+0x60>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80013f6:	480a      	ldr	r0, [pc, #40]	@ (8001420 <MX_RTC_Init+0x60>)
 80013f8:	f002 fe28 	bl	800404c <HAL_RTC_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8001402:	f000 fa65 	bl	80018d0 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8001406:	2200      	movs	r2, #0
 8001408:	2100      	movs	r1, #0
 800140a:	4805      	ldr	r0, [pc, #20]	@ (8001420 <MX_RTC_Init+0x60>)
 800140c:	f002 ff2a 	bl	8004264 <HAL_RTCEx_SetWakeUpTimer_IT>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8001416:	f000 fa5b 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000170 	.word	0x20000170
 8001424:	40002800 	.word	0x40002800

08001428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
 800143a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800143c:	2001      	movs	r0, #1
 800143e:	f7ff fef0 	bl	8001222 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001442:	2004      	movs	r0, #4
 8001444:	f7ff feed 	bl	8001222 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001448:	2002      	movs	r0, #2
 800144a:	f7ff feea 	bl	8001222 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800144e:	2008      	movs	r0, #8
 8001450:	f7ff fee7 	bl	8001222 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001454:	2010      	movs	r0, #16
 8001456:	f7ff fee4 	bl	8001222 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800145a:	2080      	movs	r0, #128	@ 0x80
 800145c:	f7ff fee1 	bl	8001222 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8001460:	2200      	movs	r2, #0
 8001462:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001466:	48be      	ldr	r0, [pc, #760]	@ (8001760 <MX_GPIO_Init+0x338>)
 8001468:	f000 ff68 	bl	800233c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CS_DISP_Pin|GPIO_SELECT2_Pin, GPIO_PIN_RESET);
 800146c:	2200      	movs	r2, #0
 800146e:	2103      	movs	r1, #3
 8001470:	48bc      	ldr	r0, [pc, #752]	@ (8001764 <MX_GPIO_Init+0x33c>)
 8001472:	f000 ff63 	bl	800233c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D_C_DISP_Pin|RST_DISP_Pin, GPIO_PIN_RESET);
 8001476:	2200      	movs	r2, #0
 8001478:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800147c:	48ba      	ldr	r0, [pc, #744]	@ (8001768 <MX_GPIO_Init+0x340>)
 800147e:	f000 ff5d 	bl	800233c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8001482:	2200      	movs	r2, #0
 8001484:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001488:	48b8      	ldr	r0, [pc, #736]	@ (800176c <MX_GPIO_Init+0x344>)
 800148a:	f000 ff57 	bl	800233c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_SELECT1_GPIO_Port, GPIO_SELECT1_Pin, GPIO_PIN_RESET);
 800148e:	2200      	movs	r2, #0
 8001490:	2104      	movs	r1, #4
 8001492:	48b7      	ldr	r0, [pc, #732]	@ (8001770 <MX_GPIO_Init+0x348>)
 8001494:	f000 ff52 	bl	800233c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA0 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5;
 8001498:	2325      	movs	r3, #37	@ 0x25
 800149a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800149c:	2303      	movs	r3, #3
 800149e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a4:	1d3b      	adds	r3, r7, #4
 80014a6:	4619      	mov	r1, r3
 80014a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014ac:	f000 fdbe 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA7 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7|GPIO_PIN_4;
 80014b0:	2392      	movs	r3, #146	@ 0x92
 80014b2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b4:	2302      	movs	r3, #2
 80014b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014bc:	2300      	movs	r3, #0
 80014be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014c0:	2305      	movs	r3, #5
 80014c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c4:	1d3b      	adds	r3, r7, #4
 80014c6:	4619      	mov	r1, r3
 80014c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014cc:	f000 fdae 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC3 PC1 PC5 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_4;
 80014d0:	233a      	movs	r3, #58	@ 0x3a
 80014d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014d4:	2303      	movs	r3, #3
 80014d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2300      	movs	r3, #0
 80014da:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014dc:	1d3b      	adds	r3, r7, #4
 80014de:	4619      	mov	r1, r3
 80014e0:	48a1      	ldr	r0, [pc, #644]	@ (8001768 <MX_GPIO_Init+0x340>)
 80014e2:	f000 fda3 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11;
 80014e6:	f640 4304 	movw	r3, #3076	@ 0xc04
 80014ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ec:	2300      	movs	r3, #0
 80014ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014f4:	1d3b      	adds	r3, r7, #4
 80014f6:	4619      	mov	r1, r3
 80014f8:	489b      	ldr	r0, [pc, #620]	@ (8001768 <MX_GPIO_Init+0x340>)
 80014fa:	f000 fd97 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_BK_IO0_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_IO0_Pin;
 80014fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001502:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001504:	2302      	movs	r3, #2
 8001506:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2300      	movs	r3, #0
 800150a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150c:	2300      	movs	r3, #0
 800150e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001510:	230a      	movs	r3, #10
 8001512:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(QSPI_BK_IO0_GPIO_Port, &GPIO_InitStruct);
 8001514:	1d3b      	adds	r3, r7, #4
 8001516:	4619      	mov	r1, r3
 8001518:	4891      	ldr	r0, [pc, #580]	@ (8001760 <MX_GPIO_Init+0x338>)
 800151a:	f000 fd87 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : LPUART1_RX_MCU_Pin */
  GPIO_InitStruct.Pin = LPUART1_RX_MCU_Pin;
 800151e:	2301      	movs	r3, #1
 8001520:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001522:	2302      	movs	r3, #2
 8001524:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152a:	2300      	movs	r3, #0
 800152c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800152e:	2308      	movs	r3, #8
 8001530:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LPUART1_RX_MCU_GPIO_Port, &GPIO_InitStruct);
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	4619      	mov	r1, r3
 8001536:	488c      	ldr	r0, [pc, #560]	@ (8001768 <MX_GPIO_Init+0x340>)
 8001538:	f000 fd78 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800153c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001540:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001542:	2301      	movs	r3, #1
 8001544:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	4619      	mov	r1, r3
 8001552:	4883      	ldr	r0, [pc, #524]	@ (8001760 <MX_GPIO_Init+0x338>)
 8001554:	f000 fd6a 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : VCP_RX_Pin VCP_TX_Pin */
  GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 8001558:	23c0      	movs	r3, #192	@ 0xc0
 800155a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155c:	2302      	movs	r3, #2
 800155e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001564:	2300      	movs	r3, #0
 8001566:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001568:	2307      	movs	r3, #7
 800156a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	4619      	mov	r1, r3
 8001570:	487b      	ldr	r0, [pc, #492]	@ (8001760 <MX_GPIO_Init+0x338>)
 8001572:	f000 fd5b 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_MCU_Pin PB12 */
  GPIO_InitStruct.Pin = LPUART1_TX_MCU_Pin|GPIO_PIN_12;
 8001576:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 800157a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157c:	2302      	movs	r3, #2
 800157e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001584:	2300      	movs	r3, #0
 8001586:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001588:	2308      	movs	r3, #8
 800158a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	4619      	mov	r1, r3
 8001590:	4873      	ldr	r0, [pc, #460]	@ (8001760 <MX_GPIO_Init+0x338>)
 8001592:	f000 fd4b 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001596:	2310      	movs	r3, #16
 8001598:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159a:	2302      	movs	r3, #2
 800159c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	2300      	movs	r3, #0
 80015a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80015a6:	2305      	movs	r3, #5
 80015a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015aa:	1d3b      	adds	r3, r7, #4
 80015ac:	4619      	mov	r1, r3
 80015ae:	486c      	ldr	r0, [pc, #432]	@ (8001760 <MX_GPIO_Init+0x338>)
 80015b0:	f000 fd3c 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015ba:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80015be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015c0:	2301      	movs	r3, #1
 80015c2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	4619      	mov	r1, r3
 80015c8:	4867      	ldr	r0, [pc, #412]	@ (8001768 <MX_GPIO_Init+0x340>)
 80015ca:	f000 fd2f 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80015ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80015d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d4:	2302      	movs	r3, #2
 80015d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2300      	movs	r3, #0
 80015de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80015e0:	2301      	movs	r3, #1
 80015e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	4619      	mov	r1, r3
 80015e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ec:	f000 fd1e 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015f6:	2312      	movs	r3, #18
 80015f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001602:	2304      	movs	r3, #4
 8001604:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001606:	1d3b      	adds	r3, r7, #4
 8001608:	4619      	mov	r1, r3
 800160a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800160e:	f000 fd0d 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_P_Pin USB_N_Pin */
  GPIO_InitStruct.Pin = USB_P_Pin|USB_N_Pin;
 8001612:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001616:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001618:	2302      	movs	r3, #2
 800161a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	2300      	movs	r3, #0
 8001622:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001624:	230a      	movs	r3, #10
 8001626:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001628:	1d3b      	adds	r3, r7, #4
 800162a:	4619      	mov	r1, r3
 800162c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001630:	f000 fcfc 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001634:	2303      	movs	r3, #3
 8001636:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001638:	2302      	movs	r3, #2
 800163a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163c:	2300      	movs	r3, #0
 800163e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001640:	2300      	movs	r3, #0
 8001642:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001644:	2305      	movs	r3, #5
 8001646:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001648:	1d3b      	adds	r3, r7, #4
 800164a:	4619      	mov	r1, r3
 800164c:	4847      	ldr	r0, [pc, #284]	@ (800176c <MX_GPIO_Init+0x344>)
 800164e:	f000 fced 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C3_SCL_Pin I2C3_SDA_Pin */
  GPIO_InitStruct.Pin = I2C3_SCL_Pin|I2C3_SDA_Pin;
 8001652:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001656:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001658:	2312      	movs	r3, #18
 800165a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001660:	2300      	movs	r3, #0
 8001662:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001664:	2304      	movs	r3, #4
 8001666:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001668:	1d3b      	adds	r3, r7, #4
 800166a:	4619      	mov	r1, r3
 800166c:	483c      	ldr	r0, [pc, #240]	@ (8001760 <MX_GPIO_Init+0x338>)
 800166e:	f000 fcdd 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : TSC_G4_IO1_Pin TSC_G4_IO2_Pin */
  GPIO_InitStruct.Pin = TSC_G4_IO1_Pin|TSC_G4_IO2_Pin;
 8001672:	23c0      	movs	r3, #192	@ 0xc0
 8001674:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001676:	2302      	movs	r3, #2
 8001678:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167e:	2300      	movs	r3, #0
 8001680:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8001682:	2309      	movs	r3, #9
 8001684:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	4619      	mov	r1, r3
 800168a:	4837      	ldr	r0, [pc, #220]	@ (8001768 <MX_GPIO_Init+0x340>)
 800168c:	f000 fcce 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001690:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001694:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001696:	2302      	movs	r3, #2
 8001698:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016a2:	2305      	movs	r3, #5
 80016a4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a6:	1d3b      	adds	r3, r7, #4
 80016a8:	4619      	mov	r1, r3
 80016aa:	482d      	ldr	r0, [pc, #180]	@ (8001760 <MX_GPIO_Init+0x338>)
 80016ac:	f000 fcbe 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|DRDY_Pin;
 80016b0:	2312      	movs	r3, #18
 80016b2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b4:	2300      	movs	r3, #0
 80016b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016bc:	1d3b      	adds	r3, r7, #4
 80016be:	4619      	mov	r1, r3
 80016c0:	482b      	ldr	r0, [pc, #172]	@ (8001770 <MX_GPIO_Init+0x348>)
 80016c2:	f000 fcb3 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016cc:	2302      	movs	r3, #2
 80016ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d4:	2300      	movs	r3, #0
 80016d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016d8:	2301      	movs	r3, #1
 80016da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016dc:	1d3b      	adds	r3, r7, #4
 80016de:	4619      	mov	r1, r3
 80016e0:	481f      	ldr	r0, [pc, #124]	@ (8001760 <MX_GPIO_Init+0x338>)
 80016e2:	f000 fca3 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80016e6:	2304      	movs	r3, #4
 80016e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ea:	2300      	movs	r3, #0
 80016ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	4619      	mov	r1, r3
 80016f6:	481a      	ldr	r0, [pc, #104]	@ (8001760 <MX_GPIO_Init+0x338>)
 80016f8:	f000 fc98 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_CK2_Pin SAI1_D2_Pin */
  GPIO_InitStruct.Pin = SAI1_CK2_Pin|SAI1_D2_Pin;
 80016fc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001700:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001702:	2302      	movs	r3, #2
 8001704:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170a:	2300      	movs	r3, #0
 800170c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 800170e:	2303      	movs	r3, #3
 8001710:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001712:	1d3b      	adds	r3, r7, #4
 8001714:	4619      	mov	r1, r3
 8001716:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800171a:	f000 fc87 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800171e:	2340      	movs	r3, #64	@ 0x40
 8001720:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001722:	2302      	movs	r3, #2
 8001724:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172a:	2300      	movs	r3, #0
 800172c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800172e:	2308      	movs	r3, #8
 8001730:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	4619      	mov	r1, r3
 8001736:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800173a:	f000 fc77 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_BK_SCK_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_SCK_Pin;
 800173e:	2308      	movs	r3, #8
 8001740:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001742:	2302      	movs	r3, #2
 8001744:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174a:	2300      	movs	r3, #0
 800174c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800174e:	230a      	movs	r3, #10
 8001750:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(QSPI_BK_SCK_GPIO_Port, &GPIO_InitStruct);
 8001752:	1d3b      	adds	r3, r7, #4
 8001754:	4619      	mov	r1, r3
 8001756:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800175a:	f000 fc67 	bl	800202c <HAL_GPIO_Init>
 800175e:	e009      	b.n	8001774 <MX_GPIO_Init+0x34c>
 8001760:	48000400 	.word	0x48000400
 8001764:	48001c00 	.word	0x48001c00
 8001768:	48000800 	.word	0x48000800
 800176c:	48000c00 	.word	0x48000c00
 8001770:	48001000 	.word	0x48001000

  /*Configure GPIO pins : CS_DISP_Pin GPIO_SELECT2_Pin */
  GPIO_InitStruct.Pin = CS_DISP_Pin|GPIO_SELECT2_Pin;
 8001774:	2303      	movs	r3, #3
 8001776:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001778:	2301      	movs	r3, #1
 800177a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	2300      	movs	r3, #0
 800177e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001780:	2300      	movs	r3, #0
 8001782:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001784:	1d3b      	adds	r3, r7, #4
 8001786:	4619      	mov	r1, r3
 8001788:	484d      	ldr	r0, [pc, #308]	@ (80018c0 <MX_GPIO_Init+0x498>)
 800178a:	f000 fc4f 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800178e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001792:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001794:	2302      	movs	r3, #2
 8001796:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179c:	2300      	movs	r3, #0
 800179e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80017a0:	2301      	movs	r3, #1
 80017a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017a4:	1d3b      	adds	r3, r7, #4
 80017a6:	4619      	mov	r1, r3
 80017a8:	4846      	ldr	r0, [pc, #280]	@ (80018c4 <MX_GPIO_Init+0x49c>)
 80017aa:	f000 fc3f 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD12 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_4;
 80017ae:	f243 0310 	movw	r3, #12304	@ 0x3010
 80017b2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b4:	2300      	movs	r3, #0
 80017b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017bc:	1d3b      	adds	r3, r7, #4
 80017be:	4619      	mov	r1, r3
 80017c0:	4840      	ldr	r0, [pc, #256]	@ (80018c4 <MX_GPIO_Init+0x49c>)
 80017c2:	f000 fc33 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin;
 80017c6:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80017ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017cc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80017d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017d6:	1d3b      	adds	r3, r7, #4
 80017d8:	4619      	mov	r1, r3
 80017da:	483a      	ldr	r0, [pc, #232]	@ (80018c4 <MX_GPIO_Init+0x49c>)
 80017dc:	f000 fc26 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : D_C_DISP_Pin RST_DISP_Pin */
  GPIO_InitStruct.Pin = D_C_DISP_Pin|RST_DISP_Pin;
 80017e0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e6:	2301      	movs	r3, #1
 80017e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ee:	2300      	movs	r3, #0
 80017f0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017f2:	1d3b      	adds	r3, r7, #4
 80017f4:	4619      	mov	r1, r3
 80017f6:	4834      	ldr	r0, [pc, #208]	@ (80018c8 <MX_GPIO_Init+0x4a0>)
 80017f8:	f000 fc18 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_BK_NCS_Pin QSPI_BK_IO1_Pin QSPI_BK_IO2_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_NCS_Pin|QSPI_BK_IO1_Pin|QSPI_BK_IO2_Pin;
 80017fc:	2368      	movs	r3, #104	@ 0x68
 80017fe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001800:	2302      	movs	r3, #2
 8001802:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001808:	2300      	movs	r3, #0
 800180a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800180c:	230a      	movs	r3, #10
 800180e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	4619      	mov	r1, r3
 8001814:	482b      	ldr	r0, [pc, #172]	@ (80018c4 <MX_GPIO_Init+0x49c>)
 8001816:	f000 fc09 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800181a:	2308      	movs	r3, #8
 800181c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800181e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001822:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001824:	2300      	movs	r3, #0
 8001826:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001828:	1d3b      	adds	r3, r7, #4
 800182a:	4619      	mov	r1, r3
 800182c:	4827      	ldr	r0, [pc, #156]	@ (80018cc <MX_GPIO_Init+0x4a4>)
 800182e:	f000 fbfd 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001832:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001836:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001838:	2301      	movs	r3, #1
 800183a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001840:	2300      	movs	r3, #0
 8001842:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001844:	1d3b      	adds	r3, r7, #4
 8001846:	4619      	mov	r1, r3
 8001848:	481e      	ldr	r0, [pc, #120]	@ (80018c4 <MX_GPIO_Init+0x49c>)
 800184a:	f000 fbef 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : TSC_G6_IO1_Pin TSC_G6_IO2_Pin */
  GPIO_InitStruct.Pin = TSC_G6_IO1_Pin|TSC_G6_IO2_Pin;
 800184e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001852:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001854:	2302      	movs	r3, #2
 8001856:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001858:	2300      	movs	r3, #0
 800185a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185c:	2300      	movs	r3, #0
 800185e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8001860:	2309      	movs	r3, #9
 8001862:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	4619      	mov	r1, r3
 8001868:	4816      	ldr	r0, [pc, #88]	@ (80018c4 <MX_GPIO_Init+0x49c>)
 800186a:	f000 fbdf 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_SELECT1_Pin */
  GPIO_InitStruct.Pin = GPIO_SELECT1_Pin;
 800186e:	2304      	movs	r3, #4
 8001870:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001872:	2301      	movs	r3, #1
 8001874:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001876:	2300      	movs	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187a:	2300      	movs	r3, #0
 800187c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_SELECT1_GPIO_Port, &GPIO_InitStruct);
 800187e:	1d3b      	adds	r3, r7, #4
 8001880:	4619      	mov	r1, r3
 8001882:	4812      	ldr	r0, [pc, #72]	@ (80018cc <MX_GPIO_Init+0x4a4>)
 8001884:	f000 fbd2 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001888:	2301      	movs	r3, #1
 800188a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188c:	2302      	movs	r3, #2
 800188e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001894:	2300      	movs	r3, #0
 8001896:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8001898:	230e      	movs	r3, #14
 800189a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800189c:	1d3b      	adds	r3, r7, #4
 800189e:	4619      	mov	r1, r3
 80018a0:	480a      	ldr	r0, [pc, #40]	@ (80018cc <MX_GPIO_Init+0x4a4>)
 80018a2:	f000 fbc3 	bl	800202c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2100      	movs	r1, #0
 80018aa:	2028      	movs	r0, #40	@ 0x28
 80018ac:	f000 fb5f 	bl	8001f6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018b0:	2028      	movs	r0, #40	@ 0x28
 80018b2:	f000 fb76 	bl	8001fa2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80018b6:	bf00      	nop
 80018b8:	3718      	adds	r7, #24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	48001c00 	.word	0x48001c00
 80018c4:	48000c00 	.word	0x48000c00
 80018c8:	48000800 	.word	0x48000800
 80018cc:	48001000 	.word	0x48001000

080018d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80018d4:	b672      	cpsid	i
}
 80018d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <Error_Handler+0x8>

080018dc <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80018e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80018ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80018f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80018fe:	b480      	push	{r7}
 8001900:	b085      	sub	sp, #20
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001906:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800190a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800190c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	4313      	orrs	r3, r2
 8001914:	650b      	str	r3, [r1, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001916:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800191a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4013      	ands	r3, r2
 8001920:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001922:	68fb      	ldr	r3, [r7, #12]
}
 8001924:	bf00      	nop
 8001926:	3714      	adds	r7, #20
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001930:	b480      	push	{r7}
 8001932:	b085      	sub	sp, #20
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001938:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800193c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800193e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4313      	orrs	r3, r2
 8001946:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001948:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800194c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4013      	ands	r3, r2
 8001952:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001954:	68fb      	ldr	r3, [r7, #12]
}
 8001956:	bf00      	nop
 8001958:	3714      	adds	r7, #20
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr

08001962 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8001966:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800196a:	f7ff ffc8 	bl	80018fe <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 800196e:	2200      	movs	r2, #0
 8001970:	2100      	movs	r1, #0
 8001972:	202e      	movs	r0, #46	@ 0x2e
 8001974:	f000 fafb 	bl	8001f6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8001978:	202e      	movs	r0, #46	@ 0x2e
 800197a:	f000 fb12 	bl	8001fa2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <HAL_IPCC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hipcc: IPCC handle pointer
  * @retval None
  */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a0d      	ldr	r2, [pc, #52]	@ (80019c8 <HAL_IPCC_MspInit+0x44>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d113      	bne.n	80019be <HAL_IPCC_MspInit+0x3a>
  {
    /* USER CODE BEGIN IPCC_MspInit 0 */

    /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8001996:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800199a:	f7ff ffb0 	bl	80018fe <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 800199e:	2200      	movs	r2, #0
 80019a0:	2100      	movs	r1, #0
 80019a2:	202c      	movs	r0, #44	@ 0x2c
 80019a4:	f000 fae3 	bl	8001f6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80019a8:	202c      	movs	r0, #44	@ 0x2c
 80019aa:	f000 fafa 	bl	8001fa2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 80019ae:	2200      	movs	r2, #0
 80019b0:	2100      	movs	r1, #0
 80019b2:	202d      	movs	r0, #45	@ 0x2d
 80019b4:	f000 fadb 	bl	8001f6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80019b8:	202d      	movs	r0, #45	@ 0x2d
 80019ba:	f000 faf2 	bl	8001fa2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END IPCC_MspInit 1 */

  }

}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	58000c00 	.word	0x58000c00

080019cc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b096      	sub	sp, #88	@ 0x58
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019d4:	f107 0308 	add.w	r3, r7, #8
 80019d8:	2250      	movs	r2, #80	@ 0x50
 80019da:	2100      	movs	r1, #0
 80019dc:	4618      	mov	r0, r3
 80019de:	f006 f92e 	bl	8007c3e <memset>
  if(hrtc->Instance==RTC)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a12      	ldr	r2, [pc, #72]	@ (8001a30 <HAL_RTC_MspInit+0x64>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d11d      	bne.n	8001a28 <HAL_RTC_MspInit+0x5c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80019ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80019f0:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80019f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019f6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019f8:	f107 0308 	add.w	r3, r7, #8
 80019fc:	4618      	mov	r0, r3
 80019fe:	f002 f89e 	bl	8003b3e <HAL_RCCEx_PeriphCLKConfig>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001a08:	f7ff ff62 	bl	80018d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a0c:	f7ff ff66 	bl	80018dc <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001a10:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001a14:	f7ff ff8c 	bl	8001930 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	2003      	movs	r0, #3
 8001a1e:	f000 faa6 	bl	8001f6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001a22:	2003      	movs	r0, #3
 8001a24:	f000 fabd 	bl	8001fa2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001a28:	bf00      	nop
 8001a2a:	3758      	adds	r7, #88	@ 0x58
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40002800 	.word	0x40002800

08001a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a38:	bf00      	nop
 8001a3a:	e7fd      	b.n	8001a38 <NMI_Handler+0x4>

08001a3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <HardFault_Handler+0x4>

08001a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <MemManage_Handler+0x4>

08001a4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <BusFault_Handler+0x4>

08001a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <UsageFault_Handler+0x4>

08001a5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a8a:	f000 f909 	bl	8001ca0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001a96:	f7ff f8f5 	bl	8000c84 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001aa2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001aa6:	f000 fc7b 	bl	80023a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}

08001aae <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8001ab2:	f005 fbfb 	bl	80072ac <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8001abe:	f005 fc2b 	bl	8007318 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8001aca:	f000 fc8d 	bl	80023e8 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001ad8:	4b24      	ldr	r3, [pc, #144]	@ (8001b6c <SystemInit+0x98>)
 8001ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ade:	4a23      	ldr	r2, [pc, #140]	@ (8001b6c <SystemInit+0x98>)
 8001ae0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ae4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001ae8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001af2:	f043 0301 	orr.w	r3, r3, #1
 8001af6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001af8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001afc:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8001b00:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001b02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b0c:	4b18      	ldr	r3, [pc, #96]	@ (8001b70 <SystemInit+0x9c>)
 8001b0e:	4013      	ands	r3, r2
 8001b10:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001b12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b1e:	f023 0305 	bic.w	r3, r3, #5
 8001b22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001b26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b32:	f023 0301 	bic.w	r3, r3, #1
 8001b36:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001b3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b3e:	4a0d      	ldr	r2, [pc, #52]	@ (8001b74 <SystemInit+0xa0>)
 8001b40:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8001b42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b46:	4a0b      	ldr	r2, [pc, #44]	@ (8001b74 <SystemInit+0xa0>)
 8001b48:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b58:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001b5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b5e:	2200      	movs	r2, #0
 8001b60:	619a      	str	r2, [r3, #24]
}
 8001b62:	bf00      	nop
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	e000ed00 	.word	0xe000ed00
 8001b70:	faf6fefb 	.word	0xfaf6fefb
 8001b74:	22041000 	.word	0x22041000

08001b78 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001b78:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b7a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7c:	3304      	adds	r3, #4

08001b7e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b7e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b80:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001b82:	d3f9      	bcc.n	8001b78 <CopyDataInit>
  bx lr
 8001b84:	4770      	bx	lr

08001b86 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001b86:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001b88:	3004      	adds	r0, #4

08001b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001b8a:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001b8c:	d3fb      	bcc.n	8001b86 <FillZerobss>
  bx lr
 8001b8e:	4770      	bx	lr

08001b90 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b90:	480c      	ldr	r0, [pc, #48]	@ (8001bc4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b92:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b94:	f7ff ff9e 	bl	8001ad4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001b98:	480b      	ldr	r0, [pc, #44]	@ (8001bc8 <LoopForever+0x6>)
 8001b9a:	490c      	ldr	r1, [pc, #48]	@ (8001bcc <LoopForever+0xa>)
 8001b9c:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd0 <LoopForever+0xe>)
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	f7ff ffed 	bl	8001b7e <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001ba4:	480b      	ldr	r0, [pc, #44]	@ (8001bd4 <LoopForever+0x12>)
 8001ba6:	490c      	ldr	r1, [pc, #48]	@ (8001bd8 <LoopForever+0x16>)
 8001ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8001bdc <LoopForever+0x1a>)
 8001baa:	2300      	movs	r3, #0
 8001bac:	f7ff ffe7 	bl	8001b7e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001bb0:	480b      	ldr	r0, [pc, #44]	@ (8001be0 <LoopForever+0x1e>)
 8001bb2:	490c      	ldr	r1, [pc, #48]	@ (8001be4 <LoopForever+0x22>)
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	f7ff ffe8 	bl	8001b8a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001bba:	f006 f849 	bl	8007c50 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001bbe:	f7ff fb49 	bl	8001254 <main>

08001bc2 <LoopForever>:

LoopForever:
  b LoopForever
 8001bc2:	e7fe      	b.n	8001bc2 <LoopForever>
  ldr   r0, =_estack
 8001bc4:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001bc8:	20000008 	.word	0x20000008
 8001bcc:	2000002c 	.word	0x2000002c
 8001bd0:	08007f08 	.word	0x08007f08
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001bd4:	200301e4 	.word	0x200301e4
 8001bd8:	20030a67 	.word	0x20030a67
 8001bdc:	08007f72 	.word	0x08007f72
  INIT_BSS _sbss, _ebss
 8001be0:	20000078 	.word	0x20000078
 8001be4:	20000540 	.word	0x20000540

08001be8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001be8:	e7fe      	b.n	8001be8 <ADC1_IRQHandler>
	...

08001bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bf6:	4b0c      	ldr	r3, [pc, #48]	@ (8001c28 <HAL_Init+0x3c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a0b      	ldr	r2, [pc, #44]	@ (8001c28 <HAL_Init+0x3c>)
 8001bfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c00:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c02:	2003      	movs	r0, #3
 8001c04:	f000 f9a8 	bl	8001f58 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c08:	2000      	movs	r0, #0
 8001c0a:	f000 f80f 	bl	8001c2c <HAL_InitTick>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d002      	beq.n	8001c1a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	71fb      	strb	r3, [r7, #7]
 8001c18:	e001      	b.n	8001c1e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c1a:	f7ff fea2 	bl	8001962 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	58004000 	.word	0x58004000

08001c2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c34:	2300      	movs	r3, #0
 8001c36:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8001c38:	4b17      	ldr	r3, [pc, #92]	@ (8001c98 <HAL_InitTick+0x6c>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d024      	beq.n	8001c8a <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c40:	f001 fd18 	bl	8003674 <HAL_RCC_GetHCLKFreq>
 8001c44:	4602      	mov	r2, r0
 8001c46:	4b14      	ldr	r3, [pc, #80]	@ (8001c98 <HAL_InitTick+0x6c>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c50:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f000 f9be 	bl	8001fda <HAL_SYSTICK_Config>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d10f      	bne.n	8001c84 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b0f      	cmp	r3, #15
 8001c68:	d809      	bhi.n	8001c7e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c72:	f000 f97c 	bl	8001f6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c76:	4a09      	ldr	r2, [pc, #36]	@ (8001c9c <HAL_InitTick+0x70>)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6013      	str	r3, [r2, #0]
 8001c7c:	e007      	b.n	8001c8e <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	73fb      	strb	r3, [r7, #15]
 8001c82:	e004      	b.n	8001c8e <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	73fb      	strb	r3, [r7, #15]
 8001c88:	e001      	b.n	8001c8e <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3710      	adds	r7, #16
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	20000010 	.word	0x20000010
 8001c9c:	2000000c 	.word	0x2000000c

08001ca0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ca4:	4b06      	ldr	r3, [pc, #24]	@ (8001cc0 <HAL_IncTick+0x20>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	461a      	mov	r2, r3
 8001caa:	4b06      	ldr	r3, [pc, #24]	@ (8001cc4 <HAL_IncTick+0x24>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4413      	add	r3, r2
 8001cb0:	4a04      	ldr	r2, [pc, #16]	@ (8001cc4 <HAL_IncTick+0x24>)
 8001cb2:	6013      	str	r3, [r2, #0]
}
 8001cb4:	bf00      	nop
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	20000010 	.word	0x20000010
 8001cc4:	20000194 	.word	0x20000194

08001cc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  return uwTick;
 8001ccc:	4b03      	ldr	r3, [pc, #12]	@ (8001cdc <HAL_GetTick+0x14>)
 8001cce:	681b      	ldr	r3, [r3, #0]
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	20000194 	.word	0x20000194

08001ce0 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001ce4:	4b03      	ldr	r3, [pc, #12]	@ (8001cf4 <HAL_GetTickPrio+0x14>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	2000000c 	.word	0x2000000c

08001cf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <__NVIC_SetPriorityGrouping+0x44>)
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d0e:	68ba      	ldr	r2, [r7, #8]
 8001d10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d14:	4013      	ands	r3, r2
 8001d16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d2a:	4a04      	ldr	r2, [pc, #16]	@ (8001d3c <__NVIC_SetPriorityGrouping+0x44>)
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	60d3      	str	r3, [r2, #12]
}
 8001d30:	bf00      	nop
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	e000ed00 	.word	0xe000ed00

08001d40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d44:	4b04      	ldr	r3, [pc, #16]	@ (8001d58 <__NVIC_GetPriorityGrouping+0x18>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	0a1b      	lsrs	r3, r3, #8
 8001d4a:	f003 0307 	and.w	r3, r3, #7
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	db0b      	blt.n	8001d86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	f003 021f 	and.w	r2, r3, #31
 8001d74:	4907      	ldr	r1, [pc, #28]	@ (8001d94 <__NVIC_EnableIRQ+0x38>)
 8001d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7a:	095b      	lsrs	r3, r3, #5
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000e100 	.word	0xe000e100

08001d98 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	db12      	blt.n	8001dd0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	f003 021f 	and.w	r2, r3, #31
 8001db0:	490a      	ldr	r1, [pc, #40]	@ (8001ddc <__NVIC_DisableIRQ+0x44>)
 8001db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db6:	095b      	lsrs	r3, r3, #5
 8001db8:	2001      	movs	r0, #1
 8001dba:	fa00 f202 	lsl.w	r2, r0, r2
 8001dbe:	3320      	adds	r3, #32
 8001dc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001dc4:	f3bf 8f4f 	dsb	sy
}
 8001dc8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001dca:	f3bf 8f6f 	isb	sy
}
 8001dce:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	e000e100 	.word	0xe000e100

08001de0 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	db0c      	blt.n	8001e0c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	f003 021f 	and.w	r2, r3, #31
 8001df8:	4907      	ldr	r1, [pc, #28]	@ (8001e18 <__NVIC_SetPendingIRQ+0x38>)
 8001dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfe:	095b      	lsrs	r3, r3, #5
 8001e00:	2001      	movs	r0, #1
 8001e02:	fa00 f202 	lsl.w	r2, r0, r2
 8001e06:	3340      	adds	r3, #64	@ 0x40
 8001e08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	e000e100 	.word	0xe000e100

08001e1c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	db0c      	blt.n	8001e48 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e2e:	79fb      	ldrb	r3, [r7, #7]
 8001e30:	f003 021f 	and.w	r2, r3, #31
 8001e34:	4907      	ldr	r1, [pc, #28]	@ (8001e54 <__NVIC_ClearPendingIRQ+0x38>)
 8001e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3a:	095b      	lsrs	r3, r3, #5
 8001e3c:	2001      	movs	r0, #1
 8001e3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e42:	3360      	adds	r3, #96	@ 0x60
 8001e44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	e000e100 	.word	0xe000e100

08001e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	6039      	str	r1, [r7, #0]
 8001e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	db0a      	blt.n	8001e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	b2da      	uxtb	r2, r3
 8001e70:	490c      	ldr	r1, [pc, #48]	@ (8001ea4 <__NVIC_SetPriority+0x4c>)
 8001e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e76:	0112      	lsls	r2, r2, #4
 8001e78:	b2d2      	uxtb	r2, r2
 8001e7a:	440b      	add	r3, r1
 8001e7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e80:	e00a      	b.n	8001e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	4908      	ldr	r1, [pc, #32]	@ (8001ea8 <__NVIC_SetPriority+0x50>)
 8001e88:	79fb      	ldrb	r3, [r7, #7]
 8001e8a:	f003 030f 	and.w	r3, r3, #15
 8001e8e:	3b04      	subs	r3, #4
 8001e90:	0112      	lsls	r2, r2, #4
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	440b      	add	r3, r1
 8001e96:	761a      	strb	r2, [r3, #24]
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	e000e100 	.word	0xe000e100
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b089      	sub	sp, #36	@ 0x24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	f1c3 0307 	rsb	r3, r3, #7
 8001ec6:	2b04      	cmp	r3, #4
 8001ec8:	bf28      	it	cs
 8001eca:	2304      	movcs	r3, #4
 8001ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	3304      	adds	r3, #4
 8001ed2:	2b06      	cmp	r3, #6
 8001ed4:	d902      	bls.n	8001edc <NVIC_EncodePriority+0x30>
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	3b03      	subs	r3, #3
 8001eda:	e000      	b.n	8001ede <NVIC_EncodePriority+0x32>
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eea:	43da      	mvns	r2, r3
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	401a      	ands	r2, r3
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ef4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	fa01 f303 	lsl.w	r3, r1, r3
 8001efe:	43d9      	mvns	r1, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f04:	4313      	orrs	r3, r2
         );
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3724      	adds	r7, #36	@ 0x24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
	...

08001f14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f24:	d301      	bcc.n	8001f2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f26:	2301      	movs	r3, #1
 8001f28:	e00f      	b.n	8001f4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f54 <SysTick_Config+0x40>)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f32:	210f      	movs	r1, #15
 8001f34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f38:	f7ff ff8e 	bl	8001e58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f3c:	4b05      	ldr	r3, [pc, #20]	@ (8001f54 <SysTick_Config+0x40>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f42:	4b04      	ldr	r3, [pc, #16]	@ (8001f54 <SysTick_Config+0x40>)
 8001f44:	2207      	movs	r2, #7
 8001f46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	e000e010 	.word	0xe000e010

08001f58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff fec9 	bl	8001cf8 <__NVIC_SetPriorityGrouping>
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b086      	sub	sp, #24
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	4603      	mov	r3, r0
 8001f76:	60b9      	str	r1, [r7, #8]
 8001f78:	607a      	str	r2, [r7, #4]
 8001f7a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f7c:	f7ff fee0 	bl	8001d40 <__NVIC_GetPriorityGrouping>
 8001f80:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	68b9      	ldr	r1, [r7, #8]
 8001f86:	6978      	ldr	r0, [r7, #20]
 8001f88:	f7ff ff90 	bl	8001eac <NVIC_EncodePriority>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f92:	4611      	mov	r1, r2
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff ff5f 	bl	8001e58 <__NVIC_SetPriority>
}
 8001f9a:	bf00      	nop
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b082      	sub	sp, #8
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	4603      	mov	r3, r0
 8001faa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff fed3 	bl	8001d5c <__NVIC_EnableIRQ>
}
 8001fb6:	bf00      	nop
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b082      	sub	sp, #8
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff fee3 	bl	8001d98 <__NVIC_DisableIRQ>
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7ff ff96 	bl	8001f14 <SysTick_Config>
 8001fe8:	4603      	mov	r3, r0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b082      	sub	sp, #8
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8001ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff feed 	bl	8001de0 <__NVIC_SetPendingIRQ>
}
 8002006:	bf00      	nop
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	b082      	sub	sp, #8
 8002012:	af00      	add	r7, sp, #0
 8002014:	4603      	mov	r3, r0
 8002016:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff fefd 	bl	8001e1c <__NVIC_ClearPendingIRQ>
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
	...

0800202c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800202c:	b480      	push	{r7}
 800202e:	b087      	sub	sp, #28
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00UL;
 8002036:	2300      	movs	r3, #0
 8002038:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800203a:	e14c      	b.n	80022d6 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	2101      	movs	r1, #1
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	fa01 f303 	lsl.w	r3, r1, r3
 8002048:	4013      	ands	r3, r2
 800204a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	f000 813e 	beq.w	80022d0 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f003 0303 	and.w	r3, r3, #3
 800205c:	2b01      	cmp	r3, #1
 800205e:	d005      	beq.n	800206c <HAL_GPIO_Init+0x40>
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 0303 	and.w	r3, r3, #3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d130      	bne.n	80020ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	2203      	movs	r2, #3
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	43db      	mvns	r3, r3
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	4013      	ands	r3, r2
 8002082:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	68da      	ldr	r2, [r3, #12]
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	4313      	orrs	r3, r2
 8002094:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020a2:	2201      	movs	r2, #1
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43db      	mvns	r3, r3
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	4013      	ands	r3, r2
 80020b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	091b      	lsrs	r3, r3, #4
 80020b8:	f003 0201 	and.w	r2, r3, #1
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f003 0303 	and.w	r3, r3, #3
 80020d6:	2b03      	cmp	r3, #3
 80020d8:	d017      	beq.n	800210a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	2203      	movs	r2, #3
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43db      	mvns	r3, r3
 80020ec:	693a      	ldr	r2, [r7, #16]
 80020ee:	4013      	ands	r3, r2
 80020f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	689a      	ldr	r2, [r3, #8]
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	4313      	orrs	r3, r2
 8002102:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f003 0303 	and.w	r3, r3, #3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d123      	bne.n	800215e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	08da      	lsrs	r2, r3, #3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	3208      	adds	r2, #8
 800211e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002122:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((position & 0x07UL) * 4UL));
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	220f      	movs	r2, #15
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	43db      	mvns	r3, r3
 8002134:	693a      	ldr	r2, [r7, #16]
 8002136:	4013      	ands	r3, r2
 8002138:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	691a      	ldr	r2, [r3, #16]
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	f003 0307 	and.w	r3, r3, #7
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	4313      	orrs	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	08da      	lsrs	r2, r3, #3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	3208      	adds	r2, #8
 8002158:	6939      	ldr	r1, [r7, #16]
 800215a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	2203      	movs	r2, #3
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	43db      	mvns	r3, r3
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	4013      	ands	r3, r2
 8002174:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 0203 	and.w	r2, r3, #3
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	4313      	orrs	r3, r2
 800218a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800219a:	2b00      	cmp	r3, #0
 800219c:	f000 8098 	beq.w	80022d0 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80021a0:	4a54      	ldr	r2, [pc, #336]	@ (80022f4 <HAL_GPIO_Init+0x2c8>)
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	089b      	lsrs	r3, r3, #2
 80021a6:	3302      	adds	r3, #2
 80021a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	f003 0303 	and.w	r3, r3, #3
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	220f      	movs	r2, #15
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4013      	ands	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021ca:	d019      	beq.n	8002200 <HAL_GPIO_Init+0x1d4>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a4a      	ldr	r2, [pc, #296]	@ (80022f8 <HAL_GPIO_Init+0x2cc>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d013      	beq.n	80021fc <HAL_GPIO_Init+0x1d0>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a49      	ldr	r2, [pc, #292]	@ (80022fc <HAL_GPIO_Init+0x2d0>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d00d      	beq.n	80021f8 <HAL_GPIO_Init+0x1cc>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a48      	ldr	r2, [pc, #288]	@ (8002300 <HAL_GPIO_Init+0x2d4>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d007      	beq.n	80021f4 <HAL_GPIO_Init+0x1c8>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a47      	ldr	r2, [pc, #284]	@ (8002304 <HAL_GPIO_Init+0x2d8>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d101      	bne.n	80021f0 <HAL_GPIO_Init+0x1c4>
 80021ec:	2304      	movs	r3, #4
 80021ee:	e008      	b.n	8002202 <HAL_GPIO_Init+0x1d6>
 80021f0:	2307      	movs	r3, #7
 80021f2:	e006      	b.n	8002202 <HAL_GPIO_Init+0x1d6>
 80021f4:	2303      	movs	r3, #3
 80021f6:	e004      	b.n	8002202 <HAL_GPIO_Init+0x1d6>
 80021f8:	2302      	movs	r3, #2
 80021fa:	e002      	b.n	8002202 <HAL_GPIO_Init+0x1d6>
 80021fc:	2301      	movs	r3, #1
 80021fe:	e000      	b.n	8002202 <HAL_GPIO_Init+0x1d6>
 8002200:	2300      	movs	r3, #0
 8002202:	697a      	ldr	r2, [r7, #20]
 8002204:	f002 0203 	and.w	r2, r2, #3
 8002208:	0092      	lsls	r2, r2, #2
 800220a:	4093      	lsls	r3, r2
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	4313      	orrs	r3, r2
 8002210:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002212:	4938      	ldr	r1, [pc, #224]	@ (80022f4 <HAL_GPIO_Init+0x2c8>)
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	089b      	lsrs	r3, r3, #2
 8002218:	3302      	adds	r3, #2
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002220:	4b39      	ldr	r3, [pc, #228]	@ (8002308 <HAL_GPIO_Init+0x2dc>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	43db      	mvns	r3, r3
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	4013      	ands	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d003      	beq.n	8002244 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	4313      	orrs	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002244:	4a30      	ldr	r2, [pc, #192]	@ (8002308 <HAL_GPIO_Init+0x2dc>)
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800224a:	4b2f      	ldr	r3, [pc, #188]	@ (8002308 <HAL_GPIO_Init+0x2dc>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	43db      	mvns	r3, r3
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4013      	ands	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	4313      	orrs	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800226e:	4a26      	ldr	r2, [pc, #152]	@ (8002308 <HAL_GPIO_Init+0x2dc>)
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002274:	4b24      	ldr	r3, [pc, #144]	@ (8002308 <HAL_GPIO_Init+0x2dc>)
 8002276:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800227a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	43db      	mvns	r3, r3
 8002280:	693a      	ldr	r2, [r7, #16]
 8002282:	4013      	ands	r3, r2
 8002284:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d003      	beq.n	800229a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8002292:	693a      	ldr	r2, [r7, #16]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4313      	orrs	r3, r2
 8002298:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800229a:	4a1b      	ldr	r2, [pc, #108]	@ (8002308 <HAL_GPIO_Init+0x2dc>)
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 80022a2:	4b19      	ldr	r3, [pc, #100]	@ (8002308 <HAL_GPIO_Init+0x2dc>)
 80022a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	43db      	mvns	r3, r3
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4013      	ands	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d003      	beq.n	80022c8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022c8:	4a0f      	ldr	r2, [pc, #60]	@ (8002308 <HAL_GPIO_Init+0x2dc>)
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	3301      	adds	r3, #1
 80022d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	fa22 f303 	lsr.w	r3, r2, r3
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	f47f aeab 	bne.w	800203c <HAL_GPIO_Init+0x10>
  }
}
 80022e6:	bf00      	nop
 80022e8:	bf00      	nop
 80022ea:	371c      	adds	r7, #28
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr
 80022f4:	40010000 	.word	0x40010000
 80022f8:	48000400 	.word	0x48000400
 80022fc:	48000800 	.word	0x48000800
 8002300:	48000c00 	.word	0x48000c00
 8002304:	48001000 	.word	0x48001000
 8002308:	58000800 	.word	0x58000800

0800230c <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800230c:	b480      	push	{r7}
 800230e:	b085      	sub	sp, #20
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	460b      	mov	r3, r1
 8002316:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	691a      	ldr	r2, [r3, #16]
 800231c:	887b      	ldrh	r3, [r7, #2]
 800231e:	4013      	ands	r3, r2
 8002320:	2b00      	cmp	r3, #0
 8002322:	d002      	beq.n	800232a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002324:	2301      	movs	r3, #1
 8002326:	73fb      	strb	r3, [r7, #15]
 8002328:	e001      	b.n	800232e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800232a:	2300      	movs	r3, #0
 800232c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800232e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002330:	4618      	mov	r0, r3
 8002332:	3714      	adds	r7, #20
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	460b      	mov	r3, r1
 8002346:	807b      	strh	r3, [r7, #2]
 8002348:	4613      	mov	r3, r2
 800234a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800234c:	787b      	ldrb	r3, [r7, #1]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d003      	beq.n	800235a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002352:	887a      	ldrh	r2, [r7, #2]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002358:	e002      	b.n	8002360 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800235a:	887a      	ldrh	r2, [r7, #2]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002360:	bf00      	nop
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	460b      	mov	r3, r1
 8002376:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	695b      	ldr	r3, [r3, #20]
 800237c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800237e:	887a      	ldrh	r2, [r7, #2]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	4013      	ands	r3, r2
 8002384:	041a      	lsls	r2, r3, #16
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	43d9      	mvns	r1, r3
 800238a:	887b      	ldrh	r3, [r7, #2]
 800238c:	400b      	ands	r3, r1
 800238e:	431a      	orrs	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	619a      	str	r2, [r3, #24]
}
 8002394:	bf00      	nop
 8002396:	3714      	adds	r7, #20
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80023aa:	4b08      	ldr	r3, [pc, #32]	@ (80023cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023ac:	68da      	ldr	r2, [r3, #12]
 80023ae:	88fb      	ldrh	r3, [r7, #6]
 80023b0:	4013      	ands	r3, r2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d006      	beq.n	80023c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023b6:	4a05      	ldr	r2, [pc, #20]	@ (80023cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023b8:	88fb      	ldrh	r3, [r7, #6]
 80023ba:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023bc:	88fb      	ldrh	r3, [r7, #6]
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f806 	bl	80023d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80023c4:	bf00      	nop
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	58000800 	.word	0x58000800

080023d0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80023da:	bf00      	nop
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
	...

080023e8 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 80023ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002418 <HAL_HSEM_IRQHandler+0x30>)
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 80023f4:	4b08      	ldr	r3, [pc, #32]	@ (8002418 <HAL_HSEM_IRQHandler+0x30>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	43db      	mvns	r3, r3
 80023fc:	4906      	ldr	r1, [pc, #24]	@ (8002418 <HAL_HSEM_IRQHandler+0x30>)
 80023fe:	4013      	ands	r3, r2
 8002400:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8002402:	4a05      	ldr	r2, [pc, #20]	@ (8002418 <HAL_HSEM_IRQHandler+0x30>)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f000 f807 	bl	800241c <HAL_HSEM_FreeCallback>
}
 800240e:	bf00      	nop
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	58001500 	.word	0x58001500

0800241c <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8002438:	2300      	movs	r3, #0
 800243a:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d01e      	beq.n	8002480 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8002442:	4b13      	ldr	r3, [pc, #76]	@ (8002490 <HAL_IPCC_Init+0x60>)
 8002444:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d102      	bne.n	8002458 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f7ff fa96 	bl	8001984 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8002458:	68b8      	ldr	r0, [r7, #8]
 800245a:	f000 f85b 	bl	8002514 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 f82c 	bl	80024c8 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2201      	movs	r2, #1
 800247a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800247e:	e001      	b.n	8002484 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8002484:	7bfb      	ldrb	r3, [r7, #15]
}
 8002486:	4618      	mov	r0, r3
 8002488:	3710      	adds	r7, #16
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	58000c00 	.word	0x58000c00

08002494 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	4613      	mov	r3, r2
 80024a0:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 80024a2:	bf00      	nop
 80024a4:	3714      	adds	r7, #20
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b085      	sub	sp, #20
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	60f8      	str	r0, [r7, #12]
 80024b6:	60b9      	str	r1, [r7, #8]
 80024b8:	4613      	mov	r3, r2
 80024ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 80024bc:	bf00      	nop
 80024be:	3714      	adds	r7, #20
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80024d0:	2300      	movs	r3, #0
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	e00f      	b.n	80024f6 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	4413      	add	r3, r2
 80024de:	4a0b      	ldr	r2, [pc, #44]	@ (800250c <IPCC_SetDefaultCallbacks+0x44>)
 80024e0:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	3306      	adds	r3, #6
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	4413      	add	r3, r2
 80024ec:	4a08      	ldr	r2, [pc, #32]	@ (8002510 <IPCC_SetDefaultCallbacks+0x48>)
 80024ee:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	3301      	adds	r3, #1
 80024f4:	60fb      	str	r3, [r7, #12]
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2b05      	cmp	r3, #5
 80024fa:	d9ec      	bls.n	80024d6 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 80024fc:	bf00      	nop
 80024fe:	bf00      	nop
 8002500:	3714      	adds	r7, #20
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	08002495 	.word	0x08002495
 8002510:	080024af 	.word	0x080024af

08002514 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8002528:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	223f      	movs	r2, #63	@ 0x3f
 800252e:	609a      	str	r2, [r3, #8]
}
 8002530:	bf00      	nop
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002540:	4b05      	ldr	r3, [pc, #20]	@ (8002558 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a04      	ldr	r2, [pc, #16]	@ (8002558 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002546:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800254a:	6013      	str	r3, [r2, #0]
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	58000400 	.word	0x58000400

0800255c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002560:	4b04      	ldr	r3, [pc, #16]	@ (8002574 <HAL_PWREx_GetVoltageRange+0x18>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8002568:	4618      	mov	r0, r3
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	58000400 	.word	0x58000400

08002578 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800257c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002586:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800258a:	d101      	bne.n	8002590 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800258c:	2301      	movs	r3, #1
 800258e:	e000      	b.n	8002592 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <LL_RCC_HSE_Enable>:
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80025a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025ae:	6013      	str	r3, [r2, #0]
}
 80025b0:	bf00      	nop
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <LL_RCC_HSE_Disable>:
{
 80025ba:	b480      	push	{r7}
 80025bc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80025be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025cc:	6013      	str	r3, [r2, #0]
}
 80025ce:	bf00      	nop
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <LL_RCC_HSE_IsReady>:
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80025dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80025ea:	d101      	bne.n	80025f0 <LL_RCC_HSE_IsReady+0x18>
 80025ec:	2301      	movs	r3, #1
 80025ee:	e000      	b.n	80025f2 <LL_RCC_HSE_IsReady+0x1a>
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <LL_RCC_HSI_Enable>:
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002600:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800260a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800260e:	6013      	str	r3, [r2, #0]
}
 8002610:	bf00      	nop
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <LL_RCC_HSI_Disable>:
{
 800261a:	b480      	push	{r7}
 800261c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800261e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002628:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800262c:	6013      	str	r3, [r2, #0]
}
 800262e:	bf00      	nop
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <LL_RCC_HSI_IsReady>:
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800263c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800264a:	d101      	bne.n	8002650 <LL_RCC_HSI_IsReady+0x18>
 800264c:	2301      	movs	r3, #1
 800264e:	e000      	b.n	8002652 <LL_RCC_HSI_IsReady+0x1a>
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <LL_RCC_HSI_SetCalibTrimming>:
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002664:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	061b      	lsls	r3, r3, #24
 8002672:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002676:	4313      	orrs	r3, r2
 8002678:	604b      	str	r3, [r1, #4]
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <LL_RCC_HSI48_Enable>:
{
 8002686:	b480      	push	{r7}
 8002688:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800268a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800268e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002692:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002696:	f043 0301 	orr.w	r3, r3, #1
 800269a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800269e:	bf00      	nop
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <LL_RCC_HSI48_Disable>:
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80026ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80026b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026b8:	f023 0301 	bic.w	r3, r3, #1
 80026bc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80026c0:	bf00      	nop
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <LL_RCC_HSI48_IsReady>:
{
 80026ca:	b480      	push	{r7}
 80026cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80026ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d101      	bne.n	80026e2 <LL_RCC_HSI48_IsReady+0x18>
 80026de:	2301      	movs	r3, #1
 80026e0:	e000      	b.n	80026e4 <LL_RCC_HSI48_IsReady+0x1a>
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <LL_RCC_LSE_Enable>:
{
 80026ee:	b480      	push	{r7}
 80026f0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80026f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026fe:	f043 0301 	orr.w	r3, r3, #1
 8002702:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002706:	bf00      	nop
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <LL_RCC_LSE_Disable>:
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002714:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002718:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800271c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002720:	f023 0301 	bic.w	r3, r3, #1
 8002724:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002728:	bf00      	nop
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr

08002732 <LL_RCC_LSE_EnableBypass>:
{
 8002732:	b480      	push	{r7}
 8002734:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002736:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800273a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800273e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002742:	f043 0304 	orr.w	r3, r3, #4
 8002746:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800274a:	bf00      	nop
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <LL_RCC_LSE_DisableBypass>:
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002758:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800275c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002760:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002764:	f023 0304 	bic.w	r3, r3, #4
 8002768:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800276c:	bf00      	nop
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr

08002776 <LL_RCC_LSE_IsReady>:
{
 8002776:	b480      	push	{r7}
 8002778:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800277a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800277e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002782:	f003 0302 	and.w	r3, r3, #2
 8002786:	2b02      	cmp	r3, #2
 8002788:	d101      	bne.n	800278e <LL_RCC_LSE_IsReady+0x18>
 800278a:	2301      	movs	r3, #1
 800278c:	e000      	b.n	8002790 <LL_RCC_LSE_IsReady+0x1a>
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr

0800279a <LL_RCC_LSI1_Enable>:
{
 800279a:	b480      	push	{r7}
 800279c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800279e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027aa:	f043 0301 	orr.w	r3, r3, #1
 80027ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80027b2:	bf00      	nop
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <LL_RCC_LSI1_Disable>:
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80027c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027cc:	f023 0301 	bic.w	r3, r3, #1
 80027d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80027d4:	bf00      	nop
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <LL_RCC_LSI1_IsReady>:
{
 80027de:	b480      	push	{r7}
 80027e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80027e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d101      	bne.n	80027f6 <LL_RCC_LSI1_IsReady+0x18>
 80027f2:	2301      	movs	r3, #1
 80027f4:	e000      	b.n	80027f8 <LL_RCC_LSI1_IsReady+0x1a>
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr

08002802 <LL_RCC_LSI2_Enable>:
{
 8002802:	b480      	push	{r7}
 8002804:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002806:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800280a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800280e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002812:	f043 0304 	orr.w	r3, r3, #4
 8002816:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800281a:	bf00      	nop
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <LL_RCC_LSI2_Disable>:
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002828:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800282c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002830:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002834:	f023 0304 	bic.w	r3, r3, #4
 8002838:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800283c:	bf00      	nop
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <LL_RCC_LSI2_IsReady>:
{
 8002846:	b480      	push	{r7}
 8002848:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800284a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800284e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002852:	f003 0308 	and.w	r3, r3, #8
 8002856:	2b08      	cmp	r3, #8
 8002858:	d101      	bne.n	800285e <LL_RCC_LSI2_IsReady+0x18>
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <LL_RCC_LSI2_IsReady+0x1a>
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr

0800286a <LL_RCC_LSI2_SetTrimming>:
{
 800286a:	b480      	push	{r7}
 800286c:	b083      	sub	sp, #12
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8002872:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002876:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800287a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	021b      	lsls	r3, r3, #8
 8002882:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002886:	4313      	orrs	r3, r2
 8002888:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <LL_RCC_MSI_Enable>:
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800289c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028a6:	f043 0301 	orr.w	r3, r3, #1
 80028aa:	6013      	str	r3, [r2, #0]
}
 80028ac:	bf00      	nop
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <LL_RCC_MSI_Disable>:
{
 80028b6:	b480      	push	{r7}
 80028b8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80028ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028c4:	f023 0301 	bic.w	r3, r3, #1
 80028c8:	6013      	str	r3, [r2, #0]
}
 80028ca:	bf00      	nop
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <LL_RCC_MSI_IsReady>:
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80028d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d101      	bne.n	80028ea <LL_RCC_MSI_IsReady+0x16>
 80028e6:	2301      	movs	r3, #1
 80028e8:	e000      	b.n	80028ec <LL_RCC_MSI_IsReady+0x18>
 80028ea:	2300      	movs	r3, #0
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <LL_RCC_MSI_SetRange>:
{
 80028f6:	b480      	push	{r7}
 80028f8:	b083      	sub	sp, #12
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80028fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002908:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4313      	orrs	r3, r2
 8002910:	600b      	str	r3, [r1, #0]
}
 8002912:	bf00      	nop
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <LL_RCC_MSI_GetRange>:
{
 800291e:	b480      	push	{r7}
 8002920:	b083      	sub	sp, #12
 8002922:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8002924:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800292e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2bb0      	cmp	r3, #176	@ 0xb0
 8002934:	d901      	bls.n	800293a <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8002936:	23b0      	movs	r3, #176	@ 0xb0
 8002938:	607b      	str	r3, [r7, #4]
  return msiRange;
 800293a:	687b      	ldr	r3, [r7, #4]
}
 800293c:	4618      	mov	r0, r3
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <LL_RCC_MSI_SetCalibTrimming>:
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002950:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	021b      	lsls	r3, r3, #8
 800295e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002962:	4313      	orrs	r3, r2
 8002964:	604b      	str	r3, [r1, #4]
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr

08002972 <LL_RCC_SetSysClkSource>:
{
 8002972:	b480      	push	{r7}
 8002974:	b083      	sub	sp, #12
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800297a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f023 0203 	bic.w	r2, r3, #3
 8002984:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	4313      	orrs	r3, r2
 800298c:	608b      	str	r3, [r1, #8]
}
 800298e:	bf00      	nop
 8002990:	370c      	adds	r7, #12
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr

0800299a <LL_RCC_GetSysClkSource>:
{
 800299a:	b480      	push	{r7}
 800299c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800299e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 030c 	and.w	r3, r3, #12
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr

080029b2 <LL_RCC_SetAHBPrescaler>:
{
 80029b2:	b480      	push	{r7}
 80029b4:	b083      	sub	sp, #12
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80029ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	608b      	str	r3, [r1, #8]
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr

080029da <LL_C2_RCC_SetAHBPrescaler>:
{
 80029da:	b480      	push	{r7}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80029e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029e6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80029ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <LL_RCC_SetAHB4Prescaler>:
{
 8002a06:	b480      	push	{r7}
 8002a08:	b083      	sub	sp, #12
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002a0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a12:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002a16:	f023 020f 	bic.w	r2, r3, #15
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	091b      	lsrs	r3, r3, #4
 8002a1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a22:	4313      	orrs	r3, r2
 8002a24:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <LL_RCC_SetAPB1Prescaler>:
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002a3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	608b      	str	r3, [r1, #8]
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <LL_RCC_SetAPB2Prescaler>:
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002a64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a6e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	608b      	str	r3, [r1, #8]
}
 8002a78:	bf00      	nop
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <LL_RCC_GetAHBPrescaler>:
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002a88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <LL_RCC_GetAHB4Prescaler>:
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002aa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002aa4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002aa8:	011b      	lsls	r3, r3, #4
 8002aaa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002abc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ac6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aca:	6013      	str	r3, [r2, #0]
}
 8002acc:	bf00      	nop
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002ada:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ae4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ae8:	6013      	str	r3, [r2, #0]
}
 8002aea:	bf00      	nop
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002af8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b06:	d101      	bne.n	8002b0c <LL_RCC_PLL_IsReady+0x18>
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e000      	b.n	8002b0e <LL_RCC_PLL_IsReady+0x1a>
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002b1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	0a1b      	lsrs	r3, r3, #8
 8002b24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr

08002b32 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002b32:	b480      	push	{r7}
 8002b34:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002b36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr

08002b4a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002b4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002b62:	b480      	push	{r7}
 8002b64:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002b66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	f003 0303 	and.w	r3, r3, #3
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr

08002b7a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002b7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b8c:	d101      	bne.n	8002b92 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002ba2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ba6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002bb2:	d101      	bne.n	8002bb8 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e000      	b.n	8002bba <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002bc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bcc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002bd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bd8:	d101      	bne.n	8002bde <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e000      	b.n	8002be0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002bea:	b480      	push	{r7}
 8002bec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002bee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002bfc:	d101      	bne.n	8002c02 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e000      	b.n	8002c04 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr

08002c0e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002c12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c1c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c20:	d101      	bne.n	8002c26 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002c22:	2301      	movs	r3, #1
 8002c24:	e000      	b.n	8002c28 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
	...

08002c34 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c34:	b590      	push	{r4, r7, lr}
 8002c36:	b08d      	sub	sp, #52	@ 0x34
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e363      	b.n	800330e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0320 	and.w	r3, r3, #32
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	f000 808d 	beq.w	8002d6e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c54:	f7ff fea1 	bl	800299a <LL_RCC_GetSysClkSource>
 8002c58:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c5a:	f7ff ff82 	bl	8002b62 <LL_RCC_PLL_GetMainSource>
 8002c5e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d005      	beq.n	8002c72 <HAL_RCC_OscConfig+0x3e>
 8002c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c68:	2b0c      	cmp	r3, #12
 8002c6a:	d147      	bne.n	8002cfc <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8002c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d144      	bne.n	8002cfc <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	69db      	ldr	r3, [r3, #28]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d101      	bne.n	8002c7e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e347      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8002c82:	f7ff fe4c 	bl	800291e <LL_RCC_MSI_GetRange>
 8002c86:	4603      	mov	r3, r0
 8002c88:	429c      	cmp	r4, r3
 8002c8a:	d914      	bls.n	8002cb6 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c90:	4618      	mov	r0, r3
 8002c92:	f000 fd03 	bl	800369c <RCC_SetFlashLatencyFromMSIRange>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d001      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e336      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff fe26 	bl	80028f6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a1b      	ldr	r3, [r3, #32]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff fe4a 	bl	8002948 <LL_RCC_MSI_SetCalibTrimming>
 8002cb4:	e013      	b.n	8002cde <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff fe1b 	bl	80028f6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a1b      	ldr	r3, [r3, #32]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff fe3f 	bl	8002948 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 fce4 	bl	800369c <RCC_SetFlashLatencyFromMSIRange>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e317      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002cde:	f000 fcc9 	bl	8003674 <HAL_RCC_GetHCLKFreq>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	4aa4      	ldr	r2, [pc, #656]	@ (8002f78 <HAL_RCC_OscConfig+0x344>)
 8002ce6:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002ce8:	4ba4      	ldr	r3, [pc, #656]	@ (8002f7c <HAL_RCC_OscConfig+0x348>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7fe ff9d 	bl	8001c2c <HAL_InitTick>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d039      	beq.n	8002d6c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e308      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	69db      	ldr	r3, [r3, #28]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d01e      	beq.n	8002d42 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d04:	f7ff fdc8 	bl	8002898 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d08:	f7fe ffde 	bl	8001cc8 <HAL_GetTick>
 8002d0c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d10:	f7fe ffda 	bl	8001cc8 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e2f5      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002d22:	f7ff fdd7 	bl	80028d4 <LL_RCC_MSI_IsReady>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d0f1      	beq.n	8002d10 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7ff fde0 	bl	80028f6 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff fe04 	bl	8002948 <LL_RCC_MSI_SetCalibTrimming>
 8002d40:	e015      	b.n	8002d6e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d42:	f7ff fdb8 	bl	80028b6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d46:	f7fe ffbf 	bl	8001cc8 <HAL_GetTick>
 8002d4a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002d4c:	e008      	b.n	8002d60 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d4e:	f7fe ffbb 	bl	8001cc8 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e2d6      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002d60:	f7ff fdb8 	bl	80028d4 <LL_RCC_MSI_IsReady>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1f1      	bne.n	8002d4e <HAL_RCC_OscConfig+0x11a>
 8002d6a:	e000      	b.n	8002d6e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002d6c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d047      	beq.n	8002e0a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d7a:	f7ff fe0e 	bl	800299a <LL_RCC_GetSysClkSource>
 8002d7e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d80:	f7ff feef 	bl	8002b62 <LL_RCC_PLL_GetMainSource>
 8002d84:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002d86:	6a3b      	ldr	r3, [r7, #32]
 8002d88:	2b08      	cmp	r3, #8
 8002d8a:	d005      	beq.n	8002d98 <HAL_RCC_OscConfig+0x164>
 8002d8c:	6a3b      	ldr	r3, [r7, #32]
 8002d8e:	2b0c      	cmp	r3, #12
 8002d90:	d108      	bne.n	8002da4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	2b03      	cmp	r3, #3
 8002d96:	d105      	bne.n	8002da4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d134      	bne.n	8002e0a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e2b4      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dac:	d102      	bne.n	8002db4 <HAL_RCC_OscConfig+0x180>
 8002dae:	f7ff fbf5 	bl	800259c <LL_RCC_HSE_Enable>
 8002db2:	e001      	b.n	8002db8 <HAL_RCC_OscConfig+0x184>
 8002db4:	f7ff fc01 	bl	80025ba <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d012      	beq.n	8002de6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc0:	f7fe ff82 	bl	8001cc8 <HAL_GetTick>
 8002dc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002dc6:	e008      	b.n	8002dda <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dc8:	f7fe ff7e 	bl	8001cc8 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b64      	cmp	r3, #100	@ 0x64
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e299      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002dda:	f7ff fbfd 	bl	80025d8 <LL_RCC_HSE_IsReady>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d0f1      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x194>
 8002de4:	e011      	b.n	8002e0a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de6:	f7fe ff6f 	bl	8001cc8 <HAL_GetTick>
 8002dea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002dec:	e008      	b.n	8002e00 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dee:	f7fe ff6b 	bl	8001cc8 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	2b64      	cmp	r3, #100	@ 0x64
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e286      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002e00:	f7ff fbea 	bl	80025d8 <LL_RCC_HSE_IsReady>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d1f1      	bne.n	8002dee <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0302 	and.w	r3, r3, #2
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d04c      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e16:	f7ff fdc0 	bl	800299a <LL_RCC_GetSysClkSource>
 8002e1a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e1c:	f7ff fea1 	bl	8002b62 <LL_RCC_PLL_GetMainSource>
 8002e20:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	2b04      	cmp	r3, #4
 8002e26:	d005      	beq.n	8002e34 <HAL_RCC_OscConfig+0x200>
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	2b0c      	cmp	r3, #12
 8002e2c:	d10e      	bne.n	8002e4c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d10b      	bne.n	8002e4c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d101      	bne.n	8002e40 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e266      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	691b      	ldr	r3, [r3, #16]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff fc09 	bl	800265c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002e4a:	e031      	b.n	8002eb0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d019      	beq.n	8002e88 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e54:	f7ff fbd2 	bl	80025fc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e58:	f7fe ff36 	bl	8001cc8 <HAL_GetTick>
 8002e5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e60:	f7fe ff32 	bl	8001cc8 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e24d      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002e72:	f7ff fbe1 	bl	8002638 <LL_RCC_HSI_IsReady>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d0f1      	beq.n	8002e60 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff fbeb 	bl	800265c <LL_RCC_HSI_SetCalibTrimming>
 8002e86:	e013      	b.n	8002eb0 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e88:	f7ff fbc7 	bl	800261a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e8c:	f7fe ff1c 	bl	8001cc8 <HAL_GetTick>
 8002e90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002e92:	e008      	b.n	8002ea6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e94:	f7fe ff18 	bl	8001cc8 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d901      	bls.n	8002ea6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e233      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002ea6:	f7ff fbc7 	bl	8002638 <LL_RCC_HSI_IsReady>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1f1      	bne.n	8002e94 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0308 	and.w	r3, r3, #8
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d106      	bne.n	8002eca <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f000 80a3 	beq.w	8003010 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d076      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0310 	and.w	r3, r3, #16
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d046      	beq.n	8002f6c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002ede:	f7ff fc7e 	bl	80027de <LL_RCC_LSI1_IsReady>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d113      	bne.n	8002f10 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002ee8:	f7ff fc57 	bl	800279a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002eec:	f7fe feec 	bl	8001cc8 <HAL_GetTick>
 8002ef0:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002ef4:	f7fe fee8 	bl	8001cc8 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e203      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002f06:	f7ff fc6a 	bl	80027de <LL_RCC_LSI1_IsReady>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d0f1      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002f10:	f7ff fc77 	bl	8002802 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f14:	f7fe fed8 	bl	8001cc8 <HAL_GetTick>
 8002f18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002f1a:	e008      	b.n	8002f2e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002f1c:	f7fe fed4 	bl	8001cc8 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b03      	cmp	r3, #3
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e1ef      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002f2e:	f7ff fc8a 	bl	8002846 <LL_RCC_LSI2_IsReady>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d0f1      	beq.n	8002f1c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff fc94 	bl	800286a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002f42:	f7ff fc3b 	bl	80027bc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f46:	f7fe febf 	bl	8001cc8 <HAL_GetTick>
 8002f4a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002f4c:	e008      	b.n	8002f60 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002f4e:	f7fe febb 	bl	8001cc8 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d901      	bls.n	8002f60 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e1d6      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002f60:	f7ff fc3d 	bl	80027de <LL_RCC_LSI1_IsReady>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1f1      	bne.n	8002f4e <HAL_RCC_OscConfig+0x31a>
 8002f6a:	e051      	b.n	8003010 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8002f6c:	f7ff fc15 	bl	800279a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f70:	f7fe feaa 	bl	8001cc8 <HAL_GetTick>
 8002f74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002f76:	e00c      	b.n	8002f92 <HAL_RCC_OscConfig+0x35e>
 8002f78:	20000008 	.word	0x20000008
 8002f7c:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002f80:	f7fe fea2 	bl	8001cc8 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e1bd      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002f92:	f7ff fc24 	bl	80027de <LL_RCC_LSI1_IsReady>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d0f1      	beq.n	8002f80 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002f9c:	f7ff fc42 	bl	8002824 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002fa0:	e008      	b.n	8002fb4 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002fa2:	f7fe fe91 	bl	8001cc8 <HAL_GetTick>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b03      	cmp	r3, #3
 8002fae:	d901      	bls.n	8002fb4 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e1ac      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002fb4:	f7ff fc47 	bl	8002846 <LL_RCC_LSI2_IsReady>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d1f1      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x36e>
 8002fbe:	e027      	b.n	8003010 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002fc0:	f7ff fc30 	bl	8002824 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc4:	f7fe fe80 	bl	8001cc8 <HAL_GetTick>
 8002fc8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002fcc:	f7fe fe7c 	bl	8001cc8 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b03      	cmp	r3, #3
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e197      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002fde:	f7ff fc32 	bl	8002846 <LL_RCC_LSI2_IsReady>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1f1      	bne.n	8002fcc <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002fe8:	f7ff fbe8 	bl	80027bc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fec:	f7fe fe6c 	bl	8001cc8 <HAL_GetTick>
 8002ff0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002ff4:	f7fe fe68 	bl	8001cc8 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e183      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8003006:	f7ff fbea 	bl	80027de <LL_RCC_LSI1_IsReady>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1f1      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	2b00      	cmp	r3, #0
 800301a:	d05b      	beq.n	80030d4 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800301c:	4ba7      	ldr	r3, [pc, #668]	@ (80032bc <HAL_RCC_OscConfig+0x688>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003024:	2b00      	cmp	r3, #0
 8003026:	d114      	bne.n	8003052 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003028:	f7ff fa88 	bl	800253c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800302c:	f7fe fe4c 	bl	8001cc8 <HAL_GetTick>
 8003030:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003034:	f7fe fe48 	bl	8001cc8 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e163      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003046:	4b9d      	ldr	r3, [pc, #628]	@ (80032bc <HAL_RCC_OscConfig+0x688>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800304e:	2b00      	cmp	r3, #0
 8003050:	d0f0      	beq.n	8003034 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d102      	bne.n	8003060 <HAL_RCC_OscConfig+0x42c>
 800305a:	f7ff fb48 	bl	80026ee <LL_RCC_LSE_Enable>
 800305e:	e00c      	b.n	800307a <HAL_RCC_OscConfig+0x446>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	2b05      	cmp	r3, #5
 8003066:	d104      	bne.n	8003072 <HAL_RCC_OscConfig+0x43e>
 8003068:	f7ff fb63 	bl	8002732 <LL_RCC_LSE_EnableBypass>
 800306c:	f7ff fb3f 	bl	80026ee <LL_RCC_LSE_Enable>
 8003070:	e003      	b.n	800307a <HAL_RCC_OscConfig+0x446>
 8003072:	f7ff fb4d 	bl	8002710 <LL_RCC_LSE_Disable>
 8003076:	f7ff fb6d 	bl	8002754 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d014      	beq.n	80030ac <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003082:	f7fe fe21 	bl	8001cc8 <HAL_GetTick>
 8003086:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8003088:	e00a      	b.n	80030a0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308a:	f7fe fe1d 	bl	8001cc8 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003098:	4293      	cmp	r3, r2
 800309a:	d901      	bls.n	80030a0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e136      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80030a0:	f7ff fb69 	bl	8002776 <LL_RCC_LSE_IsReady>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d0ef      	beq.n	800308a <HAL_RCC_OscConfig+0x456>
 80030aa:	e013      	b.n	80030d4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ac:	f7fe fe0c 	bl	8001cc8 <HAL_GetTick>
 80030b0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80030b2:	e00a      	b.n	80030ca <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030b4:	f7fe fe08 	bl	8001cc8 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d901      	bls.n	80030ca <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80030c6:	2303      	movs	r3, #3
 80030c8:	e121      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80030ca:	f7ff fb54 	bl	8002776 <LL_RCC_LSE_IsReady>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1ef      	bne.n	80030b4 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d02c      	beq.n	800313a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d014      	beq.n	8003112 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80030e8:	f7ff facd 	bl	8002686 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ec:	f7fe fdec 	bl	8001cc8 <HAL_GetTick>
 80030f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80030f2:	e008      	b.n	8003106 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030f4:	f7fe fde8 	bl	8001cc8 <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d901      	bls.n	8003106 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e103      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8003106:	f7ff fae0 	bl	80026ca <LL_RCC_HSI48_IsReady>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d0f1      	beq.n	80030f4 <HAL_RCC_OscConfig+0x4c0>
 8003110:	e013      	b.n	800313a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003112:	f7ff fac9 	bl	80026a8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003116:	f7fe fdd7 	bl	8001cc8 <HAL_GetTick>
 800311a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800311c:	e008      	b.n	8003130 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800311e:	f7fe fdd3 	bl	8001cc8 <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	2b02      	cmp	r3, #2
 800312a:	d901      	bls.n	8003130 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e0ee      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8003130:	f7ff facb 	bl	80026ca <LL_RCC_HSI48_IsReady>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d1f1      	bne.n	800311e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800313e:	2b00      	cmp	r3, #0
 8003140:	f000 80e4 	beq.w	800330c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003144:	f7ff fc29 	bl	800299a <LL_RCC_GetSysClkSource>
 8003148:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800314a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003156:	2b02      	cmp	r3, #2
 8003158:	f040 80b4 	bne.w	80032c4 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f003 0203 	and.w	r2, r3, #3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003166:	429a      	cmp	r2, r3
 8003168:	d123      	bne.n	80031b2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003174:	429a      	cmp	r2, r3
 8003176:	d11c      	bne.n	80031b2 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	0a1b      	lsrs	r3, r3, #8
 800317c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003184:	429a      	cmp	r2, r3
 8003186:	d114      	bne.n	80031b2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003192:	429a      	cmp	r2, r3
 8003194:	d10d      	bne.n	80031b2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d106      	bne.n	80031b2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d05d      	beq.n	800326e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	2b0c      	cmp	r3, #12
 80031b6:	d058      	beq.n	800326a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80031b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d001      	beq.n	80031ca <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e0a1      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80031ca:	f7ff fc84 	bl	8002ad6 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031ce:	f7fe fd7b 	bl	8001cc8 <HAL_GetTick>
 80031d2:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031d4:	e008      	b.n	80031e8 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031d6:	f7fe fd77 	bl	8001cc8 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d901      	bls.n	80031e8 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e092      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1ef      	bne.n	80031d6 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031fa:	68da      	ldr	r2, [r3, #12]
 80031fc:	4b30      	ldr	r3, [pc, #192]	@ (80032c0 <HAL_RCC_OscConfig+0x68c>)
 80031fe:	4013      	ands	r3, r2
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003208:	4311      	orrs	r1, r2
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800320e:	0212      	lsls	r2, r2, #8
 8003210:	4311      	orrs	r1, r2
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003216:	4311      	orrs	r1, r2
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800321c:	4311      	orrs	r1, r2
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003222:	430a      	orrs	r2, r1
 8003224:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003228:	4313      	orrs	r3, r2
 800322a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800322c:	f7ff fc44 	bl	8002ab8 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003230:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800323a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800323e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003240:	f7fe fd42 	bl	8001cc8 <HAL_GetTick>
 8003244:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003248:	f7fe fd3e 	bl	8001cc8 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e059      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800325a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d0ef      	beq.n	8003248 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003268:	e050      	b.n	800330c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e04f      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800326e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d147      	bne.n	800330c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800327c:	f7ff fc1c 	bl	8002ab8 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800328a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800328e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003290:	f7fe fd1a 	bl	8001cc8 <HAL_GetTick>
 8003294:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003296:	e008      	b.n	80032aa <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003298:	f7fe fd16 	bl	8001cc8 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e031      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d0ef      	beq.n	8003298 <HAL_RCC_OscConfig+0x664>
 80032b8:	e028      	b.n	800330c <HAL_RCC_OscConfig+0x6d8>
 80032ba:	bf00      	nop
 80032bc:	58000400 	.word	0x58000400
 80032c0:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	2b0c      	cmp	r3, #12
 80032c8:	d01e      	beq.n	8003308 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ca:	f7ff fc04 	bl	8002ad6 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ce:	f7fe fcfb 	bl	8001cc8 <HAL_GetTick>
 80032d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032d4:	e008      	b.n	80032e8 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032d6:	f7fe fcf7 	bl	8001cc8 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e012      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1ef      	bne.n	80032d6 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80032f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032fa:	68da      	ldr	r2, [r3, #12]
 80032fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003300:	4b05      	ldr	r3, [pc, #20]	@ (8003318 <HAL_RCC_OscConfig+0x6e4>)
 8003302:	4013      	ands	r3, r2
 8003304:	60cb      	str	r3, [r1, #12]
 8003306:	e001      	b.n	800330c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e000      	b.n	800330e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3734      	adds	r7, #52	@ 0x34
 8003312:	46bd      	mov	sp, r7
 8003314:	bd90      	pop	{r4, r7, pc}
 8003316:	bf00      	nop
 8003318:	eefefffc 	.word	0xeefefffc

0800331c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d101      	bne.n	8003330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e12d      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003330:	4b98      	ldr	r3, [pc, #608]	@ (8003594 <HAL_RCC_ClockConfig+0x278>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0307 	and.w	r3, r3, #7
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	429a      	cmp	r2, r3
 800333c:	d91b      	bls.n	8003376 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800333e:	4b95      	ldr	r3, [pc, #596]	@ (8003594 <HAL_RCC_ClockConfig+0x278>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f023 0207 	bic.w	r2, r3, #7
 8003346:	4993      	ldr	r1, [pc, #588]	@ (8003594 <HAL_RCC_ClockConfig+0x278>)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	4313      	orrs	r3, r2
 800334c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800334e:	f7fe fcbb 	bl	8001cc8 <HAL_GetTick>
 8003352:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003354:	e008      	b.n	8003368 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003356:	f7fe fcb7 	bl	8001cc8 <HAL_GetTick>
 800335a:	4602      	mov	r2, r0
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	2b02      	cmp	r3, #2
 8003362:	d901      	bls.n	8003368 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e111      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003368:	4b8a      	ldr	r3, [pc, #552]	@ (8003594 <HAL_RCC_ClockConfig+0x278>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0307 	and.w	r3, r3, #7
 8003370:	683a      	ldr	r2, [r7, #0]
 8003372:	429a      	cmp	r2, r3
 8003374:	d1ef      	bne.n	8003356 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0302 	and.w	r3, r3, #2
 800337e:	2b00      	cmp	r3, #0
 8003380:	d016      	beq.n	80033b0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	4618      	mov	r0, r3
 8003388:	f7ff fb13 	bl	80029b2 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800338c:	f7fe fc9c 	bl	8001cc8 <HAL_GetTick>
 8003390:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003394:	f7fe fc98 	bl	8001cc8 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e0f2      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80033a6:	f7ff fbe8 	bl	8002b7a <LL_RCC_IsActiveFlag_HPRE>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d0f1      	beq.n	8003394 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0320 	and.w	r3, r3, #32
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d016      	beq.n	80033ea <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7ff fb0a 	bl	80029da <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80033c6:	f7fe fc7f 	bl	8001cc8 <HAL_GetTick>
 80033ca:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80033cc:	e008      	b.n	80033e0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80033ce:	f7fe fc7b 	bl	8001cc8 <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d901      	bls.n	80033e0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e0d5      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80033e0:	f7ff fbdd 	bl	8002b9e <LL_RCC_IsActiveFlag_C2HPRE>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d0f1      	beq.n	80033ce <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d016      	beq.n	8003424 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7ff fb03 	bl	8002a06 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003400:	f7fe fc62 	bl	8001cc8 <HAL_GetTick>
 8003404:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003406:	e008      	b.n	800341a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003408:	f7fe fc5e 	bl	8001cc8 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e0b8      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800341a:	f7ff fbd3 	bl	8002bc4 <LL_RCC_IsActiveFlag_SHDHPRE>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d0f1      	beq.n	8003408 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0304 	and.w	r3, r3, #4
 800342c:	2b00      	cmp	r3, #0
 800342e:	d016      	beq.n	800345e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff fafd 	bl	8002a34 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800343a:	f7fe fc45 	bl	8001cc8 <HAL_GetTick>
 800343e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003440:	e008      	b.n	8003454 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003442:	f7fe fc41 	bl	8001cc8 <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	2b02      	cmp	r3, #2
 800344e:	d901      	bls.n	8003454 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003450:	2303      	movs	r3, #3
 8003452:	e09b      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003454:	f7ff fbc9 	bl	8002bea <LL_RCC_IsActiveFlag_PPRE1>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0f1      	beq.n	8003442 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0308 	and.w	r3, r3, #8
 8003466:	2b00      	cmp	r3, #0
 8003468:	d017      	beq.n	800349a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	691b      	ldr	r3, [r3, #16]
 800346e:	00db      	lsls	r3, r3, #3
 8003470:	4618      	mov	r0, r3
 8003472:	f7ff faf3 	bl	8002a5c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003476:	f7fe fc27 	bl	8001cc8 <HAL_GetTick>
 800347a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800347c:	e008      	b.n	8003490 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800347e:	f7fe fc23 	bl	8001cc8 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	2b02      	cmp	r3, #2
 800348a:	d901      	bls.n	8003490 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e07d      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003490:	f7ff fbbd 	bl	8002c0e <LL_RCC_IsActiveFlag_PPRE2>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d0f1      	beq.n	800347e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d043      	beq.n	800352e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d106      	bne.n	80034bc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80034ae:	f7ff f893 	bl	80025d8 <LL_RCC_HSE_IsReady>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d11e      	bne.n	80034f6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e067      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	2b03      	cmp	r3, #3
 80034c2:	d106      	bne.n	80034d2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80034c4:	f7ff fb16 	bl	8002af4 <LL_RCC_PLL_IsReady>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d113      	bne.n	80034f6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e05c      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d106      	bne.n	80034e8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80034da:	f7ff f9fb 	bl	80028d4 <LL_RCC_MSI_IsReady>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d108      	bne.n	80034f6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e051      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80034e8:	f7ff f8a6 	bl	8002638 <LL_RCC_HSI_IsReady>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e04a      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7ff fa39 	bl	8002972 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003500:	f7fe fbe2 	bl	8001cc8 <HAL_GetTick>
 8003504:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003506:	e00a      	b.n	800351e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003508:	f7fe fbde 	bl	8001cc8 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003516:	4293      	cmp	r3, r2
 8003518:	d901      	bls.n	800351e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e036      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800351e:	f7ff fa3c 	bl	800299a <LL_RCC_GetSysClkSource>
 8003522:	4602      	mov	r2, r0
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	429a      	cmp	r2, r3
 800352c:	d1ec      	bne.n	8003508 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800352e:	4b19      	ldr	r3, [pc, #100]	@ (8003594 <HAL_RCC_ClockConfig+0x278>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0307 	and.w	r3, r3, #7
 8003536:	683a      	ldr	r2, [r7, #0]
 8003538:	429a      	cmp	r2, r3
 800353a:	d21b      	bcs.n	8003574 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800353c:	4b15      	ldr	r3, [pc, #84]	@ (8003594 <HAL_RCC_ClockConfig+0x278>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f023 0207 	bic.w	r2, r3, #7
 8003544:	4913      	ldr	r1, [pc, #76]	@ (8003594 <HAL_RCC_ClockConfig+0x278>)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	4313      	orrs	r3, r2
 800354a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800354c:	f7fe fbbc 	bl	8001cc8 <HAL_GetTick>
 8003550:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003552:	e008      	b.n	8003566 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003554:	f7fe fbb8 	bl	8001cc8 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e012      	b.n	800358c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003566:	4b0b      	ldr	r3, [pc, #44]	@ (8003594 <HAL_RCC_ClockConfig+0x278>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0307 	and.w	r3, r3, #7
 800356e:	683a      	ldr	r2, [r7, #0]
 8003570:	429a      	cmp	r2, r3
 8003572:	d1ef      	bne.n	8003554 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003574:	f000 f87e 	bl	8003674 <HAL_RCC_GetHCLKFreq>
 8003578:	4603      	mov	r3, r0
 800357a:	4a07      	ldr	r2, [pc, #28]	@ (8003598 <HAL_RCC_ClockConfig+0x27c>)
 800357c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800357e:	f7fe fbaf 	bl	8001ce0 <HAL_GetTickPrio>
 8003582:	4603      	mov	r3, r0
 8003584:	4618      	mov	r0, r3
 8003586:	f7fe fb51 	bl	8001c2c <HAL_InitTick>
 800358a:	4603      	mov	r3, r0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	58004000 	.word	0x58004000
 8003598:	20000008 	.word	0x20000008

0800359c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800359c:	b590      	push	{r4, r7, lr}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035a2:	f7ff f9fa 	bl	800299a <LL_RCC_GetSysClkSource>
 80035a6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d10a      	bne.n	80035c4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80035ae:	f7ff f9b6 	bl	800291e <LL_RCC_MSI_GetRange>
 80035b2:	4603      	mov	r3, r0
 80035b4:	091b      	lsrs	r3, r3, #4
 80035b6:	f003 030f 	and.w	r3, r3, #15
 80035ba:	4a2b      	ldr	r2, [pc, #172]	@ (8003668 <HAL_RCC_GetSysClockFreq+0xcc>)
 80035bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035c0:	60fb      	str	r3, [r7, #12]
 80035c2:	e04b      	b.n	800365c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d102      	bne.n	80035d0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035ca:	4b28      	ldr	r3, [pc, #160]	@ (800366c <HAL_RCC_GetSysClockFreq+0xd0>)
 80035cc:	60fb      	str	r3, [r7, #12]
 80035ce:	e045      	b.n	800365c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2b08      	cmp	r3, #8
 80035d4:	d10a      	bne.n	80035ec <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80035d6:	f7fe ffcf 	bl	8002578 <LL_RCC_HSE_IsEnabledDiv2>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d102      	bne.n	80035e6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80035e0:	4b22      	ldr	r3, [pc, #136]	@ (800366c <HAL_RCC_GetSysClockFreq+0xd0>)
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	e03a      	b.n	800365c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80035e6:	4b22      	ldr	r3, [pc, #136]	@ (8003670 <HAL_RCC_GetSysClockFreq+0xd4>)
 80035e8:	60fb      	str	r3, [r7, #12]
 80035ea:	e037      	b.n	800365c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80035ec:	f7ff fab9 	bl	8002b62 <LL_RCC_PLL_GetMainSource>
 80035f0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d003      	beq.n	8003600 <HAL_RCC_GetSysClockFreq+0x64>
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	2b03      	cmp	r3, #3
 80035fc:	d003      	beq.n	8003606 <HAL_RCC_GetSysClockFreq+0x6a>
 80035fe:	e00d      	b.n	800361c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8003600:	4b1a      	ldr	r3, [pc, #104]	@ (800366c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003602:	60bb      	str	r3, [r7, #8]
        break;
 8003604:	e015      	b.n	8003632 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003606:	f7fe ffb7 	bl	8002578 <LL_RCC_HSE_IsEnabledDiv2>
 800360a:	4603      	mov	r3, r0
 800360c:	2b01      	cmp	r3, #1
 800360e:	d102      	bne.n	8003616 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8003610:	4b16      	ldr	r3, [pc, #88]	@ (800366c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003612:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003614:	e00d      	b.n	8003632 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8003616:	4b16      	ldr	r3, [pc, #88]	@ (8003670 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003618:	60bb      	str	r3, [r7, #8]
        break;
 800361a:	e00a      	b.n	8003632 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800361c:	f7ff f97f 	bl	800291e <LL_RCC_MSI_GetRange>
 8003620:	4603      	mov	r3, r0
 8003622:	091b      	lsrs	r3, r3, #4
 8003624:	f003 030f 	and.w	r3, r3, #15
 8003628:	4a0f      	ldr	r2, [pc, #60]	@ (8003668 <HAL_RCC_GetSysClockFreq+0xcc>)
 800362a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800362e:	60bb      	str	r3, [r7, #8]
        break;
 8003630:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8003632:	f7ff fa71 	bl	8002b18 <LL_RCC_PLL_GetN>
 8003636:	4602      	mov	r2, r0
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	fb03 f402 	mul.w	r4, r3, r2
 800363e:	f7ff fa84 	bl	8002b4a <LL_RCC_PLL_GetDivider>
 8003642:	4603      	mov	r3, r0
 8003644:	091b      	lsrs	r3, r3, #4
 8003646:	3301      	adds	r3, #1
 8003648:	fbb4 f4f3 	udiv	r4, r4, r3
 800364c:	f7ff fa71 	bl	8002b32 <LL_RCC_PLL_GetR>
 8003650:	4603      	mov	r3, r0
 8003652:	0f5b      	lsrs	r3, r3, #29
 8003654:	3301      	adds	r3, #1
 8003656:	fbb4 f3f3 	udiv	r3, r4, r3
 800365a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800365c:	68fb      	ldr	r3, [r7, #12]
}
 800365e:	4618      	mov	r0, r3
 8003660:	3714      	adds	r7, #20
 8003662:	46bd      	mov	sp, r7
 8003664:	bd90      	pop	{r4, r7, pc}
 8003666:	bf00      	nop
 8003668:	08007e90 	.word	0x08007e90
 800366c:	00f42400 	.word	0x00f42400
 8003670:	01e84800 	.word	0x01e84800

08003674 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003674:	b598      	push	{r3, r4, r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003678:	f7ff ff90 	bl	800359c <HAL_RCC_GetSysClockFreq>
 800367c:	4604      	mov	r4, r0
 800367e:	f7ff fa01 	bl	8002a84 <LL_RCC_GetAHBPrescaler>
 8003682:	4603      	mov	r3, r0
 8003684:	091b      	lsrs	r3, r3, #4
 8003686:	f003 030f 	and.w	r3, r3, #15
 800368a:	4a03      	ldr	r2, [pc, #12]	@ (8003698 <HAL_RCC_GetHCLKFreq+0x24>)
 800368c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003690:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003694:	4618      	mov	r0, r3
 8003696:	bd98      	pop	{r3, r4, r7, pc}
 8003698:	08007e50 	.word	0x08007e50

0800369c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800369c:	b590      	push	{r4, r7, lr}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2bb0      	cmp	r3, #176	@ 0xb0
 80036a8:	d903      	bls.n	80036b2 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80036aa:	4b15      	ldr	r3, [pc, #84]	@ (8003700 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80036ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ae:	60fb      	str	r3, [r7, #12]
 80036b0:	e007      	b.n	80036c2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	091b      	lsrs	r3, r3, #4
 80036b6:	f003 030f 	and.w	r3, r3, #15
 80036ba:	4a11      	ldr	r2, [pc, #68]	@ (8003700 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80036bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c0:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80036c2:	f7ff f9eb 	bl	8002a9c <LL_RCC_GetAHB4Prescaler>
 80036c6:	4603      	mov	r3, r0
 80036c8:	091b      	lsrs	r3, r3, #4
 80036ca:	f003 030f 	and.w	r3, r3, #15
 80036ce:	4a0d      	ldr	r2, [pc, #52]	@ (8003704 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80036d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80036da:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	4a0a      	ldr	r2, [pc, #40]	@ (8003708 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80036e0:	fba2 2303 	umull	r2, r3, r2, r3
 80036e4:	0c9c      	lsrs	r4, r3, #18
 80036e6:	f7fe ff39 	bl	800255c <HAL_PWREx_GetVoltageRange>
 80036ea:	4603      	mov	r3, r0
 80036ec:	4619      	mov	r1, r3
 80036ee:	4620      	mov	r0, r4
 80036f0:	f000 f80c 	bl	800370c <RCC_SetFlashLatency>
 80036f4:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3714      	adds	r7, #20
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd90      	pop	{r4, r7, pc}
 80036fe:	bf00      	nop
 8003700:	08007e90 	.word	0x08007e90
 8003704:	08007e50 	.word	0x08007e50
 8003708:	431bde83 	.word	0x431bde83

0800370c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800370c:	b590      	push	{r4, r7, lr}
 800370e:	b093      	sub	sp, #76	@ 0x4c
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8003716:	4b37      	ldr	r3, [pc, #220]	@ (80037f4 <RCC_SetFlashLatency+0xe8>)
 8003718:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800371c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800371e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8003722:	4a35      	ldr	r2, [pc, #212]	@ (80037f8 <RCC_SetFlashLatency+0xec>)
 8003724:	f107 031c 	add.w	r3, r7, #28
 8003728:	ca07      	ldmia	r2, {r0, r1, r2}
 800372a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800372e:	4b33      	ldr	r3, [pc, #204]	@ (80037fc <RCC_SetFlashLatency+0xf0>)
 8003730:	f107 040c 	add.w	r4, r7, #12
 8003734:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003736:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800373a:	2300      	movs	r3, #0
 800373c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003744:	d11a      	bne.n	800377c <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003746:	2300      	movs	r3, #0
 8003748:	643b      	str	r3, [r7, #64]	@ 0x40
 800374a:	e013      	b.n	8003774 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800374c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	3348      	adds	r3, #72	@ 0x48
 8003752:	443b      	add	r3, r7
 8003754:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	429a      	cmp	r2, r3
 800375c:	d807      	bhi.n	800376e <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800375e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	3348      	adds	r3, #72	@ 0x48
 8003764:	443b      	add	r3, r7
 8003766:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800376a:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800376c:	e020      	b.n	80037b0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800376e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003770:	3301      	adds	r3, #1
 8003772:	643b      	str	r3, [r7, #64]	@ 0x40
 8003774:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003776:	2b03      	cmp	r3, #3
 8003778:	d9e8      	bls.n	800374c <RCC_SetFlashLatency+0x40>
 800377a:	e019      	b.n	80037b0 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800377c:	2300      	movs	r3, #0
 800377e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003780:	e013      	b.n	80037aa <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	3348      	adds	r3, #72	@ 0x48
 8003788:	443b      	add	r3, r7
 800378a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	429a      	cmp	r2, r3
 8003792:	d807      	bhi.n	80037a4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	3348      	adds	r3, #72	@ 0x48
 800379a:	443b      	add	r3, r7
 800379c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80037a0:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80037a2:	e005      	b.n	80037b0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80037a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037a6:	3301      	adds	r3, #1
 80037a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d9e8      	bls.n	8003782 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80037b0:	4b13      	ldr	r3, [pc, #76]	@ (8003800 <RCC_SetFlashLatency+0xf4>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f023 0207 	bic.w	r2, r3, #7
 80037b8:	4911      	ldr	r1, [pc, #68]	@ (8003800 <RCC_SetFlashLatency+0xf4>)
 80037ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037bc:	4313      	orrs	r3, r2
 80037be:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80037c0:	f7fe fa82 	bl	8001cc8 <HAL_GetTick>
 80037c4:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80037c6:	e008      	b.n	80037da <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80037c8:	f7fe fa7e 	bl	8001cc8 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e007      	b.n	80037ea <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80037da:	4b09      	ldr	r3, [pc, #36]	@ (8003800 <RCC_SetFlashLatency+0xf4>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0307 	and.w	r3, r3, #7
 80037e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d1ef      	bne.n	80037c8 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	374c      	adds	r7, #76	@ 0x4c
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd90      	pop	{r4, r7, pc}
 80037f2:	bf00      	nop
 80037f4:	08007ce8 	.word	0x08007ce8
 80037f8:	08007cf8 	.word	0x08007cf8
 80037fc:	08007d04 	.word	0x08007d04
 8003800:	58004000 	.word	0x58004000

08003804 <LL_RCC_LSE_IsEnabled>:
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8003808:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800380c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003810:	f003 0301 	and.w	r3, r3, #1
 8003814:	2b01      	cmp	r3, #1
 8003816:	d101      	bne.n	800381c <LL_RCC_LSE_IsEnabled+0x18>
 8003818:	2301      	movs	r3, #1
 800381a:	e000      	b.n	800381e <LL_RCC_LSE_IsEnabled+0x1a>
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <LL_RCC_LSE_IsReady>:
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800382c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003830:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003834:	f003 0302 	and.w	r3, r3, #2
 8003838:	2b02      	cmp	r3, #2
 800383a:	d101      	bne.n	8003840 <LL_RCC_LSE_IsReady+0x18>
 800383c:	2301      	movs	r3, #1
 800383e:	e000      	b.n	8003842 <LL_RCC_LSE_IsReady+0x1a>
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr

0800384c <LL_RCC_SetRFWKPClockSource>:
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8003854:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003858:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800385c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003860:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4313      	orrs	r3, r2
 8003868:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <LL_RCC_SetSMPSClockSource>:
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003880:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003886:	f023 0203 	bic.w	r2, r3, #3
 800388a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4313      	orrs	r3, r2
 8003892:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <LL_RCC_SetSMPSPrescaler>:
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80038a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ae:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80038b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <LL_RCC_SetUSARTClockSource>:
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80038d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038d8:	f023 0203 	bic.w	r2, r3, #3
 80038dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <LL_RCC_SetLPUARTClockSource>:
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80038fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003904:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003908:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4313      	orrs	r3, r2
 8003910:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003914:	bf00      	nop
 8003916:	370c      	adds	r7, #12
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <LL_RCC_SetI2CClockSource>:
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003928:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800392c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	091b      	lsrs	r3, r3, #4
 8003934:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003938:	43db      	mvns	r3, r3
 800393a:	401a      	ands	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	011b      	lsls	r3, r3, #4
 8003940:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003944:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003948:	4313      	orrs	r3, r2
 800394a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <LL_RCC_SetLPTIMClockSource>:
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003962:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003966:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	0c1b      	lsrs	r3, r3, #16
 800396e:	041b      	lsls	r3, r3, #16
 8003970:	43db      	mvns	r3, r3
 8003972:	401a      	ands	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	041b      	lsls	r3, r3, #16
 8003978:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800397c:	4313      	orrs	r3, r2
 800397e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003982:	bf00      	nop
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr

0800398e <LL_RCC_SetSAIClockSource>:
{
 800398e:	b480      	push	{r7}
 8003990:	b083      	sub	sp, #12
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8003996:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800399a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800399e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80039a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80039ae:	bf00      	nop
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr

080039ba <LL_RCC_SetRNGClockSource>:
{
 80039ba:	b480      	push	{r7}
 80039bc:	b083      	sub	sp, #12
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80039c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ca:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80039ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80039da:	bf00      	nop
 80039dc:	370c      	adds	r7, #12
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr

080039e6 <LL_RCC_SetCLK48ClockSource>:
{
 80039e6:	b480      	push	{r7}
 80039e8:	b083      	sub	sp, #12
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80039ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003a06:	bf00      	nop
 8003a08:	370c      	adds	r7, #12
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr

08003a12 <LL_RCC_SetUSBClockSource>:
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b082      	sub	sp, #8
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f7ff ffe3 	bl	80039e6 <LL_RCC_SetCLK48ClockSource>
}
 8003a20:	bf00      	nop
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <LL_RCC_SetADCClockSource>:
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003a30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a38:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003a3c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003a48:	bf00      	nop
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <LL_RCC_SetRTCClockSource>:
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003a5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a68:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <LL_RCC_GetRTCClockSource>:
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003a84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr

08003a9a <LL_RCC_ForceBackupDomainReset>:
{
 8003a9a:	b480      	push	{r7}
 8003a9c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003a9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aa6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003aaa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003ab2:	bf00      	nop
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <LL_RCC_ReleaseBackupDomainReset>:
{
 8003abc:	b480      	push	{r7}
 8003abe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003ac0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ac8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003acc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ad0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003ad4:	bf00      	nop
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr

08003ade <LL_RCC_PLLSAI1_Enable>:
{
 8003ade:	b480      	push	{r7}
 8003ae0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003ae2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003aec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003af0:	6013      	str	r3, [r2, #0]
}
 8003af2:	bf00      	nop
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <LL_RCC_PLLSAI1_Disable>:
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003b00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003b0e:	6013      	str	r3, [r2, #0]
}
 8003b10:	bf00      	nop
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr

08003b1a <LL_RCC_PLLSAI1_IsReady>:
{
 8003b1a:	b480      	push	{r7}
 8003b1c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003b1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b2c:	d101      	bne.n	8003b32 <LL_RCC_PLLSAI1_IsReady+0x18>
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e000      	b.n	8003b34 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr

08003b3e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b088      	sub	sp, #32
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8003b46:	2300      	movs	r3, #0
 8003b48:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d034      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b5e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b62:	d021      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8003b64:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b68:	d81b      	bhi.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b6e:	d01d      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8003b70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b74:	d815      	bhi.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00b      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8003b7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b7e:	d110      	bne.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8003b80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b8e:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8003b90:	e00d      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	3304      	adds	r3, #4
 8003b96:	4618      	mov	r0, r3
 8003b98:	f000 f947 	bl	8003e2a <RCCEx_PLLSAI1_ConfigNP>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003ba0:	e005      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	77fb      	strb	r3, [r7, #31]
        break;
 8003ba6:	e002      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003ba8:	bf00      	nop
 8003baa:	e000      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003bac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bae:	7ffb      	ldrb	r3, [r7, #31]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d105      	bne.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff fee8 	bl	800398e <LL_RCC_SetSAIClockSource>
 8003bbe:	e001      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bc0:	7ffb      	ldrb	r3, [r7, #31]
 8003bc2:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d046      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8003bd0:	f7ff ff56 	bl	8003a80 <LL_RCC_GetRTCClockSource>
 8003bd4:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bda:	69ba      	ldr	r2, [r7, #24]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d03c      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003be0:	f7fe fcac 	bl	800253c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d105      	bne.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7ff ff30 	bl	8003a54 <LL_RCC_SetRTCClockSource>
 8003bf4:	e02e      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8003bf6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bfe:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003c00:	f7ff ff4b 	bl	8003a9a <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8003c04:	f7ff ff5a 	bl	8003abc <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c12:	4313      	orrs	r3, r2
 8003c14:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8003c16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003c20:	f7ff fdf0 	bl	8003804 <LL_RCC_LSE_IsEnabled>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d114      	bne.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003c2a:	f7fe f84d 	bl	8001cc8 <HAL_GetTick>
 8003c2e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8003c30:	e00b      	b.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c32:	f7fe f849 	bl	8001cc8 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d902      	bls.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	77fb      	strb	r3, [r7, #31]
              break;
 8003c48:	e004      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8003c4a:	f7ff fded 	bl	8003828 <LL_RCC_LSE_IsReady>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d1ee      	bne.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8003c54:	7ffb      	ldrb	r3, [r7, #31]
 8003c56:	77bb      	strb	r3, [r7, #30]
 8003c58:	e001      	b.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c5a:	7ffb      	ldrb	r3, [r7, #31]
 8003c5c:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d004      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7ff fe2a 	bl	80038c8 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d004      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7ff fe35 	bl	80038f4 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0310 	and.w	r3, r3, #16
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d004      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7ff fe5d 	bl	800395a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0320 	and.w	r3, r3, #32
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d004      	beq.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7ff fe52 	bl	800395a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0304 	and.w	r3, r3, #4
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d004      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7ff fe2a 	bl	8003920 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0308 	and.w	r3, r3, #8
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d004      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7ff fe1f 	bl	8003920 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d022      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7ff fe8d 	bl	8003a12 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d00:	d107      	bne.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8003d02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d0c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d10:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d1a:	d10b      	bne.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	3304      	adds	r3, #4
 8003d20:	4618      	mov	r0, r3
 8003d22:	f000 f8dd 	bl	8003ee0 <RCCEx_PLLSAI1_ConfigNQ>
 8003d26:	4603      	mov	r3, r0
 8003d28:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003d2a:	7ffb      	ldrb	r3, [r7, #31]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8003d30:	7ffb      	ldrb	r3, [r7, #31]
 8003d32:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d02b      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d48:	d008      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d52:	d003      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d105      	bne.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7ff fe2a 	bl	80039ba <LL_RCC_SetRNGClockSource>
 8003d66:	e00a      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x240>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d70:	60fb      	str	r3, [r7, #12]
 8003d72:	2000      	movs	r0, #0
 8003d74:	f7ff fe21 	bl	80039ba <LL_RCC_SetRNGClockSource>
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f7ff fe34 	bl	80039e6 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d82:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8003d86:	d107      	bne.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003d88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d96:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d022      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7ff fe3d 	bl	8003a28 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003db2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003db6:	d107      	bne.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003db8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003dc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc6:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003dd0:	d10b      	bne.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	3304      	adds	r3, #4
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f000 f8dd 	bl	8003f96 <RCCEx_PLLSAI1_ConfigNR>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003de0:	7ffb      	ldrb	r3, [r7, #31]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8003de6:	7ffb      	ldrb	r3, [r7, #31]
 8003de8:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d004      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7ff fd26 	bl	800384c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d009      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e10:	4618      	mov	r0, r3
 8003e12:	f7ff fd45 	bl	80038a0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7ff fd2c 	bl	8003878 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8003e20:	7fbb      	ldrb	r3, [r7, #30]
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3720      	adds	r7, #32
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003e2a:	b580      	push	{r7, lr}
 8003e2c:	b084      	sub	sp, #16
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e32:	2300      	movs	r3, #0
 8003e34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003e36:	f7ff fe61 	bl	8003afc <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003e3a:	f7fd ff45 	bl	8001cc8 <HAL_GetTick>
 8003e3e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003e40:	e009      	b.n	8003e56 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e42:	f7fd ff41 	bl	8001cc8 <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d902      	bls.n	8003e56 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	73fb      	strb	r3, [r7, #15]
      break;
 8003e54:	e004      	b.n	8003e60 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003e56:	f7ff fe60 	bl	8003b1a <LL_RCC_PLLSAI1_IsReady>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d1f0      	bne.n	8003e42 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8003e60:	7bfb      	ldrb	r3, [r7, #15]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d137      	bne.n	8003ed6 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003e66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	021b      	lsls	r3, r3, #8
 8003e76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8003e7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e90:	4313      	orrs	r3, r2
 8003e92:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003e94:	f7ff fe23 	bl	8003ade <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e98:	f7fd ff16 	bl	8001cc8 <HAL_GetTick>
 8003e9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003e9e:	e009      	b.n	8003eb4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ea0:	f7fd ff12 	bl	8001cc8 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d902      	bls.n	8003eb4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	73fb      	strb	r3, [r7, #15]
        break;
 8003eb2:	e004      	b.n	8003ebe <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003eb4:	f7ff fe31 	bl	8003b1a <LL_RCC_PLLSAI1_IsReady>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d1f0      	bne.n	8003ea0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8003ebe:	7bfb      	ldrb	r3, [r7, #15]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d108      	bne.n	8003ed6 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003ec4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ec8:	691a      	ldr	r2, [r3, #16]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003eec:	f7ff fe06 	bl	8003afc <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003ef0:	f7fd feea 	bl	8001cc8 <HAL_GetTick>
 8003ef4:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003ef6:	e009      	b.n	8003f0c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ef8:	f7fd fee6 	bl	8001cc8 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d902      	bls.n	8003f0c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	73fb      	strb	r3, [r7, #15]
      break;
 8003f0a:	e004      	b.n	8003f16 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003f0c:	f7ff fe05 	bl	8003b1a <LL_RCC_PLLSAI1_IsReady>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1f0      	bne.n	8003ef8 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003f16:	7bfb      	ldrb	r3, [r7, #15]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d137      	bne.n	8003f8c <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003f1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	021b      	lsls	r3, r3, #8
 8003f2c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f30:	4313      	orrs	r3, r2
 8003f32:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003f34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f46:	4313      	orrs	r3, r2
 8003f48:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003f4a:	f7ff fdc8 	bl	8003ade <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f4e:	f7fd febb 	bl	8001cc8 <HAL_GetTick>
 8003f52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003f54:	e009      	b.n	8003f6a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f56:	f7fd feb7 	bl	8001cc8 <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d902      	bls.n	8003f6a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	73fb      	strb	r3, [r7, #15]
        break;
 8003f68:	e004      	b.n	8003f74 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003f6a:	f7ff fdd6 	bl	8003b1a <LL_RCC_PLLSAI1_IsReady>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d1f0      	bne.n	8003f56 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003f74:	7bfb      	ldrb	r3, [r7, #15]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d108      	bne.n	8003f8c <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003f7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f7e:	691a      	ldr	r2, [r3, #16]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3710      	adds	r7, #16
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b084      	sub	sp, #16
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003fa2:	f7ff fdab 	bl	8003afc <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003fa6:	f7fd fe8f 	bl	8001cc8 <HAL_GetTick>
 8003faa:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003fac:	e009      	b.n	8003fc2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003fae:	f7fd fe8b 	bl	8001cc8 <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d902      	bls.n	8003fc2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8003fc0:	e004      	b.n	8003fcc <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003fc2:	f7ff fdaa 	bl	8003b1a <LL_RCC_PLLSAI1_IsReady>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1f0      	bne.n	8003fae <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d137      	bne.n	8004042 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003fd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	021b      	lsls	r3, r3, #8
 8003fe2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8003fea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004000:	f7ff fd6d 	bl	8003ade <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004004:	f7fd fe60 	bl	8001cc8 <HAL_GetTick>
 8004008:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800400a:	e009      	b.n	8004020 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800400c:	f7fd fe5c 	bl	8001cc8 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b02      	cmp	r3, #2
 8004018:	d902      	bls.n	8004020 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	73fb      	strb	r3, [r7, #15]
        break;
 800401e:	e004      	b.n	800402a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004020:	f7ff fd7b 	bl	8003b1a <LL_RCC_PLLSAI1_IsReady>
 8004024:	4603      	mov	r3, r0
 8004026:	2b01      	cmp	r3, #1
 8004028:	d1f0      	bne.n	800400c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800402a:	7bfb      	ldrb	r3, [r7, #15]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d108      	bne.n	8004042 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004030:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004034:	691a      	ldr	r2, [r3, #16]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800403e:	4313      	orrs	r3, r2
 8004040:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004042:	7bfb      	ldrb	r3, [r7, #15]
}
 8004044:	4618      	mov	r0, r3
 8004046:	3710      	adds	r7, #16
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d101      	bne.n	800405e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e07a      	b.n	8004154 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004064:	b2db      	uxtb	r3, r3
 8004066:	2b00      	cmp	r3, #0
 8004068:	d106      	bne.n	8004078 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f7fd fcaa 	bl	80019cc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2202      	movs	r2, #2
 800407c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	f003 0310 	and.w	r3, r3, #16
 800408a:	2b10      	cmp	r3, #16
 800408c:	d058      	beq.n	8004140 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	22ca      	movs	r2, #202	@ 0xca
 8004094:	625a      	str	r2, [r3, #36]	@ 0x24
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2253      	movs	r2, #83	@ 0x53
 800409c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 f882 	bl	80041a8 <RTC_EnterInitMode>
 80040a4:	4603      	mov	r3, r0
 80040a6:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80040a8:	7bfb      	ldrb	r3, [r7, #15]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d12c      	bne.n	8004108 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	6812      	ldr	r2, [r2, #0]
 80040b8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80040bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040c0:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	6899      	ldr	r1, [r3, #8]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685a      	ldr	r2, [r3, #4]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	691b      	ldr	r3, [r3, #16]
 80040d0:	431a      	orrs	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	431a      	orrs	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	430a      	orrs	r2, r1
 80040de:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	68d2      	ldr	r2, [r2, #12]
 80040e8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	6919      	ldr	r1, [r3, #16]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	041a      	lsls	r2, r3, #16
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	430a      	orrs	r2, r1
 80040fc:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 f88a 	bl	8004218 <RTC_ExitInitMode>
 8004104:	4603      	mov	r3, r0
 8004106:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004108:	7bfb      	ldrb	r3, [r7, #15]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d113      	bne.n	8004136 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 0203 	bic.w	r2, r2, #3
 800411c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	69da      	ldr	r2, [r3, #28]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	431a      	orrs	r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	430a      	orrs	r2, r1
 8004134:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	22ff      	movs	r2, #255	@ 0xff
 800413c:	625a      	str	r2, [r3, #36]	@ 0x24
 800413e:	e001      	b.n	8004144 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004140:	2300      	movs	r3, #0
 8004142:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004144:	7bfb      	ldrb	r3, [r7, #15]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d103      	bne.n	8004152 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8004152:	7bfb      	ldrb	r3, [r7, #15]
}
 8004154:	4618      	mov	r0, r3
 8004156:	3710      	adds	r7, #16
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004164:	2300      	movs	r3, #0
 8004166:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a0d      	ldr	r2, [pc, #52]	@ (80041a4 <HAL_RTC_WaitForSynchro+0x48>)
 800416e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004170:	f7fd fdaa 	bl	8001cc8 <HAL_GetTick>
 8004174:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004176:	e009      	b.n	800418c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004178:	f7fd fda6 	bl	8001cc8 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004186:	d901      	bls.n	800418c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e007      	b.n	800419c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	f003 0320 	and.w	r3, r3, #32
 8004196:	2b00      	cmp	r3, #0
 8004198:	d0ee      	beq.n	8004178 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3710      	adds	r7, #16
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	0001ff5f 	.word	0x0001ff5f

080041a8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80041b4:	2300      	movs	r3, #0
 80041b6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d123      	bne.n	800420e <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	68da      	ldr	r2, [r3, #12]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80041d4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80041d6:	f7fd fd77 	bl	8001cc8 <HAL_GetTick>
 80041da:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80041dc:	e00d      	b.n	80041fa <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80041de:	f7fd fd73 	bl	8001cc8 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80041ec:	d905      	bls.n	80041fa <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2204      	movs	r2, #4
 80041f2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004204:	2b00      	cmp	r3, #0
 8004206:	d102      	bne.n	800420e <RTC_EnterInitMode+0x66>
 8004208:	7bfb      	ldrb	r3, [r7, #15]
 800420a:	2b01      	cmp	r3, #1
 800420c:	d1e7      	bne.n	80041de <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800420e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004220:	2300      	movs	r3, #0
 8004222:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	68da      	ldr	r2, [r3, #12]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004232:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 0320 	and.w	r3, r3, #32
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10b      	bne.n	800425a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f7ff ff8a 	bl	800415c <HAL_RTC_WaitForSynchro>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d005      	beq.n	800425a <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2204      	movs	r2, #4
 8004252:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800425a:	7bfb      	ldrb	r3, [r7, #15]
}
 800425c:	4618      	mov	r0, r3
 800425e:	3710      	adds	r7, #16
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8004264:	b480      	push	{r7}
 8004266:	b087      	sub	sp, #28
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004270:	4b5f      	ldr	r3, [pc, #380]	@ (80043f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a5f      	ldr	r2, [pc, #380]	@ (80043f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8004276:	fba2 2303 	umull	r2, r3, r2, r3
 800427a:	0adb      	lsrs	r3, r3, #11
 800427c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004280:	fb02 f303 	mul.w	r3, r2, r3
 8004284:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f893 3020 	ldrb.w	r3, [r3, #32]
 800428c:	2b01      	cmp	r3, #1
 800428e:	d101      	bne.n	8004294 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 8004290:	2302      	movs	r3, #2
 8004292:	e0a7      	b.n	80043e4 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2202      	movs	r2, #2
 80042a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	22ca      	movs	r2, #202	@ 0xca
 80042aa:	625a      	str	r2, [r3, #36]	@ 0x24
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2253      	movs	r2, #83	@ 0x53
 80042b2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d01a      	beq.n	80042f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	3b01      	subs	r3, #1
 80042c6:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d10d      	bne.n	80042ea <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	22ff      	movs	r2, #255	@ 0xff
 80042d4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2203      	movs	r2, #3
 80042da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e07c      	b.n	80043e4 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	f003 0304 	and.w	r3, r3, #4
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d1e4      	bne.n	80042c2 <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	689a      	ldr	r2, [r3, #8]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004306:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	b2da      	uxtb	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8004318:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800431a:	4b35      	ldr	r3, [pc, #212]	@ (80043f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a35      	ldr	r2, [pc, #212]	@ (80043f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8004320:	fba2 2303 	umull	r2, r3, r2, r3
 8004324:	0adb      	lsrs	r3, r3, #11
 8004326:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800432a:	fb02 f303 	mul.w	r3, r2, r3
 800432e:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	3b01      	subs	r3, #1
 8004334:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d10d      	bne.n	8004358 <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	22ff      	movs	r2, #255	@ 0xff
 8004342:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2203      	movs	r2, #3
 8004348:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e045      	b.n	80043e4 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	f003 0304 	and.w	r3, r3, #4
 8004362:	2b00      	cmp	r3, #0
 8004364:	d0e4      	beq.n	8004330 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	689a      	ldr	r2, [r3, #8]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f022 0207 	bic.w	r2, r2, #7
 8004374:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	6899      	ldr	r1, [r3, #8]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	430a      	orrs	r2, r1
 8004384:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68ba      	ldr	r2, [r7, #8]
 800438c:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800438e:	4b1a      	ldr	r3, [pc, #104]	@ (80043f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8004390:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004394:	4a18      	ldr	r2, [pc, #96]	@ (80043f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8004396:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800439a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800439e:	4b16      	ldr	r3, [pc, #88]	@ (80043f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a15      	ldr	r2, [pc, #84]	@ (80043f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 80043a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80043a8:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	689a      	ldr	r2, [r3, #8]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043b8:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	689a      	ldr	r2, [r3, #8]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043c8:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	22ff      	movs	r2, #255	@ 0xff
 80043d0:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	371c      	adds	r7, #28
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr
 80043f0:	20000008 	.word	0x20000008
 80043f4:	10624dd3 	.word	0x10624dd3
 80043f8:	58000800 	.word	0x58000800

080043fc <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b088      	sub	sp, #32
 8004400:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8004402:	2300      	movs	r3, #0
 8004404:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004406:	f107 0308 	add.w	r3, r7, #8
 800440a:	2218      	movs	r2, #24
 800440c:	2100      	movs	r1, #0
 800440e:	4618      	mov	r0, r3
 8004410:	f001 f92d 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 8004414:	233f      	movs	r3, #63	@ 0x3f
 8004416:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8004418:	2381      	movs	r3, #129	@ 0x81
 800441a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800441c:	1dfb      	adds	r3, r7, #7
 800441e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8004420:	2301      	movs	r3, #1
 8004422:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004424:	f107 0308 	add.w	r3, r7, #8
 8004428:	2100      	movs	r1, #0
 800442a:	4618      	mov	r0, r3
 800442c:	f001 fba8 	bl	8005b80 <hci_send_req>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	da01      	bge.n	800443a <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8004436:	23ff      	movs	r3, #255	@ 0xff
 8004438:	e000      	b.n	800443c <aci_gap_set_non_discoverable+0x40>
  return status;
 800443a:	79fb      	ldrb	r3, [r7, #7]
}
 800443c:	4618      	mov	r0, r3
 800443e:	3720      	adds	r7, #32
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8004444:	b5b0      	push	{r4, r5, r7, lr}
 8004446:	b0ce      	sub	sp, #312	@ 0x138
 8004448:	af00      	add	r7, sp, #0
 800444a:	4605      	mov	r5, r0
 800444c:	460c      	mov	r4, r1
 800444e:	4610      	mov	r0, r2
 8004450:	4619      	mov	r1, r3
 8004452:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004456:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800445a:	462a      	mov	r2, r5
 800445c:	701a      	strb	r2, [r3, #0]
 800445e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004462:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004466:	4622      	mov	r2, r4
 8004468:	801a      	strh	r2, [r3, #0]
 800446a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800446e:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 8004472:	4602      	mov	r2, r0
 8004474:	801a      	strh	r2, [r3, #0]
 8004476:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800447a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800447e:	460a      	mov	r2, r1
 8004480:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8004482:	f107 0310 	add.w	r3, r7, #16
 8004486:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800448a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800448e:	3308      	adds	r3, #8
 8004490:	f107 0210 	add.w	r2, r7, #16
 8004494:	4413      	add	r3, r2
 8004496:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800449a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800449e:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80044a2:	4413      	add	r3, r2
 80044a4:	3309      	adds	r3, #9
 80044a6:	f107 0210 	add.w	r2, r7, #16
 80044aa:	4413      	add	r3, r2
 80044ac:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80044b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80044b4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80044b8:	2200      	movs	r2, #0
 80044ba:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80044bc:	2300      	movs	r3, #0
 80044be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 80044c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80044c6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80044ca:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 80044ce:	7812      	ldrb	r2, [r2, #0]
 80044d0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80044d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80044d6:	3301      	adds	r3, #1
 80044d8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 80044dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80044e0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80044e4:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 80044e8:	8812      	ldrh	r2, [r2, #0]
 80044ea:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 80044ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80044f2:	3302      	adds	r3, #2
 80044f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 80044f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80044fc:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8004500:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 8004504:	8812      	ldrh	r2, [r2, #0]
 8004506:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800450a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800450e:	3302      	adds	r3, #2
 8004510:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8004514:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004518:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800451c:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8004520:	7812      	ldrb	r2, [r2, #0]
 8004522:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8004524:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004528:	3301      	adds	r3, #1
 800452a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800452e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004532:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8004536:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8004538:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800453c:	3301      	adds	r3, #1
 800453e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8004542:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004546:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800454a:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800454c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004550:	3301      	adds	r3, #1
 8004552:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8004556:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800455a:	3308      	adds	r3, #8
 800455c:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8004560:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8004564:	4618      	mov	r0, r3
 8004566:	f001 f872 	bl	800564e <Osal_MemCpy>
    index_input += Local_Name_Length;
 800456a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800456e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004572:	4413      	add	r3, r2
 8004574:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8004578:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800457c:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8004580:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8004582:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004586:	3301      	adds	r3, #1
 8004588:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800458c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004590:	3301      	adds	r3, #1
 8004592:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8004596:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800459a:	4618      	mov	r0, r3
 800459c:	f001 f857 	bl	800564e <Osal_MemCpy>
    index_input += Service_Uuid_length;
 80045a0:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80045a4:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80045a8:	4413      	add	r3, r2
 80045aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 80045ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80045b2:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80045b6:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80045b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80045bc:	3302      	adds	r3, #2
 80045be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 80045c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80045c6:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 80045ca:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 80045cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80045d0:	3302      	adds	r3, #2
 80045d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80045d6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80045da:	2218      	movs	r2, #24
 80045dc:	2100      	movs	r1, #0
 80045de:	4618      	mov	r0, r3
 80045e0:	f001 f845 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 80045e4:	233f      	movs	r3, #63	@ 0x3f
 80045e6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 80045ea:	2383      	movs	r3, #131	@ 0x83
 80045ec:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80045f0:	f107 0310 	add.w	r3, r7, #16
 80045f4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80045f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80045fc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004600:	f107 030f 	add.w	r3, r7, #15
 8004604:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004608:	2301      	movs	r3, #1
 800460a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800460e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004612:	2100      	movs	r1, #0
 8004614:	4618      	mov	r0, r3
 8004616:	f001 fab3 	bl	8005b80 <hci_send_req>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	da01      	bge.n	8004624 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8004620:	23ff      	movs	r3, #255	@ 0xff
 8004622:	e004      	b.n	800462e <aci_gap_set_discoverable+0x1ea>
  return status;
 8004624:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004628:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800462c:	781b      	ldrb	r3, [r3, #0]
}
 800462e:	4618      	mov	r0, r3
 8004630:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8004634:	46bd      	mov	sp, r7
 8004636:	bdb0      	pop	{r4, r5, r7, pc}

08004638 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b0cc      	sub	sp, #304	@ 0x130
 800463c:	af00      	add	r7, sp, #0
 800463e:	4602      	mov	r2, r0
 8004640:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004644:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004648:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800464a:	f107 0310 	add.w	r3, r7, #16
 800464e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004652:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004656:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800465a:	2200      	movs	r2, #0
 800465c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800465e:	2300      	movs	r3, #0
 8004660:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8004664:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004668:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800466c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004670:	7812      	ldrb	r2, [r2, #0]
 8004672:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004674:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004678:	3301      	adds	r3, #1
 800467a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800467e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004682:	2218      	movs	r2, #24
 8004684:	2100      	movs	r1, #0
 8004686:	4618      	mov	r0, r3
 8004688:	f000 fff1 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 800468c:	233f      	movs	r3, #63	@ 0x3f
 800468e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 8004692:	2385      	movs	r3, #133	@ 0x85
 8004694:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004698:	f107 0310 	add.w	r3, r7, #16
 800469c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80046a0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80046a4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80046a8:	f107 030f 	add.w	r3, r7, #15
 80046ac:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80046b0:	2301      	movs	r3, #1
 80046b2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80046b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80046ba:	2100      	movs	r1, #0
 80046bc:	4618      	mov	r0, r3
 80046be:	f001 fa5f 	bl	8005b80 <hci_send_req>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	da01      	bge.n	80046cc <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 80046c8:	23ff      	movs	r3, #255	@ 0xff
 80046ca:	e004      	b.n	80046d6 <aci_gap_set_io_capability+0x9e>
  return status;
 80046cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80046d0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80046d4:	781b      	ldrb	r3, [r3, #0]
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 80046e0:	b5b0      	push	{r4, r5, r7, lr}
 80046e2:	b0cc      	sub	sp, #304	@ 0x130
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	4605      	mov	r5, r0
 80046e8:	460c      	mov	r4, r1
 80046ea:	4610      	mov	r0, r2
 80046ec:	4619      	mov	r1, r3
 80046ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80046f2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80046f6:	462a      	mov	r2, r5
 80046f8:	701a      	strb	r2, [r3, #0]
 80046fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80046fe:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004702:	4622      	mov	r2, r4
 8004704:	701a      	strb	r2, [r3, #0]
 8004706:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800470a:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800470e:	4602      	mov	r2, r0
 8004710:	701a      	strb	r2, [r3, #0]
 8004712:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004716:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800471a:	460a      	mov	r2, r1
 800471c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800471e:	f107 0310 	add.w	r3, r7, #16
 8004722:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004726:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800472a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800472e:	2200      	movs	r2, #0
 8004730:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004732:	2300      	movs	r3, #0
 8004734:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8004738:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800473c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004740:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004744:	7812      	ldrb	r2, [r2, #0]
 8004746:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004748:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800474c:	3301      	adds	r3, #1
 800474e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 8004752:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004756:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800475a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800475e:	7812      	ldrb	r2, [r2, #0]
 8004760:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8004762:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004766:	3301      	adds	r3, #1
 8004768:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800476c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004770:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004774:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8004778:	7812      	ldrb	r2, [r2, #0]
 800477a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800477c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004780:	3301      	adds	r3, #1
 8004782:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8004786:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800478a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800478e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8004792:	7812      	ldrb	r2, [r2, #0]
 8004794:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8004796:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800479a:	3301      	adds	r3, #1
 800479c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 80047a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80047a4:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 80047a8:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80047aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80047ae:	3301      	adds	r3, #1
 80047b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 80047b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80047b8:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 80047bc:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80047be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80047c2:	3301      	adds	r3, #1
 80047c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 80047c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80047cc:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 80047d0:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80047d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80047d6:	3301      	adds	r3, #1
 80047d8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 80047dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80047e0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80047e4:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 80047e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80047ec:	3304      	adds	r3, #4
 80047ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 80047f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80047f6:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 80047fa:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 80047fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004800:	3301      	adds	r3, #1
 8004802:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004806:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800480a:	2218      	movs	r2, #24
 800480c:	2100      	movs	r1, #0
 800480e:	4618      	mov	r0, r3
 8004810:	f000 ff2d 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 8004814:	233f      	movs	r3, #63	@ 0x3f
 8004816:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800481a:	2386      	movs	r3, #134	@ 0x86
 800481c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004820:	f107 0310 	add.w	r3, r7, #16
 8004824:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004828:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800482c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004830:	f107 030f 	add.w	r3, r7, #15
 8004834:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004838:	2301      	movs	r3, #1
 800483a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800483e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004842:	2100      	movs	r1, #0
 8004844:	4618      	mov	r0, r3
 8004846:	f001 f99b 	bl	8005b80 <hci_send_req>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	da01      	bge.n	8004854 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8004850:	23ff      	movs	r3, #255	@ 0xff
 8004852:	e004      	b.n	800485e <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8004854:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004858:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800485c:	781b      	ldrb	r3, [r3, #0]
}
 800485e:	4618      	mov	r0, r3
 8004860:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004864:	46bd      	mov	sp, r7
 8004866:	bdb0      	pop	{r4, r5, r7, pc}

08004868 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b0cc      	sub	sp, #304	@ 0x130
 800486c:	af00      	add	r7, sp, #0
 800486e:	4602      	mov	r2, r0
 8004870:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004874:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004878:	6019      	str	r1, [r3, #0]
 800487a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800487e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004882:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8004884:	f107 0310 	add.w	r3, r7, #16
 8004888:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800488c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004890:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004894:	2200      	movs	r2, #0
 8004896:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004898:	2300      	movs	r3, #0
 800489a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800489e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80048a2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80048a6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80048aa:	8812      	ldrh	r2, [r2, #0]
 80048ac:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80048ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80048b2:	3302      	adds	r3, #2
 80048b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 80048b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80048bc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80048c0:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80048c4:	6812      	ldr	r2, [r2, #0]
 80048c6:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 80048ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80048ce:	3304      	adds	r3, #4
 80048d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80048d4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80048d8:	2218      	movs	r2, #24
 80048da:	2100      	movs	r1, #0
 80048dc:	4618      	mov	r0, r3
 80048de:	f000 fec6 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 80048e2:	233f      	movs	r3, #63	@ 0x3f
 80048e4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 80048e8:	2388      	movs	r3, #136	@ 0x88
 80048ea:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80048ee:	f107 0310 	add.w	r3, r7, #16
 80048f2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80048f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80048fa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80048fe:	f107 030f 	add.w	r3, r7, #15
 8004902:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004906:	2301      	movs	r3, #1
 8004908:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800490c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004910:	2100      	movs	r1, #0
 8004912:	4618      	mov	r0, r3
 8004914:	f001 f934 	bl	8005b80 <hci_send_req>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	da01      	bge.n	8004922 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800491e:	23ff      	movs	r3, #255	@ 0xff
 8004920:	e004      	b.n	800492c <aci_gap_pass_key_resp+0xc4>
  return status;
 8004922:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004926:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800492a:	781b      	ldrb	r3, [r3, #0]
}
 800492c:	4618      	mov	r0, r3
 800492e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}

08004936 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8004936:	b590      	push	{r4, r7, lr}
 8004938:	b0cd      	sub	sp, #308	@ 0x134
 800493a:	af00      	add	r7, sp, #0
 800493c:	4604      	mov	r4, r0
 800493e:	4608      	mov	r0, r1
 8004940:	4611      	mov	r1, r2
 8004942:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004946:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800494a:	6013      	str	r3, [r2, #0]
 800494c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004950:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004954:	4622      	mov	r2, r4
 8004956:	701a      	strb	r2, [r3, #0]
 8004958:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800495c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004960:	4602      	mov	r2, r0
 8004962:	701a      	strb	r2, [r3, #0]
 8004964:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004968:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800496c:	460a      	mov	r2, r1
 800496e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8004970:	f107 0310 	add.w	r3, r7, #16
 8004974:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8004978:	f107 0308 	add.w	r3, r7, #8
 800497c:	2207      	movs	r2, #7
 800497e:	2100      	movs	r1, #0
 8004980:	4618      	mov	r0, r3
 8004982:	f000 fe74 	bl	800566e <Osal_MemSet>
  int index_input = 0;
 8004986:	2300      	movs	r3, #0
 8004988:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800498c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004990:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004994:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004998:	7812      	ldrb	r2, [r2, #0]
 800499a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800499c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80049a0:	3301      	adds	r3, #1
 80049a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 80049a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80049aa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80049ae:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80049b2:	7812      	ldrb	r2, [r2, #0]
 80049b4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80049b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80049ba:	3301      	adds	r3, #1
 80049bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 80049c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80049c4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80049c8:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80049cc:	7812      	ldrb	r2, [r2, #0]
 80049ce:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80049d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80049d4:	3301      	adds	r3, #1
 80049d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80049da:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80049de:	2218      	movs	r2, #24
 80049e0:	2100      	movs	r1, #0
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 fe43 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 80049e8:	233f      	movs	r3, #63	@ 0x3f
 80049ea:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 80049ee:	238a      	movs	r3, #138	@ 0x8a
 80049f0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80049f4:	f107 0310 	add.w	r3, r7, #16
 80049f8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80049fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004a00:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8004a04:	f107 0308 	add.w	r3, r7, #8
 8004a08:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8004a0c:	2307      	movs	r3, #7
 8004a0e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004a12:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004a16:	2100      	movs	r1, #0
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f001 f8b1 	bl	8005b80 <hci_send_req>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	da01      	bge.n	8004a28 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8004a24:	23ff      	movs	r3, #255	@ 0xff
 8004a26:	e02e      	b.n	8004a86 <aci_gap_init+0x150>
  if ( resp.Status )
 8004a28:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004a2c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d005      	beq.n	8004a42 <aci_gap_init+0x10c>
    return resp.Status;
 8004a36:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004a3a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004a3e:	781b      	ldrb	r3, [r3, #0]
 8004a40:	e021      	b.n	8004a86 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8004a42:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004a46:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004a4a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004a54:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8004a5c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004a60:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004a64:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8004a6e:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8004a70:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004a74:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004a78:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004a82:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd90      	pop	{r4, r7, pc}

08004a90 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b0cc      	sub	sp, #304	@ 0x130
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	4602      	mov	r2, r0
 8004a98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004a9c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004aa0:	6019      	str	r1, [r3, #0]
 8004aa2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004aa6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004aaa:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8004aac:	f107 0310 	add.w	r3, r7, #16
 8004ab0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004ab4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004ab8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004abc:	2200      	movs	r2, #0
 8004abe:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 8004ac6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004aca:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004ace:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004ad2:	7812      	ldrb	r2, [r2, #0]
 8004ad4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004ad6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004ada:	3301      	adds	r3, #1
 8004adc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8004ae0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004ae4:	1c58      	adds	r0, r3, #1
 8004ae6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004aea:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004aee:	781a      	ldrb	r2, [r3, #0]
 8004af0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004af4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004af8:	6819      	ldr	r1, [r3, #0]
 8004afa:	f000 fda8 	bl	800564e <Osal_MemCpy>
  index_input += AdvDataLen;
 8004afe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004b02:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004b0c:	4413      	add	r3, r2
 8004b0e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004b12:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004b16:	2218      	movs	r2, #24
 8004b18:	2100      	movs	r1, #0
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 fda7 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 8004b20:	233f      	movs	r3, #63	@ 0x3f
 8004b22:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 8004b26:	238e      	movs	r3, #142	@ 0x8e
 8004b28:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004b2c:	f107 0310 	add.w	r3, r7, #16
 8004b30:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004b34:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004b38:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004b3c:	f107 030f 	add.w	r3, r7, #15
 8004b40:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004b44:	2301      	movs	r3, #1
 8004b46:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004b4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004b4e:	2100      	movs	r1, #0
 8004b50:	4618      	mov	r0, r3
 8004b52:	f001 f815 	bl	8005b80 <hci_send_req>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	da01      	bge.n	8004b60 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8004b5c:	23ff      	movs	r3, #255	@ 0xff
 8004b5e:	e004      	b.n	8004b6a <aci_gap_update_adv_data+0xda>
  return status;
 8004b60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004b64:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004b68:	781b      	ldrb	r3, [r3, #0]
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b088      	sub	sp, #32
 8004b78:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004b7e:	f107 0308 	add.w	r3, r7, #8
 8004b82:	2218      	movs	r2, #24
 8004b84:	2100      	movs	r1, #0
 8004b86:	4618      	mov	r0, r3
 8004b88:	f000 fd71 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 8004b8c:	233f      	movs	r3, #63	@ 0x3f
 8004b8e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8004b90:	2392      	movs	r3, #146	@ 0x92
 8004b92:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8004b94:	1dfb      	adds	r3, r7, #7
 8004b96:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004b9c:	f107 0308 	add.w	r3, r7, #8
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 ffec 	bl	8005b80 <hci_send_req>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	da01      	bge.n	8004bb2 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 8004bae:	23ff      	movs	r3, #255	@ 0xff
 8004bb0:	e000      	b.n	8004bb4 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 8004bb2:	79fb      	ldrb	r3, [r7, #7]
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3720      	adds	r7, #32
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b0cc      	sub	sp, #304	@ 0x130
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004bc8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004bcc:	801a      	strh	r2, [r3, #0]
 8004bce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004bd2:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8004bd6:	460a      	mov	r2, r1
 8004bd8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8004bda:	f107 0310 	add.w	r3, r7, #16
 8004bde:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004be2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004be6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004bea:	2200      	movs	r2, #0
 8004bec:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8004bf4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004bf8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004bfc:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004c00:	8812      	ldrh	r2, [r2, #0]
 8004c02:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004c04:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004c08:	3302      	adds	r3, #2
 8004c0a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8004c0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004c12:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004c16:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8004c1a:	7812      	ldrb	r2, [r2, #0]
 8004c1c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8004c1e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004c22:	3301      	adds	r3, #1
 8004c24:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004c28:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004c2c:	2218      	movs	r2, #24
 8004c2e:	2100      	movs	r1, #0
 8004c30:	4618      	mov	r0, r3
 8004c32:	f000 fd1c 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 8004c36:	233f      	movs	r3, #63	@ 0x3f
 8004c38:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 8004c3c:	23a5      	movs	r3, #165	@ 0xa5
 8004c3e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004c42:	f107 0310 	add.w	r3, r7, #16
 8004c46:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004c4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004c4e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004c52:	f107 030f 	add.w	r3, r7, #15
 8004c56:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004c60:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004c64:	2100      	movs	r1, #0
 8004c66:	4618      	mov	r0, r3
 8004c68:	f000 ff8a 	bl	8005b80 <hci_send_req>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	da01      	bge.n	8004c76 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8004c72:	23ff      	movs	r3, #255	@ 0xff
 8004c74:	e004      	b.n	8004c80 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 8004c76:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004c7a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004c7e:	781b      	ldrb	r3, [r3, #0]
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8004c8a:	b580      	push	{r7, lr}
 8004c8c:	b088      	sub	sp, #32
 8004c8e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8004c90:	2300      	movs	r3, #0
 8004c92:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004c94:	f107 0308 	add.w	r3, r7, #8
 8004c98:	2218      	movs	r2, #24
 8004c9a:	2100      	movs	r1, #0
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f000 fce6 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 8004ca2:	233f      	movs	r3, #63	@ 0x3f
 8004ca4:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8004ca6:	f240 1301 	movw	r3, #257	@ 0x101
 8004caa:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8004cac:	1dfb      	adds	r3, r7, #7
 8004cae:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004cb4:	f107 0308 	add.w	r3, r7, #8
 8004cb8:	2100      	movs	r1, #0
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f000 ff60 	bl	8005b80 <hci_send_req>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	da01      	bge.n	8004cca <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8004cc6:	23ff      	movs	r3, #255	@ 0xff
 8004cc8:	e000      	b.n	8004ccc <aci_gatt_init+0x42>
  return status;
 8004cca:	79fb      	ldrb	r3, [r7, #7]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3720      	adds	r7, #32
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8004cd4:	b590      	push	{r4, r7, lr}
 8004cd6:	b0cf      	sub	sp, #316	@ 0x13c
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	4604      	mov	r4, r0
 8004cdc:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8004ce0:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8004ce4:	6001      	str	r1, [r0, #0]
 8004ce6:	4610      	mov	r0, r2
 8004ce8:	4619      	mov	r1, r3
 8004cea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004cee:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8004cf2:	4622      	mov	r2, r4
 8004cf4:	701a      	strb	r2, [r3, #0]
 8004cf6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004cfa:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8004cfe:	4602      	mov	r2, r0
 8004d00:	701a      	strb	r2, [r3, #0]
 8004d02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004d06:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004d0a:	460a      	mov	r2, r1
 8004d0c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8004d0e:	f107 0310 	add.w	r3, r7, #16
 8004d12:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8004d16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004d1a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d00a      	beq.n	8004d3a <aci_gatt_add_service+0x66>
 8004d24:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004d28:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8004d2c:	781b      	ldrb	r3, [r3, #0]
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d101      	bne.n	8004d36 <aci_gatt_add_service+0x62>
 8004d32:	2311      	movs	r3, #17
 8004d34:	e002      	b.n	8004d3c <aci_gatt_add_service+0x68>
 8004d36:	2301      	movs	r3, #1
 8004d38:	e000      	b.n	8004d3c <aci_gatt_add_service+0x68>
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	f107 0210 	add.w	r2, r7, #16
 8004d40:	4413      	add	r3, r2
 8004d42:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8004d46:	f107 030c 	add.w	r3, r7, #12
 8004d4a:	2203      	movs	r2, #3
 8004d4c:	2100      	movs	r1, #0
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 fc8d 	bl	800566e <Osal_MemSet>
  int index_input = 0;
 8004d54:	2300      	movs	r3, #0
 8004d56:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 8004d5a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004d5e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8004d62:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8004d66:	7812      	ldrb	r2, [r2, #0]
 8004d68:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004d6a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004d6e:	3301      	adds	r3, #1
 8004d70:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8004d74:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004d78:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d002      	beq.n	8004d88 <aci_gatt_add_service+0xb4>
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d004      	beq.n	8004d90 <aci_gatt_add_service+0xbc>
 8004d86:	e007      	b.n	8004d98 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8004d88:	2302      	movs	r3, #2
 8004d8a:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8004d8e:	e005      	b.n	8004d9c <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8004d90:	2310      	movs	r3, #16
 8004d92:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8004d96:	e001      	b.n	8004d9c <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8004d98:	2397      	movs	r3, #151	@ 0x97
 8004d9a:	e06c      	b.n	8004e76 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8004d9c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004da0:	1c58      	adds	r0, r3, #1
 8004da2:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8004da6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004daa:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004dae:	6819      	ldr	r1, [r3, #0]
 8004db0:	f000 fc4d 	bl	800564e <Osal_MemCpy>
    index_input += size;
 8004db4:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8004db8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004dbc:	4413      	add	r3, r2
 8004dbe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 8004dc2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004dc6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8004dca:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8004dce:	7812      	ldrb	r2, [r2, #0]
 8004dd0:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8004dd2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8004ddc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004de0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8004de4:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8004de8:	7812      	ldrb	r2, [r2, #0]
 8004dea:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8004dec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004df0:	3301      	adds	r3, #1
 8004df2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004df6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004dfa:	2218      	movs	r2, #24
 8004dfc:	2100      	movs	r1, #0
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f000 fc35 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 8004e04:	233f      	movs	r3, #63	@ 0x3f
 8004e06:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 8004e0a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8004e0e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004e12:	f107 0310 	add.w	r3, r7, #16
 8004e16:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004e1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004e1e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8004e22:	f107 030c 	add.w	r3, r7, #12
 8004e26:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004e30:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004e34:	2100      	movs	r1, #0
 8004e36:	4618      	mov	r0, r3
 8004e38:	f000 fea2 	bl	8005b80 <hci_send_req>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	da01      	bge.n	8004e46 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8004e42:	23ff      	movs	r3, #255	@ 0xff
 8004e44:	e017      	b.n	8004e76 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 8004e46:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004e4a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d005      	beq.n	8004e60 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8004e54:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004e58:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	e00a      	b.n	8004e76 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8004e60:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004e64:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004e68:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8004e6c:	b29a      	uxth	r2, r3
 8004e6e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004e72:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd90      	pop	{r4, r7, pc}

08004e80 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8004e80:	b590      	push	{r4, r7, lr}
 8004e82:	b0d1      	sub	sp, #324	@ 0x144
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	4604      	mov	r4, r0
 8004e88:	4608      	mov	r0, r1
 8004e8a:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8004e8e:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8004e92:	600a      	str	r2, [r1, #0]
 8004e94:	4619      	mov	r1, r3
 8004e96:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004e9a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8004e9e:	4622      	mov	r2, r4
 8004ea0:	801a      	strh	r2, [r3, #0]
 8004ea2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004ea6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004eaa:	4602      	mov	r2, r0
 8004eac:	701a      	strb	r2, [r3, #0]
 8004eae:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004eb2:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8004eb6:	460a      	mov	r2, r1
 8004eb8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8004eba:	f107 0318 	add.w	r3, r7, #24
 8004ebe:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8004ec2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004ec6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d00a      	beq.n	8004ee6 <aci_gatt_add_char+0x66>
 8004ed0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004ed4:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	d101      	bne.n	8004ee2 <aci_gatt_add_char+0x62>
 8004ede:	2313      	movs	r3, #19
 8004ee0:	e002      	b.n	8004ee8 <aci_gatt_add_char+0x68>
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e000      	b.n	8004ee8 <aci_gatt_add_char+0x68>
 8004ee6:	2305      	movs	r3, #5
 8004ee8:	f107 0218 	add.w	r2, r7, #24
 8004eec:	4413      	add	r3, r2
 8004eee:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8004ef2:	f107 0314 	add.w	r3, r7, #20
 8004ef6:	2203      	movs	r2, #3
 8004ef8:	2100      	movs	r1, #0
 8004efa:	4618      	mov	r0, r3
 8004efc:	f000 fbb7 	bl	800566e <Osal_MemSet>
  int index_input = 0;
 8004f00:	2300      	movs	r3, #0
 8004f02:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 8004f06:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004f0a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004f0e:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8004f12:	8812      	ldrh	r2, [r2, #0]
 8004f14:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004f16:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004f1a:	3302      	adds	r3, #2
 8004f1c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8004f20:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004f24:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004f28:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8004f2c:	7812      	ldrb	r2, [r2, #0]
 8004f2e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8004f30:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004f34:	3301      	adds	r3, #1
 8004f36:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8004f3a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004f3e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004f42:	781b      	ldrb	r3, [r3, #0]
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d002      	beq.n	8004f4e <aci_gatt_add_char+0xce>
 8004f48:	2b02      	cmp	r3, #2
 8004f4a:	d004      	beq.n	8004f56 <aci_gatt_add_char+0xd6>
 8004f4c:	e007      	b.n	8004f5e <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 8004f4e:	2302      	movs	r3, #2
 8004f50:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8004f54:	e005      	b.n	8004f62 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8004f56:	2310      	movs	r3, #16
 8004f58:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8004f5c:	e001      	b.n	8004f62 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8004f5e:	2397      	movs	r3, #151	@ 0x97
 8004f60:	e091      	b.n	8005086 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8004f62:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004f66:	1cd8      	adds	r0, r3, #3
 8004f68:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8004f6c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004f70:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004f74:	6819      	ldr	r1, [r3, #0]
 8004f76:	f000 fb6a 	bl	800564e <Osal_MemCpy>
    index_input += size;
 8004f7a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8004f7e:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8004f82:	4413      	add	r3, r2
 8004f84:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8004f88:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004f8c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004f90:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8004f94:	8812      	ldrh	r2, [r2, #0]
 8004f96:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8004f98:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004f9c:	3302      	adds	r3, #2
 8004f9e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8004fa2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004fa6:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8004faa:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8004fac:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8004fb6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004fba:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8004fbe:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8004fc0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8004fca:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004fce:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 8004fd2:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8004fd4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004fd8:	3301      	adds	r3, #1
 8004fda:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8004fde:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004fe2:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 8004fe6:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8004fe8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004fec:	3301      	adds	r3, #1
 8004fee:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8004ff2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004ff6:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 8004ffa:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8004ffc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005000:	3301      	adds	r3, #1
 8005002:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005006:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800500a:	2218      	movs	r2, #24
 800500c:	2100      	movs	r1, #0
 800500e:	4618      	mov	r0, r3
 8005010:	f000 fb2d 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 8005014:	233f      	movs	r3, #63	@ 0x3f
 8005016:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800501a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800501e:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8005022:	f107 0318 	add.w	r3, r7, #24
 8005026:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800502a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800502e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8005032:	f107 0314 	add.w	r3, r7, #20
 8005036:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800503a:	2303      	movs	r3, #3
 800503c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005040:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005044:	2100      	movs	r1, #0
 8005046:	4618      	mov	r0, r3
 8005048:	f000 fd9a 	bl	8005b80 <hci_send_req>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	da01      	bge.n	8005056 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8005052:	23ff      	movs	r3, #255	@ 0xff
 8005054:	e017      	b.n	8005086 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8005056:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800505a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800505e:	781b      	ldrb	r3, [r3, #0]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d005      	beq.n	8005070 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8005064:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8005068:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800506c:	781b      	ldrb	r3, [r3, #0]
 800506e:	e00a      	b.n	8005086 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8005070:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8005074:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8005078:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800507c:	b29a      	uxth	r2, r3
 800507e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8005082:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800508c:	46bd      	mov	sp, r7
 800508e:	bd90      	pop	{r4, r7, pc}

08005090 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8005090:	b5b0      	push	{r4, r5, r7, lr}
 8005092:	b0cc      	sub	sp, #304	@ 0x130
 8005094:	af00      	add	r7, sp, #0
 8005096:	4605      	mov	r5, r0
 8005098:	460c      	mov	r4, r1
 800509a:	4610      	mov	r0, r2
 800509c:	4619      	mov	r1, r3
 800509e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80050a2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80050a6:	462a      	mov	r2, r5
 80050a8:	801a      	strh	r2, [r3, #0]
 80050aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80050ae:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80050b2:	4622      	mov	r2, r4
 80050b4:	801a      	strh	r2, [r3, #0]
 80050b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80050ba:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 80050be:	4602      	mov	r2, r0
 80050c0:	701a      	strb	r2, [r3, #0]
 80050c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80050c6:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80050ca:	460a      	mov	r2, r1
 80050cc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 80050ce:	f107 0310 	add.w	r3, r7, #16
 80050d2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80050d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80050da:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80050de:	2200      	movs	r2, #0
 80050e0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80050e2:	2300      	movs	r3, #0
 80050e4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 80050e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80050ec:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80050f0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80050f4:	8812      	ldrh	r2, [r2, #0]
 80050f6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80050f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80050fc:	3302      	adds	r3, #2
 80050fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8005102:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005106:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800510a:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800510e:	8812      	ldrh	r2, [r2, #0]
 8005110:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8005112:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005116:	3302      	adds	r3, #2
 8005118:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800511c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005120:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005124:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8005128:	7812      	ldrb	r2, [r2, #0]
 800512a:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800512c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005130:	3301      	adds	r3, #1
 8005132:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8005136:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800513a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800513e:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8005142:	7812      	ldrb	r2, [r2, #0]
 8005144:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8005146:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800514a:	3301      	adds	r3, #1
 800514c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8005150:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005154:	1d98      	adds	r0, r3, #6
 8005156:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800515a:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	461a      	mov	r2, r3
 8005162:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8005166:	f000 fa72 	bl	800564e <Osal_MemCpy>
  index_input += Char_Value_Length;
 800516a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800516e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8005178:	4413      	add	r3, r2
 800517a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800517e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005182:	2218      	movs	r2, #24
 8005184:	2100      	movs	r1, #0
 8005186:	4618      	mov	r0, r3
 8005188:	f000 fa71 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 800518c:	233f      	movs	r3, #63	@ 0x3f
 800518e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 8005192:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8005196:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800519a:	f107 0310 	add.w	r3, r7, #16
 800519e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80051a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80051a6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80051aa:	f107 030f 	add.w	r3, r7, #15
 80051ae:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80051b2:	2301      	movs	r3, #1
 80051b4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80051b8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80051bc:	2100      	movs	r1, #0
 80051be:	4618      	mov	r0, r3
 80051c0:	f000 fcde 	bl	8005b80 <hci_send_req>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	da01      	bge.n	80051ce <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 80051ca:	23ff      	movs	r3, #255	@ 0xff
 80051cc:	e004      	b.n	80051d8 <aci_gatt_update_char_value+0x148>
  return status;
 80051ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80051d2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80051d6:	781b      	ldrb	r3, [r3, #0]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80051de:	46bd      	mov	sp, r7
 80051e0:	bdb0      	pop	{r4, r5, r7, pc}

080051e2 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 80051e2:	b580      	push	{r7, lr}
 80051e4:	b0cc      	sub	sp, #304	@ 0x130
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	4602      	mov	r2, r0
 80051ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80051ee:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80051f2:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 80051f4:	f107 0310 	add.w	r3, r7, #16
 80051f8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80051fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005200:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005204:	2200      	movs	r2, #0
 8005206:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005208:	2300      	movs	r3, #0
 800520a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800520e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005212:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005216:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800521a:	8812      	ldrh	r2, [r2, #0]
 800521c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800521e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005222:	3302      	adds	r3, #2
 8005224:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005228:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800522c:	2218      	movs	r2, #24
 800522e:	2100      	movs	r1, #0
 8005230:	4618      	mov	r0, r3
 8005232:	f000 fa1c 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 8005236:	233f      	movs	r3, #63	@ 0x3f
 8005238:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800523c:	f240 1325 	movw	r3, #293	@ 0x125
 8005240:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8005244:	f107 0310 	add.w	r3, r7, #16
 8005248:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800524c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005250:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8005254:	f107 030f 	add.w	r3, r7, #15
 8005258:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800525c:	2301      	movs	r3, #1
 800525e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005262:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005266:	2100      	movs	r1, #0
 8005268:	4618      	mov	r0, r3
 800526a:	f000 fc89 	bl	8005b80 <hci_send_req>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	da01      	bge.n	8005278 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8005274:	23ff      	movs	r3, #255	@ 0xff
 8005276:	e004      	b.n	8005282 <aci_gatt_confirm_indication+0xa0>
  return status;
 8005278:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800527c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005280:	781b      	ldrb	r3, [r3, #0]
}
 8005282:	4618      	mov	r0, r3
 8005284:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b0cc      	sub	sp, #304	@ 0x130
 8005290:	af00      	add	r7, sp, #0
 8005292:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005296:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800529a:	601a      	str	r2, [r3, #0]
 800529c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80052a0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80052a4:	4602      	mov	r2, r0
 80052a6:	701a      	strb	r2, [r3, #0]
 80052a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80052ac:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80052b0:	460a      	mov	r2, r1
 80052b2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 80052b4:	f107 0310 	add.w	r3, r7, #16
 80052b8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80052bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80052c0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80052c4:	2200      	movs	r2, #0
 80052c6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80052c8:	2300      	movs	r3, #0
 80052ca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 80052ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80052d2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80052d6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80052da:	7812      	ldrb	r2, [r2, #0]
 80052dc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80052de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80052e2:	3301      	adds	r3, #1
 80052e4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 80052e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80052ec:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80052f0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80052f4:	7812      	ldrb	r2, [r2, #0]
 80052f6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80052f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80052fc:	3301      	adds	r3, #1
 80052fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8005302:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005306:	1c98      	adds	r0, r3, #2
 8005308:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800530c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8005310:	781a      	ldrb	r2, [r3, #0]
 8005312:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005316:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800531a:	6819      	ldr	r1, [r3, #0]
 800531c:	f000 f997 	bl	800564e <Osal_MemCpy>
  index_input += Length;
 8005320:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005324:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800532e:	4413      	add	r3, r2
 8005330:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005334:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005338:	2218      	movs	r2, #24
 800533a:	2100      	movs	r1, #0
 800533c:	4618      	mov	r0, r3
 800533e:	f000 f996 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 8005342:	233f      	movs	r3, #63	@ 0x3f
 8005344:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 8005348:	230c      	movs	r3, #12
 800534a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800534e:	f107 0310 	add.w	r3, r7, #16
 8005352:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8005356:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800535a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800535e:	f107 030f 	add.w	r3, r7, #15
 8005362:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8005366:	2301      	movs	r3, #1
 8005368:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800536c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005370:	2100      	movs	r1, #0
 8005372:	4618      	mov	r0, r3
 8005374:	f000 fc04 	bl	8005b80 <hci_send_req>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	da01      	bge.n	8005382 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800537e:	23ff      	movs	r3, #255	@ 0xff
 8005380:	e004      	b.n	800538c <aci_hal_write_config_data+0x100>
  return status;
 8005382:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005386:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800538a:	781b      	ldrb	r3, [r3, #0]
}
 800538c:	4618      	mov	r0, r3
 800538e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}

08005396 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8005396:	b580      	push	{r7, lr}
 8005398:	b0cc      	sub	sp, #304	@ 0x130
 800539a:	af00      	add	r7, sp, #0
 800539c:	4602      	mov	r2, r0
 800539e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80053a2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80053a6:	701a      	strb	r2, [r3, #0]
 80053a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80053ac:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80053b0:	460a      	mov	r2, r1
 80053b2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 80053b4:	f107 0310 	add.w	r3, r7, #16
 80053b8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80053bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80053c0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80053c4:	2200      	movs	r2, #0
 80053c6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80053c8:	2300      	movs	r3, #0
 80053ca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 80053ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80053d2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80053d6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80053da:	7812      	ldrb	r2, [r2, #0]
 80053dc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80053de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80053e2:	3301      	adds	r3, #1
 80053e4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 80053e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80053ec:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80053f0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80053f4:	7812      	ldrb	r2, [r2, #0]
 80053f6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80053f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80053fc:	3301      	adds	r3, #1
 80053fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005402:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005406:	2218      	movs	r2, #24
 8005408:	2100      	movs	r1, #0
 800540a:	4618      	mov	r0, r3
 800540c:	f000 f92f 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 8005410:	233f      	movs	r3, #63	@ 0x3f
 8005412:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 8005416:	230f      	movs	r3, #15
 8005418:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800541c:	f107 0310 	add.w	r3, r7, #16
 8005420:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8005424:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005428:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800542c:	f107 030f 	add.w	r3, r7, #15
 8005430:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8005434:	2301      	movs	r3, #1
 8005436:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800543a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800543e:	2100      	movs	r1, #0
 8005440:	4618      	mov	r0, r3
 8005442:	f000 fb9d 	bl	8005b80 <hci_send_req>
 8005446:	4603      	mov	r3, r0
 8005448:	2b00      	cmp	r3, #0
 800544a:	da01      	bge.n	8005450 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800544c:	23ff      	movs	r3, #255	@ 0xff
 800544e:	e004      	b.n	800545a <aci_hal_set_tx_power_level+0xc4>
  return status;
 8005450:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005454:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005458:	781b      	ldrb	r3, [r3, #0]
}
 800545a:	4618      	mov	r0, r3
 800545c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}

08005464 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b0cc      	sub	sp, #304	@ 0x130
 8005468:	af00      	add	r7, sp, #0
 800546a:	4602      	mov	r2, r0
 800546c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005470:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8005474:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8005476:	f107 0310 	add.w	r3, r7, #16
 800547a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800547e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005482:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005486:	2200      	movs	r2, #0
 8005488:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800548a:	2300      	movs	r3, #0
 800548c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8005490:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005494:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005498:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800549c:	8812      	ldrh	r2, [r2, #0]
 800549e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80054a0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80054a4:	3302      	adds	r3, #2
 80054a6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80054aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80054ae:	2218      	movs	r2, #24
 80054b0:	2100      	movs	r1, #0
 80054b2:	4618      	mov	r0, r3
 80054b4:	f000 f8db 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x3f;
 80054b8:	233f      	movs	r3, #63	@ 0x3f
 80054ba:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 80054be:	2318      	movs	r3, #24
 80054c0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80054c4:	f107 0310 	add.w	r3, r7, #16
 80054c8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80054cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80054d0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80054d4:	f107 030f 	add.w	r3, r7, #15
 80054d8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80054dc:	2301      	movs	r3, #1
 80054de:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80054e2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80054e6:	2100      	movs	r1, #0
 80054e8:	4618      	mov	r0, r3
 80054ea:	f000 fb49 	bl	8005b80 <hci_send_req>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	da01      	bge.n	80054f8 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 80054f4:	23ff      	movs	r3, #255	@ 0xff
 80054f6:	e004      	b.n	8005502 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 80054f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80054fc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005500:	781b      	ldrb	r3, [r3, #0]
}
 8005502:	4618      	mov	r0, r3
 8005504:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}

0800550c <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b088      	sub	sp, #32
 8005510:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8005512:	2300      	movs	r3, #0
 8005514:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005516:	f107 0308 	add.w	r3, r7, #8
 800551a:	2218      	movs	r2, #24
 800551c:	2100      	movs	r1, #0
 800551e:	4618      	mov	r0, r3
 8005520:	f000 f8a5 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x03;
 8005524:	2303      	movs	r3, #3
 8005526:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8005528:	2303      	movs	r3, #3
 800552a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800552c:	1dfb      	adds	r3, r7, #7
 800552e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8005530:	2301      	movs	r3, #1
 8005532:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005534:	f107 0308 	add.w	r3, r7, #8
 8005538:	2100      	movs	r1, #0
 800553a:	4618      	mov	r0, r3
 800553c:	f000 fb20 	bl	8005b80 <hci_send_req>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	da01      	bge.n	800554a <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8005546:	23ff      	movs	r3, #255	@ 0xff
 8005548:	e000      	b.n	800554c <hci_reset+0x40>
  return status;
 800554a:	79fb      	ldrb	r3, [r7, #7]
}
 800554c:	4618      	mov	r0, r3
 800554e:	3720      	adds	r7, #32
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8005554:	b590      	push	{r4, r7, lr}
 8005556:	b0cd      	sub	sp, #308	@ 0x134
 8005558:	af00      	add	r7, sp, #0
 800555a:	4604      	mov	r4, r0
 800555c:	4608      	mov	r0, r1
 800555e:	4611      	mov	r1, r2
 8005560:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005564:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8005568:	4622      	mov	r2, r4
 800556a:	701a      	strb	r2, [r3, #0]
 800556c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005570:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8005574:	4602      	mov	r2, r0
 8005576:	701a      	strb	r2, [r3, #0]
 8005578:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800557c:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8005580:	460a      	mov	r2, r1
 8005582:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8005584:	f107 0310 	add.w	r3, r7, #16
 8005588:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800558c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005590:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005594:	2200      	movs	r2, #0
 8005596:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005598:	2300      	movs	r3, #0
 800559a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800559e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80055a2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80055a6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80055aa:	7812      	ldrb	r2, [r2, #0]
 80055ac:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80055ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80055b2:	3301      	adds	r3, #1
 80055b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 80055b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80055bc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80055c0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80055c4:	7812      	ldrb	r2, [r2, #0]
 80055c6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80055c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80055cc:	3301      	adds	r3, #1
 80055ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 80055d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80055d6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80055da:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80055de:	7812      	ldrb	r2, [r2, #0]
 80055e0:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80055e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80055e6:	3301      	adds	r3, #1
 80055e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80055ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80055f0:	2218      	movs	r2, #24
 80055f2:	2100      	movs	r1, #0
 80055f4:	4618      	mov	r0, r3
 80055f6:	f000 f83a 	bl	800566e <Osal_MemSet>
  rq.ogf = 0x08;
 80055fa:	2308      	movs	r3, #8
 80055fc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8005600:	2331      	movs	r3, #49	@ 0x31
 8005602:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8005606:	f107 0310 	add.w	r3, r7, #16
 800560a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800560e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005612:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8005616:	f107 030f 	add.w	r3, r7, #15
 800561a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800561e:	2301      	movs	r3, #1
 8005620:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005624:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005628:	2100      	movs	r1, #0
 800562a:	4618      	mov	r0, r3
 800562c:	f000 faa8 	bl	8005b80 <hci_send_req>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	da01      	bge.n	800563a <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 8005636:	23ff      	movs	r3, #255	@ 0xff
 8005638:	e004      	b.n	8005644 <hci_le_set_default_phy+0xf0>
  return status;
 800563a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800563e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005642:	781b      	ldrb	r3, [r3, #0]
}
 8005644:	4618      	mov	r0, r3
 8005646:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800564a:	46bd      	mov	sp, r7
 800564c:	bd90      	pop	{r4, r7, pc}

0800564e <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800564e:	b580      	push	{r7, lr}
 8005650:	b084      	sub	sp, #16
 8005652:	af00      	add	r7, sp, #0
 8005654:	60f8      	str	r0, [r7, #12]
 8005656:	60b9      	str	r1, [r7, #8]
 8005658:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	68b9      	ldr	r1, [r7, #8]
 800565e:	68f8      	ldr	r0, [r7, #12]
 8005660:	f002 fb1a 	bl	8007c98 <memcpy>
 8005664:	4603      	mov	r3, r0
}
 8005666:	4618      	mov	r0, r3
 8005668:	3710      	adds	r7, #16
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}

0800566e <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800566e:	b580      	push	{r7, lr}
 8005670:	b084      	sub	sp, #16
 8005672:	af00      	add	r7, sp, #0
 8005674:	60f8      	str	r0, [r7, #12]
 8005676:	60b9      	str	r1, [r7, #8]
 8005678:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	68b9      	ldr	r1, [r7, #8]
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f002 fadd 	bl	8007c3e <memset>
 8005684:	4603      	mov	r3, r0
}
 8005686:	4618      	mov	r0, r3
 8005688:	3710      	adds	r7, #16
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800568e:	b480      	push	{r7}
 8005690:	af00      	add	r7, sp, #0
  return;
 8005692:	bf00      	nop
}
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800569c:	b480      	push	{r7}
 800569e:	af00      	add	r7, sp, #0
  return;
 80056a0:	bf00      	nop
}
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 80056aa:	b480      	push	{r7}
 80056ac:	af00      	add	r7, sp, #0
  return;
 80056ae:	bf00      	nop
}
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 80056b8:	b480      	push	{r7}
 80056ba:	af00      	add	r7, sp, #0
  return;
 80056bc:	bf00      	nop
}
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr

080056c6 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 80056c6:	b480      	push	{r7}
 80056c8:	af00      	add	r7, sp, #0
  return;
 80056ca:	bf00      	nop
}
 80056cc:	46bd      	mov	sp, r7
 80056ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d2:	4770      	bx	lr

080056d4 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 80056d4:	b480      	push	{r7}
 80056d6:	af00      	add	r7, sp, #0
  return;
 80056d8:	bf00      	nop
}
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr

080056e2 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 80056e2:	b480      	push	{r7}
 80056e4:	af00      	add	r7, sp, #0
  return;
 80056e6:	bf00      	nop
}
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 80056f0:	b480      	push	{r7}
 80056f2:	af00      	add	r7, sp, #0
  return;
 80056f4:	bf00      	nop
}
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr

080056fe <IAS_Init>:
__WEAK void IAS_Init( void )
{
 80056fe:	b480      	push	{r7}
 8005700:	af00      	add	r7, sp, #0
  return;
 8005702:	bf00      	nop
}
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800570c:	b480      	push	{r7}
 800570e:	af00      	add	r7, sp, #0
  return;
 8005710:	bf00      	nop
}
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr

0800571a <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800571a:	b480      	push	{r7}
 800571c:	af00      	add	r7, sp, #0
  return;
 800571e:	bf00      	nop
}
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 8005728:	b480      	push	{r7}
 800572a:	af00      	add	r7, sp, #0
  return;
 800572c:	bf00      	nop
}
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr

08005736 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 8005736:	b480      	push	{r7}
 8005738:	af00      	add	r7, sp, #0
  return;
 800573a:	bf00      	nop
}
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 8005744:	b480      	push	{r7}
 8005746:	af00      	add	r7, sp, #0
  return;
 8005748:	bf00      	nop
}
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr

08005752 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 8005752:	b480      	push	{r7}
 8005754:	af00      	add	r7, sp, #0
  return;
 8005756:	bf00      	nop
}
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 8005760:	b480      	push	{r7}
 8005762:	af00      	add	r7, sp, #0
  return;
 8005764:	bf00      	nop
}
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr

0800576e <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800576e:	b480      	push	{r7}
 8005770:	af00      	add	r7, sp, #0
  return;
 8005772:	bf00      	nop
}
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800577c:	b580      	push	{r7, lr}
 800577e:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8005780:	4b04      	ldr	r3, [pc, #16]	@ (8005794 <SVCCTL_Init+0x18>)
 8005782:	2200      	movs	r2, #0
 8005784:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8005786:	4b04      	ldr	r3, [pc, #16]	@ (8005798 <SVCCTL_Init+0x1c>)
 8005788:	2200      	movs	r2, #0
 800578a:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800578c:	f000 f806 	bl	800579c <SVCCTL_SvcInit>

  return;
 8005790:	bf00      	nop
}
 8005792:	bd80      	pop	{r7, pc}
 8005794:	2000002c 	.word	0x2000002c
 8005798:	2000004c 	.word	0x2000004c

0800579c <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	af00      	add	r7, sp, #0
  BAS_Init();
 80057a0:	f7ff ff75 	bl	800568e <BAS_Init>

  BLS_Init();
 80057a4:	f7ff ff7a 	bl	800569c <BLS_Init>

  CRS_STM_Init();
 80057a8:	f7ff ff7f 	bl	80056aa <CRS_STM_Init>

  DIS_Init();
 80057ac:	f7ff ff84 	bl	80056b8 <DIS_Init>

  EDS_STM_Init();
 80057b0:	f7ff ff89 	bl	80056c6 <EDS_STM_Init>

  HIDS_Init();
 80057b4:	f7ff ff8e 	bl	80056d4 <HIDS_Init>

  HRS_Init();
 80057b8:	f7ff ff93 	bl	80056e2 <HRS_Init>

  HTS_Init();
 80057bc:	f7ff ff98 	bl	80056f0 <HTS_Init>

  IAS_Init();
 80057c0:	f7ff ff9d 	bl	80056fe <IAS_Init>

  LLS_Init();
 80057c4:	f7ff ffa2 	bl	800570c <LLS_Init>

  TPS_Init();
 80057c8:	f7ff ffa7 	bl	800571a <TPS_Init>

  MOTENV_STM_Init();
 80057cc:	f7ff ffac 	bl	8005728 <MOTENV_STM_Init>

  P2PS_STM_Init();
 80057d0:	f7ff ffb1 	bl	8005736 <P2PS_STM_Init>

  ZDD_STM_Init();
 80057d4:	f7ff ffb6 	bl	8005744 <ZDD_STM_Init>

  OTAS_STM_Init();
 80057d8:	f7ff ffbb 	bl	8005752 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 80057dc:	f7ff ffc7 	bl	800576e <BVOPUS_STM_Init>

  MESH_Init();
 80057e0:	f7ff ffbe 	bl	8005760 <MESH_Init>

  SVCCTL_InitCustomSvc();
 80057e4:	f001 fba8 	bl	8006f38 <SVCCTL_InitCustomSvc>
  
  return;
 80057e8:	bf00      	nop
}
 80057ea:	bd80      	pop	{r7, pc}

080057ec <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 80057f4:	4b09      	ldr	r3, [pc, #36]	@ (800581c <SVCCTL_RegisterSvcHandler+0x30>)
 80057f6:	7f1b      	ldrb	r3, [r3, #28]
 80057f8:	4619      	mov	r1, r3
 80057fa:	4a08      	ldr	r2, [pc, #32]	@ (800581c <SVCCTL_RegisterSvcHandler+0x30>)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8005802:	4b06      	ldr	r3, [pc, #24]	@ (800581c <SVCCTL_RegisterSvcHandler+0x30>)
 8005804:	7f1b      	ldrb	r3, [r3, #28]
 8005806:	3301      	adds	r3, #1
 8005808:	b2da      	uxtb	r2, r3
 800580a:	4b04      	ldr	r3, [pc, #16]	@ (800581c <SVCCTL_RegisterSvcHandler+0x30>)
 800580c:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800580e:	bf00      	nop
}
 8005810:	370c      	adds	r7, #12
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	2000002c 	.word	0x2000002c

08005820 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b086      	sub	sp, #24
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	3301      	adds	r3, #1
 800582c:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800582e:	2300      	movs	r3, #0
 8005830:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	2bff      	cmp	r3, #255	@ 0xff
 8005838:	d125      	bne.n	8005886 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	3302      	adds	r3, #2
 800583e:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	881b      	ldrh	r3, [r3, #0]
 8005844:	b29b      	uxth	r3, r3
 8005846:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800584a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800584e:	d118      	bne.n	8005882 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8005850:	2300      	movs	r3, #0
 8005852:	757b      	strb	r3, [r7, #21]
 8005854:	e00d      	b.n	8005872 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8005856:	7d7b      	ldrb	r3, [r7, #21]
 8005858:	4a1a      	ldr	r2, [pc, #104]	@ (80058c4 <SVCCTL_UserEvtRx+0xa4>)
 800585a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	4798      	blx	r3
 8005862:	4603      	mov	r3, r0
 8005864:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8005866:	7dfb      	ldrb	r3, [r7, #23]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d108      	bne.n	800587e <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800586c:	7d7b      	ldrb	r3, [r7, #21]
 800586e:	3301      	adds	r3, #1
 8005870:	757b      	strb	r3, [r7, #21]
 8005872:	4b14      	ldr	r3, [pc, #80]	@ (80058c4 <SVCCTL_UserEvtRx+0xa4>)
 8005874:	7f1b      	ldrb	r3, [r3, #28]
 8005876:	7d7a      	ldrb	r2, [r7, #21]
 8005878:	429a      	cmp	r2, r3
 800587a:	d3ec      	bcc.n	8005856 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800587c:	e002      	b.n	8005884 <SVCCTL_UserEvtRx+0x64>
              break;
 800587e:	bf00      	nop
          break;
 8005880:	e000      	b.n	8005884 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8005882:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8005884:	e000      	b.n	8005888 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8005886:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 8005888:	7dfb      	ldrb	r3, [r7, #23]
 800588a:	2b02      	cmp	r3, #2
 800588c:	d00f      	beq.n	80058ae <SVCCTL_UserEvtRx+0x8e>
 800588e:	2b02      	cmp	r3, #2
 8005890:	dc10      	bgt.n	80058b4 <SVCCTL_UserEvtRx+0x94>
 8005892:	2b00      	cmp	r3, #0
 8005894:	d002      	beq.n	800589c <SVCCTL_UserEvtRx+0x7c>
 8005896:	2b01      	cmp	r3, #1
 8005898:	d006      	beq.n	80058a8 <SVCCTL_UserEvtRx+0x88>
 800589a:	e00b      	b.n	80058b4 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 ffc1 	bl	8006824 <SVCCTL_App_Notification>
 80058a2:	4603      	mov	r3, r0
 80058a4:	75bb      	strb	r3, [r7, #22]
      break;
 80058a6:	e008      	b.n	80058ba <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 80058a8:	2301      	movs	r3, #1
 80058aa:	75bb      	strb	r3, [r7, #22]
      break;
 80058ac:	e005      	b.n	80058ba <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 80058ae:	2300      	movs	r3, #0
 80058b0:	75bb      	strb	r3, [r7, #22]
      break;
 80058b2:	e002      	b.n	80058ba <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 80058b4:	2301      	movs	r3, #1
 80058b6:	75bb      	strb	r3, [r7, #22]
      break;
 80058b8:	bf00      	nop
  }

  return (return_status);
 80058ba:	7dbb      	ldrb	r3, [r7, #22]
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3718      	adds	r7, #24
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	2000002c 	.word	0x2000002c

080058c8 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b088      	sub	sp, #32
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80058d0:	f107 030c 	add.w	r3, r7, #12
 80058d4:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	2137      	movs	r1, #55	@ 0x37
 80058e0:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 80058e4:	f000 fae8 	bl	8005eb8 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	330b      	adds	r3, #11
 80058ec:	78db      	ldrb	r3, [r3, #3]
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3720      	adds	r7, #32
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b088      	sub	sp, #32
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80058fe:	f107 030c 	add.w	r3, r7, #12
 8005902:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	210f      	movs	r1, #15
 800590e:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 8005912:	f000 fad1 	bl	8005eb8 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	330b      	adds	r3, #11
 800591a:	78db      	ldrb	r3, [r3, #3]
}
 800591c:	4618      	mov	r0, r3
 800591e:	3720      	adds	r7, #32
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b088      	sub	sp, #32
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800592c:	f107 030c 	add.w	r3, r7, #12
 8005930:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	2110      	movs	r1, #16
 8005938:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800593c:	f000 fabc 	bl	8005eb8 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	330b      	adds	r3, #11
 8005944:	78db      	ldrb	r3, [r3, #3]
}
 8005946:	4618      	mov	r0, r3
 8005948:	3720      	adds	r7, #32
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
	...

08005950 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8005950:	b480      	push	{r7}
 8005952:	b08b      	sub	sp, #44	@ 0x2c
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8005958:	2300      	movs	r3, #0
 800595a:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800595c:	2300      	movs	r3, #0
 800595e:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8005960:	2300      	movs	r3, #0
 8005962:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8005964:	2300      	movs	r3, #0
 8005966:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8005968:	2300      	movs	r3, #0
 800596a:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800596c:	2300      	movs	r3, #0
 800596e:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8005970:	2300      	movs	r3, #0
 8005972:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8005974:	2300      	movs	r3, #0
 8005976:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8005978:	4b4a      	ldr	r3, [pc, #296]	@ (8005aa4 <SHCI_GetWirelessFwInfo+0x154>)
 800597a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800597c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8005980:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800598a:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a44      	ldr	r2, [pc, #272]	@ (8005aa8 <SHCI_GetWirelessFwInfo+0x158>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d10f      	bne.n	80059bc <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	695b      	ldr	r3, [r3, #20]
 80059a0:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	69db      	ldr	r3, [r3, #28]
 80059ac:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	68db      	ldr	r3, [r3, #12]
 80059b2:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	691b      	ldr	r3, [r3, #16]
 80059b8:	617b      	str	r3, [r7, #20]
 80059ba:	e01a      	b.n	80059f2 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80059c4:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 80059c8:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	691b      	ldr	r3, [r3, #16]
 80059d0:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	695b      	ldr	r3, [r3, #20]
 80059d8:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	699b      	ldr	r3, [r3, #24]
 80059e0:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80059f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f4:	0e1b      	lsrs	r3, r3, #24
 80059f6:	b2da      	uxtb	r2, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 80059fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059fe:	0c1b      	lsrs	r3, r3, #16
 8005a00:	b2da      	uxtb	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8005a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a08:	0a1b      	lsrs	r3, r3, #8
 8005a0a:	b2da      	uxtb	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8005a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a12:	091b      	lsrs	r3, r3, #4
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	f003 030f 	and.w	r3, r3, #15
 8005a1a:	b2da      	uxtb	r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8005a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	f003 030f 	and.w	r3, r3, #15
 8005a28:	b2da      	uxtb	r2, r3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8005a2e:	6a3b      	ldr	r3, [r7, #32]
 8005a30:	0e1b      	lsrs	r3, r3, #24
 8005a32:	b2da      	uxtb	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8005a38:	6a3b      	ldr	r3, [r7, #32]
 8005a3a:	0c1b      	lsrs	r3, r3, #16
 8005a3c:	b2da      	uxtb	r2, r3
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8005a42:	6a3b      	ldr	r3, [r7, #32]
 8005a44:	0a1b      	lsrs	r3, r3, #8
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8005a4c:	6a3b      	ldr	r3, [r7, #32]
 8005a4e:	b2da      	uxtb	r2, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	b2da      	uxtb	r2, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	0e1b      	lsrs	r3, r3, #24
 8005a60:	b2da      	uxtb	r2, r3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	0c1b      	lsrs	r3, r3, #16
 8005a6a:	b2da      	uxtb	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	0a1b      	lsrs	r3, r3, #8
 8005a74:	b2da      	uxtb	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	0e1b      	lsrs	r3, r3, #24
 8005a7e:	b2da      	uxtb	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	0c1b      	lsrs	r3, r3, #16
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	b2da      	uxtb	r2, r3
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8005a96:	2300      	movs	r3, #0
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	372c      	adds	r7, #44	@ 0x2c
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr
 8005aa4:	58004000 	.word	0x58004000
 8005aa8:	a94656b9 	.word	0xa94656b9

08005aac <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	4a08      	ldr	r2, [pc, #32]	@ (8005adc <hci_init+0x30>)
 8005abc:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 8005abe:	4a08      	ldr	r2, [pc, #32]	@ (8005ae0 <hci_init+0x34>)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8005ac4:	4806      	ldr	r0, [pc, #24]	@ (8005ae0 <hci_init+0x34>)
 8005ac6:	f000 f979 	bl	8005dbc <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f000 f8da 	bl	8005c88 <TlInit>

  return;
 8005ad4:	bf00      	nop
}
 8005ad6:	3708      	adds	r7, #8
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	200001c0 	.word	0x200001c0
 8005ae0:	20000198 	.word	0x20000198

08005ae4 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b084      	sub	sp, #16
 8005ae8:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8005aea:	4822      	ldr	r0, [pc, #136]	@ (8005b74 <hci_user_evt_proc+0x90>)
 8005aec:	f000 fd3e 	bl	800656c <LST_is_empty>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d12b      	bne.n	8005b4e <hci_user_evt_proc+0x6a>
 8005af6:	4b20      	ldr	r3, [pc, #128]	@ (8005b78 <hci_user_evt_proc+0x94>)
 8005af8:	781b      	ldrb	r3, [r3, #0]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d027      	beq.n	8005b4e <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8005afe:	f107 030c 	add.w	r3, r7, #12
 8005b02:	4619      	mov	r1, r3
 8005b04:	481b      	ldr	r0, [pc, #108]	@ (8005b74 <hci_user_evt_proc+0x90>)
 8005b06:	f000 fdc0 	bl	800668a <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8005b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8005b7c <hci_user_evt_proc+0x98>)
 8005b0c:	69db      	ldr	r3, [r3, #28]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00c      	beq.n	8005b2c <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 8005b16:	2301      	movs	r3, #1
 8005b18:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 8005b1a:	4b18      	ldr	r3, [pc, #96]	@ (8005b7c <hci_user_evt_proc+0x98>)
 8005b1c:	69db      	ldr	r3, [r3, #28]
 8005b1e:	1d3a      	adds	r2, r7, #4
 8005b20:	4610      	mov	r0, r2
 8005b22:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8005b24:	793a      	ldrb	r2, [r7, #4]
 8005b26:	4b14      	ldr	r3, [pc, #80]	@ (8005b78 <hci_user_evt_proc+0x94>)
 8005b28:	701a      	strb	r2, [r3, #0]
 8005b2a:	e002      	b.n	8005b32 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8005b2c:	4b12      	ldr	r3, [pc, #72]	@ (8005b78 <hci_user_evt_proc+0x94>)
 8005b2e:	2201      	movs	r2, #1
 8005b30:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8005b32:	4b11      	ldr	r3, [pc, #68]	@ (8005b78 <hci_user_evt_proc+0x94>)
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d004      	beq.n	8005b44 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f000 fc11 	bl	8006364 <TL_MM_EvtDone>
 8005b42:	e004      	b.n	8005b4e <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	4619      	mov	r1, r3
 8005b48:	480a      	ldr	r0, [pc, #40]	@ (8005b74 <hci_user_evt_proc+0x90>)
 8005b4a:	f000 fd31 	bl	80065b0 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8005b4e:	4809      	ldr	r0, [pc, #36]	@ (8005b74 <hci_user_evt_proc+0x90>)
 8005b50:	f000 fd0c 	bl	800656c <LST_is_empty>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d107      	bne.n	8005b6a <hci_user_evt_proc+0x86>
 8005b5a:	4b07      	ldr	r3, [pc, #28]	@ (8005b78 <hci_user_evt_proc+0x94>)
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d003      	beq.n	8005b6a <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8005b62:	4804      	ldr	r0, [pc, #16]	@ (8005b74 <hci_user_evt_proc+0x90>)
 8005b64:	f001 f890 	bl	8006c88 <hci_notify_asynch_evt>
  }


  return;
 8005b68:	bf00      	nop
 8005b6a:	bf00      	nop
}
 8005b6c:	3710      	adds	r7, #16
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	20000054 	.word	0x20000054
 8005b78:	20000060 	.word	0x20000060
 8005b7c:	20000198 	.word	0x20000198

08005b80 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b088      	sub	sp, #32
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	460b      	mov	r3, r1
 8005b8a:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8005b8c:	2000      	movs	r0, #0
 8005b8e:	f000 f8d1 	bl	8005d34 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8005b92:	2300      	movs	r3, #0
 8005b94:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	885b      	ldrh	r3, [r3, #2]
 8005b9a:	b21b      	sxth	r3, r3
 8005b9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ba0:	b21a      	sxth	r2, r3
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	881b      	ldrh	r3, [r3, #0]
 8005ba6:	b21b      	sxth	r3, r3
 8005ba8:	029b      	lsls	r3, r3, #10
 8005baa:	b21b      	sxth	r3, r3
 8005bac:	4313      	orrs	r3, r2
 8005bae:	b21b      	sxth	r3, r3
 8005bb0:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 8005bb2:	4b33      	ldr	r3, [pc, #204]	@ (8005c80 <hci_send_req+0x100>)
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	b2d9      	uxtb	r1, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	689a      	ldr	r2, [r3, #8]
 8005bc2:	8bbb      	ldrh	r3, [r7, #28]
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f000 f88f 	bl	8005ce8 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 8005bca:	e04e      	b.n	8005c6a <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8005bcc:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8005bd0:	f001 f871 	bl	8006cb6 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8005bd4:	e043      	b.n	8005c5e <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8005bd6:	f107 030c 	add.w	r3, r7, #12
 8005bda:	4619      	mov	r1, r3
 8005bdc:	4829      	ldr	r0, [pc, #164]	@ (8005c84 <hci_send_req+0x104>)
 8005bde:	f000 fd54 	bl	800668a <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	7a5b      	ldrb	r3, [r3, #9]
 8005be6:	2b0f      	cmp	r3, #15
 8005be8:	d114      	bne.n	8005c14 <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	330b      	adds	r3, #11
 8005bee:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	885b      	ldrh	r3, [r3, #2]
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	8bba      	ldrh	r2, [r7, #28]
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d104      	bne.n	8005c06 <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	691b      	ldr	r3, [r3, #16]
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	7812      	ldrb	r2, [r2, #0]
 8005c04:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	785b      	ldrb	r3, [r3, #1]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d027      	beq.n	8005c5e <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	77fb      	strb	r3, [r7, #31]
 8005c12:	e024      	b.n	8005c5e <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	330b      	adds	r3, #11
 8005c18:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 8005c1a:	69bb      	ldr	r3, [r7, #24]
 8005c1c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	8bba      	ldrh	r2, [r7, #28]
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d114      	bne.n	8005c52 <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	7a9b      	ldrb	r3, [r3, #10]
 8005c2c:	3b03      	subs	r3, #3
 8005c2e:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	695a      	ldr	r2, [r3, #20]
 8005c34:	7dfb      	ldrb	r3, [r7, #23]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	bfa8      	it	ge
 8005c3a:	461a      	movge	r2, r3
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6918      	ldr	r0, [r3, #16]
 8005c44:	69bb      	ldr	r3, [r7, #24]
 8005c46:	1cd9      	adds	r1, r3, #3
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	695b      	ldr	r3, [r3, #20]
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	f002 f823 	bl	8007c98 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	781b      	ldrb	r3, [r3, #0]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d001      	beq.n	8005c5e <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8005c5e:	4809      	ldr	r0, [pc, #36]	@ (8005c84 <hci_send_req+0x104>)
 8005c60:	f000 fc84 	bl	800656c <LST_is_empty>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d0b5      	beq.n	8005bd6 <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 8005c6a:	7ffb      	ldrb	r3, [r7, #31]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d0ad      	beq.n	8005bcc <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8005c70:	2001      	movs	r0, #1
 8005c72:	f000 f85f 	bl	8005d34 <NotifyCmdStatus>

  return 0;
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3720      	adds	r7, #32
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	200001c4 	.word	0x200001c4
 8005c84:	200001b8 	.word	0x200001b8

08005c88 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b086      	sub	sp, #24
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8005c90:	480f      	ldr	r0, [pc, #60]	@ (8005cd0 <TlInit+0x48>)
 8005c92:	f000 fc5b 	bl	800654c <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 8005c96:	4a0f      	ldr	r2, [pc, #60]	@ (8005cd4 <TlInit+0x4c>)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8005c9c:	480e      	ldr	r0, [pc, #56]	@ (8005cd8 <TlInit+0x50>)
 8005c9e:	f000 fc55 	bl	800654c <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8005ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8005cdc <TlInit+0x54>)
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8005ca8:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce0 <TlInit+0x58>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d00a      	beq.n	8005cc6 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8005cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ce4 <TlInit+0x5c>)
 8005cb6:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8005cb8:	4b09      	ldr	r3, [pc, #36]	@ (8005ce0 <TlInit+0x58>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f107 0208 	add.w	r2, r7, #8
 8005cc0:	4610      	mov	r0, r2
 8005cc2:	4798      	blx	r3
  }

  return;
 8005cc4:	bf00      	nop
 8005cc6:	bf00      	nop
}
 8005cc8:	3718      	adds	r7, #24
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	200001b8 	.word	0x200001b8
 8005cd4:	2000005c 	.word	0x2000005c
 8005cd8:	20000054 	.word	0x20000054
 8005cdc:	20000060 	.word	0x20000060
 8005ce0:	20000198 	.word	0x20000198
 8005ce4:	08005d75 	.word	0x08005d75

08005ce8 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	4603      	mov	r3, r0
 8005cf0:	603a      	str	r2, [r7, #0]
 8005cf2:	80fb      	strh	r3, [r7, #6]
 8005cf4:	460b      	mov	r3, r1
 8005cf6:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8005cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8005d2c <SendCmd+0x44>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	88fa      	ldrh	r2, [r7, #6]
 8005cfe:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8005d02:	4b0a      	ldr	r3, [pc, #40]	@ (8005d2c <SendCmd+0x44>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	797a      	ldrb	r2, [r7, #5]
 8005d08:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8005d0a:	4b08      	ldr	r3, [pc, #32]	@ (8005d2c <SendCmd+0x44>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	330c      	adds	r3, #12
 8005d10:	797a      	ldrb	r2, [r7, #5]
 8005d12:	6839      	ldr	r1, [r7, #0]
 8005d14:	4618      	mov	r0, r3
 8005d16:	f001 ffbf 	bl	8007c98 <memcpy>

  hciContext.io.Send(0,0);
 8005d1a:	4b05      	ldr	r3, [pc, #20]	@ (8005d30 <SendCmd+0x48>)
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	2100      	movs	r1, #0
 8005d20:	2000      	movs	r0, #0
 8005d22:	4798      	blx	r3

  return;
 8005d24:	bf00      	nop
}
 8005d26:	3708      	adds	r7, #8
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}
 8005d2c:	2000005c 	.word	0x2000005c
 8005d30:	20000198 	.word	0x20000198

08005d34 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b082      	sub	sp, #8
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8005d3e:	79fb      	ldrb	r3, [r7, #7]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d108      	bne.n	8005d56 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8005d44:	4b0a      	ldr	r3, [pc, #40]	@ (8005d70 <NotifyCmdStatus+0x3c>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d00d      	beq.n	8005d68 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8005d4c:	4b08      	ldr	r3, [pc, #32]	@ (8005d70 <NotifyCmdStatus+0x3c>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2000      	movs	r0, #0
 8005d52:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8005d54:	e008      	b.n	8005d68 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 8005d56:	4b06      	ldr	r3, [pc, #24]	@ (8005d70 <NotifyCmdStatus+0x3c>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d004      	beq.n	8005d68 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8005d5e:	4b04      	ldr	r3, [pc, #16]	@ (8005d70 <NotifyCmdStatus+0x3c>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2001      	movs	r0, #1
 8005d64:	4798      	blx	r3
  return;
 8005d66:	bf00      	nop
 8005d68:	bf00      	nop
}
 8005d6a:	3708      	adds	r7, #8
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	200001c0 	.word	0x200001c0

08005d74 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b082      	sub	sp, #8
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	7a5b      	ldrb	r3, [r3, #9]
 8005d80:	2b0f      	cmp	r3, #15
 8005d82:	d003      	beq.n	8005d8c <TlEvtReceived+0x18>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	7a5b      	ldrb	r3, [r3, #9]
 8005d88:	2b0e      	cmp	r3, #14
 8005d8a:	d107      	bne.n	8005d9c <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8005d8c:	6879      	ldr	r1, [r7, #4]
 8005d8e:	4809      	ldr	r0, [pc, #36]	@ (8005db4 <TlEvtReceived+0x40>)
 8005d90:	f000 fc34 	bl	80065fc <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8005d94:	2000      	movs	r0, #0
 8005d96:	f000 ff83 	bl	8006ca0 <hci_cmd_resp_release>
 8005d9a:	e006      	b.n	8005daa <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8005d9c:	6879      	ldr	r1, [r7, #4]
 8005d9e:	4806      	ldr	r0, [pc, #24]	@ (8005db8 <TlEvtReceived+0x44>)
 8005da0:	f000 fc2c 	bl	80065fc <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8005da4:	4804      	ldr	r0, [pc, #16]	@ (8005db8 <TlEvtReceived+0x44>)
 8005da6:	f000 ff6f 	bl	8006c88 <hci_notify_asynch_evt>
  }

  return;
 8005daa:	bf00      	nop
}
 8005dac:	3708      	adds	r7, #8
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop
 8005db4:	200001b8 	.word	0x200001b8
 8005db8:	20000054 	.word	0x20000054

08005dbc <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a05      	ldr	r2, [pc, #20]	@ (8005ddc <hci_register_io_bus+0x20>)
 8005dc8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4a04      	ldr	r2, [pc, #16]	@ (8005de0 <hci_register_io_bus+0x24>)
 8005dce:	611a      	str	r2, [r3, #16]

  return;
 8005dd0:	bf00      	nop
}
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr
 8005ddc:	080060d5 	.word	0x080060d5
 8005de0:	0800613d 	.word	0x0800613d

08005de4 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b082      	sub	sp, #8
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	4a08      	ldr	r2, [pc, #32]	@ (8005e14 <shci_init+0x30>)
 8005df4:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8005df6:	4a08      	ldr	r2, [pc, #32]	@ (8005e18 <shci_init+0x34>)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8005dfc:	4806      	ldr	r0, [pc, #24]	@ (8005e18 <shci_init+0x34>)
 8005dfe:	f000 f915 	bl	800602c <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 f898 	bl	8005f3c <TlInit>

  return;
 8005e0c:	bf00      	nop
}
 8005e0e:	3708      	adds	r7, #8
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	200001e8 	.word	0x200001e8
 8005e18:	200001c8 	.word	0x200001c8

08005e1c <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8005e22:	4822      	ldr	r0, [pc, #136]	@ (8005eac <shci_user_evt_proc+0x90>)
 8005e24:	f000 fba2 	bl	800656c <LST_is_empty>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d12b      	bne.n	8005e86 <shci_user_evt_proc+0x6a>
 8005e2e:	4b20      	ldr	r3, [pc, #128]	@ (8005eb0 <shci_user_evt_proc+0x94>)
 8005e30:	781b      	ldrb	r3, [r3, #0]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d027      	beq.n	8005e86 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8005e36:	f107 030c 	add.w	r3, r7, #12
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	481b      	ldr	r0, [pc, #108]	@ (8005eac <shci_user_evt_proc+0x90>)
 8005e3e:	f000 fc24 	bl	800668a <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 8005e42:	4b1c      	ldr	r3, [pc, #112]	@ (8005eb4 <shci_user_evt_proc+0x98>)
 8005e44:	69db      	ldr	r3, [r3, #28]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d00c      	beq.n	8005e64 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 8005e52:	4b18      	ldr	r3, [pc, #96]	@ (8005eb4 <shci_user_evt_proc+0x98>)
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	1d3a      	adds	r2, r7, #4
 8005e58:	4610      	mov	r0, r2
 8005e5a:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8005e5c:	793a      	ldrb	r2, [r7, #4]
 8005e5e:	4b14      	ldr	r3, [pc, #80]	@ (8005eb0 <shci_user_evt_proc+0x94>)
 8005e60:	701a      	strb	r2, [r3, #0]
 8005e62:	e002      	b.n	8005e6a <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8005e64:	4b12      	ldr	r3, [pc, #72]	@ (8005eb0 <shci_user_evt_proc+0x94>)
 8005e66:	2201      	movs	r2, #1
 8005e68:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8005e6a:	4b11      	ldr	r3, [pc, #68]	@ (8005eb0 <shci_user_evt_proc+0x94>)
 8005e6c:	781b      	ldrb	r3, [r3, #0]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d004      	beq.n	8005e7c <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	4618      	mov	r0, r3
 8005e76:	f000 fa75 	bl	8006364 <TL_MM_EvtDone>
 8005e7a:	e004      	b.n	8005e86 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	4619      	mov	r1, r3
 8005e80:	480a      	ldr	r0, [pc, #40]	@ (8005eac <shci_user_evt_proc+0x90>)
 8005e82:	f000 fb95 	bl	80065b0 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8005e86:	4809      	ldr	r0, [pc, #36]	@ (8005eac <shci_user_evt_proc+0x90>)
 8005e88:	f000 fb70 	bl	800656c <LST_is_empty>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d107      	bne.n	8005ea2 <shci_user_evt_proc+0x86>
 8005e92:	4b07      	ldr	r3, [pc, #28]	@ (8005eb0 <shci_user_evt_proc+0x94>)
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d003      	beq.n	8005ea2 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8005e9a:	4804      	ldr	r0, [pc, #16]	@ (8005eac <shci_user_evt_proc+0x90>)
 8005e9c:	f7fa fb84 	bl	80005a8 <shci_notify_asynch_evt>
  }


  return;
 8005ea0:	bf00      	nop
 8005ea2:	bf00      	nop
}
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	20000064 	.word	0x20000064
 8005eb0:	20000074 	.word	0x20000074
 8005eb4:	200001c8 	.word	0x200001c8

08005eb8 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	60ba      	str	r2, [r7, #8]
 8005ec0:	607b      	str	r3, [r7, #4]
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	81fb      	strh	r3, [r7, #14]
 8005ec6:	460b      	mov	r3, r1
 8005ec8:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8005eca:	2000      	movs	r0, #0
 8005ecc:	f000 f868 	bl	8005fa0 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8005ed0:	4b17      	ldr	r3, [pc, #92]	@ (8005f30 <shci_send+0x78>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	89fa      	ldrh	r2, [r7, #14]
 8005ed6:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8005eda:	4b15      	ldr	r3, [pc, #84]	@ (8005f30 <shci_send+0x78>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	7b7a      	ldrb	r2, [r7, #13]
 8005ee0:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 8005ee2:	4b13      	ldr	r3, [pc, #76]	@ (8005f30 <shci_send+0x78>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	330c      	adds	r3, #12
 8005ee8:	7b7a      	ldrb	r2, [r7, #13]
 8005eea:	68b9      	ldr	r1, [r7, #8]
 8005eec:	4618      	mov	r0, r3
 8005eee:	f001 fed3 	bl	8007c98 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 8005ef2:	4b10      	ldr	r3, [pc, #64]	@ (8005f34 <shci_send+0x7c>)
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 8005ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8005f38 <shci_send+0x80>)
 8005efa:	691b      	ldr	r3, [r3, #16]
 8005efc:	2100      	movs	r1, #0
 8005efe:	2000      	movs	r0, #0
 8005f00:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8005f02:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8005f06:	f7fa fb66 	bl	80005d6 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f103 0008 	add.w	r0, r3, #8
 8005f10:	4b07      	ldr	r3, [pc, #28]	@ (8005f30 <shci_send+0x78>)
 8005f12:	6819      	ldr	r1, [r3, #0]
 8005f14:	4b06      	ldr	r3, [pc, #24]	@ (8005f30 <shci_send+0x78>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	789b      	ldrb	r3, [r3, #2]
 8005f1a:	3303      	adds	r3, #3
 8005f1c:	461a      	mov	r2, r3
 8005f1e:	f001 febb 	bl	8007c98 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8005f22:	2001      	movs	r0, #1
 8005f24:	f000 f83c 	bl	8005fa0 <Cmd_SetStatus>

  return;
 8005f28:	bf00      	nop
}
 8005f2a:	3710      	adds	r7, #16
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	20000070 	.word	0x20000070
 8005f34:	200001ec 	.word	0x200001ec
 8005f38:	200001c8 	.word	0x200001c8

08005f3c <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b086      	sub	sp, #24
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8005f44:	4a10      	ldr	r2, [pc, #64]	@ (8005f88 <TlInit+0x4c>)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 8005f4a:	4810      	ldr	r0, [pc, #64]	@ (8005f8c <TlInit+0x50>)
 8005f4c:	f000 fafe 	bl	800654c <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8005f50:	2001      	movs	r0, #1
 8005f52:	f000 f825 	bl	8005fa0 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8005f56:	4b0e      	ldr	r3, [pc, #56]	@ (8005f90 <TlInit+0x54>)
 8005f58:	2201      	movs	r2, #1
 8005f5a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8005f5c:	4b0d      	ldr	r3, [pc, #52]	@ (8005f94 <TlInit+0x58>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d00c      	beq.n	8005f7e <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8005f68:	4b0b      	ldr	r3, [pc, #44]	@ (8005f98 <TlInit+0x5c>)
 8005f6a:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8005f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f9c <TlInit+0x60>)
 8005f6e:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8005f70:	4b08      	ldr	r3, [pc, #32]	@ (8005f94 <TlInit+0x58>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f107 020c 	add.w	r2, r7, #12
 8005f78:	4610      	mov	r0, r2
 8005f7a:	4798      	blx	r3
  }

  return;
 8005f7c:	bf00      	nop
 8005f7e:	bf00      	nop
}
 8005f80:	3718      	adds	r7, #24
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	20000070 	.word	0x20000070
 8005f8c:	20000064 	.word	0x20000064
 8005f90:	20000074 	.word	0x20000074
 8005f94:	200001c8 	.word	0x200001c8
 8005f98:	08005ff1 	.word	0x08005ff1
 8005f9c:	08006009 	.word	0x08006009

08005fa0 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8005faa:	79fb      	ldrb	r3, [r7, #7]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d10b      	bne.n	8005fc8 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8005fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8005fe8 <Cmd_SetStatus+0x48>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d003      	beq.n	8005fc0 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8005fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8005fe8 <Cmd_SetStatus+0x48>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2000      	movs	r0, #0
 8005fbe:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8005fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8005fec <Cmd_SetStatus+0x4c>)
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8005fc6:	e00b      	b.n	8005fe0 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8005fc8:	4b08      	ldr	r3, [pc, #32]	@ (8005fec <Cmd_SetStatus+0x4c>)
 8005fca:	2201      	movs	r2, #1
 8005fcc:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8005fce:	4b06      	ldr	r3, [pc, #24]	@ (8005fe8 <Cmd_SetStatus+0x48>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d004      	beq.n	8005fe0 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8005fd6:	4b04      	ldr	r3, [pc, #16]	@ (8005fe8 <Cmd_SetStatus+0x48>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	2001      	movs	r0, #1
 8005fdc:	4798      	blx	r3
  return;
 8005fde:	bf00      	nop
 8005fe0:	bf00      	nop
}
 8005fe2:	3708      	adds	r7, #8
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	200001e8 	.word	0x200001e8
 8005fec:	2000006c 	.word	0x2000006c

08005ff0 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b082      	sub	sp, #8
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8005ff8:	2000      	movs	r0, #0
 8005ffa:	f7fa fae1 	bl	80005c0 <shci_cmd_resp_release>

  return;
 8005ffe:	bf00      	nop
}
 8006000:	3708      	adds	r7, #8
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
	...

08006008 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b082      	sub	sp, #8
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8006010:	6879      	ldr	r1, [r7, #4]
 8006012:	4805      	ldr	r0, [pc, #20]	@ (8006028 <TlUserEvtReceived+0x20>)
 8006014:	f000 faf2 	bl	80065fc <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8006018:	4803      	ldr	r0, [pc, #12]	@ (8006028 <TlUserEvtReceived+0x20>)
 800601a:	f7fa fac5 	bl	80005a8 <shci_notify_asynch_evt>

  return;
 800601e:	bf00      	nop
}
 8006020:	3708      	adds	r7, #8
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop
 8006028:	20000064 	.word	0x20000064

0800602c <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4a05      	ldr	r2, [pc, #20]	@ (800604c <shci_register_io_bus+0x20>)
 8006038:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a04      	ldr	r2, [pc, #16]	@ (8006050 <shci_register_io_bus+0x24>)
 800603e:	611a      	str	r2, [r3, #16]

  return;
 8006040:	bf00      	nop
}
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr
 800604c:	080061f1 	.word	0x080061f1
 8006050:	08006245 	.word	0x08006245

08006054 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 8006054:	b580      	push	{r7, lr}
 8006056:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 8006058:	f001 f994 	bl	8007384 <HW_IPCC_Enable>

  return;
 800605c:	bf00      	nop
}
 800605e:	bd80      	pop	{r7, pc}

08006060 <TL_Init>:


void TL_Init( void )
{
 8006060:	b580      	push	{r7, lr}
 8006062:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8006064:	4b10      	ldr	r3, [pc, #64]	@ (80060a8 <TL_Init+0x48>)
 8006066:	4a11      	ldr	r2, [pc, #68]	@ (80060ac <TL_Init+0x4c>)
 8006068:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800606a:	4b0f      	ldr	r3, [pc, #60]	@ (80060a8 <TL_Init+0x48>)
 800606c:	4a10      	ldr	r2, [pc, #64]	@ (80060b0 <TL_Init+0x50>)
 800606e:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8006070:	4b0d      	ldr	r3, [pc, #52]	@ (80060a8 <TL_Init+0x48>)
 8006072:	4a10      	ldr	r2, [pc, #64]	@ (80060b4 <TL_Init+0x54>)
 8006074:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8006076:	4b0c      	ldr	r3, [pc, #48]	@ (80060a8 <TL_Init+0x48>)
 8006078:	4a0f      	ldr	r2, [pc, #60]	@ (80060b8 <TL_Init+0x58>)
 800607a:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800607c:	4b0a      	ldr	r3, [pc, #40]	@ (80060a8 <TL_Init+0x48>)
 800607e:	4a0f      	ldr	r2, [pc, #60]	@ (80060bc <TL_Init+0x5c>)
 8006080:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8006082:	4b09      	ldr	r3, [pc, #36]	@ (80060a8 <TL_Init+0x48>)
 8006084:	4a0e      	ldr	r2, [pc, #56]	@ (80060c0 <TL_Init+0x60>)
 8006086:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8006088:	4b07      	ldr	r3, [pc, #28]	@ (80060a8 <TL_Init+0x48>)
 800608a:	4a0e      	ldr	r2, [pc, #56]	@ (80060c4 <TL_Init+0x64>)
 800608c:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800608e:	4b06      	ldr	r3, [pc, #24]	@ (80060a8 <TL_Init+0x48>)
 8006090:	4a0d      	ldr	r2, [pc, #52]	@ (80060c8 <TL_Init+0x68>)
 8006092:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8006094:	4b04      	ldr	r3, [pc, #16]	@ (80060a8 <TL_Init+0x48>)
 8006096:	4a0d      	ldr	r2, [pc, #52]	@ (80060cc <TL_Init+0x6c>)
 8006098:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800609a:	4b03      	ldr	r3, [pc, #12]	@ (80060a8 <TL_Init+0x48>)
 800609c:	4a0c      	ldr	r2, [pc, #48]	@ (80060d0 <TL_Init+0x70>)
 800609e:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 80060a0:	f001 f984 	bl	80073ac <HW_IPCC_Init>

  return;
 80060a4:	bf00      	nop
}
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	20030000 	.word	0x20030000
 80060ac:	20030028 	.word	0x20030028
 80060b0:	20030048 	.word	0x20030048
 80060b4:	20030058 	.word	0x20030058
 80060b8:	20030068 	.word	0x20030068
 80060bc:	20030070 	.word	0x20030070
 80060c0:	20030078 	.word	0x20030078
 80060c4:	20030080 	.word	0x20030080
 80060c8:	2003009c 	.word	0x2003009c
 80060cc:	200300a0 	.word	0x200300a0
 80060d0:	200300ac 	.word	0x200300ac

080060d4 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 80060e0:	4811      	ldr	r0, [pc, #68]	@ (8006128 <TL_BLE_Init+0x54>)
 80060e2:	f000 fa33 	bl	800654c <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 80060e6:	4b11      	ldr	r3, [pc, #68]	@ (800612c <TL_BLE_Init+0x58>)
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	689a      	ldr	r2, [r3, #8]
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	68da      	ldr	r2, [r3, #12]
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	4a0c      	ldr	r2, [pc, #48]	@ (8006130 <TL_BLE_Init+0x5c>)
 8006100:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	4a08      	ldr	r2, [pc, #32]	@ (8006128 <TL_BLE_Init+0x54>)
 8006106:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 8006108:	f001 f966 	bl	80073d8 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a08      	ldr	r2, [pc, #32]	@ (8006134 <TL_BLE_Init+0x60>)
 8006112:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	4a07      	ldr	r2, [pc, #28]	@ (8006138 <TL_BLE_Init+0x64>)
 800611a:	6013      	str	r3, [r2, #0]

  return 0;
 800611c:	2300      	movs	r3, #0
}
 800611e:	4618      	mov	r0, r3
 8006120:	3710      	adds	r7, #16
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	200300c8 	.word	0x200300c8
 800612c:	20030000 	.word	0x20030000
 8006130:	20030a58 	.word	0x20030a58
 8006134:	200001f8 	.word	0x200001f8
 8006138:	200001fc 	.word	0x200001fc

0800613c <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	460b      	mov	r3, r1
 8006146:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8006148:	4b09      	ldr	r3, [pc, #36]	@ (8006170 <TL_BLE_SendCmd+0x34>)
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2201      	movs	r2, #1
 8006150:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8006152:	4b07      	ldr	r3, [pc, #28]	@ (8006170 <TL_BLE_SendCmd+0x34>)
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4619      	mov	r1, r3
 800615a:	2001      	movs	r0, #1
 800615c:	f000 f970 	bl	8006440 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8006160:	f001 f954 	bl	800740c <HW_IPCC_BLE_SendCmd>

  return 0;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3708      	adds	r7, #8
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
 800616e:	bf00      	nop
 8006170:	20030000 	.word	0x20030000

08006174 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800617a:	e01c      	b.n	80061b6 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800617c:	1d3b      	adds	r3, r7, #4
 800617e:	4619      	mov	r1, r3
 8006180:	4812      	ldr	r0, [pc, #72]	@ (80061cc <HW_IPCC_BLE_RxEvtNot+0x58>)
 8006182:	f000 fa82 	bl	800668a <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	7a5b      	ldrb	r3, [r3, #9]
 800618a:	2b0f      	cmp	r3, #15
 800618c:	d003      	beq.n	8006196 <HW_IPCC_BLE_RxEvtNot+0x22>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	7a5b      	ldrb	r3, [r3, #9]
 8006192:	2b0e      	cmp	r3, #14
 8006194:	d105      	bne.n	80061a2 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4619      	mov	r1, r3
 800619a:	2002      	movs	r0, #2
 800619c:	f000 f950 	bl	8006440 <OutputDbgTrace>
 80061a0:	e004      	b.n	80061ac <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4619      	mov	r1, r3
 80061a6:	2005      	movs	r0, #5
 80061a8:	f000 f94a 	bl	8006440 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 80061ac:	4b08      	ldr	r3, [pc, #32]	@ (80061d0 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	4610      	mov	r0, r2
 80061b4:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 80061b6:	4805      	ldr	r0, [pc, #20]	@ (80061cc <HW_IPCC_BLE_RxEvtNot+0x58>)
 80061b8:	f000 f9d8 	bl	800656c <LST_is_empty>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d0dc      	beq.n	800617c <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 80061c2:	bf00      	nop
}
 80061c4:	3708      	adds	r7, #8
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}
 80061ca:	bf00      	nop
 80061cc:	200300c8 	.word	0x200300c8
 80061d0:	200001f8 	.word	0x200001f8

080061d4 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 80061d8:	2100      	movs	r1, #0
 80061da:	2004      	movs	r0, #4
 80061dc:	f000 f930 	bl	8006440 <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 80061e0:	4b02      	ldr	r3, [pc, #8]	@ (80061ec <HW_IPCC_BLE_AclDataAckNot+0x18>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4798      	blx	r3
       
  return;
 80061e6:	bf00      	nop
}
 80061e8:	bd80      	pop	{r7, pc}
 80061ea:	bf00      	nop
 80061ec:	200001fc 	.word	0x200001fc

080061f0 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 80061fc:	480d      	ldr	r0, [pc, #52]	@ (8006234 <TL_SYS_Init+0x44>)
 80061fe:	f000 f9a5 	bl	800654c <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8006202:	4b0d      	ldr	r3, [pc, #52]	@ (8006238 <TL_SYS_Init+0x48>)
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	689a      	ldr	r2, [r3, #8]
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	4a08      	ldr	r2, [pc, #32]	@ (8006234 <TL_SYS_Init+0x44>)
 8006214:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8006216:	f001 f92b 	bl	8007470 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a07      	ldr	r2, [pc, #28]	@ (800623c <TL_SYS_Init+0x4c>)
 8006220:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	4a06      	ldr	r2, [pc, #24]	@ (8006240 <TL_SYS_Init+0x50>)
 8006228:	6013      	str	r3, [r2, #0]

  return 0;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	3710      	adds	r7, #16
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	200300d0 	.word	0x200300d0
 8006238:	20030000 	.word	0x20030000
 800623c:	20000200 	.word	0x20000200
 8006240:	20000204 	.word	0x20000204

08006244 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b082      	sub	sp, #8
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	460b      	mov	r3, r1
 800624e:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8006250:	4b09      	ldr	r3, [pc, #36]	@ (8006278 <TL_SYS_SendCmd+0x34>)
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2210      	movs	r2, #16
 8006258:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800625a:	4b07      	ldr	r3, [pc, #28]	@ (8006278 <TL_SYS_SendCmd+0x34>)
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4619      	mov	r1, r3
 8006262:	2006      	movs	r0, #6
 8006264:	f000 f8ec 	bl	8006440 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8006268:	f001 f91c 	bl	80074a4 <HW_IPCC_SYS_SendCmd>

  return 0;
 800626c:	2300      	movs	r3, #0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3708      	adds	r7, #8
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	20030000 	.word	0x20030000

0800627c <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8006280:	4b07      	ldr	r3, [pc, #28]	@ (80062a0 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4619      	mov	r1, r3
 8006288:	2007      	movs	r0, #7
 800628a:	f000 f8d9 	bl	8006440 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800628e:	4b05      	ldr	r3, [pc, #20]	@ (80062a4 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a03      	ldr	r2, [pc, #12]	@ (80062a0 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8006294:	68d2      	ldr	r2, [r2, #12]
 8006296:	6812      	ldr	r2, [r2, #0]
 8006298:	4610      	mov	r0, r2
 800629a:	4798      	blx	r3

  return;
 800629c:	bf00      	nop
}
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	20030000 	.word	0x20030000
 80062a4:	20000200 	.word	0x20000200

080062a8 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b082      	sub	sp, #8
 80062ac:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 80062ae:	e00e      	b.n	80062ce <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 80062b0:	1d3b      	adds	r3, r7, #4
 80062b2:	4619      	mov	r1, r3
 80062b4:	480b      	ldr	r0, [pc, #44]	@ (80062e4 <HW_IPCC_SYS_EvtNot+0x3c>)
 80062b6:	f000 f9e8 	bl	800668a <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4619      	mov	r1, r3
 80062be:	2008      	movs	r0, #8
 80062c0:	f000 f8be 	bl	8006440 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 80062c4:	4b08      	ldr	r3, [pc, #32]	@ (80062e8 <HW_IPCC_SYS_EvtNot+0x40>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	4610      	mov	r0, r2
 80062cc:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 80062ce:	4805      	ldr	r0, [pc, #20]	@ (80062e4 <HW_IPCC_SYS_EvtNot+0x3c>)
 80062d0:	f000 f94c 	bl	800656c <LST_is_empty>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d0ea      	beq.n	80062b0 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 80062da:	bf00      	nop
}
 80062dc:	3708      	adds	r7, #8
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop
 80062e4:	200300d0 	.word	0x200300d0
 80062e8:	20000204 	.word	0x20000204

080062ec <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 80062f4:	4817      	ldr	r0, [pc, #92]	@ (8006354 <TL_MM_Init+0x68>)
 80062f6:	f000 f929 	bl	800654c <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 80062fa:	4817      	ldr	r0, [pc, #92]	@ (8006358 <TL_MM_Init+0x6c>)
 80062fc:	f000 f926 	bl	800654c <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8006300:	4b16      	ldr	r3, [pc, #88]	@ (800635c <TL_MM_Init+0x70>)
 8006302:	691b      	ldr	r3, [r3, #16]
 8006304:	4a16      	ldr	r2, [pc, #88]	@ (8006360 <TL_MM_Init+0x74>)
 8006306:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8006308:	4b15      	ldr	r3, [pc, #84]	@ (8006360 <TL_MM_Init+0x74>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	6892      	ldr	r2, [r2, #8]
 8006310:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8006312:	4b13      	ldr	r3, [pc, #76]	@ (8006360 <TL_MM_Init+0x74>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	68d2      	ldr	r2, [r2, #12]
 800631a:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800631c:	4b10      	ldr	r3, [pc, #64]	@ (8006360 <TL_MM_Init+0x74>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a0c      	ldr	r2, [pc, #48]	@ (8006354 <TL_MM_Init+0x68>)
 8006322:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8006324:	4b0e      	ldr	r3, [pc, #56]	@ (8006360 <TL_MM_Init+0x74>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	6812      	ldr	r2, [r2, #0]
 800632c:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800632e:	4b0c      	ldr	r3, [pc, #48]	@ (8006360 <TL_MM_Init+0x74>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	6852      	ldr	r2, [r2, #4]
 8006336:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8006338:	4b09      	ldr	r3, [pc, #36]	@ (8006360 <TL_MM_Init+0x74>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	6912      	ldr	r2, [r2, #16]
 8006340:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8006342:	4b07      	ldr	r3, [pc, #28]	@ (8006360 <TL_MM_Init+0x74>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	6952      	ldr	r2, [r2, #20]
 800634a:	619a      	str	r2, [r3, #24]

  return;
 800634c:	bf00      	nop
}
 800634e:	3708      	adds	r7, #8
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}
 8006354:	200300b8 	.word	0x200300b8
 8006358:	200001f0 	.word	0x200001f0
 800635c:	20030000 	.word	0x20030000
 8006360:	20000208 	.word	0x20000208

08006364 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800636c:	6879      	ldr	r1, [r7, #4]
 800636e:	4807      	ldr	r0, [pc, #28]	@ (800638c <TL_MM_EvtDone+0x28>)
 8006370:	f000 f944 	bl	80065fc <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8006374:	6879      	ldr	r1, [r7, #4]
 8006376:	2000      	movs	r0, #0
 8006378:	f000 f862 	bl	8006440 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800637c:	4804      	ldr	r0, [pc, #16]	@ (8006390 <TL_MM_EvtDone+0x2c>)
 800637e:	f001 f8d7 	bl	8007530 <HW_IPCC_MM_SendFreeBuf>

  return;
 8006382:	bf00      	nop
}
 8006384:	3708      	adds	r7, #8
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	200001f0 	.word	0x200001f0
 8006390:	08006395 	.word	0x08006395

08006394 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b082      	sub	sp, #8
 8006398:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800639a:	e00c      	b.n	80063b6 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800639c:	1d3b      	adds	r3, r7, #4
 800639e:	4619      	mov	r1, r3
 80063a0:	480a      	ldr	r0, [pc, #40]	@ (80063cc <SendFreeBuf+0x38>)
 80063a2:	f000 f972 	bl	800668a <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 80063a6:	4b0a      	ldr	r3, [pc, #40]	@ (80063d0 <SendFreeBuf+0x3c>)
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	691b      	ldr	r3, [r3, #16]
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	4611      	mov	r1, r2
 80063b0:	4618      	mov	r0, r3
 80063b2:	f000 f923 	bl	80065fc <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 80063b6:	4805      	ldr	r0, [pc, #20]	@ (80063cc <SendFreeBuf+0x38>)
 80063b8:	f000 f8d8 	bl	800656c <LST_is_empty>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d0ec      	beq.n	800639c <SendFreeBuf+0x8>
  }

  return;
 80063c2:	bf00      	nop
}
 80063c4:	3708      	adds	r7, #8
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}
 80063ca:	bf00      	nop
 80063cc:	200001f0 	.word	0x200001f0
 80063d0:	20030000 	.word	0x20030000

080063d4 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 80063d8:	4805      	ldr	r0, [pc, #20]	@ (80063f0 <TL_TRACES_Init+0x1c>)
 80063da:	f000 f8b7 	bl	800654c <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 80063de:	4b05      	ldr	r3, [pc, #20]	@ (80063f4 <TL_TRACES_Init+0x20>)
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	4a03      	ldr	r2, [pc, #12]	@ (80063f0 <TL_TRACES_Init+0x1c>)
 80063e4:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 80063e6:	f001 f8f5 	bl	80075d4 <HW_IPCC_TRACES_Init>

  return;
 80063ea:	bf00      	nop
}
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	200300c0 	.word	0x200300c0
 80063f4:	20030000 	.word	0x20030000

080063f8 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 80063fe:	e008      	b.n	8006412 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8006400:	1d3b      	adds	r3, r7, #4
 8006402:	4619      	mov	r1, r3
 8006404:	4808      	ldr	r0, [pc, #32]	@ (8006428 <HW_IPCC_TRACES_EvtNot+0x30>)
 8006406:	f000 f940 	bl	800668a <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4618      	mov	r0, r3
 800640e:	f000 f80d 	bl	800642c <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8006412:	4805      	ldr	r0, [pc, #20]	@ (8006428 <HW_IPCC_TRACES_EvtNot+0x30>)
 8006414:	f000 f8aa 	bl	800656c <LST_is_empty>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d0f0      	beq.n	8006400 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800641e:	bf00      	nop
}
 8006420:	3708      	adds	r7, #8
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
 8006426:	bf00      	nop
 8006428:	200300c0 	.word	0x200300c0

0800642c <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8006434:	bf00      	nop
 8006436:	370c      	adds	r7, #12
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8006440:	b480      	push	{r7}
 8006442:	b087      	sub	sp, #28
 8006444:	af00      	add	r7, sp, #0
 8006446:	4603      	mov	r3, r0
 8006448:	6039      	str	r1, [r7, #0]
 800644a:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 800644c:	79fb      	ldrb	r3, [r7, #7]
 800644e:	2b08      	cmp	r3, #8
 8006450:	d84c      	bhi.n	80064ec <OutputDbgTrace+0xac>
 8006452:	a201      	add	r2, pc, #4	@ (adr r2, 8006458 <OutputDbgTrace+0x18>)
 8006454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006458:	0800647d 	.word	0x0800647d
 800645c:	080064a1 	.word	0x080064a1
 8006460:	080064ad 	.word	0x080064ad
 8006464:	080064a7 	.word	0x080064a7
 8006468:	080064ed 	.word	0x080064ed
 800646c:	080064c1 	.word	0x080064c1
 8006470:	080064cd 	.word	0x080064cd
 8006474:	080064d3 	.word	0x080064d3
 8006478:	080064e1 	.word	0x080064e1
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	7a5b      	ldrb	r3, [r3, #9]
 8006484:	2bff      	cmp	r3, #255	@ 0xff
 8006486:	d005      	beq.n	8006494 <OutputDbgTrace+0x54>
 8006488:	2bff      	cmp	r3, #255	@ 0xff
 800648a:	dc05      	bgt.n	8006498 <OutputDbgTrace+0x58>
 800648c:	2b0e      	cmp	r3, #14
 800648e:	d005      	beq.n	800649c <OutputDbgTrace+0x5c>
 8006490:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 8006492:	e001      	b.n	8006498 <OutputDbgTrace+0x58>
      break;
 8006494:	bf00      	nop
 8006496:	e02a      	b.n	80064ee <OutputDbgTrace+0xae>
      break;
 8006498:	bf00      	nop
 800649a:	e028      	b.n	80064ee <OutputDbgTrace+0xae>
      break;
 800649c:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 800649e:	e026      	b.n	80064ee <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 80064a4:	e023      	b.n	80064ee <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 80064aa:	e020      	b.n	80064ee <OutputDbgTrace+0xae>
      TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received");
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	7a5b      	ldrb	r3, [r3, #9]
 80064b4:	2b0e      	cmp	r3, #14
 80064b6:	d001      	beq.n	80064bc <OutputDbgTrace+0x7c>
 80064b8:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 80064ba:	e000      	b.n	80064be <OutputDbgTrace+0x7e>
      break;
 80064bc:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 80064be:	e016      	b.n	80064ee <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	7a5b      	ldrb	r3, [r3, #9]
 80064c8:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 80064ca:	e010      	b.n	80064ee <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 80064d0:	e00d      	b.n	80064ee <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	785b      	ldrb	r3, [r3, #1]
 80064da:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 80064dc:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 80064de:	e006      	b.n	80064ee <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	7a5b      	ldrb	r3, [r3, #9]
 80064e8:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 80064ea:	e000      	b.n	80064ee <OutputDbgTrace+0xae>
    
  default:
    break;
 80064ec:	bf00      	nop
  }
  
  return;
 80064ee:	bf00      	nop
}
 80064f0:	371c      	adds	r7, #28
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop

080064fc <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 80064fc:	b480      	push	{r7}
 80064fe:	b085      	sub	sp, #20
 8006500:	af00      	add	r7, sp, #0
 8006502:	4603      	mov	r3, r0
 8006504:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8006506:	4b0f      	ldr	r3, [pc, #60]	@ (8006544 <OTP_Read+0x48>)
 8006508:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800650a:	e002      	b.n	8006512 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	3b08      	subs	r3, #8
 8006510:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	3307      	adds	r3, #7
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	79fa      	ldrb	r2, [r7, #7]
 800651a:	429a      	cmp	r2, r3
 800651c:	d003      	beq.n	8006526 <OTP_Read+0x2a>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	4a09      	ldr	r2, [pc, #36]	@ (8006548 <OTP_Read+0x4c>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d1f2      	bne.n	800650c <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	3307      	adds	r3, #7
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	79fa      	ldrb	r2, [r7, #7]
 800652e:	429a      	cmp	r2, r3
 8006530:	d001      	beq.n	8006536 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8006532:	2300      	movs	r3, #0
 8006534:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8006536:	68fb      	ldr	r3, [r7, #12]
}
 8006538:	4618      	mov	r0, r3
 800653a:	3714      	adds	r7, #20
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr
 8006544:	1fff73f8 	.word	0x1fff73f8
 8006548:	1fff7000 	.word	0x1fff7000

0800654c <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	687a      	ldr	r2, [r7, #4]
 800655e:	605a      	str	r2, [r3, #4]
}
 8006560:	bf00      	nop
 8006562:	370c      	adds	r7, #12
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800656c:	b480      	push	{r7}
 800656e:	b087      	sub	sp, #28
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006574:	f3ef 8310 	mrs	r3, PRIMASK
 8006578:	60fb      	str	r3, [r7, #12]
  return(result);
 800657a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800657c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800657e:	b672      	cpsid	i
}
 8006580:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	429a      	cmp	r2, r3
 800658a:	d102      	bne.n	8006592 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800658c:	2301      	movs	r3, #1
 800658e:	75fb      	strb	r3, [r7, #23]
 8006590:	e001      	b.n	8006596 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 8006592:	2300      	movs	r3, #0
 8006594:	75fb      	strb	r3, [r7, #23]
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	f383 8810 	msr	PRIMASK, r3
}
 80065a0:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 80065a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	371c      	adds	r7, #28
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b087      	sub	sp, #28
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065ba:	f3ef 8310 	mrs	r3, PRIMASK
 80065be:	60fb      	str	r3, [r7, #12]
  return(result);
 80065c0:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80065c2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80065c4:	b672      	cpsid	i
}
 80065c6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	683a      	ldr	r2, [r7, #0]
 80065da:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	683a      	ldr	r2, [r7, #0]
 80065e2:	605a      	str	r2, [r3, #4]
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	f383 8810 	msr	PRIMASK, r3
}
 80065ee:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80065f0:	bf00      	nop
 80065f2:	371c      	adds	r7, #28
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b087      	sub	sp, #28
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006606:	f3ef 8310 	mrs	r3, PRIMASK
 800660a:	60fb      	str	r3, [r7, #12]
  return(result);
 800660c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800660e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006610:	b672      	cpsid	i
}
 8006612:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685a      	ldr	r2, [r3, #4]
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	683a      	ldr	r2, [r7, #0]
 8006626:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	601a      	str	r2, [r3, #0]
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	f383 8810 	msr	PRIMASK, r3
}
 800663a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800663c:	bf00      	nop
 800663e:	371c      	adds	r7, #28
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 8006648:	b480      	push	{r7}
 800664a:	b087      	sub	sp, #28
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006650:	f3ef 8310 	mrs	r3, PRIMASK
 8006654:	60fb      	str	r3, [r7, #12]
  return(result);
 8006656:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8006658:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800665a:	b672      	cpsid	i
}
 800665c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	6812      	ldr	r2, [r2, #0]
 8006666:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	6852      	ldr	r2, [r2, #4]
 8006670:	605a      	str	r2, [r3, #4]
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	f383 8810 	msr	PRIMASK, r3
}
 800667c:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800667e:	bf00      	nop
 8006680:	371c      	adds	r7, #28
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr

0800668a <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800668a:	b580      	push	{r7, lr}
 800668c:	b086      	sub	sp, #24
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
 8006692:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006694:	f3ef 8310 	mrs	r3, PRIMASK
 8006698:	60fb      	str	r3, [r7, #12]
  return(result);
 800669a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800669c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800669e:	b672      	cpsid	i
}
 80066a0:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4618      	mov	r0, r3
 80066b0:	f7ff ffca 	bl	8006648 <LST_remove_node>
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	f383 8810 	msr	PRIMASK, r3
}
 80066be:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80066c0:	bf00      	nop
 80066c2:	3718      	adds	r7, #24
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 80066c8:	b480      	push	{r7}
 80066ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 80066cc:	4b03      	ldr	r3, [pc, #12]	@ (80066dc <LL_FLASH_GetUDN+0x14>)
 80066ce:	681b      	ldr	r3, [r3, #0]
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop
 80066dc:	1fff7580 	.word	0x1fff7580

080066e0 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 80066e0:	b480      	push	{r7}
 80066e2:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 80066e4:	4b03      	ldr	r3, [pc, #12]	@ (80066f4 <LL_FLASH_GetDeviceID+0x14>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	b2db      	uxtb	r3, r3
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr
 80066f4:	1fff7584 	.word	0x1fff7584

080066f8 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 80066f8:	b480      	push	{r7}
 80066fa:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80066fc:	4b03      	ldr	r3, [pc, #12]	@ (800670c <LL_FLASH_GetSTCompanyID+0x14>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	0a1b      	lsrs	r3, r3, #8
}
 8006702:	4618      	mov	r0, r3
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr
 800670c:	1fff7584 	.word	0x1fff7584

08006710 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b092      	sub	sp, #72	@ 0x48
 8006714:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006716:	2392      	movs	r3, #146	@ 0x92
 8006718:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */
	UTIL_SEQ_RegTask(1 << CFG_TASK_MY_TASK, UTIL_SEQ_RFU, myTask);
 800671c:	4a3d      	ldr	r2, [pc, #244]	@ (8006814 <APP_BLE_Init+0x104>)
 800671e:	2100      	movs	r1, #0
 8006720:	2008      	movs	r0, #8
 8006722:	f001 f941 	bl	80079a8 <UTIL_SEQ_RegTask>
	UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK, CFG_SCH_PRIO_0);
 8006726:	2100      	movs	r1, #0
 8006728:	2008      	movs	r0, #8
 800672a:	f001 f95f 	bl	80079ec <UTIL_SEQ_SetTask>
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800672e:	463b      	mov	r3, r7
 8006730:	2243      	movs	r2, #67	@ 0x43
 8006732:	2100      	movs	r1, #0
 8006734:	4618      	mov	r0, r3
 8006736:	f001 fa82 	bl	8007c3e <memset>
 800673a:	2344      	movs	r3, #68	@ 0x44
 800673c:	82bb      	strh	r3, [r7, #20]
 800673e:	2308      	movs	r3, #8
 8006740:	82fb      	strh	r3, [r7, #22]
 8006742:	f44f 63a8 	mov.w	r3, #1344	@ 0x540
 8006746:	833b      	strh	r3, [r7, #24]
 8006748:	2302      	movs	r3, #2
 800674a:	76bb      	strb	r3, [r7, #26]
 800674c:	2301      	movs	r3, #1
 800674e:	76fb      	strb	r3, [r7, #27]
 8006750:	2312      	movs	r3, #18
 8006752:	773b      	strb	r3, [r7, #28]
 8006754:	2329      	movs	r3, #41	@ 0x29
 8006756:	777b      	strb	r3, [r7, #29]
 8006758:	239c      	movs	r3, #156	@ 0x9c
 800675a:	83fb      	strh	r3, [r7, #30]
 800675c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8006760:	843b      	strh	r3, [r7, #32]
 8006762:	2302      	movs	r3, #2
 8006764:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006768:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800676c:	627b      	str	r3, [r7, #36]	@ 0x24
 800676e:	f44f 73a4 	mov.w	r3, #328	@ 0x148
 8006772:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006774:	2301      	movs	r3, #1
 8006776:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800677a:	2320      	movs	r3, #32
 800677c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8006780:	2303      	movs	r3, #3
 8006782:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8006786:	f240 6372 	movw	r3, #1650	@ 0x672
 800678a:	867b      	strh	r3, [r7, #50]	@ 0x32
 800678c:	230d      	movs	r3, #13
 800678e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 8006792:	2304      	movs	r3, #4
 8006794:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8006798:	f000 f92a 	bl	80069f0 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800679c:	2101      	movs	r1, #1
 800679e:	2002      	movs	r0, #2
 80067a0:	f000 ff50 	bl	8007644 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 80067a4:	4a1c      	ldr	r2, [pc, #112]	@ (8006818 <APP_BLE_Init+0x108>)
 80067a6:	2100      	movs	r1, #0
 80067a8:	2002      	movs	r0, #2
 80067aa:	f001 f8fd 	bl	80079a8 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 80067ae:	463b      	mov	r3, r7
 80067b0:	4618      	mov	r0, r3
 80067b2:	f7ff f889 	bl	80058c8 <SHCI_C2_BLE_Init>
 80067b6:	4603      	mov	r3, r0
 80067b8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (status != SHCI_Success)
 80067bc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d001      	beq.n	80067c8 <APP_BLE_Init+0xb8>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 80067c4:	f7fb f884 	bl	80018d0 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 80067c8:	f000 f928 	bl	8006a1c <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 80067cc:	f7fe ffd6 	bl	800577c <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80067d0:	4b12      	ldr	r3, [pc, #72]	@ (800681c <APP_BLE_Init+0x10c>)
 80067d2:	2200      	movs	r2, #0
 80067d4:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 80067d8:	4b10      	ldr	r3, [pc, #64]	@ (800681c <APP_BLE_Init+0x10c>)
 80067da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80067de:	819a      	strh	r2, [r3, #12]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 80067e0:	4a0f      	ldr	r2, [pc, #60]	@ (8006820 <APP_BLE_Init+0x110>)
 80067e2:	2100      	movs	r1, #0
 80067e4:	2001      	movs	r0, #1
 80067e6:	f001 f8df 	bl	80079a8 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 80067ea:	2006      	movs	r0, #6
 80067ec:	f7fe fe3a 	bl	8005464 <aci_hal_set_radio_activity_mask>
 80067f0:	4603      	mov	r3, r0
 80067f2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 80067f6:	f000 faeb 	bl	8006dd0 <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 80067fa:	4b08      	ldr	r3, [pc, #32]	@ (800681c <APP_BLE_Init+0x10c>)
 80067fc:	2200      	movs	r2, #0
 80067fe:	73da      	strb	r2, [r3, #15]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8006800:	4b06      	ldr	r3, [pc, #24]	@ (800681c <APP_BLE_Init+0x10c>)
 8006802:	2200      	movs	r2, #0
 8006804:	739a      	strb	r2, [r3, #14]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 8006806:	2001      	movs	r0, #1
 8006808:	f000 f9b0 	bl	8006b6c <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 800680c:	bf00      	nop
}
 800680e:	3748      	adds	r7, #72	@ 0x48
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}
 8006814:	08006d3d 	.word	0x08006d3d
 8006818:	08005ae5 	.word	0x08005ae5
 800681c:	20000214 	.word	0x20000214
 8006820:	08006c55 	.word	0x08006c55

08006824 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b08c      	sub	sp, #48	@ 0x30
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800682c:	2392      	movs	r3, #146	@ 0x92
 800682e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	3301      	adds	r3, #1
 8006836:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 8006838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	2bff      	cmp	r3, #255	@ 0xff
 800683e:	d05c      	beq.n	80068fa <SVCCTL_App_Notification+0xd6>
 8006840:	2bff      	cmp	r3, #255	@ 0xff
 8006842:	f300 80c7 	bgt.w	80069d4 <SVCCTL_App_Notification+0x1b0>
 8006846:	2b3e      	cmp	r3, #62	@ 0x3e
 8006848:	d02b      	beq.n	80068a2 <SVCCTL_App_Notification+0x7e>
 800684a:	2b3e      	cmp	r3, #62	@ 0x3e
 800684c:	f300 80c2 	bgt.w	80069d4 <SVCCTL_App_Notification+0x1b0>
 8006850:	2b05      	cmp	r3, #5
 8006852:	d002      	beq.n	800685a <SVCCTL_App_Notification+0x36>
 8006854:	2b10      	cmp	r3, #16
 8006856:	d020      	beq.n	800689a <SVCCTL_App_Notification+0x76>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8006858:	e0bc      	b.n	80069d4 <SVCCTL_App_Notification+0x1b0>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 800685a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800685c:	3302      	adds	r3, #2
 800685e:	60bb      	str	r3, [r7, #8]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006866:	b29a      	uxth	r2, r3
 8006868:	4b5e      	ldr	r3, [pc, #376]	@ (80069e4 <SVCCTL_App_Notification+0x1c0>)
 800686a:	899b      	ldrh	r3, [r3, #12]
 800686c:	429a      	cmp	r2, r3
 800686e:	d106      	bne.n	800687e <SVCCTL_App_Notification+0x5a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8006870:	4b5c      	ldr	r3, [pc, #368]	@ (80069e4 <SVCCTL_App_Notification+0x1c0>)
 8006872:	2200      	movs	r2, #0
 8006874:	819a      	strh	r2, [r3, #12]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8006876:	4b5b      	ldr	r3, [pc, #364]	@ (80069e4 <SVCCTL_App_Notification+0x1c0>)
 8006878:	2200      	movs	r2, #0
 800687a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
      Adv_Request(APP_BLE_FAST_ADV);
 800687e:	2001      	movs	r0, #1
 8006880:	f000 f974 	bl	8006b6c <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 8006884:	4b58      	ldr	r3, [pc, #352]	@ (80069e8 <SVCCTL_App_Notification+0x1c4>)
 8006886:	2201      	movs	r2, #1
 8006888:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800688a:	4b56      	ldr	r3, [pc, #344]	@ (80069e4 <SVCCTL_App_Notification+0x1c0>)
 800688c:	899a      	ldrh	r2, [r3, #12]
 800688e:	4b56      	ldr	r3, [pc, #344]	@ (80069e8 <SVCCTL_App_Notification+0x1c4>)
 8006890:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 8006892:	4855      	ldr	r0, [pc, #340]	@ (80069e8 <SVCCTL_App_Notification+0x1c4>)
 8006894:	f000 fa88 	bl	8006da8 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8006898:	e09f      	b.n	80069da <SVCCTL_App_Notification+0x1b6>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 800689a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800689c:	3302      	adds	r3, #2
 800689e:	60fb      	str	r3, [r7, #12]
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 80068a0:	e09b      	b.n	80069da <SVCCTL_App_Notification+0x1b6>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 80068a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a4:	3302      	adds	r3, #2
 80068a6:	617b      	str	r3, [r7, #20]
      switch (p_meta_evt->subevent)
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d001      	beq.n	80068b4 <SVCCTL_App_Notification+0x90>
 80068b0:	2b03      	cmp	r3, #3
          break;
 80068b2:	e021      	b.n	80068f8 <SVCCTL_App_Notification+0xd4>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	3301      	adds	r3, #1
 80068b8:	613b      	str	r3, [r7, #16]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 80068ba:	4b4a      	ldr	r3, [pc, #296]	@ (80069e4 <SVCCTL_App_Notification+0x1c0>)
 80068bc:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80068c0:	2b04      	cmp	r3, #4
 80068c2:	d104      	bne.n	80068ce <SVCCTL_App_Notification+0xaa>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 80068c4:	4b47      	ldr	r3, [pc, #284]	@ (80069e4 <SVCCTL_App_Notification+0x1c0>)
 80068c6:	2206      	movs	r2, #6
 80068c8:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 80068cc:	e003      	b.n	80068d6 <SVCCTL_App_Notification+0xb2>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 80068ce:	4b45      	ldr	r3, [pc, #276]	@ (80069e4 <SVCCTL_App_Notification+0x1c0>)
 80068d0:	2205      	movs	r2, #5
 80068d2:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80068dc:	b29a      	uxth	r2, r3
 80068de:	4b41      	ldr	r3, [pc, #260]	@ (80069e4 <SVCCTL_App_Notification+0x1c0>)
 80068e0:	819a      	strh	r2, [r3, #12]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 80068e2:	4b41      	ldr	r3, [pc, #260]	@ (80069e8 <SVCCTL_App_Notification+0x1c4>)
 80068e4:	2200      	movs	r2, #0
 80068e6:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 80068e8:	4b3e      	ldr	r3, [pc, #248]	@ (80069e4 <SVCCTL_App_Notification+0x1c0>)
 80068ea:	899a      	ldrh	r2, [r3, #12]
 80068ec:	4b3e      	ldr	r3, [pc, #248]	@ (80069e8 <SVCCTL_App_Notification+0x1c4>)
 80068ee:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 80068f0:	483d      	ldr	r0, [pc, #244]	@ (80069e8 <SVCCTL_App_Notification+0x1c4>)
 80068f2:	f000 fa59 	bl	8006da8 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 80068f6:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 80068f8:	e06f      	b.n	80069da <SVCCTL_App_Notification+0x1b6>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 80068fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068fc:	3302      	adds	r3, #2
 80068fe:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 8006900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006902:	881b      	ldrh	r3, [r3, #0]
 8006904:	b29b      	uxth	r3, r3
 8006906:	f641 0204 	movw	r2, #6148	@ 0x1804
 800690a:	4293      	cmp	r3, r2
 800690c:	d05c      	beq.n	80069c8 <SVCCTL_App_Notification+0x1a4>
 800690e:	f641 0204 	movw	r2, #6148	@ 0x1804
 8006912:	4293      	cmp	r3, r2
 8006914:	dc60      	bgt.n	80069d8 <SVCCTL_App_Notification+0x1b4>
 8006916:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800691a:	4293      	cmp	r3, r2
 800691c:	d04a      	beq.n	80069b4 <SVCCTL_App_Notification+0x190>
 800691e:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8006922:	4293      	cmp	r3, r2
 8006924:	dc58      	bgt.n	80069d8 <SVCCTL_App_Notification+0x1b4>
 8006926:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800692a:	d04f      	beq.n	80069cc <SVCCTL_App_Notification+0x1a8>
 800692c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006930:	dc52      	bgt.n	80069d8 <SVCCTL_App_Notification+0x1b4>
 8006932:	2b06      	cmp	r3, #6
 8006934:	d044      	beq.n	80069c0 <SVCCTL_App_Notification+0x19c>
 8006936:	2b06      	cmp	r3, #6
 8006938:	db4e      	blt.n	80069d8 <SVCCTL_App_Notification+0x1b4>
 800693a:	f240 420a 	movw	r2, #1034	@ 0x40a
 800693e:	4293      	cmp	r3, r2
 8006940:	dc4a      	bgt.n	80069d8 <SVCCTL_App_Notification+0x1b4>
 8006942:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006946:	dd47      	ble.n	80069d8 <SVCCTL_App_Notification+0x1b4>
 8006948:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 800694c:	2b09      	cmp	r3, #9
 800694e:	d843      	bhi.n	80069d8 <SVCCTL_App_Notification+0x1b4>
 8006950:	a201      	add	r2, pc, #4	@ (adr r2, 8006958 <SVCCTL_App_Notification+0x134>)
 8006952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006956:	bf00      	nop
 8006958:	080069ad 	.word	0x080069ad
 800695c:	08006981 	.word	0x08006981
 8006960:	080069d9 	.word	0x080069d9
 8006964:	080069d9 	.word	0x080069d9
 8006968:	080069d9 	.word	0x080069d9
 800696c:	080069d9 	.word	0x080069d9
 8006970:	080069d1 	.word	0x080069d1
 8006974:	080069d9 	.word	0x080069d9
 8006978:	08006999 	.word	0x08006999
 800697c:	080069d1 	.word	0x080069d1
          pin = BLE_DEFAULT_PIN;
 8006980:	4b1a      	ldr	r3, [pc, #104]	@ (80069ec <SVCCTL_App_Notification+0x1c8>)
 8006982:	623b      	str	r3, [r7, #32]
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, pin);
 8006984:	4b17      	ldr	r3, [pc, #92]	@ (80069e4 <SVCCTL_App_Notification+0x1c0>)
 8006986:	899b      	ldrh	r3, [r3, #12]
 8006988:	6a39      	ldr	r1, [r7, #32]
 800698a:	4618      	mov	r0, r3
 800698c:	f7fd ff6c 	bl	8004868 <aci_gap_pass_key_resp>
 8006990:	4603      	mov	r3, r0
 8006992:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 8006996:	e01c      	b.n	80069d2 <SVCCTL_App_Notification+0x1ae>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 8006998:	4b12      	ldr	r3, [pc, #72]	@ (80069e4 <SVCCTL_App_Notification+0x1c0>)
 800699a:	899b      	ldrh	r3, [r3, #12]
 800699c:	2101      	movs	r1, #1
 800699e:	4618      	mov	r0, r3
 80069a0:	f7fe f90c 	bl	8004bbc <aci_gap_numeric_comparison_value_confirm_yesno>
 80069a4:	4603      	mov	r3, r0
 80069a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 80069aa:	e012      	b.n	80069d2 <SVCCTL_App_Notification+0x1ae>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 80069ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ae:	3302      	adds	r3, #2
 80069b0:	61fb      	str	r3, [r7, #28]
          break;
 80069b2:	e00e      	b.n	80069d2 <SVCCTL_App_Notification+0x1ae>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 80069b4:	4b0b      	ldr	r3, [pc, #44]	@ (80069e4 <SVCCTL_App_Notification+0x1c0>)
 80069b6:	899b      	ldrh	r3, [r3, #12]
 80069b8:	4618      	mov	r0, r3
 80069ba:	f7fe fc12 	bl	80051e2 <aci_gatt_confirm_indication>
        break;
 80069be:	e008      	b.n	80069d2 <SVCCTL_App_Notification+0x1ae>
	      p_warning_event = (aci_hal_warning_event_rp0 *)p_blecore_evt->data;
 80069c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c2:	3302      	adds	r3, #2
 80069c4:	61bb      	str	r3, [r7, #24]
          break;
 80069c6:	e004      	b.n	80069d2 <SVCCTL_App_Notification+0x1ae>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 80069c8:	bf00      	nop
 80069ca:	e005      	b.n	80069d8 <SVCCTL_App_Notification+0x1b4>
          break;
 80069cc:	bf00      	nop
 80069ce:	e003      	b.n	80069d8 <SVCCTL_App_Notification+0x1b4>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 80069d0:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80069d2:	e001      	b.n	80069d8 <SVCCTL_App_Notification+0x1b4>
      break;
 80069d4:	bf00      	nop
 80069d6:	e000      	b.n	80069da <SVCCTL_App_Notification+0x1b6>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80069d8:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 80069da:	2301      	movs	r3, #1
}
 80069dc:	4618      	mov	r0, r3
 80069de:	3730      	adds	r7, #48	@ 0x30
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}
 80069e4:	20000214 	.word	0x20000214
 80069e8:	2000028c 	.word	0x2000028c
 80069ec:	0001b207 	.word	0x0001b207

080069f0 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b082      	sub	sp, #8
 80069f4:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 80069f6:	4b06      	ldr	r3, [pc, #24]	@ (8006a10 <Ble_Tl_Init+0x20>)
 80069f8:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 80069fa:	4b06      	ldr	r3, [pc, #24]	@ (8006a14 <Ble_Tl_Init+0x24>)
 80069fc:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 80069fe:	463b      	mov	r3, r7
 8006a00:	4619      	mov	r1, r3
 8006a02:	4805      	ldr	r0, [pc, #20]	@ (8006a18 <Ble_Tl_Init+0x28>)
 8006a04:	f7ff f852 	bl	8005aac <hci_init>

  return;
 8006a08:	bf00      	nop
}
 8006a0a:	3708      	adds	r7, #8
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	200300d8 	.word	0x200300d8
 8006a14:	08006d05 	.word	0x08006d05
 8006a18:	08006ccd 	.word	0x08006ccd

08006a1c <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8006a1c:	b5b0      	push	{r4, r5, r7, lr}
 8006a1e:	b08c      	sub	sp, #48	@ 0x30
 8006a20:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8006a22:	2300      	movs	r3, #0
 8006a24:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006a26:	2392      	movs	r3, #146	@ 0x92
 8006a28:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8006a2a:	f7fe fd6f 	bl	800550c <hci_reset>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8006a32:	f000 f8cb 	bl	8006bcc <BleGetBdAddress>
 8006a36:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 8006a38:	693a      	ldr	r2, [r7, #16]
 8006a3a:	2106      	movs	r1, #6
 8006a3c:	2000      	movs	r0, #0
 8006a3e:	f7fe fc25 	bl	800528c <aci_hal_write_config_data>
 8006a42:	4603      	mov	r3, r0
 8006a44:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 8006a46:	4a45      	ldr	r2, [pc, #276]	@ (8006b5c <Ble_Hci_Gap_Gatt_Init+0x140>)
 8006a48:	2110      	movs	r1, #16
 8006a4a:	2018      	movs	r0, #24
 8006a4c:	f7fe fc1e 	bl	800528c <aci_hal_write_config_data>
 8006a50:	4603      	mov	r3, r0
 8006a52:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8006a54:	4a42      	ldr	r2, [pc, #264]	@ (8006b60 <Ble_Hci_Gap_Gatt_Init+0x144>)
 8006a56:	2110      	movs	r1, #16
 8006a58:	2008      	movs	r0, #8
 8006a5a:	f7fe fc17 	bl	800528c <aci_hal_write_config_data>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8006a62:	2118      	movs	r1, #24
 8006a64:	2001      	movs	r0, #1
 8006a66:	f7fe fc96 	bl	8005396 <aci_hal_set_tx_power_level>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8006a6e:	f7fe f90c 	bl	8004c8a <aci_gatt_init>
 8006a72:	4603      	mov	r3, r0
 8006a74:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 8006a76:	2300      	movs	r3, #0
 8006a78:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8006a7a:	7bfb      	ldrb	r3, [r7, #15]
 8006a7c:	f043 0301 	orr.w	r3, r3, #1
 8006a80:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8006a82:	7bfb      	ldrb	r3, [r7, #15]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d01f      	beq.n	8006ac8 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 8006a88:	4b36      	ldr	r3, [pc, #216]	@ (8006b64 <Ble_Hci_Gap_Gatt_Init+0x148>)
 8006a8a:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8006a8c:	1dba      	adds	r2, r7, #6
 8006a8e:	7bf8      	ldrb	r0, [r7, #15]
 8006a90:	1cbb      	adds	r3, r7, #2
 8006a92:	9301      	str	r3, [sp, #4]
 8006a94:	1d3b      	adds	r3, r7, #4
 8006a96:	9300      	str	r3, [sp, #0]
 8006a98:	4613      	mov	r3, r2
 8006a9a:	2208      	movs	r2, #8
 8006a9c:	2100      	movs	r1, #0
 8006a9e:	f7fd ff4a 	bl	8004936 <aci_gap_init>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8006aa6:	88fc      	ldrh	r4, [r7, #6]
 8006aa8:	88bd      	ldrh	r5, [r7, #4]
 8006aaa:	68b8      	ldr	r0, [r7, #8]
 8006aac:	f7f9 fb66 	bl	800017c <strlen>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	b2da      	uxtb	r2, r3
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	9300      	str	r3, [sp, #0]
 8006ab8:	4613      	mov	r3, r2
 8006aba:	2200      	movs	r2, #0
 8006abc:	4629      	mov	r1, r5
 8006abe:	4620      	mov	r0, r4
 8006ac0:	f7fe fae6 	bl	8005090 <aci_gatt_update_char_value>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8006ac8:	88f8      	ldrh	r0, [r7, #6]
 8006aca:	8879      	ldrh	r1, [r7, #2]
 8006acc:	463b      	mov	r3, r7
 8006ace:	9300      	str	r3, [sp, #0]
 8006ad0:	2302      	movs	r3, #2
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f7fe fadc 	bl	8005090 <aci_gatt_update_char_value>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8006adc:	2202      	movs	r2, #2
 8006ade:	2102      	movs	r1, #2
 8006ae0:	2000      	movs	r0, #0
 8006ae2:	f7fe fd37 	bl	8005554 <hci_le_set_default_phy>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8006aea:	4b1f      	ldr	r3, [pc, #124]	@ (8006b68 <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006aec:	2201      	movs	r2, #1
 8006aee:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8006af0:	4b1d      	ldr	r3, [pc, #116]	@ (8006b68 <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	4618      	mov	r0, r3
 8006af6:	f7fd fd9f 	bl	8004638 <aci_gap_set_io_capability>
 8006afa:	4603      	mov	r3, r0
 8006afc:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8006afe:	4b1a      	ldr	r3, [pc, #104]	@ (8006b68 <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006b00:	2201      	movs	r2, #1
 8006b02:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8006b04:	4b18      	ldr	r3, [pc, #96]	@ (8006b68 <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006b06:	2208      	movs	r2, #8
 8006b08:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8006b0a:	4b17      	ldr	r3, [pc, #92]	@ (8006b68 <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006b0c:	2210      	movs	r2, #16
 8006b0e:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8006b10:	4b15      	ldr	r3, [pc, #84]	@ (8006b68 <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006b12:	2200      	movs	r2, #0
 8006b14:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8006b16:	4b14      	ldr	r3, [pc, #80]	@ (8006b68 <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006b18:	7898      	ldrb	r0, [r3, #2]
 8006b1a:	4b13      	ldr	r3, [pc, #76]	@ (8006b68 <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006b1c:	7859      	ldrb	r1, [r3, #1]
 8006b1e:	4b12      	ldr	r3, [pc, #72]	@ (8006b68 <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006b20:	78db      	ldrb	r3, [r3, #3]
 8006b22:	4a11      	ldr	r2, [pc, #68]	@ (8006b68 <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006b24:	7912      	ldrb	r2, [r2, #4]
 8006b26:	2400      	movs	r4, #0
 8006b28:	9404      	str	r4, [sp, #16]
 8006b2a:	2400      	movs	r4, #0
 8006b2c:	9403      	str	r4, [sp, #12]
 8006b2e:	2401      	movs	r4, #1
 8006b30:	9402      	str	r4, [sp, #8]
 8006b32:	9201      	str	r2, [sp, #4]
 8006b34:	9300      	str	r3, [sp, #0]
 8006b36:	2300      	movs	r3, #0
 8006b38:	2201      	movs	r2, #1
 8006b3a:	f7fd fdd1 	bl	80046e0 <aci_gap_set_authentication_requirement>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8006b42:	4b09      	ldr	r3, [pc, #36]	@ (8006b68 <Ble_Hci_Gap_Gatt_Init+0x14c>)
 8006b44:	789b      	ldrb	r3, [r3, #2]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d003      	beq.n	8006b52 <Ble_Hci_Gap_Gatt_Init+0x136>
  {
    ret = aci_gap_configure_whitelist();
 8006b4a:	f7fe f813 	bl	8004b74 <aci_gap_configure_filter_accept_list>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 8006b52:	bf00      	nop
 8006b54:	3718      	adds	r7, #24
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bdb0      	pop	{r4, r5, r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	08007ed8 	.word	0x08007ed8
 8006b60:	08007ee8 	.word	0x08007ee8
 8006b64:	08007d14 	.word	0x08007d14
 8006b68:	20000214 	.word	0x20000214

08006b6c <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b08c      	sub	sp, #48	@ 0x30
 8006b70:	af08      	add	r7, sp, #32
 8006b72:	4603      	mov	r3, r0
 8006b74:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006b76:	2392      	movs	r3, #146	@ 0x92
 8006b78:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8006b7a:	4a12      	ldr	r2, [pc, #72]	@ (8006bc4 <Adv_Request+0x58>)
 8006b7c:	79fb      	ldrb	r3, [r7, #7]
 8006b7e:	f882 3074 	strb.w	r3, [r2, #116]	@ 0x74
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 8006b82:	2300      	movs	r3, #0
 8006b84:	9306      	str	r3, [sp, #24]
 8006b86:	2300      	movs	r3, #0
 8006b88:	9305      	str	r3, [sp, #20]
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	9304      	str	r3, [sp, #16]
 8006b8e:	2300      	movs	r3, #0
 8006b90:	9303      	str	r3, [sp, #12]
 8006b92:	2300      	movs	r3, #0
 8006b94:	9302      	str	r3, [sp, #8]
 8006b96:	2300      	movs	r3, #0
 8006b98:	9301      	str	r3, [sp, #4]
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	9300      	str	r3, [sp, #0]
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	22a0      	movs	r2, #160	@ 0xa0
 8006ba2:	2180      	movs	r1, #128	@ 0x80
 8006ba4:	2000      	movs	r0, #0
 8006ba6:	f7fd fc4d 	bl	8004444 <aci_gap_set_discoverable>
 8006baa:	4603      	mov	r3, r0
 8006bac:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 8006bae:	4906      	ldr	r1, [pc, #24]	@ (8006bc8 <Adv_Request+0x5c>)
 8006bb0:	200a      	movs	r0, #10
 8006bb2:	f7fd ff6d 	bl	8004a90 <aci_gap_update_adv_data>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 8006bba:	bf00      	nop
}
 8006bbc:	3710      	adds	r7, #16
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	20000214 	.word	0x20000214
 8006bc8:	20000014 	.word	0x20000014

08006bcc <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b086      	sub	sp, #24
 8006bd0:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8006bd2:	f7ff fd79 	bl	80066c8 <LL_FLASH_GetUDN>
 8006bd6:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bde:	d023      	beq.n	8006c28 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8006be0:	f7ff fd8a 	bl	80066f8 <LL_FLASH_GetSTCompanyID>
 8006be4:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8006be6:	f7ff fd7b 	bl	80066e0 <LL_FLASH_GetDeviceID>
 8006bea:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	b2da      	uxtb	r2, r3
 8006bf0:	4b16      	ldr	r3, [pc, #88]	@ (8006c4c <BleGetBdAddress+0x80>)
 8006bf2:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	0a1b      	lsrs	r3, r3, #8
 8006bf8:	b2da      	uxtb	r2, r3
 8006bfa:	4b14      	ldr	r3, [pc, #80]	@ (8006c4c <BleGetBdAddress+0x80>)
 8006bfc:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	b2da      	uxtb	r2, r3
 8006c02:	4b12      	ldr	r3, [pc, #72]	@ (8006c4c <BleGetBdAddress+0x80>)
 8006c04:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	b2da      	uxtb	r2, r3
 8006c0a:	4b10      	ldr	r3, [pc, #64]	@ (8006c4c <BleGetBdAddress+0x80>)
 8006c0c:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	0a1b      	lsrs	r3, r3, #8
 8006c12:	b2da      	uxtb	r2, r3
 8006c14:	4b0d      	ldr	r3, [pc, #52]	@ (8006c4c <BleGetBdAddress+0x80>)
 8006c16:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	0c1b      	lsrs	r3, r3, #16
 8006c1c:	b2da      	uxtb	r2, r3
 8006c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8006c4c <BleGetBdAddress+0x80>)
 8006c20:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8006c22:	4b0a      	ldr	r3, [pc, #40]	@ (8006c4c <BleGetBdAddress+0x80>)
 8006c24:	617b      	str	r3, [r7, #20]
 8006c26:	e00b      	b.n	8006c40 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8006c28:	2000      	movs	r0, #0
 8006c2a:	f7ff fc67 	bl	80064fc <OTP_Read>
 8006c2e:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d002      	beq.n	8006c3c <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	617b      	str	r3, [r7, #20]
 8006c3a:	e001      	b.n	8006c40 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8006c3c:	4b04      	ldr	r3, [pc, #16]	@ (8006c50 <BleGetBdAddress+0x84>)
 8006c3e:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8006c40:	697b      	ldr	r3, [r7, #20]
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3718      	adds	r7, #24
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	2000020c 	.word	0x2000020c
 8006c50:	08007ed0 	.word	0x08007ed0

08006c54 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b082      	sub	sp, #8
 8006c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8006c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8006c84 <Adv_Cancel+0x30>)
 8006c5c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8006c60:	2b05      	cmp	r3, #5
 8006c62:	d00a      	beq.n	8006c7a <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006c64:	2392      	movs	r3, #146	@ 0x92
 8006c66:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 8006c68:	f7fd fbc8 	bl	80043fc <aci_gap_set_non_discoverable>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8006c70:	4b04      	ldr	r3, [pc, #16]	@ (8006c84 <Adv_Cancel+0x30>)
 8006c72:	2200      	movs	r2, #0
 8006c74:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 8006c78:	bf00      	nop
 8006c7a:	bf00      	nop
}
 8006c7c:	3708      	adds	r7, #8
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	20000214 	.word	0x20000214

08006c88 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8006c90:	2100      	movs	r1, #0
 8006c92:	2002      	movs	r0, #2
 8006c94:	f000 feaa 	bl	80079ec <UTIL_SEQ_SetTask>

  return;
 8006c98:	bf00      	nop
}
 8006c9a:	3708      	adds	r7, #8
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8006ca8:	2001      	movs	r0, #1
 8006caa:	f000 ff0b 	bl	8007ac4 <UTIL_SEQ_SetEvt>

  return;
 8006cae:	bf00      	nop
}
 8006cb0:	3708      	adds	r7, #8
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}

08006cb6 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8006cb6:	b580      	push	{r7, lr}
 8006cb8:	b082      	sub	sp, #8
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8006cbe:	2001      	movs	r0, #1
 8006cc0:	f000 ff20 	bl	8007b04 <UTIL_SEQ_WaitEvt>

  return;
 8006cc4:	bf00      	nop
}
 8006cc6:	3708      	adds	r7, #8
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	3308      	adds	r3, #8
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7fe fd9e 	bl	8005820 <SVCCTL_UserEvtRx>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8006ce8:	7afb      	ldrb	r3, [r7, #11]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d003      	beq.n	8006cf6 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8006cf4:	e003      	b.n	8006cfe <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	701a      	strb	r2, [r3, #0]
  return;
 8006cfc:	bf00      	nop
}
 8006cfe:	3710      	adds	r7, #16
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}

08006d04 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 8006d0e:	79fb      	ldrb	r3, [r7, #7]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d002      	beq.n	8006d1a <BLE_StatusNot+0x16>
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d006      	beq.n	8006d26 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8006d18:	e00b      	b.n	8006d32 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8006d1a:	2303      	movs	r3, #3
 8006d1c:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8006d1e:	68f8      	ldr	r0, [r7, #12]
 8006d20:	f000 fe90 	bl	8007a44 <UTIL_SEQ_PauseTask>
      break;
 8006d24:	e005      	b.n	8006d32 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8006d26:	2303      	movs	r3, #3
 8006d28:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8006d2a:	68f8      	ldr	r0, [r7, #12]
 8006d2c:	f000 feaa 	bl	8007a84 <UTIL_SEQ_ResumeTask>
      break;
 8006d30:	bf00      	nop
  }

  return;
 8006d32:	bf00      	nop
}
 8006d34:	3710      	adds	r7, #16
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
	...

08006d3c <myTask>:
static void Custom_Switch_c_Update_Char(void);
static void Custom_Switch_c_Send_Notification(void);

/* USER CODE BEGIN PFP */
void myTask(void)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	af00      	add	r7, sp, #0
	if (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))
 8006d40:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006d44:	4807      	ldr	r0, [pc, #28]	@ (8006d64 <myTask+0x28>)
 8006d46:	f7fb fae1 	bl	800230c <HAL_GPIO_ReadPin>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d103      	bne.n	8006d58 <myTask+0x1c>
	{
		UpdateCharData[0] ^= 0x0;
 8006d50:	4b05      	ldr	r3, [pc, #20]	@ (8006d68 <myTask+0x2c>)
 8006d52:	781a      	ldrb	r2, [r3, #0]
 8006d54:	4b04      	ldr	r3, [pc, #16]	@ (8006d68 <myTask+0x2c>)
 8006d56:	701a      	strb	r2, [r3, #0]
//		Custom_Mycharnotify_Update_Char();
	}
	UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK, CFG_SCH_PRIO_0);
 8006d58:	2100      	movs	r1, #0
 8006d5a:	2008      	movs	r0, #8
 8006d5c:	f000 fe46 	bl	80079ec <UTIL_SEQ_SetTask>
}
 8006d60:	bf00      	nop
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	48000800 	.word	0x48000800
 8006d68:	20000290 	.word	0x20000290

08006d6c <Custom_STM_App_Notification>:
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b083      	sub	sp, #12
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */
  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	2b04      	cmp	r3, #4
 8006d7a:	d80d      	bhi.n	8006d98 <Custom_STM_App_Notification+0x2c>
 8006d7c:	a201      	add	r2, pc, #4	@ (adr r2, 8006d84 <Custom_STM_App_Notification+0x18>)
 8006d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d82:	bf00      	nop
 8006d84:	08006d99 	.word	0x08006d99
 8006d88:	08006d99 	.word	0x08006d99
 8006d8c:	08006d99 	.word	0x08006d99
 8006d90:	08006d99 	.word	0x08006d99
 8006d94:	08006d99 	.word	0x08006d99

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 8006d98:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 8006d9a:	bf00      	nop
}
 8006d9c:	370c      	adds	r7, #12
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop

08006da8 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	781b      	ldrb	r3, [r3, #0]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d002      	beq.n	8006dbe <Custom_APP_Notification+0x16>
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d002      	beq.n	8006dc2 <Custom_APP_Notification+0x1a>
      break;

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */
      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 8006dbc:	e002      	b.n	8006dc4 <Custom_APP_Notification+0x1c>
      break;
 8006dbe:	bf00      	nop
 8006dc0:	e000      	b.n	8006dc4 <Custom_APP_Notification+0x1c>
      break;
 8006dc2:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 8006dc4:	bf00      	nop
}
 8006dc6:	370c      	adds	r7, #12
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr

08006dd0 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 8006dd4:	bf00      	nop
}
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ddc:	4770      	bx	lr
	...

08006de0 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b08c      	sub	sp, #48	@ 0x30
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
	Custom_STM_App_Notification_evt_t Notification;
	/* USER CODE BEGIN Custom_STM_Event_Handler_1 */

	/* USER CODE END Custom_STM_Event_Handler_1 */

	return_value = SVCCTL_EvtNotAck;
 8006de8:	2300      	movs	r3, #0
 8006dea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	event_pckt = (hci_event_pckt*) (((hci_uart_pckt*) Event)->data);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	3301      	adds	r3, #1
 8006df2:	62bb      	str	r3, [r7, #40]	@ 0x28

	switch (event_pckt->evt)
 8006df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	2bff      	cmp	r3, #255	@ 0xff
 8006dfa:	f040 8091 	bne.w	8006f20 <Custom_STM_Event_Handler+0x140>
	{
		case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
			blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8006dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e00:	3302      	adds	r3, #2
 8006e02:	627b      	str	r3, [r7, #36]	@ 0x24
			switch (blecore_evt->ecode)
 8006e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e06:	881b      	ldrh	r3, [r3, #0]
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 8006e0e:	2b1a      	cmp	r3, #26
 8006e10:	f200 8082 	bhi.w	8006f18 <Custom_STM_Event_Handler+0x138>
 8006e14:	a201      	add	r2, pc, #4	@ (adr r2, 8006e1c <Custom_STM_Event_Handler+0x3c>)
 8006e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e1a:	bf00      	nop
 8006e1c:	08006e89 	.word	0x08006e89
 8006e20:	08006f19 	.word	0x08006f19
 8006e24:	08006f19 	.word	0x08006f19
 8006e28:	08006f19 	.word	0x08006f19
 8006e2c:	08006f19 	.word	0x08006f19
 8006e30:	08006f19 	.word	0x08006f19
 8006e34:	08006f19 	.word	0x08006f19
 8006e38:	08006f19 	.word	0x08006f19
 8006e3c:	08006f19 	.word	0x08006f19
 8006e40:	08006f19 	.word	0x08006f19
 8006e44:	08006f19 	.word	0x08006f19
 8006e48:	08006f19 	.word	0x08006f19
 8006e4c:	08006f19 	.word	0x08006f19
 8006e50:	08006f19 	.word	0x08006f19
 8006e54:	08006f19 	.word	0x08006f19
 8006e58:	08006f19 	.word	0x08006f19
 8006e5c:	08006f19 	.word	0x08006f19
 8006e60:	08006f19 	.word	0x08006f19
 8006e64:	08006f19 	.word	0x08006f19
 8006e68:	08006f19 	.word	0x08006f19
 8006e6c:	08006f19 	.word	0x08006f19
 8006e70:	08006f19 	.word	0x08006f19
 8006e74:	08006f19 	.word	0x08006f19
 8006e78:	08006f19 	.word	0x08006f19
 8006e7c:	08006f19 	.word	0x08006f19
 8006e80:	08006f19 	.word	0x08006f19
 8006e84:	08006efb 	.word	0x08006efb
			{
				case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
					/* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

					/* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
					attribute_modified = (aci_gatt_attribute_modified_event_rp0*) blecore_evt->data;
 8006e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8a:	3302      	adds	r3, #2
 8006e8c:	61fb      	str	r3, [r7, #28]
					if (attribute_modified->Attr_Handle
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	885b      	ldrh	r3, [r3, #2]
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	461a      	mov	r2, r3
							== (CustomContext.CustomSwitch_CHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 8006e96:	4b26      	ldr	r3, [pc, #152]	@ (8006f30 <Custom_STM_Event_Handler+0x150>)
 8006e98:	889b      	ldrh	r3, [r3, #4]
 8006e9a:	3302      	adds	r3, #2
					if (attribute_modified->Attr_Handle
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d119      	bne.n	8006ed4 <Custom_STM_Event_Handler+0xf4>
					{
						return_value = SVCCTL_EvtAckFlowEnable;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						/* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2 */

						/* USER CODE END CUSTOM_STM_Service_1_Char_2 */
						switch (attribute_modified->Attr_Data[0])
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	7a1b      	ldrb	r3, [r3, #8]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d002      	beq.n	8006eb4 <Custom_STM_Event_Handler+0xd4>
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d008      	beq.n	8006ec4 <Custom_STM_Event_Handler+0xe4>

							default:
								/* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2_default */

								/* USER CODE END CUSTOM_STM_Service_1_Char_2_default */
								break;
 8006eb2:	e021      	b.n	8006ef8 <Custom_STM_Event_Handler+0x118>
								Notification.Custom_Evt_Opcode = CUSTOM_STM_SWITCH_C_NOTIFY_DISABLED_EVT;
 8006eb4:	2303      	movs	r3, #3
 8006eb6:	723b      	strb	r3, [r7, #8]
								Custom_STM_App_Notification(&Notification);
 8006eb8:	f107 0308 	add.w	r3, r7, #8
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f7ff ff55 	bl	8006d6c <Custom_STM_App_Notification>
								break;
 8006ec2:	e019      	b.n	8006ef8 <Custom_STM_Event_Handler+0x118>
								Notification.Custom_Evt_Opcode = CUSTOM_STM_SWITCH_C_NOTIFY_ENABLED_EVT;
 8006ec4:	2302      	movs	r3, #2
 8006ec6:	723b      	strb	r3, [r7, #8]
								Custom_STM_App_Notification(&Notification);
 8006ec8:	f107 0308 	add.w	r3, r7, #8
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f7ff ff4d 	bl	8006d6c <Custom_STM_App_Notification>
								break;
 8006ed2:	e011      	b.n	8006ef8 <Custom_STM_Event_Handler+0x118>
						}
					} /* if (attribute_modified->Attr_Handle == (CustomContext.CustomSwitch_CHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))*/

					else if (attribute_modified->Attr_Handle
 8006ed4:	69fb      	ldr	r3, [r7, #28]
 8006ed6:	885b      	ldrh	r3, [r3, #2]
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	461a      	mov	r2, r3
							== (CustomContext.CustomLed_CHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 8006edc:	4b14      	ldr	r3, [pc, #80]	@ (8006f30 <Custom_STM_Event_Handler+0x150>)
 8006ede:	885b      	ldrh	r3, [r3, #2]
 8006ee0:	3301      	adds	r3, #1
					else if (attribute_modified->Attr_Handle
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d11a      	bne.n	8006f1c <Custom_STM_Event_Handler+0x13c>
					{
						return_value = SVCCTL_EvtAckFlowEnable;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						/* USER CODE BEGIN CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
						HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8006eec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006ef0:	4810      	ldr	r0, [pc, #64]	@ (8006f34 <Custom_STM_Event_Handler+0x154>)
 8006ef2:	f7fb fa3b 	bl	800236c <HAL_GPIO_TogglePin>
						/* USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
					} /* if (attribute_modified->Attr_Handle == (CustomContext.CustomLed_CHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
					/* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */

					/* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */
					break;
 8006ef6:	e011      	b.n	8006f1c <Custom_STM_Event_Handler+0x13c>
 8006ef8:	e010      	b.n	8006f1c <Custom_STM_Event_Handler+0x13c>
				case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
				{
					/* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

					/* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
					notification_complete = (aci_gatt_notification_complete_event_rp0*) blecore_evt->data;
 8006efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006efc:	3302      	adds	r3, #2
 8006efe:	623b      	str	r3, [r7, #32]
					Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 8006f00:	2304      	movs	r3, #4
 8006f02:	723b      	strb	r3, [r7, #8]
					Notification.AttrHandle = notification_complete->Attr_Handle;
 8006f04:	6a3b      	ldr	r3, [r7, #32]
 8006f06:	881b      	ldrh	r3, [r3, #0]
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	833b      	strh	r3, [r7, #24]
					Custom_STM_App_Notification(&Notification);
 8006f0c:	f107 0308 	add.w	r3, r7, #8
 8006f10:	4618      	mov	r0, r3
 8006f12:	f7ff ff2b 	bl	8006d6c <Custom_STM_App_Notification>
					/* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

					/* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
					break;
 8006f16:	e002      	b.n	8006f1e <Custom_STM_Event_Handler+0x13e>
					/* USER CODE END BLECORE_EVT */
				default:
					/* USER CODE BEGIN EVT_DEFAULT */

					/* USER CODE END EVT_DEFAULT */
					break;
 8006f18:	bf00      	nop
 8006f1a:	e002      	b.n	8006f22 <Custom_STM_Event_Handler+0x142>
					break;
 8006f1c:	bf00      	nop
			}
			/* USER CODE BEGIN EVT_VENDOR*/

			/* USER CODE END EVT_VENDOR*/
			break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8006f1e:	e000      	b.n	8006f22 <Custom_STM_Event_Handler+0x142>

		default:
			/* USER CODE BEGIN EVENT_PCKT*/

			/* USER CODE END EVENT_PCKT*/
			break;
 8006f20:	bf00      	nop

	/* USER CODE BEGIN Custom_STM_Event_Handler_2 */

	/* USER CODE END Custom_STM_Event_Handler_2 */

	return (return_value);
 8006f22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end Custom_STM_Event_Handler */
 8006f26:	4618      	mov	r0, r3
 8006f28:	3730      	adds	r7, #48	@ 0x30
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}
 8006f2e:	bf00      	nop
 8006f30:	20000490 	.word	0x20000490
 8006f34:	48000400 	.word	0x48000400

08006f38 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b08c      	sub	sp, #48	@ 0x30
 8006f3c:	af06      	add	r7, sp, #24

	Char_UUID_t uuid;
	tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006f3e:	2392      	movs	r3, #146	@ 0x92
 8006f40:	75fb      	strb	r3, [r7, #23]
	/* USER CODE END SVCCTL_InitCustomSvc_1 */

	/**
	 *  Register the event handler to the BLE controller
	 */
	SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8006f42:	484f      	ldr	r0, [pc, #316]	@ (8007080 <SVCCTL_InitCustomSvc+0x148>)
 8006f44:	f7fe fc52 	bl	80057ec <SVCCTL_RegisterSvcHandler>
	 *                              = 6
	 *
	 * This value doesn't take into account number of descriptors manually added
	 * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
	 */
	max_attr_record = 6;
 8006f48:	2306      	movs	r3, #6
 8006f4a:	75bb      	strb	r3, [r7, #22]
	/* USER CODE BEGIN SVCCTL_InitService1 */
	/* max_attr_record to be updated if descriptors have been added */

	/* USER CODE END SVCCTL_InitService1 */

	COPY_MY_P2P_SERVER_UUID(uuid.Char_UUID_128);
 8006f4c:	238f      	movs	r3, #143	@ 0x8f
 8006f4e:	713b      	strb	r3, [r7, #4]
 8006f50:	23e5      	movs	r3, #229	@ 0xe5
 8006f52:	717b      	strb	r3, [r7, #5]
 8006f54:	23b3      	movs	r3, #179	@ 0xb3
 8006f56:	71bb      	strb	r3, [r7, #6]
 8006f58:	23d5      	movs	r3, #213	@ 0xd5
 8006f5a:	71fb      	strb	r3, [r7, #7]
 8006f5c:	232e      	movs	r3, #46	@ 0x2e
 8006f5e:	723b      	strb	r3, [r7, #8]
 8006f60:	237f      	movs	r3, #127	@ 0x7f
 8006f62:	727b      	strb	r3, [r7, #9]
 8006f64:	234a      	movs	r3, #74	@ 0x4a
 8006f66:	72bb      	strb	r3, [r7, #10]
 8006f68:	2398      	movs	r3, #152	@ 0x98
 8006f6a:	72fb      	strb	r3, [r7, #11]
 8006f6c:	232a      	movs	r3, #42	@ 0x2a
 8006f6e:	733b      	strb	r3, [r7, #12]
 8006f70:	2348      	movs	r3, #72	@ 0x48
 8006f72:	737b      	strb	r3, [r7, #13]
 8006f74:	237a      	movs	r3, #122	@ 0x7a
 8006f76:	73bb      	strb	r3, [r7, #14]
 8006f78:	23cc      	movs	r3, #204	@ 0xcc
 8006f7a:	73fb      	strb	r3, [r7, #15]
 8006f7c:	2340      	movs	r3, #64	@ 0x40
 8006f7e:	743b      	strb	r3, [r7, #16]
 8006f80:	23ff      	movs	r3, #255	@ 0xff
 8006f82:	747b      	strb	r3, [r7, #17]
 8006f84:	2300      	movs	r3, #0
 8006f86:	74bb      	strb	r3, [r7, #18]
 8006f88:	2300      	movs	r3, #0
 8006f8a:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_service(UUID_TYPE_128, (Service_UUID_t*) &uuid,
 8006f8c:	7dbb      	ldrb	r3, [r7, #22]
 8006f8e:	1d39      	adds	r1, r7, #4
 8006f90:	4a3c      	ldr	r2, [pc, #240]	@ (8007084 <SVCCTL_InitCustomSvc+0x14c>)
 8006f92:	9200      	str	r2, [sp, #0]
 8006f94:	2201      	movs	r2, #1
 8006f96:	2002      	movs	r0, #2
 8006f98:	f7fd fe9c 	bl	8004cd4 <aci_gatt_add_service>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	75fb      	strb	r3, [r7, #23]
	}

	/**
	 *  MY_LED_CHAR
	 */
	COPY_MY_LED_CHAR_UUID(uuid.Char_UUID_128);
 8006fa0:	2319      	movs	r3, #25
 8006fa2:	713b      	strb	r3, [r7, #4]
 8006fa4:	23ed      	movs	r3, #237	@ 0xed
 8006fa6:	717b      	strb	r3, [r7, #5]
 8006fa8:	2382      	movs	r3, #130	@ 0x82
 8006faa:	71bb      	strb	r3, [r7, #6]
 8006fac:	23ae      	movs	r3, #174	@ 0xae
 8006fae:	71fb      	strb	r3, [r7, #7]
 8006fb0:	23ed      	movs	r3, #237	@ 0xed
 8006fb2:	723b      	strb	r3, [r7, #8]
 8006fb4:	2321      	movs	r3, #33	@ 0x21
 8006fb6:	727b      	strb	r3, [r7, #9]
 8006fb8:	234c      	movs	r3, #76	@ 0x4c
 8006fba:	72bb      	strb	r3, [r7, #10]
 8006fbc:	239d      	movs	r3, #157	@ 0x9d
 8006fbe:	72fb      	strb	r3, [r7, #11]
 8006fc0:	2341      	movs	r3, #65	@ 0x41
 8006fc2:	733b      	strb	r3, [r7, #12]
 8006fc4:	2345      	movs	r3, #69	@ 0x45
 8006fc6:	737b      	strb	r3, [r7, #13]
 8006fc8:	2322      	movs	r3, #34	@ 0x22
 8006fca:	73bb      	strb	r3, [r7, #14]
 8006fcc:	238e      	movs	r3, #142	@ 0x8e
 8006fce:	73fb      	strb	r3, [r7, #15]
 8006fd0:	2341      	movs	r3, #65	@ 0x41
 8006fd2:	743b      	strb	r3, [r7, #16]
 8006fd4:	23ff      	movs	r3, #255	@ 0xff
 8006fd6:	747b      	strb	r3, [r7, #17]
 8006fd8:	2300      	movs	r3, #0
 8006fda:	74bb      	strb	r3, [r7, #18]
 8006fdc:	2300      	movs	r3, #0
 8006fde:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_char(CustomContext.CustomP2PsHdle,
 8006fe0:	4b28      	ldr	r3, [pc, #160]	@ (8007084 <SVCCTL_InitCustomSvc+0x14c>)
 8006fe2:	8818      	ldrh	r0, [r3, #0]
 8006fe4:	4b28      	ldr	r3, [pc, #160]	@ (8007088 <SVCCTL_InitCustomSvc+0x150>)
 8006fe6:	881b      	ldrh	r3, [r3, #0]
 8006fe8:	1d3a      	adds	r2, r7, #4
 8006fea:	4928      	ldr	r1, [pc, #160]	@ (800708c <SVCCTL_InitCustomSvc+0x154>)
 8006fec:	9105      	str	r1, [sp, #20]
 8006fee:	2101      	movs	r1, #1
 8006ff0:	9104      	str	r1, [sp, #16]
 8006ff2:	2110      	movs	r1, #16
 8006ff4:	9103      	str	r1, [sp, #12]
 8006ff6:	2101      	movs	r1, #1
 8006ff8:	9102      	str	r1, [sp, #8]
 8006ffa:	2100      	movs	r1, #0
 8006ffc:	9101      	str	r1, [sp, #4]
 8006ffe:	2106      	movs	r1, #6
 8007000:	9100      	str	r1, [sp, #0]
 8007002:	2102      	movs	r1, #2
 8007004:	f7fd ff3c 	bl	8004e80 <aci_gatt_add_char>
 8007008:	4603      	mov	r3, r0
 800700a:	75fb      	strb	r3, [r7, #23]

	/* USER CODE END SVCCTL_Init_Service1_Char1 */
	/**
	 *  MY_SWITCH_CHAR
	 */
	COPY_MY_SWITCH_CHAR_UUID(uuid.Char_UUID_128);
 800700c:	2319      	movs	r3, #25
 800700e:	713b      	strb	r3, [r7, #4]
 8007010:	23ed      	movs	r3, #237	@ 0xed
 8007012:	717b      	strb	r3, [r7, #5]
 8007014:	2382      	movs	r3, #130	@ 0x82
 8007016:	71bb      	strb	r3, [r7, #6]
 8007018:	23ae      	movs	r3, #174	@ 0xae
 800701a:	71fb      	strb	r3, [r7, #7]
 800701c:	23ed      	movs	r3, #237	@ 0xed
 800701e:	723b      	strb	r3, [r7, #8]
 8007020:	2321      	movs	r3, #33	@ 0x21
 8007022:	727b      	strb	r3, [r7, #9]
 8007024:	234c      	movs	r3, #76	@ 0x4c
 8007026:	72bb      	strb	r3, [r7, #10]
 8007028:	239d      	movs	r3, #157	@ 0x9d
 800702a:	72fb      	strb	r3, [r7, #11]
 800702c:	2341      	movs	r3, #65	@ 0x41
 800702e:	733b      	strb	r3, [r7, #12]
 8007030:	2345      	movs	r3, #69	@ 0x45
 8007032:	737b      	strb	r3, [r7, #13]
 8007034:	2322      	movs	r3, #34	@ 0x22
 8007036:	73bb      	strb	r3, [r7, #14]
 8007038:	238e      	movs	r3, #142	@ 0x8e
 800703a:	73fb      	strb	r3, [r7, #15]
 800703c:	2342      	movs	r3, #66	@ 0x42
 800703e:	743b      	strb	r3, [r7, #16]
 8007040:	23ff      	movs	r3, #255	@ 0xff
 8007042:	747b      	strb	r3, [r7, #17]
 8007044:	2300      	movs	r3, #0
 8007046:	74bb      	strb	r3, [r7, #18]
 8007048:	2300      	movs	r3, #0
 800704a:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_char(CustomContext.CustomP2PsHdle,
 800704c:	4b0d      	ldr	r3, [pc, #52]	@ (8007084 <SVCCTL_InitCustomSvc+0x14c>)
 800704e:	8818      	ldrh	r0, [r3, #0]
 8007050:	4b0f      	ldr	r3, [pc, #60]	@ (8007090 <SVCCTL_InitCustomSvc+0x158>)
 8007052:	881b      	ldrh	r3, [r3, #0]
 8007054:	1d3a      	adds	r2, r7, #4
 8007056:	490f      	ldr	r1, [pc, #60]	@ (8007094 <SVCCTL_InitCustomSvc+0x15c>)
 8007058:	9105      	str	r1, [sp, #20]
 800705a:	2101      	movs	r1, #1
 800705c:	9104      	str	r1, [sp, #16]
 800705e:	2110      	movs	r1, #16
 8007060:	9103      	str	r1, [sp, #12]
 8007062:	2101      	movs	r1, #1
 8007064:	9102      	str	r1, [sp, #8]
 8007066:	2100      	movs	r1, #0
 8007068:	9101      	str	r1, [sp, #4]
 800706a:	2110      	movs	r1, #16
 800706c:	9100      	str	r1, [sp, #0]
 800706e:	2102      	movs	r1, #2
 8007070:	f7fd ff06 	bl	8004e80 <aci_gatt_add_char>
 8007074:	4603      	mov	r3, r0
 8007076:	75fb      	strb	r3, [r7, #23]

	/* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

	/* USER CODE END SVCCTL_InitCustomSvc_2 */

	return;
 8007078:	bf00      	nop
}
 800707a:	3718      	adds	r7, #24
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}
 8007080:	08006de1 	.word	0x08006de1
 8007084:	20000490 	.word	0x20000490
 8007088:	2000001e 	.word	0x2000001e
 800708c:	20000492 	.word	0x20000492
 8007090:	20000020 	.word	0x20000020
 8007094:	20000494 	.word	0x20000494

08007098 <LL_PWR_EnableBootC2>:
{
 8007098:	b480      	push	{r7}
 800709a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800709c:	4b05      	ldr	r3, [pc, #20]	@ (80070b4 <LL_PWR_EnableBootC2+0x1c>)
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	4a04      	ldr	r2, [pc, #16]	@ (80070b4 <LL_PWR_EnableBootC2+0x1c>)
 80070a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070a6:	60d3      	str	r3, [r2, #12]
}
 80070a8:	bf00      	nop
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop
 80070b4:	58000400 	.word	0x58000400

080070b8 <LL_C2_EXTI_EnableEvent_32_63>:
{
 80070b8:	b480      	push	{r7}
 80070ba:	b083      	sub	sp, #12
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 80070c0:	4b06      	ldr	r3, [pc, #24]	@ (80070dc <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80070c2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80070c6:	4905      	ldr	r1, [pc, #20]	@ (80070dc <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 80070d0:	bf00      	nop
 80070d2:	370c      	adds	r7, #12
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr
 80070dc:	58000800 	.word	0x58000800

080070e0 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b083      	sub	sp, #12
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80070e8:	4b05      	ldr	r3, [pc, #20]	@ (8007100 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80070ea:	6a1a      	ldr	r2, [r3, #32]
 80070ec:	4904      	ldr	r1, [pc, #16]	@ (8007100 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4313      	orrs	r3, r2
 80070f2:	620b      	str	r3, [r1, #32]
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr
 8007100:	58000800 	.word	0x58000800

08007104 <LL_AHB3_GRP1_EnableClock>:
{
 8007104:	b480      	push	{r7}
 8007106:	b085      	sub	sp, #20
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800710c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007110:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007112:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	4313      	orrs	r3, r2
 800711a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800711c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007120:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	4013      	ands	r3, r2
 8007126:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007128:	68fb      	ldr	r3, [r7, #12]
}
 800712a:	bf00      	nop
 800712c:	3714      	adds	r7, #20
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr

08007136 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8007136:	b480      	push	{r7}
 8007138:	b085      	sub	sp, #20
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800713e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007142:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8007146:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4313      	orrs	r3, r2
 800714e:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8007152:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007156:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4013      	ands	r3, r2
 800715e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007160:	68fb      	ldr	r3, [r7, #12]
}
 8007162:	bf00      	nop
 8007164:	3714      	adds	r7, #20
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr

0800716e <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800716e:	b480      	push	{r7}
 8007170:	b083      	sub	sp, #12
 8007172:	af00      	add	r7, sp, #0
 8007174:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	601a      	str	r2, [r3, #0]
}
 8007182:	bf00      	nop
 8007184:	370c      	adds	r7, #12
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr

0800718e <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800718e:	b480      	push	{r7}
 8007190:	b083      	sub	sp, #12
 8007192:	af00      	add	r7, sp, #0
 8007194:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f043 0201 	orr.w	r2, r3, #1
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	601a      	str	r2, [r3, #0]
}
 80071a2:	bf00      	nop
 80071a4:	370c      	adds	r7, #12
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr

080071ae <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80071ae:	b480      	push	{r7}
 80071b0:	b083      	sub	sp, #12
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
 80071b6:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	685a      	ldr	r2, [r3, #4]
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	041b      	lsls	r3, r3, #16
 80071c0:	43db      	mvns	r3, r3
 80071c2:	401a      	ands	r2, r3
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	605a      	str	r2, [r3, #4]
}
 80071c8:	bf00      	nop
 80071ca:	370c      	adds	r7, #12
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	685a      	ldr	r2, [r3, #4]
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	041b      	lsls	r3, r3, #16
 80071e6:	431a      	orrs	r2, r3
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	605a      	str	r2, [r3, #4]
}
 80071ec:	bf00      	nop
 80071ee:	370c      	adds	r7, #12
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	685a      	ldr	r2, [r3, #4]
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	43db      	mvns	r3, r3
 800720a:	401a      	ands	r2, r3
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	605a      	str	r2, [r3, #4]
}
 8007210:	bf00      	nop
 8007212:	370c      	adds	r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	683a      	ldr	r2, [r7, #0]
 800722a:	609a      	str	r2, [r3, #8]
}
 800722c:	bf00      	nop
 800722e:	370c      	adds	r7, #12
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr

08007238 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8007238:	b480      	push	{r7}
 800723a:	b083      	sub	sp, #12
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	041a      	lsls	r2, r3, #16
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	609a      	str	r2, [r3, #8]
}
 800724a:	bf00      	nop
 800724c:	370c      	adds	r7, #12
 800724e:	46bd      	mov	sp, r7
 8007250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007254:	4770      	bx	lr

08007256 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8007256:	b480      	push	{r7}
 8007258:	b083      	sub	sp, #12
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
 800725e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	68da      	ldr	r2, [r3, #12]
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	4013      	ands	r3, r2
 8007268:	683a      	ldr	r2, [r7, #0]
 800726a:	429a      	cmp	r2, r3
 800726c:	d101      	bne.n	8007272 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800726e:	2301      	movs	r3, #1
 8007270:	e000      	b.n	8007274 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	69da      	ldr	r2, [r3, #28]
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	4013      	ands	r3, r2
 8007292:	683a      	ldr	r2, [r7, #0]
 8007294:	429a      	cmp	r2, r3
 8007296:	d101      	bne.n	800729c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8007298:	2301      	movs	r3, #1
 800729a:	e000      	b.n	800729e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800729c:	2300      	movs	r3, #0
}
 800729e:	4618      	mov	r0, r3
 80072a0:	370c      	adds	r7, #12
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr
	...

080072ac <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 80072b0:	2102      	movs	r1, #2
 80072b2:	4818      	ldr	r0, [pc, #96]	@ (8007314 <HW_IPCC_Rx_Handler+0x68>)
 80072b4:	f7ff ffe4 	bl	8007280 <LL_C2_IPCC_IsActiveFlag_CHx>
 80072b8:	4603      	mov	r3, r0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d008      	beq.n	80072d0 <HW_IPCC_Rx_Handler+0x24>
 80072be:	4b15      	ldr	r3, [pc, #84]	@ (8007314 <HW_IPCC_Rx_Handler+0x68>)
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	f003 0302 	and.w	r3, r3, #2
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d102      	bne.n	80072d0 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 80072ca:	f000 f925 	bl	8007518 <HW_IPCC_SYS_EvtHandler>
 80072ce:	e01e      	b.n	800730e <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 80072d0:	2101      	movs	r1, #1
 80072d2:	4810      	ldr	r0, [pc, #64]	@ (8007314 <HW_IPCC_Rx_Handler+0x68>)
 80072d4:	f7ff ffd4 	bl	8007280 <LL_C2_IPCC_IsActiveFlag_CHx>
 80072d8:	4603      	mov	r3, r0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d008      	beq.n	80072f0 <HW_IPCC_Rx_Handler+0x44>
 80072de:	4b0d      	ldr	r3, [pc, #52]	@ (8007314 <HW_IPCC_Rx_Handler+0x68>)
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	f003 0301 	and.w	r3, r3, #1
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d102      	bne.n	80072f0 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 80072ea:	f000 f899 	bl	8007420 <HW_IPCC_BLE_EvtHandler>
 80072ee:	e00e      	b.n	800730e <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 80072f0:	2108      	movs	r1, #8
 80072f2:	4808      	ldr	r0, [pc, #32]	@ (8007314 <HW_IPCC_Rx_Handler+0x68>)
 80072f4:	f7ff ffc4 	bl	8007280 <LL_C2_IPCC_IsActiveFlag_CHx>
 80072f8:	4603      	mov	r3, r0
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d008      	beq.n	8007310 <HW_IPCC_Rx_Handler+0x64>
 80072fe:	4b05      	ldr	r3, [pc, #20]	@ (8007314 <HW_IPCC_Rx_Handler+0x68>)
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	f003 0308 	and.w	r3, r3, #8
 8007306:	2b00      	cmp	r3, #0
 8007308:	d102      	bne.n	8007310 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800730a:	f000 f97d 	bl	8007608 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800730e:	bf00      	nop
 8007310:	bf00      	nop
}
 8007312:	bd80      	pop	{r7, pc}
 8007314:	58000c00 	.word	0x58000c00

08007318 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8007318:	b580      	push	{r7, lr}
 800731a:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800731c:	2102      	movs	r1, #2
 800731e:	4818      	ldr	r0, [pc, #96]	@ (8007380 <HW_IPCC_Tx_Handler+0x68>)
 8007320:	f7ff ff99 	bl	8007256 <LL_C1_IPCC_IsActiveFlag_CHx>
 8007324:	4603      	mov	r3, r0
 8007326:	2b00      	cmp	r3, #0
 8007328:	d108      	bne.n	800733c <HW_IPCC_Tx_Handler+0x24>
 800732a:	4b15      	ldr	r3, [pc, #84]	@ (8007380 <HW_IPCC_Tx_Handler+0x68>)
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007332:	2b00      	cmp	r3, #0
 8007334:	d102      	bne.n	800733c <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8007336:	f000 f8d3 	bl	80074e0 <HW_IPCC_SYS_CmdEvtHandler>
 800733a:	e01e      	b.n	800737a <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800733c:	2108      	movs	r1, #8
 800733e:	4810      	ldr	r0, [pc, #64]	@ (8007380 <HW_IPCC_Tx_Handler+0x68>)
 8007340:	f7ff ff89 	bl	8007256 <LL_C1_IPCC_IsActiveFlag_CHx>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d108      	bne.n	800735c <HW_IPCC_Tx_Handler+0x44>
 800734a:	4b0d      	ldr	r3, [pc, #52]	@ (8007380 <HW_IPCC_Tx_Handler+0x68>)
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d102      	bne.n	800735c <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 8007356:	f000 f919 	bl	800758c <HW_IPCC_MM_FreeBufHandler>
 800735a:	e00e      	b.n	800737a <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800735c:	2120      	movs	r1, #32
 800735e:	4808      	ldr	r0, [pc, #32]	@ (8007380 <HW_IPCC_Tx_Handler+0x68>)
 8007360:	f7ff ff79 	bl	8007256 <LL_C1_IPCC_IsActiveFlag_CHx>
 8007364:	4603      	mov	r3, r0
 8007366:	2b00      	cmp	r3, #0
 8007368:	d108      	bne.n	800737c <HW_IPCC_Tx_Handler+0x64>
 800736a:	4b05      	ldr	r3, [pc, #20]	@ (8007380 <HW_IPCC_Tx_Handler+0x68>)
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007372:	2b00      	cmp	r3, #0
 8007374:	d102      	bne.n	800737c <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8007376:	f000 f85f 	bl	8007438 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800737a:	bf00      	nop
 800737c:	bf00      	nop
}
 800737e:	bd80      	pop	{r7, pc}
 8007380:	58000c00 	.word	0x58000c00

08007384 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8007384:	b580      	push	{r7, lr}
 8007386:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8007388:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800738c:	f7ff fed3 	bl	8007136 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8007390:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8007394:	f7ff fea4 	bl	80070e0 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8007398:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800739c:	f7ff fe8c 	bl	80070b8 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 80073a0:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 80073a2:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 80073a4:	f7ff fe78 	bl	8007098 <LL_PWR_EnableBootC2>

  return;
 80073a8:	bf00      	nop
}
 80073aa:	bd80      	pop	{r7, pc}

080073ac <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 80073b0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80073b4:	f7ff fea6 	bl	8007104 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 80073b8:	4806      	ldr	r0, [pc, #24]	@ (80073d4 <HW_IPCC_Init+0x28>)
 80073ba:	f7ff fee8 	bl	800718e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 80073be:	4805      	ldr	r0, [pc, #20]	@ (80073d4 <HW_IPCC_Init+0x28>)
 80073c0:	f7ff fed5 	bl	800716e <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80073c4:	202c      	movs	r0, #44	@ 0x2c
 80073c6:	f7fa fdec 	bl	8001fa2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80073ca:	202d      	movs	r0, #45	@ 0x2d
 80073cc:	f7fa fde9 	bl	8001fa2 <HAL_NVIC_EnableIRQ>

  return;
 80073d0:	bf00      	nop
}
 80073d2:	bd80      	pop	{r7, pc}
 80073d4:	58000c00 	.word	0x58000c00

080073d8 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b084      	sub	sp, #16
 80073dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073de:	f3ef 8310 	mrs	r3, PRIMASK
 80073e2:	607b      	str	r3, [r7, #4]
  return(result);
 80073e4:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80073e6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80073e8:	b672      	cpsid	i
}
 80073ea:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80073ec:	2101      	movs	r1, #1
 80073ee:	4806      	ldr	r0, [pc, #24]	@ (8007408 <HW_IPCC_BLE_Init+0x30>)
 80073f0:	f7ff ff02 	bl	80071f8 <LL_C1_IPCC_EnableReceiveChannel>
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	f383 8810 	msr	PRIMASK, r3
}
 80073fe:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8007400:	bf00      	nop
}
 8007402:	3710      	adds	r7, #16
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}
 8007408:	58000c00 	.word	0x58000c00

0800740c <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800740c:	b580      	push	{r7, lr}
 800740e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8007410:	2101      	movs	r1, #1
 8007412:	4802      	ldr	r0, [pc, #8]	@ (800741c <HW_IPCC_BLE_SendCmd+0x10>)
 8007414:	f7ff ff10 	bl	8007238 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8007418:	bf00      	nop
}
 800741a:	bd80      	pop	{r7, pc}
 800741c:	58000c00 	.word	0x58000c00

08007420 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8007420:	b580      	push	{r7, lr}
 8007422:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8007424:	f7fe fea6 	bl	8006174 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8007428:	2101      	movs	r1, #1
 800742a:	4802      	ldr	r0, [pc, #8]	@ (8007434 <HW_IPCC_BLE_EvtHandler+0x14>)
 800742c:	f7ff fef6 	bl	800721c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8007430:	bf00      	nop
}
 8007432:	bd80      	pop	{r7, pc}
 8007434:	58000c00 	.word	0x58000c00

08007438 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800743e:	f3ef 8310 	mrs	r3, PRIMASK
 8007442:	607b      	str	r3, [r7, #4]
  return(result);
 8007444:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8007446:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8007448:	b672      	cpsid	i
}
 800744a:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800744c:	2120      	movs	r1, #32
 800744e:	4807      	ldr	r0, [pc, #28]	@ (800746c <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 8007450:	f7ff fec0 	bl	80071d4 <LL_C1_IPCC_DisableTransmitChannel>
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	f383 8810 	msr	PRIMASK, r3
}
 800745e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 8007460:	f7fe feb8 	bl	80061d4 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8007464:	bf00      	nop
}
 8007466:	3710      	adds	r7, #16
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}
 800746c:	58000c00 	.word	0x58000c00

08007470 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007476:	f3ef 8310 	mrs	r3, PRIMASK
 800747a:	607b      	str	r3, [r7, #4]
  return(result);
 800747c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800747e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8007480:	b672      	cpsid	i
}
 8007482:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8007484:	2102      	movs	r1, #2
 8007486:	4806      	ldr	r0, [pc, #24]	@ (80074a0 <HW_IPCC_SYS_Init+0x30>)
 8007488:	f7ff feb6 	bl	80071f8 <LL_C1_IPCC_EnableReceiveChannel>
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	f383 8810 	msr	PRIMASK, r3
}
 8007496:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8007498:	bf00      	nop
}
 800749a:	3710      	adds	r7, #16
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	58000c00 	.word	0x58000c00

080074a4 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80074aa:	2102      	movs	r1, #2
 80074ac:	480b      	ldr	r0, [pc, #44]	@ (80074dc <HW_IPCC_SYS_SendCmd+0x38>)
 80074ae:	f7ff fec3 	bl	8007238 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074b2:	f3ef 8310 	mrs	r3, PRIMASK
 80074b6:	607b      	str	r3, [r7, #4]
  return(result);
 80074b8:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80074ba:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80074bc:	b672      	cpsid	i
}
 80074be:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80074c0:	2102      	movs	r1, #2
 80074c2:	4806      	ldr	r0, [pc, #24]	@ (80074dc <HW_IPCC_SYS_SendCmd+0x38>)
 80074c4:	f7ff fe73 	bl	80071ae <LL_C1_IPCC_EnableTransmitChannel>
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	f383 8810 	msr	PRIMASK, r3
}
 80074d2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 80074d4:	bf00      	nop
}
 80074d6:	3710      	adds	r7, #16
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	58000c00 	.word	0x58000c00

080074e0 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b084      	sub	sp, #16
 80074e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074e6:	f3ef 8310 	mrs	r3, PRIMASK
 80074ea:	607b      	str	r3, [r7, #4]
  return(result);
 80074ec:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80074ee:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80074f0:	b672      	cpsid	i
}
 80074f2:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80074f4:	2102      	movs	r1, #2
 80074f6:	4807      	ldr	r0, [pc, #28]	@ (8007514 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 80074f8:	f7ff fe6c 	bl	80071d4 <LL_C1_IPCC_DisableTransmitChannel>
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	f383 8810 	msr	PRIMASK, r3
}
 8007506:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 8007508:	f7fe feb8 	bl	800627c <HW_IPCC_SYS_CmdEvtNot>

  return;
 800750c:	bf00      	nop
}
 800750e:	3710      	adds	r7, #16
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	58000c00 	.word	0x58000c00

08007518 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8007518:	b580      	push	{r7, lr}
 800751a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800751c:	f7fe fec4 	bl	80062a8 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8007520:	2102      	movs	r1, #2
 8007522:	4802      	ldr	r0, [pc, #8]	@ (800752c <HW_IPCC_SYS_EvtHandler+0x14>)
 8007524:	f7ff fe7a 	bl	800721c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8007528:	bf00      	nop
}
 800752a:	bd80      	pop	{r7, pc}
 800752c:	58000c00 	.word	0x58000c00

08007530 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b086      	sub	sp, #24
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8007538:	2108      	movs	r1, #8
 800753a:	4812      	ldr	r0, [pc, #72]	@ (8007584 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800753c:	f7ff fe8b 	bl	8007256 <LL_C1_IPCC_IsActiveFlag_CHx>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d013      	beq.n	800756e <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 8007546:	4a10      	ldr	r2, [pc, #64]	@ (8007588 <HW_IPCC_MM_SendFreeBuf+0x58>)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800754c:	f3ef 8310 	mrs	r3, PRIMASK
 8007550:	60fb      	str	r3, [r7, #12]
  return(result);
 8007552:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 8007554:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007556:	b672      	cpsid	i
}
 8007558:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800755a:	2108      	movs	r1, #8
 800755c:	4809      	ldr	r0, [pc, #36]	@ (8007584 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800755e:	f7ff fe26 	bl	80071ae <LL_C1_IPCC_EnableTransmitChannel>
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	f383 8810 	msr	PRIMASK, r3
}
 800756c:	e005      	b.n	800757a <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8007572:	2108      	movs	r1, #8
 8007574:	4803      	ldr	r0, [pc, #12]	@ (8007584 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8007576:	f7ff fe5f 	bl	8007238 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 800757a:	bf00      	nop
}
 800757c:	3718      	adds	r7, #24
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
 8007582:	bf00      	nop
 8007584:	58000c00 	.word	0x58000c00
 8007588:	20000498 	.word	0x20000498

0800758c <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007592:	f3ef 8310 	mrs	r3, PRIMASK
 8007596:	607b      	str	r3, [r7, #4]
  return(result);
 8007598:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800759a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800759c:	b672      	cpsid	i
}
 800759e:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80075a0:	2108      	movs	r1, #8
 80075a2:	480a      	ldr	r0, [pc, #40]	@ (80075cc <HW_IPCC_MM_FreeBufHandler+0x40>)
 80075a4:	f7ff fe16 	bl	80071d4 <LL_C1_IPCC_DisableTransmitChannel>
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	f383 8810 	msr	PRIMASK, r3
}
 80075b2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 80075b4:	4b06      	ldr	r3, [pc, #24]	@ (80075d0 <HW_IPCC_MM_FreeBufHandler+0x44>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80075ba:	2108      	movs	r1, #8
 80075bc:	4803      	ldr	r0, [pc, #12]	@ (80075cc <HW_IPCC_MM_FreeBufHandler+0x40>)
 80075be:	f7ff fe3b 	bl	8007238 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80075c2:	bf00      	nop
}
 80075c4:	3710      	adds	r7, #16
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop
 80075cc:	58000c00 	.word	0x58000c00
 80075d0:	20000498 	.word	0x20000498

080075d4 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b084      	sub	sp, #16
 80075d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075da:	f3ef 8310 	mrs	r3, PRIMASK
 80075de:	607b      	str	r3, [r7, #4]
  return(result);
 80075e0:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80075e2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80075e4:	b672      	cpsid	i
}
 80075e6:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 80075e8:	2108      	movs	r1, #8
 80075ea:	4806      	ldr	r0, [pc, #24]	@ (8007604 <HW_IPCC_TRACES_Init+0x30>)
 80075ec:	f7ff fe04 	bl	80071f8 <LL_C1_IPCC_EnableReceiveChannel>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	f383 8810 	msr	PRIMASK, r3
}
 80075fa:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 80075fc:	bf00      	nop
}
 80075fe:	3710      	adds	r7, #16
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}
 8007604:	58000c00 	.word	0x58000c00

08007608 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8007608:	b580      	push	{r7, lr}
 800760a:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800760c:	f7fe fef4 	bl	80063f8 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8007610:	2108      	movs	r1, #8
 8007612:	4802      	ldr	r0, [pc, #8]	@ (800761c <HW_IPCC_TRACES_EvtHandler+0x14>)
 8007614:	f7ff fe02 	bl	800721c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8007618:	bf00      	nop
}
 800761a:	bd80      	pop	{r7, pc}
 800761c:	58000c00 	.word	0x58000c00

08007620 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8007620:	b480      	push	{r7}
 8007622:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8007624:	4b05      	ldr	r3, [pc, #20]	@ (800763c <UTIL_LPM_Init+0x1c>)
 8007626:	2200      	movs	r2, #0
 8007628:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800762a:	4b05      	ldr	r3, [pc, #20]	@ (8007640 <UTIL_LPM_Init+0x20>)
 800762c:	2200      	movs	r2, #0
 800762e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8007630:	bf00      	nop
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	2000049c 	.word	0x2000049c
 8007640:	200004a0 	.word	0x200004a0

08007644 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8007644:	b480      	push	{r7}
 8007646:	b087      	sub	sp, #28
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	460b      	mov	r3, r1
 800764e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007650:	f3ef 8310 	mrs	r3, PRIMASK
 8007654:	613b      	str	r3, [r7, #16]
  return(result);
 8007656:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8007658:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800765a:	b672      	cpsid	i
}
 800765c:	bf00      	nop
  
  switch(state)
 800765e:	78fb      	ldrb	r3, [r7, #3]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d008      	beq.n	8007676 <UTIL_LPM_SetOffMode+0x32>
 8007664:	2b01      	cmp	r3, #1
 8007666:	d10e      	bne.n	8007686 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8007668:	4b0d      	ldr	r3, [pc, #52]	@ (80076a0 <UTIL_LPM_SetOffMode+0x5c>)
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4313      	orrs	r3, r2
 8007670:	4a0b      	ldr	r2, [pc, #44]	@ (80076a0 <UTIL_LPM_SetOffMode+0x5c>)
 8007672:	6013      	str	r3, [r2, #0]
      break;
 8007674:	e008      	b.n	8007688 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	43da      	mvns	r2, r3
 800767a:	4b09      	ldr	r3, [pc, #36]	@ (80076a0 <UTIL_LPM_SetOffMode+0x5c>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4013      	ands	r3, r2
 8007680:	4a07      	ldr	r2, [pc, #28]	@ (80076a0 <UTIL_LPM_SetOffMode+0x5c>)
 8007682:	6013      	str	r3, [r2, #0]
      break;
 8007684:	e000      	b.n	8007688 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8007686:	bf00      	nop
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f383 8810 	msr	PRIMASK, r3
}
 8007692:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8007694:	bf00      	nop
 8007696:	371c      	adds	r7, #28
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr
 80076a0:	200004a0 	.word	0x200004a0

080076a4 <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b094      	sub	sp, #80	@ 0x50
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 80076ac:	4b89      	ldr	r3, [pc, #548]	@ (80078d4 <UTIL_SEQ_Run+0x230>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 80076b2:	4b88      	ldr	r3, [pc, #544]	@ (80078d4 <UTIL_SEQ_Run+0x230>)
 80076b4:	681a      	ldr	r2, [r3, #0]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	4013      	ands	r3, r2
 80076ba:	4a86      	ldr	r2, [pc, #536]	@ (80078d4 <UTIL_SEQ_Run+0x230>)
 80076bc:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 80076be:	4b86      	ldr	r3, [pc, #536]	@ (80078d8 <UTIL_SEQ_Run+0x234>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 80076c4:	4b85      	ldr	r3, [pc, #532]	@ (80078dc <UTIL_SEQ_Run+0x238>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 80076ca:	4b85      	ldr	r3, [pc, #532]	@ (80078e0 <UTIL_SEQ_Run+0x23c>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 80076d0:	4b84      	ldr	r3, [pc, #528]	@ (80078e4 <UTIL_SEQ_Run+0x240>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80076d6:	e112      	b.n	80078fe <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 80076d8:	2300      	movs	r3, #0
 80076da:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 80076dc:	e002      	b.n	80076e4 <UTIL_SEQ_Run+0x40>
        {
            counter++;
 80076de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076e0:	3301      	adds	r3, #1
 80076e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 80076e4:	4a80      	ldr	r2, [pc, #512]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 80076e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076e8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80076ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076ee:	401a      	ands	r2, r3
 80076f0:	4b78      	ldr	r3, [pc, #480]	@ (80078d4 <UTIL_SEQ_Run+0x230>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4013      	ands	r3, r2
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d0f1      	beq.n	80076de <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 80076fa:	4a7b      	ldr	r2, [pc, #492]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 80076fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076fe:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007704:	401a      	ands	r2, r3
 8007706:	4b73      	ldr	r3, [pc, #460]	@ (80078d4 <UTIL_SEQ_Run+0x230>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4013      	ands	r3, r2
 800770c:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800770e:	4a76      	ldr	r2, [pc, #472]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 8007710:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007712:	00db      	lsls	r3, r3, #3
 8007714:	4413      	add	r3, r2
 8007716:	685a      	ldr	r2, [r3, #4]
 8007718:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800771a:	4013      	ands	r3, r2
 800771c:	2b00      	cmp	r3, #0
 800771e:	d106      	bne.n	800772e <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8007720:	4a71      	ldr	r2, [pc, #452]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 8007722:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007724:	00db      	lsls	r3, r3, #3
 8007726:	4413      	add	r3, r2
 8007728:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800772c:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 800772e:	4b6a      	ldr	r3, [pc, #424]	@ (80078d8 <UTIL_SEQ_Run+0x234>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 8007734:	4a6c      	ldr	r2, [pc, #432]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 8007736:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007738:	00db      	lsls	r3, r3, #3
 800773a:	4413      	add	r3, r2
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	43da      	mvns	r2, r3
 8007740:	4b6a      	ldr	r3, [pc, #424]	@ (80078ec <UTIL_SEQ_Run+0x248>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4313      	orrs	r3, r2
 8007746:	4a69      	ldr	r2, [pc, #420]	@ (80078ec <UTIL_SEQ_Run+0x248>)
 8007748:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 800774a:	4b68      	ldr	r3, [pc, #416]	@ (80078ec <UTIL_SEQ_Run+0x248>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	43db      	mvns	r3, r3
 8007750:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007752:	4013      	ands	r3, r2
 8007754:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 8007756:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007758:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800775a:	4013      	ands	r3, r2
 800775c:	2b00      	cmp	r3, #0
 800775e:	d003      	beq.n	8007768 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 8007760:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007764:	4013      	ands	r3, r2
 8007766:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 8007768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776a:	2b00      	cmp	r3, #0
 800776c:	d102      	bne.n	8007774 <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 800776e:	4b5f      	ldr	r3, [pc, #380]	@ (80078ec <UTIL_SEQ_Run+0x248>)
 8007770:	2200      	movs	r2, #0
 8007772:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8007774:	4a5c      	ldr	r2, [pc, #368]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 8007776:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007778:	00db      	lsls	r3, r3, #3
 800777a:	4413      	add	r3, r2
 800777c:	685a      	ldr	r2, [r3, #4]
 800777e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007780:	4013      	ands	r3, r2
 8007782:	4618      	mov	r0, r3
 8007784:	f000 fa43 	bl	8007c0e <SEQ_BitPosition>
 8007788:	4603      	mov	r3, r0
 800778a:	461a      	mov	r2, r3
 800778c:	4b58      	ldr	r3, [pc, #352]	@ (80078f0 <UTIL_SEQ_Run+0x24c>)
 800778e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007790:	f3ef 8310 	mrs	r3, PRIMASK
 8007794:	61fb      	str	r3, [r7, #28]
  return(result);
 8007796:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007798:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800779a:	b672      	cpsid	i
}
 800779c:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 800779e:	4b54      	ldr	r3, [pc, #336]	@ (80078f0 <UTIL_SEQ_Run+0x24c>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2201      	movs	r2, #1
 80077a4:	fa02 f303 	lsl.w	r3, r2, r3
 80077a8:	43da      	mvns	r2, r3
 80077aa:	4b4b      	ldr	r3, [pc, #300]	@ (80078d8 <UTIL_SEQ_Run+0x234>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4013      	ands	r3, r2
 80077b0:	4a49      	ldr	r2, [pc, #292]	@ (80078d8 <UTIL_SEQ_Run+0x234>)
 80077b2:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80077b4:	2301      	movs	r3, #1
 80077b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077b8:	e013      	b.n	80077e2 <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 80077ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077bc:	3b01      	subs	r3, #1
 80077be:	4a4a      	ldr	r2, [pc, #296]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 80077c0:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 80077c4:	4b4a      	ldr	r3, [pc, #296]	@ (80078f0 <UTIL_SEQ_Run+0x24c>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	2201      	movs	r2, #1
 80077ca:	fa02 f303 	lsl.w	r3, r2, r3
 80077ce:	43da      	mvns	r2, r3
 80077d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077d2:	3b01      	subs	r3, #1
 80077d4:	400a      	ands	r2, r1
 80077d6:	4944      	ldr	r1, [pc, #272]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 80077d8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80077dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077de:	3b01      	subs	r3, #1
 80077e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d1e8      	bne.n	80077ba <UTIL_SEQ_Run+0x116>
 80077e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	f383 8810 	msr	PRIMASK, r3
}
 80077f2:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 80077f4:	4b3e      	ldr	r3, [pc, #248]	@ (80078f0 <UTIL_SEQ_Run+0x24c>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4618      	mov	r0, r3
 80077fa:	f000 f9e9 	bl	8007bd0 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 80077fe:	4b3c      	ldr	r3, [pc, #240]	@ (80078f0 <UTIL_SEQ_Run+0x24c>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	2b1f      	cmp	r3, #31
 8007804:	d878      	bhi.n	80078f8 <UTIL_SEQ_Run+0x254>
 8007806:	4b3a      	ldr	r3, [pc, #232]	@ (80078f0 <UTIL_SEQ_Run+0x24c>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4a3a      	ldr	r2, [pc, #232]	@ (80078f4 <UTIL_SEQ_Run+0x250>)
 800780c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d071      	beq.n	80078f8 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8007814:	2300      	movs	r3, #0
 8007816:	637b      	str	r3, [r7, #52]	@ 0x34
 8007818:	e01e      	b.n	8007858 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 800781a:	4a33      	ldr	r2, [pc, #204]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 800781c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800781e:	00db      	lsls	r3, r3, #3
 8007820:	4413      	add	r3, r2
 8007822:	685a      	ldr	r2, [r3, #4]
 8007824:	4b32      	ldr	r3, [pc, #200]	@ (80078f0 <UTIL_SEQ_Run+0x24c>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	2101      	movs	r1, #1
 800782a:	fa01 f303 	lsl.w	r3, r1, r3
 800782e:	43db      	mvns	r3, r3
 8007830:	401a      	ands	r2, r3
 8007832:	492d      	ldr	r1, [pc, #180]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 8007834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007836:	00db      	lsls	r3, r3, #3
 8007838:	440b      	add	r3, r1
 800783a:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 800783c:	4a2a      	ldr	r2, [pc, #168]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 800783e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007840:	00db      	lsls	r3, r3, #3
 8007842:	4413      	add	r3, r2
 8007844:	685a      	ldr	r2, [r3, #4]
 8007846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007848:	009b      	lsls	r3, r3, #2
 800784a:	3350      	adds	r3, #80	@ 0x50
 800784c:	443b      	add	r3, r7
 800784e:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8007852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007854:	3301      	adds	r3, #1
 8007856:	637b      	str	r3, [r7, #52]	@ 0x34
 8007858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800785a:	2b00      	cmp	r3, #0
 800785c:	d0dd      	beq.n	800781a <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 800785e:	4b24      	ldr	r3, [pc, #144]	@ (80078f0 <UTIL_SEQ_Run+0x24c>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a24      	ldr	r2, [pc, #144]	@ (80078f4 <UTIL_SEQ_Run+0x250>)
 8007864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007868:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800786a:	2300      	movs	r3, #0
 800786c:	633b      	str	r3, [r7, #48]	@ 0x30
 800786e:	e013      	b.n	8007898 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 8007870:	4a1d      	ldr	r2, [pc, #116]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 8007872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007874:	00db      	lsls	r3, r3, #3
 8007876:	4413      	add	r3, r2
 8007878:	685a      	ldr	r2, [r3, #4]
 800787a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	3350      	adds	r3, #80	@ 0x50
 8007880:	443b      	add	r3, r7
 8007882:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007886:	401a      	ands	r2, r3
 8007888:	4917      	ldr	r1, [pc, #92]	@ (80078e8 <UTIL_SEQ_Run+0x244>)
 800788a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800788c:	00db      	lsls	r3, r3, #3
 800788e:	440b      	add	r3, r1
 8007890:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8007892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007894:	3301      	adds	r3, #1
 8007896:	633b      	str	r3, [r7, #48]	@ 0x30
 8007898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800789a:	2b00      	cmp	r3, #0
 800789c:	d0e8      	beq.n	8007870 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 800789e:	4b14      	ldr	r3, [pc, #80]	@ (80078f0 <UTIL_SEQ_Run+0x24c>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4618      	mov	r0, r3
 80078a4:	f000 f99e 	bl	8007be4 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 80078a8:	4b0b      	ldr	r3, [pc, #44]	@ (80078d8 <UTIL_SEQ_Run+0x234>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 80078ae:	4b0b      	ldr	r3, [pc, #44]	@ (80078dc <UTIL_SEQ_Run+0x238>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 80078b4:	4b0a      	ldr	r3, [pc, #40]	@ (80078e0 <UTIL_SEQ_Run+0x23c>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 80078ba:	4b0a      	ldr	r3, [pc, #40]	@ (80078e4 <UTIL_SEQ_Run+0x240>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 80078c0:	4b0b      	ldr	r3, [pc, #44]	@ (80078f0 <UTIL_SEQ_Run+0x24c>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2201      	movs	r2, #1
 80078c6:	409a      	lsls	r2, r3
 80078c8:	4b08      	ldr	r3, [pc, #32]	@ (80078ec <UTIL_SEQ_Run+0x248>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	4a07      	ldr	r2, [pc, #28]	@ (80078ec <UTIL_SEQ_Run+0x248>)
 80078d0:	6013      	str	r3, [r2, #0]
 80078d2:	e014      	b.n	80078fe <UTIL_SEQ_Run+0x25a>
 80078d4:	20000028 	.word	0x20000028
 80078d8:	200004a4 	.word	0x200004a4
 80078dc:	200004a8 	.word	0x200004a8
 80078e0:	20000024 	.word	0x20000024
 80078e4:	200004ac 	.word	0x200004ac
 80078e8:	20000534 	.word	0x20000534
 80078ec:	2000053c 	.word	0x2000053c
 80078f0:	200004b0 	.word	0x200004b0
 80078f4:	200004b4 	.word	0x200004b4
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 80078f8:	2000      	movs	r0, #0
 80078fa:	f000 f97d 	bl	8007bf8 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80078fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007900:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007902:	401a      	ands	r2, r3
 8007904:	4b22      	ldr	r3, [pc, #136]	@ (8007990 <UTIL_SEQ_Run+0x2ec>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4013      	ands	r3, r2
 800790a:	2b00      	cmp	r3, #0
 800790c:	d005      	beq.n	800791a <UTIL_SEQ_Run+0x276>
 800790e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007912:	4013      	ands	r3, r2
 8007914:	2b00      	cmp	r3, #0
 8007916:	f43f aedf 	beq.w	80076d8 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800791a:	4b1e      	ldr	r3, [pc, #120]	@ (8007994 <UTIL_SEQ_Run+0x2f0>)
 800791c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007920:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 8007922:	4b1d      	ldr	r3, [pc, #116]	@ (8007998 <UTIL_SEQ_Run+0x2f4>)
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007928:	4013      	ands	r3, r2
 800792a:	2b00      	cmp	r3, #0
 800792c:	d129      	bne.n	8007982 <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 800792e:	f000 f941 	bl	8007bb4 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007932:	f3ef 8310 	mrs	r3, PRIMASK
 8007936:	617b      	str	r3, [r7, #20]
  return(result);
 8007938:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800793a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800793c:	b672      	cpsid	i
}
 800793e:	bf00      	nop
        local_taskset = TaskSet;
 8007940:	4b16      	ldr	r3, [pc, #88]	@ (800799c <UTIL_SEQ_Run+0x2f8>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 8007946:	4b16      	ldr	r3, [pc, #88]	@ (80079a0 <UTIL_SEQ_Run+0x2fc>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 800794c:	4b15      	ldr	r3, [pc, #84]	@ (80079a4 <UTIL_SEQ_Run+0x300>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8007952:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007954:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007956:	401a      	ands	r2, r3
 8007958:	4b0d      	ldr	r3, [pc, #52]	@ (8007990 <UTIL_SEQ_Run+0x2ec>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4013      	ands	r3, r2
 800795e:	2b00      	cmp	r3, #0
 8007960:	d107      	bne.n	8007972 <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 8007962:	4b0d      	ldr	r3, [pc, #52]	@ (8007998 <UTIL_SEQ_Run+0x2f4>)
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007968:	4013      	ands	r3, r2
 800796a:	2b00      	cmp	r3, #0
 800796c:	d101      	bne.n	8007972 <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 800796e:	f7f8 fe14 	bl	800059a <UTIL_SEQ_Idle>
 8007972:	6a3b      	ldr	r3, [r7, #32]
 8007974:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	f383 8810 	msr	PRIMASK, r3
}
 800797c:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 800797e:	f000 f920 	bl	8007bc2 <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 8007982:	4a03      	ldr	r2, [pc, #12]	@ (8007990 <UTIL_SEQ_Run+0x2ec>)
 8007984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007986:	6013      	str	r3, [r2, #0]

    return;
 8007988:	bf00      	nop
}
 800798a:	3750      	adds	r7, #80	@ 0x50
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}
 8007990:	20000028 	.word	0x20000028
 8007994:	200004b0 	.word	0x200004b0
 8007998:	200004ac 	.word	0x200004ac
 800799c:	200004a4 	.word	0x200004a4
 80079a0:	200004a8 	.word	0x200004a8
 80079a4:	20000024 	.word	0x20000024

080079a8 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b088      	sub	sp, #32
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079b4:	f3ef 8310 	mrs	r3, PRIMASK
 80079b8:	617b      	str	r3, [r7, #20]
  return(result);
 80079ba:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 80079bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80079be:	b672      	cpsid	i
}
 80079c0:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 80079c2:	68f8      	ldr	r0, [r7, #12]
 80079c4:	f000 f923 	bl	8007c0e <SEQ_BitPosition>
 80079c8:	4603      	mov	r3, r0
 80079ca:	4619      	mov	r1, r3
 80079cc:	4a06      	ldr	r2, [pc, #24]	@ (80079e8 <UTIL_SEQ_RegTask+0x40>)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80079d4:	69fb      	ldr	r3, [r7, #28]
 80079d6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	f383 8810 	msr	PRIMASK, r3
}
 80079de:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 80079e0:	bf00      	nop
}
 80079e2:	3720      	adds	r7, #32
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}
 80079e8:	200004b4 	.word	0x200004b4

080079ec <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 80079ec:	b480      	push	{r7}
 80079ee:	b087      	sub	sp, #28
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079f6:	f3ef 8310 	mrs	r3, PRIMASK
 80079fa:	60fb      	str	r3, [r7, #12]
  return(result);
 80079fc:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80079fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007a00:	b672      	cpsid	i
}
 8007a02:	bf00      	nop

    TaskSet |= TaskId_bm;
 8007a04:	4b0d      	ldr	r3, [pc, #52]	@ (8007a3c <UTIL_SEQ_SetTask+0x50>)
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	4a0b      	ldr	r2, [pc, #44]	@ (8007a3c <UTIL_SEQ_SetTask+0x50>)
 8007a0e:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 8007a10:	4a0b      	ldr	r2, [pc, #44]	@ (8007a40 <UTIL_SEQ_SetTask+0x54>)
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	431a      	orrs	r2, r3
 8007a1c:	4908      	ldr	r1, [pc, #32]	@ (8007a40 <UTIL_SEQ_SetTask+0x54>)
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	f383 8810 	msr	PRIMASK, r3
}
 8007a2e:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8007a30:	bf00      	nop
}
 8007a32:	371c      	adds	r7, #28
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr
 8007a3c:	200004a4 	.word	0x200004a4
 8007a40:	20000534 	.word	0x20000534

08007a44 <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8007a44:	b480      	push	{r7}
 8007a46:	b087      	sub	sp, #28
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a4c:	f3ef 8310 	mrs	r3, PRIMASK
 8007a50:	60fb      	str	r3, [r7, #12]
  return(result);
 8007a52:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007a54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007a56:	b672      	cpsid	i
}
 8007a58:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	43da      	mvns	r2, r3
 8007a5e:	4b08      	ldr	r3, [pc, #32]	@ (8007a80 <UTIL_SEQ_PauseTask+0x3c>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4013      	ands	r3, r2
 8007a64:	4a06      	ldr	r2, [pc, #24]	@ (8007a80 <UTIL_SEQ_PauseTask+0x3c>)
 8007a66:	6013      	str	r3, [r2, #0]
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	f383 8810 	msr	PRIMASK, r3
}
 8007a72:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8007a74:	bf00      	nop
}
 8007a76:	371c      	adds	r7, #28
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr
 8007a80:	20000024 	.word	0x20000024

08007a84 <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8007a84:	b480      	push	{r7}
 8007a86:	b087      	sub	sp, #28
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a8c:	f3ef 8310 	mrs	r3, PRIMASK
 8007a90:	60fb      	str	r3, [r7, #12]
  return(result);
 8007a92:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007a94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007a96:	b672      	cpsid	i
}
 8007a98:	bf00      	nop

    TaskMask |= TaskId_bm;
 8007a9a:	4b09      	ldr	r3, [pc, #36]	@ (8007ac0 <UTIL_SEQ_ResumeTask+0x3c>)
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	4a07      	ldr	r2, [pc, #28]	@ (8007ac0 <UTIL_SEQ_ResumeTask+0x3c>)
 8007aa4:	6013      	str	r3, [r2, #0]
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	f383 8810 	msr	PRIMASK, r3
}
 8007ab0:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8007ab2:	bf00      	nop
}
 8007ab4:	371c      	adds	r7, #28
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	20000024 	.word	0x20000024

08007ac4 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b087      	sub	sp, #28
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007acc:	f3ef 8310 	mrs	r3, PRIMASK
 8007ad0:	60fb      	str	r3, [r7, #12]
  return(result);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007ad4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007ad6:	b672      	cpsid	i
}
 8007ad8:	bf00      	nop

    EvtSet |= EvtId_bm;
 8007ada:	4b09      	ldr	r3, [pc, #36]	@ (8007b00 <UTIL_SEQ_SetEvt+0x3c>)
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	4a07      	ldr	r2, [pc, #28]	@ (8007b00 <UTIL_SEQ_SetEvt+0x3c>)
 8007ae4:	6013      	str	r3, [r2, #0]
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	f383 8810 	msr	PRIMASK, r3
}
 8007af0:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8007af2:	bf00      	nop
}
 8007af4:	371c      	adds	r7, #28
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr
 8007afe:	bf00      	nop
 8007b00:	200004a8 	.word	0x200004a8

08007b04 <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b088      	sub	sp, #32
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 8007b0c:	4b1f      	ldr	r3, [pc, #124]	@ (8007b8c <UTIL_SEQ_WaitEvt+0x88>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8007b12:	4b1e      	ldr	r3, [pc, #120]	@ (8007b8c <UTIL_SEQ_WaitEvt+0x88>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b1a:	d102      	bne.n	8007b22 <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	61fb      	str	r3, [r7, #28]
 8007b20:	e005      	b.n	8007b2e <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8007b22:	4b1a      	ldr	r3, [pc, #104]	@ (8007b8c <UTIL_SEQ_WaitEvt+0x88>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	2201      	movs	r2, #1
 8007b28:	fa02 f303 	lsl.w	r3, r2, r3
 8007b2c:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 8007b2e:	4b18      	ldr	r3, [pc, #96]	@ (8007b90 <UTIL_SEQ_WaitEvt+0x8c>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 8007b34:	4a16      	ldr	r2, [pc, #88]	@ (8007b90 <UTIL_SEQ_WaitEvt+0x8c>)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 8007b3a:	e003      	b.n	8007b44 <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 8007b3c:	6879      	ldr	r1, [r7, #4]
 8007b3e:	69f8      	ldr	r0, [r7, #28]
 8007b40:	f000 f82a 	bl	8007b98 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 8007b44:	4b13      	ldr	r3, [pc, #76]	@ (8007b94 <UTIL_SEQ_WaitEvt+0x90>)
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	4013      	ands	r3, r2
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d0f5      	beq.n	8007b3c <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 8007b50:	4a0e      	ldr	r2, [pc, #56]	@ (8007b8c <UTIL_SEQ_WaitEvt+0x88>)
 8007b52:	69bb      	ldr	r3, [r7, #24]
 8007b54:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b56:	f3ef 8310 	mrs	r3, PRIMASK
 8007b5a:	60bb      	str	r3, [r7, #8]
  return(result);
 8007b5c:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007b5e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007b60:	b672      	cpsid	i
}
 8007b62:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	43da      	mvns	r2, r3
 8007b68:	4b0a      	ldr	r3, [pc, #40]	@ (8007b94 <UTIL_SEQ_WaitEvt+0x90>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4013      	ands	r3, r2
 8007b6e:	4a09      	ldr	r2, [pc, #36]	@ (8007b94 <UTIL_SEQ_WaitEvt+0x90>)
 8007b70:	6013      	str	r3, [r2, #0]
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f383 8810 	msr	PRIMASK, r3
}
 8007b7c:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 8007b7e:	4a04      	ldr	r2, [pc, #16]	@ (8007b90 <UTIL_SEQ_WaitEvt+0x8c>)
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	6013      	str	r3, [r2, #0]
    return;
 8007b84:	bf00      	nop
}
 8007b86:	3720      	adds	r7, #32
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}
 8007b8c:	200004b0 	.word	0x200004b0
 8007b90:	200004ac 	.word	0x200004ac
 8007b94:	200004a8 	.word	0x200004a8

08007b98 <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b082      	sub	sp, #8
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	43db      	mvns	r3, r3
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f7ff fd7c 	bl	80076a4 <UTIL_SEQ_Run>
    return;
 8007bac:	bf00      	nop
}
 8007bae:	3708      	adds	r7, #8
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8007bb8:	bf00      	nop
}
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr

08007bc2 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8007bc2:	b480      	push	{r7}
 8007bc4:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8007bc6:	bf00      	nop
}
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bce:	4770      	bx	lr

08007bd0 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8007bd8:	bf00      	nop
}
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 8007be4:	b480      	push	{r7}
 8007be6:	b083      	sub	sp, #12
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8007bec:	bf00      	nop
}
 8007bee:	370c      	adds	r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr

08007bf8 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	4603      	mov	r3, r0
 8007c00:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 8007c02:	bf00      	nop
}
 8007c04:	370c      	adds	r7, #12
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr

08007c0e <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8007c0e:	b480      	push	{r7}
 8007c10:	b085      	sub	sp, #20
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d101      	bne.n	8007c24 <SEQ_BitPosition+0x16>
    return 32U;
 8007c20:	2320      	movs	r3, #32
 8007c22:	e003      	b.n	8007c2c <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	fab3 f383 	clz	r3, r3
 8007c2a:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 8007c2c:	f1c3 031f 	rsb	r3, r3, #31
 8007c30:	b2db      	uxtb	r3, r3
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3714      	adds	r7, #20
 8007c36:	46bd      	mov	sp, r7
 8007c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3c:	4770      	bx	lr

08007c3e <memset>:
 8007c3e:	4402      	add	r2, r0
 8007c40:	4603      	mov	r3, r0
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d100      	bne.n	8007c48 <memset+0xa>
 8007c46:	4770      	bx	lr
 8007c48:	f803 1b01 	strb.w	r1, [r3], #1
 8007c4c:	e7f9      	b.n	8007c42 <memset+0x4>
	...

08007c50 <__libc_init_array>:
 8007c50:	b570      	push	{r4, r5, r6, lr}
 8007c52:	4d0d      	ldr	r5, [pc, #52]	@ (8007c88 <__libc_init_array+0x38>)
 8007c54:	4c0d      	ldr	r4, [pc, #52]	@ (8007c8c <__libc_init_array+0x3c>)
 8007c56:	1b64      	subs	r4, r4, r5
 8007c58:	10a4      	asrs	r4, r4, #2
 8007c5a:	2600      	movs	r6, #0
 8007c5c:	42a6      	cmp	r6, r4
 8007c5e:	d109      	bne.n	8007c74 <__libc_init_array+0x24>
 8007c60:	4d0b      	ldr	r5, [pc, #44]	@ (8007c90 <__libc_init_array+0x40>)
 8007c62:	4c0c      	ldr	r4, [pc, #48]	@ (8007c94 <__libc_init_array+0x44>)
 8007c64:	f000 f826 	bl	8007cb4 <_init>
 8007c68:	1b64      	subs	r4, r4, r5
 8007c6a:	10a4      	asrs	r4, r4, #2
 8007c6c:	2600      	movs	r6, #0
 8007c6e:	42a6      	cmp	r6, r4
 8007c70:	d105      	bne.n	8007c7e <__libc_init_array+0x2e>
 8007c72:	bd70      	pop	{r4, r5, r6, pc}
 8007c74:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c78:	4798      	blx	r3
 8007c7a:	3601      	adds	r6, #1
 8007c7c:	e7ee      	b.n	8007c5c <__libc_init_array+0xc>
 8007c7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c82:	4798      	blx	r3
 8007c84:	3601      	adds	r6, #1
 8007c86:	e7f2      	b.n	8007c6e <__libc_init_array+0x1e>
 8007c88:	08007f00 	.word	0x08007f00
 8007c8c:	08007f00 	.word	0x08007f00
 8007c90:	08007f00 	.word	0x08007f00
 8007c94:	08007f04 	.word	0x08007f04

08007c98 <memcpy>:
 8007c98:	440a      	add	r2, r1
 8007c9a:	4291      	cmp	r1, r2
 8007c9c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007ca0:	d100      	bne.n	8007ca4 <memcpy+0xc>
 8007ca2:	4770      	bx	lr
 8007ca4:	b510      	push	{r4, lr}
 8007ca6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007caa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cae:	4291      	cmp	r1, r2
 8007cb0:	d1f9      	bne.n	8007ca6 <memcpy+0xe>
 8007cb2:	bd10      	pop	{r4, pc}

08007cb4 <_init>:
 8007cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cb6:	bf00      	nop
 8007cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cba:	bc08      	pop	{r3}
 8007cbc:	469e      	mov	lr, r3
 8007cbe:	4770      	bx	lr

08007cc0 <_fini>:
 8007cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cc2:	bf00      	nop
 8007cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cc6:	bc08      	pop	{r3}
 8007cc8:	469e      	mov	lr, r3
 8007cca:	4770      	bx	lr
