#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : state[1].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n379.in[0] (.names)                                0.100     1.290
$abc$2023$new_n379.out[0] (.names)                               0.235     1.525
$0\state[1:0][1].in[3] (.names)                                  0.436     1.961
$0\state[1:0][1].out[0] (.names)                                 0.235     2.196
state[1].D[0] (dff)                                              0.645     2.841
data arrival time                                                          2.841

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
state[1].C[0] (dff)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.841
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.865


#Path 2
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[1].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n423.in[1] (.names)                                0.100     1.290
$abc$2023$new_n423.out[0] (.names)                               0.235     1.525
$0\clkcnt[11:0][1].in[0] (.names)                                0.412     1.937
$0\clkcnt[11:0][1].out[0] (.names)                               0.261     2.198
clkcnt[1].D[0] (dff)                                             0.335     2.533
data arrival time                                                          2.533

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[1].C[0] (dff)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.533
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.557


#Path 3
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[2].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n423.in[1] (.names)                                0.100     1.290
$abc$2023$new_n423.out[0] (.names)                               0.235     1.525
$0\clkcnt[11:0][2].in[0] (.names)                                0.412     1.937
$0\clkcnt[11:0][2].out[0] (.names)                               0.261     2.198
clkcnt[2].D[0] (dff)                                             0.335     2.533
data arrival time                                                          2.533

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[2].C[0] (dff)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.533
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.557


#Path 4
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[4].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n423.in[1] (.names)                                0.100     1.290
$abc$2023$new_n423.out[0] (.names)                               0.235     1.525
$0\clkcnt[11:0][4].in[0] (.names)                                0.412     1.937
$0\clkcnt[11:0][4].out[0] (.names)                               0.261     2.198
clkcnt[4].D[0] (dff)                                             0.335     2.533
data arrival time                                                          2.533

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.533
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.557


#Path 5
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[7].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n423.in[1] (.names)                                0.100     1.290
$abc$2023$new_n423.out[0] (.names)                               0.235     1.525
$0\clkcnt[11:0][7].in[0] (.names)                                0.390     1.915
$0\clkcnt[11:0][7].out[0] (.names)                               0.261     2.176
clkcnt[7].D[0] (dff)                                             0.335     2.511
data arrival time                                                          2.511

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[7].C[0] (dff)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.511
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.534


#Path 6
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[3].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n393.in[0] (.names)                                0.100     1.290
$abc$2023$new_n393.out[0] (.names)                               0.235     1.525
$0\treg[7:0][2].in[1] (.names)                                   0.388     1.913
$0\treg[7:0][2].out[0] (.names)                                  0.261     2.174
rfifo.din[3].D[0] (dff)                                          0.335     2.509
data arrival time                                                          2.509

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[3].C[0] (dff)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.509
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.532


#Path 7
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[3].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n423.in[1] (.names)                                0.100     1.290
$abc$2023$new_n423.out[0] (.names)                               0.235     1.525
$0\clkcnt[11:0][3].in[0] (.names)                                0.412     1.937
$0\clkcnt[11:0][3].out[0] (.names)                               0.235     2.172
clkcnt[3].D[0] (dff)                                             0.335     2.507
data arrival time                                                          2.507

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[3].C[0] (dff)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.507
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.531


#Path 8
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : rfifo.gb.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                  0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
adr_i[1].inpad[0] (.input)                                               0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                        0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                       0.235     0.665
$abc$2023$new_n299.in[2] (.names)                                        0.415     1.079
$abc$2023$new_n299.out[0] (.names)                                       0.235     1.314
$abc$2023$flatten\rfifo.$0\gb[0:0].in[4] (.names)                        0.437     1.751
$abc$2023$flatten\rfifo.$0\gb[0:0].out[0] (.names)                       0.235     1.986
rfifo.gb.D[0] (dff)                                                      0.335     2.321
data arrival time                                                                  2.321

clock clk_i (rise edge)                                                  0.000     0.000
clock source latency                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                  0.000     0.000
rfifo.gb.C[0] (dff)                                                      0.042     0.042
clock uncertainty                                                        0.000     0.042
cell setup time                                                         -0.066    -0.024
data required time                                                                -0.024
----------------------------------------------------------------------------------------
data required time                                                                -0.024
data arrival time                                                                 -2.321
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.345


#Path 9
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[5].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n423.in[1] (.names)                                0.100     1.290
$abc$2023$new_n423.out[0] (.names)                               0.235     1.525
$0\clkcnt[11:0][5].in[0] (.names)                                0.510     2.035
$0\clkcnt[11:0][5].out[0] (.names)                               0.261     2.296
clkcnt[5].D[0] (dff)                                             0.000     2.296
data arrival time                                                          2.296

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[5].C[0] (dff)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.296
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.319


#Path 10
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[9].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n423.in[1] (.names)                                0.100     1.290
$abc$2023$new_n423.out[0] (.names)                               0.235     1.525
$0\clkcnt[11:0][9].in[0] (.names)                                0.510     2.035
$0\clkcnt[11:0][9].out[0] (.names)                               0.261     2.296
clkcnt[9].D[0] (dff)                                             0.000     2.296
data arrival time                                                          2.296

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[9].C[0] (dff)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.296
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.319


#Path 11
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][0].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n361.in[1] (.names)                                                         0.100     1.100
$abc$2023$new_n361.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[0].in[0] (.names)                        0.388     1.722
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[0].out[0] (.names)                       0.235     1.957
wfifo.mem[2][0].D[0] (.latch)                                                             0.335     2.292
data arrival time                                                                                   2.292

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][0].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -2.292
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -2.316


#Path 12
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][2].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n352.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n352.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[2].in[0] (.names)                        0.366     1.701
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[2].out[0] (.names)                       0.235     1.936
wfifo.mem[1][2].D[0] (.latch)                                                             0.335     2.271
data arrival time                                                                                   2.271

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][2].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -2.271
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -2.294


#Path 13
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : bcnt[1].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n379.in[0] (.names)                                0.100     1.290
$abc$2023$new_n379.out[0] (.names)                               0.235     1.525
$0\bcnt[2:0][1].in[4] (.names)                                   0.436     1.961
$0\bcnt[2:0][1].out[0] (.names)                                  0.261     2.222
bcnt[1].D[0] (dff)                                               0.000     2.222
data arrival time                                                          2.222

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
bcnt[1].C[0] (dff)                                               0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.222
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.245


#Path 14
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : sck_o.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n379.in[0] (.names)                                0.100     1.290
$abc$2023$new_n379.out[0] (.names)                               0.235     1.525
$0\sck_o[0:0].in[2] (.names)                                     0.436     1.961
$0\sck_o[0:0].out[0] (.names)                                    0.261     2.222
sck_o.D[0] (dff)                                                 0.000     2.222
data arrival time                                                          2.222

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
sck_o.C[0] (dff)                                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.222
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.245


#Path 15
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[5].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n394.in[2] (.names)                                0.100     1.290
$abc$2023$new_n394.out[0] (.names)                               0.261     1.551
$0\treg[7:0][4].in[1] (.names)                                   0.390     1.941
$0\treg[7:0][4].out[0] (.names)                                  0.261     2.202
rfifo.din[5].D[0] (dff)                                          0.000     2.202
data arrival time                                                          2.202

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[5].C[0] (dff)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.226


#Path 16
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[4].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n394.in[2] (.names)                                0.100     1.290
$abc$2023$new_n394.out[0] (.names)                               0.261     1.551
$0\treg[7:0][3].in[1] (.names)                                   0.390     1.941
$0\treg[7:0][3].out[0] (.names)                                  0.261     2.202
rfifo.din[4].D[0] (dff)                                          0.000     2.202
data arrival time                                                          2.202

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[4].C[0] (dff)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.226


#Path 17
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : mosi_o.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n394.in[2] (.names)                                0.100     1.290
$abc$2023$new_n394.out[0] (.names)                               0.261     1.551
$0\treg[7:0][7].in[1] (.names)                                   0.390     1.941
$0\treg[7:0][7].out[0] (.names)                                  0.261     2.202
mosi_o.D[0] (dff)                                                0.000     2.202
data arrival time                                                          2.202

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
mosi_o.C[0] (dff)                                                0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.225


#Path 18
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[7].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n394.in[2] (.names)                                0.100     1.290
$abc$2023$new_n394.out[0] (.names)                               0.261     1.551
$0\treg[7:0][6].in[1] (.names)                                   0.390     1.941
$0\treg[7:0][6].out[0] (.names)                                  0.261     2.202
rfifo.din[7].D[0] (dff)                                          0.000     2.202
data arrival time                                                          2.202

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[7].C[0] (dff)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.225


#Path 19
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[6].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n394.in[2] (.names)                                0.100     1.290
$abc$2023$new_n394.out[0] (.names)                               0.261     1.551
$0\treg[7:0][5].in[1] (.names)                                   0.390     1.941
$0\treg[7:0][5].out[0] (.names)                                  0.261     2.202
rfifo.din[6].D[0] (dff)                                          0.000     2.202
data arrival time                                                          2.202

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[6].C[0] (dff)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.225


#Path 20
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : rfifo.rp[1].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
adr_i[1].inpad[0] (.input)                                                  0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                           0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                          0.235     0.665
$abc$2023$new_n299.in[2] (.names)                                           0.415     1.079
$abc$2023$new_n299.out[0] (.names)                                          0.235     1.314
$abc$2023$flatten\rfifo.$0\rp[1:0][1].in[3] (.names)                        0.100     1.414
$abc$2023$flatten\rfifo.$0\rp[1:0][1].out[0] (.names)                       0.235     1.649
rfifo.rp[1].D[0] (dffrn)                                                    0.551     2.200
data arrival time                                                                     2.200

clock clk_i (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk_i.inpad[0] (.input)                                                     0.000     0.000
rfifo.rp[1].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.066    -0.024
data required time                                                                   -0.024
-------------------------------------------------------------------------------------------
data required time                                                                   -0.024
data arrival time                                                                    -2.200
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.224


#Path 21
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[0].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n423.in[1] (.names)                                0.100     1.290
$abc$2023$new_n423.out[0] (.names)                               0.235     1.525
$0\clkcnt[11:0][0].in[0] (.names)                                0.412     1.937
$0\clkcnt[11:0][0].out[0] (.names)                               0.261     2.198
clkcnt[0].D[0] (dff)                                             0.000     2.198
data arrival time                                                          2.198

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[0].C[0] (dff)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.198
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.222


#Path 22
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : bcnt[0].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n379.in[0] (.names)                                0.100     1.290
$abc$2023$new_n379.out[0] (.names)                               0.235     1.525
$0\bcnt[2:0][0].in[4] (.names)                                   0.436     1.961
$0\bcnt[2:0][0].out[0] (.names)                                  0.235     2.196
bcnt[0].D[0] (dff)                                               0.000     2.196
data arrival time                                                          2.196

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
bcnt[0].C[0] (dff)                                               0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.196
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.219


#Path 23
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[8].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n437.in[0] (.names)                                0.434     0.955
$abc$2023$new_n437.out[0] (.names)                               0.235     1.190
$abc$2023$new_n440.in[0] (.names)                                0.391     1.581
$abc$2023$new_n440.out[0] (.names)                               0.235     1.816
$0\clkcnt[11:0][8].in[4] (.names)                                0.100     1.916
$0\clkcnt[11:0][8].out[0] (.names)                               0.261     2.177
clkcnt[8].D[0] (dff)                                             0.000     2.177
data arrival time                                                          2.177

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[8].C[0] (dff)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.177
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.200


#Path 24
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[6].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n423.in[1] (.names)                                0.100     1.290
$abc$2023$new_n423.out[0] (.names)                               0.235     1.525
$0\clkcnt[11:0][6].in[0] (.names)                                0.390     1.915
$0\clkcnt[11:0][6].out[0] (.names)                               0.261     2.176
clkcnt[6].D[0] (dff)                                             0.000     2.176
data arrival time                                                          2.176

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[6].C[0] (dff)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.176
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.199


#Path 25
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[1].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n393.in[0] (.names)                                0.100     1.290
$abc$2023$new_n393.out[0] (.names)                               0.235     1.525
$0\treg[7:0][0].in[2] (.names)                                   0.386     1.911
$0\treg[7:0][0].out[0] (.names)                                  0.261     2.172
rfifo.din[1].D[0] (dff)                                          0.000     2.172
data arrival time                                                          2.172

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[1].C[0] (dff)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.195


#Path 26
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.din[2].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n393.in[0] (.names)                                0.100     1.290
$abc$2023$new_n393.out[0] (.names)                               0.235     1.525
$0\treg[7:0][1].in[2] (.names)                                   0.386     1.911
$0\treg[7:0][1].out[0] (.names)                                  0.261     2.172
rfifo.din[2].D[0] (dff)                                          0.000     2.172
data arrival time                                                          2.172

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.din[2].C[0] (dff)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.195


#Path 27
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n370.in[2] (.names)                                                         0.289     1.289
$abc$2023$new_n370.out[0] (.names)                                                        0.235     1.524
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[7].in[0] (.names)                        0.386     1.910
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[7].out[0] (.names)                       0.235     2.145
wfifo.mem[3][7].D[0] (.latch)                                                             0.000     2.145
data arrival time                                                                                   2.145

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][7].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -2.145
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -2.168


#Path 28
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n370.in[2] (.names)                                                         0.289     1.289
$abc$2023$new_n370.out[0] (.names)                                                        0.235     1.524
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[6].in[0] (.names)                        0.367     1.891
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[6].out[0] (.names)                       0.235     2.126
wfifo.mem[3][6].D[0] (.latch)                                                             0.000     2.126
data arrival time                                                                                   2.126

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][6].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -2.126
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -2.149


#Path 29
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n370.in[2] (.names)                                                         0.289     1.289
$abc$2023$new_n370.out[0] (.names)                                                        0.235     1.524
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[5].in[0] (.names)                        0.367     1.891
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[5].out[0] (.names)                       0.235     2.126
wfifo.mem[3][5].D[0] (.latch)                                                             0.000     2.126
data arrival time                                                                                   2.126

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][5].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -2.126
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -2.149


#Path 30
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n370.in[2] (.names)                                                         0.289     1.289
$abc$2023$new_n370.out[0] (.names)                                                        0.235     1.524
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[4].in[0] (.names)                        0.349     1.873
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[4].out[0] (.names)                       0.235     2.108
wfifo.mem[3][4].D[0] (.latch)                                                             0.000     2.108
data arrival time                                                                                   2.108

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][4].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -2.108
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -2.132


#Path 31
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n370.in[2] (.names)                                                         0.289     1.289
$abc$2023$new_n370.out[0] (.names)                                                        0.235     1.524
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[3].in[0] (.names)                        0.349     1.873
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[3].out[0] (.names)                       0.235     2.108
wfifo.mem[3][3].D[0] (.latch)                                                             0.000     2.108
data arrival time                                                                                   2.108

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][3].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -2.108
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -2.132


#Path 32
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n361.in[1] (.names)                                                         0.100     1.100
$abc$2023$new_n361.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[7].in[0] (.names)                        0.388     1.722
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[7].out[0] (.names)                       0.235     1.957
wfifo.mem[2][7].D[0] (.latch)                                                             0.000     1.957
data arrival time                                                                                   1.957

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][7].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.957
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.981


#Path 33
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n343.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n343.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[3].in[0] (.names)                        0.368     1.703
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[3].out[0] (.names)                       0.235     1.938
wfifo.mem[0][3].D[0] (.latch)                                                             0.000     1.938
data arrival time                                                                                   1.938

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][3].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.938
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.961


#Path 34
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n343.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n343.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[4].in[0] (.names)                        0.368     1.703
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[4].out[0] (.names)                       0.235     1.938
wfifo.mem[0][4].D[0] (.latch)                                                             0.000     1.938
data arrival time                                                                                   1.938

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][4].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.938
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.961


#Path 35
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n343.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n343.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[7].in[0] (.names)                        0.368     1.703
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[7].out[0] (.names)                       0.235     1.938
wfifo.mem[0][7].D[0] (.latch)                                                             0.000     1.938
data arrival time                                                                                   1.938

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][7].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.938
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.961


#Path 36
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n361.in[1] (.names)                                                         0.100     1.100
$abc$2023$new_n361.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[3].in[0] (.names)                        0.367     1.702
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[3].out[0] (.names)                       0.235     1.937
wfifo.mem[2][3].D[0] (.latch)                                                             0.000     1.937
data arrival time                                                                                   1.937

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][3].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.937
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.960


#Path 37
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n361.in[1] (.names)                                                         0.100     1.100
$abc$2023$new_n361.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[4].in[0] (.names)                        0.367     1.702
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[4].out[0] (.names)                       0.235     1.937
wfifo.mem[2][4].D[0] (.latch)                                                             0.000     1.937
data arrival time                                                                                   1.937

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][4].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.937
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.960


#Path 38
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n352.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n352.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[3].in[0] (.names)                        0.367     1.702
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[3].out[0] (.names)                       0.235     1.937
wfifo.mem[1][3].D[0] (.latch)                                                             0.000     1.937
data arrival time                                                                                   1.937

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][3].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.937
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.960


#Path 39
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n352.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n352.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[4].in[0] (.names)                        0.367     1.702
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[4].out[0] (.names)                       0.235     1.937
wfifo.mem[1][4].D[0] (.latch)                                                             0.000     1.937
data arrival time                                                                                   1.937

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][4].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.937
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.960


#Path 40
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n361.in[1] (.names)                                                         0.100     1.100
$abc$2023$new_n361.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[5].in[0] (.names)                        0.366     1.701
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[5].out[0] (.names)                       0.235     1.936
wfifo.mem[2][5].D[0] (.latch)                                                             0.000     1.936
data arrival time                                                                                   1.936

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][5].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.936
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.959


#Path 41
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n343.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n343.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[5].in[0] (.names)                        0.366     1.701
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[5].out[0] (.names)                       0.235     1.936
wfifo.mem[0][5].D[0] (.latch)                                                             0.000     1.936
data arrival time                                                                                   1.936

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][5].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.936
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.959


#Path 42
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][1].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n352.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n352.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[1].in[0] (.names)                        0.366     1.701
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[1].out[0] (.names)                       0.235     1.936
wfifo.mem[1][1].D[0] (.latch)                                                             0.000     1.936
data arrival time                                                                                   1.936

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][1].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.936
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.959


#Path 43
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n343.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n343.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[6].in[0] (.names)                        0.366     1.701
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[6].out[0] (.names)                       0.235     1.936
wfifo.mem[0][6].D[0] (.latch)                                                             0.000     1.936
data arrival time                                                                                   1.936

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][6].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.936
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.959


#Path 44
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][2].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n343.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n343.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[2].in[0] (.names)                        0.366     1.701
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[2].out[0] (.names)                       0.235     1.936
wfifo.mem[0][2].D[0] (.latch)                                                             0.000     1.936
data arrival time                                                                                   1.936

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][2].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.936
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.959


#Path 45
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][1].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n343.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n343.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[1].in[0] (.names)                        0.366     1.701
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[1].out[0] (.names)                       0.235     1.936
wfifo.mem[0][1].D[0] (.latch)                                                             0.000     1.936
data arrival time                                                                                   1.936

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][1].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.936
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.959


#Path 46
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n361.in[1] (.names)                                                         0.100     1.100
$abc$2023$new_n361.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[6].in[0] (.names)                        0.366     1.701
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[6].out[0] (.names)                       0.235     1.936
wfifo.mem[2][6].D[0] (.latch)                                                             0.000     1.936
data arrival time                                                                                   1.936

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][6].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.936
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.959


#Path 47
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : state[0].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n389.in[0] (.names)                                0.100     1.290
$abc$2023$new_n389.out[0] (.names)                               0.261     1.551
$0\state[1:0][0].in[3] (.names)                                  0.100     1.651
$0\state[1:0][0].out[0] (.names)                                 0.261     1.912
state[0].D[0] (dff)                                              0.000     1.912
data arrival time                                                          1.912

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
state[0].C[0] (dff)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.912
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.936


#Path 48
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : dat_o[1].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
adr_i[1].inpad[0] (.input)                                       0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                0.430     0.430
$abc$2023$new_n279.out[0] (.names)                               0.235     0.665
$abc$2023$new_n278.in[0] (.names)                                0.337     1.001
$abc$2023$new_n278.out[0] (.names)                               0.235     1.236
$0\dat_o[7:0][1].in[3] (.names)                                  0.414     1.650
$0\dat_o[7:0][1].out[0] (.names)                                 0.261     1.911
dat_o[1].D[0] (dff)                                              0.000     1.911
data arrival time                                                          1.911

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[1].C[0] (dff)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.911
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 49
Startpoint: rfifo.mem[1][0].Q[0] (.latch clocked by clk_i)
Endpoint  : dat_o[0].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.mem[1][0].clk[0] (.latch)                                  0.042     0.042
rfifo.mem[1][0].Q[0] (.latch) [clock-to-output]                  0.124     0.166
$abc$2023$new_n274.in[3] (.names)                                0.443     0.609
$abc$2023$new_n274.out[0] (.names)                               0.261     0.870
$abc$2023$new_n273.in[2] (.names)                                0.463     1.333
$abc$2023$new_n273.out[0] (.names)                               0.235     1.568
$0\dat_o[7:0][0].in[0] (.names)                                  0.100     1.668
$0\dat_o[7:0][0].out[0] (.names)                                 0.235     1.903
dat_o[0].D[0] (dff)                                              0.000     1.903
data arrival time                                                          1.903

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[0].C[0] (dff)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.903
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.926


#Path 50
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : spif.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
adr_i[1].inpad[0] (.input)                                       0.000     0.000
$abc$2023$new_n276.in[1] (.names)                                0.480     0.480
$abc$2023$new_n276.out[0] (.names)                               0.235     0.715
$abc$2023$new_n449.in[4] (.names)                                0.579     1.294
$abc$2023$new_n449.out[0] (.names)                               0.235     1.529
$0\spif[0:0].in[1] (.names)                                      0.100     1.629
$0\spif[0:0].out[0] (.names)                                     0.261     1.890
spif.D[0] (dff)                                                  0.000     1.890
data arrival time                                                          1.890

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
spif.C[0] (dff)                                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.913


#Path 51
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[11].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n423.in[1] (.names)                                0.100     1.290
$abc$2023$new_n423.out[0] (.names)                               0.235     1.525
$0\clkcnt[11:0][11].in[1] (.names)                               0.100     1.625
$0\clkcnt[11:0][11].out[0] (.names)                              0.261     1.886
clkcnt[11].D[0] (dff)                                            0.000     1.886
data arrival time                                                          1.886

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[11].C[0] (dff)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.886
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.910


#Path 52
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : clkcnt[10].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n423.in[1] (.names)                                0.100     1.290
$abc$2023$new_n423.out[0] (.names)                               0.235     1.525
$0\clkcnt[11:0][10].in[0] (.names)                               0.100     1.625
$0\clkcnt[11:0][10].out[0] (.names)                              0.261     1.886
clkcnt[10].D[0] (dff)                                            0.000     1.886
data arrival time                                                          1.886

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[10].C[0] (dff)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.886
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.910


#Path 53
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : bcnt[2].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n389.in[0] (.names)                                0.100     1.290
$abc$2023$new_n389.out[0] (.names)                               0.261     1.551
$0\bcnt[2:0][2].in[4] (.names)                                   0.100     1.651
$0\bcnt[2:0][2].out[0] (.names)                                  0.235     1.886
bcnt[2].D[0] (dff)                                               0.000     1.886
data arrival time                                                          1.886

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
bcnt[2].C[0] (dff)                                               0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.886
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.910


#Path 54
Startpoint: clkcnt[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.we.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
clkcnt[4].C[0] (dff)                                             0.042     0.042
clkcnt[4].Q[0] (dff) [clock-to-output]                           0.124     0.166
$abc$2023$new_n381.in[0] (.names)                                0.120     0.286
$abc$2023$new_n381.out[0] (.names)                               0.235     0.521
$abc$2023$new_n380.in[0] (.names)                                0.434     0.955
$abc$2023$new_n380.out[0] (.names)                               0.235     1.190
$abc$2023$new_n379.in[0] (.names)                                0.100     1.290
$abc$2023$new_n379.out[0] (.names)                               0.235     1.525
$0\rfwe[0:0].in[1] (.names)                                      0.100     1.625
$0\rfwe[0:0].out[0] (.names)                                     0.261     1.886
rfifo.we.D[0] (dff)                                              0.000     1.886
data arrival time                                                          1.886

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.we.C[0] (dff)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.886
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.910


#Path 55
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : rfifo.rp[0].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
adr_i[1].inpad[0] (.input)                                                  0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                           0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                          0.235     0.665
$abc$2023$new_n299.in[2] (.names)                                           0.415     1.079
$abc$2023$new_n299.out[0] (.names)                                          0.235     1.314
$abc$2023$flatten\rfifo.$0\rp[1:0][0].in[2] (.names)                        0.317     1.631
$abc$2023$flatten\rfifo.$0\rp[1:0][0].out[0] (.names)                       0.235     1.866
rfifo.rp[0].D[0] (dffrn)                                                    0.000     1.866
data arrival time                                                                     1.866

clock clk_i (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk_i.inpad[0] (.input)                                                     0.000     0.000
rfifo.rp[0].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.066    -0.024
data required time                                                                   -0.024
-------------------------------------------------------------------------------------------
data required time                                                                   -0.024
data arrival time                                                                    -1.866
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.890


#Path 56
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n352.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n352.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[6].in[0] (.names)                        0.289     1.624
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[6].out[0] (.names)                       0.235     1.859
wfifo.mem[1][6].D[0] (.latch)                                                             0.000     1.859
data arrival time                                                                                   1.859

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][6].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.859
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.882


#Path 57
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[0][0].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n343.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n343.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[0].in[0] (.names)                        0.289     1.624
$abc$2023$memory\wfifo.mem$wrmux[0][0][0]$y$1736[0].out[0] (.names)                       0.235     1.859
wfifo.mem[0][0].D[0] (.latch)                                                             0.000     1.859
data arrival time                                                                                   1.859

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[0][0].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.859
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.882


#Path 58
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][2].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n370.in[2] (.names)                                                         0.289     1.289
$abc$2023$new_n370.out[0] (.names)                                                        0.235     1.524
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[2].in[0] (.names)                        0.100     1.624
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[2].out[0] (.names)                       0.235     1.859
wfifo.mem[3][2].D[0] (.latch)                                                             0.000     1.859
data arrival time                                                                                   1.859

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][2].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.859
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.882


#Path 59
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n352.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n352.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[7].in[0] (.names)                        0.289     1.624
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[7].out[0] (.names)                       0.235     1.859
wfifo.mem[1][7].D[0] (.latch)                                                             0.000     1.859
data arrival time                                                                                   1.859

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][7].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.859
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.882


#Path 60
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n352.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n352.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[5].in[0] (.names)                        0.289     1.624
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[5].out[0] (.names)                       0.235     1.859
wfifo.mem[1][5].D[0] (.latch)                                                             0.000     1.859
data arrival time                                                                                   1.859

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][5].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.859
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.882


#Path 61
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][1].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n361.in[1] (.names)                                                         0.100     1.100
$abc$2023$new_n361.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[1].in[0] (.names)                        0.289     1.624
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[1].out[0] (.names)                       0.235     1.859
wfifo.mem[2][1].D[0] (.latch)                                                             0.000     1.859
data arrival time                                                                                   1.859

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][1].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.859
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.882


#Path 62
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[2][2].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n361.in[1] (.names)                                                         0.100     1.100
$abc$2023$new_n361.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[2].in[0] (.names)                        0.289     1.624
$abc$2023$memory\wfifo.mem$wrmux[2][0][0]$y$1752[2].out[0] (.names)                       0.235     1.859
wfifo.mem[2][2].D[0] (.latch)                                                             0.000     1.859
data arrival time                                                                                   1.859

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[2][2].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.859
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.882


#Path 63
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[1][0].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n352.in[0] (.names)                                                         0.100     1.100
$abc$2023$new_n352.out[0] (.names)                                                        0.235     1.335
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[0].in[0] (.names)                        0.289     1.624
$abc$2023$memory\wfifo.mem$wrmux[1][0][0]$y$1744[0].out[0] (.names)                       0.235     1.859
wfifo.mem[1][0].D[0] (.latch)                                                             0.000     1.859
data arrival time                                                                                   1.859

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[1][0].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.859
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.882


#Path 64
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][0].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n370.in[2] (.names)                                                         0.289     1.289
$abc$2023$new_n370.out[0] (.names)                                                        0.235     1.524
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[0].in[0] (.names)                        0.100     1.624
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[0].out[0] (.names)                       0.235     1.859
wfifo.mem[3][0].D[0] (.latch)                                                             0.000     1.859
data arrival time                                                                                   1.859

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][0].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.859
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.882


#Path 65
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.mem[3][1].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
adr_i[1].inpad[0] (.input)                                                                0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                                         0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                                        0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                                         0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                                        0.235     1.000
$abc$2023$new_n370.in[2] (.names)                                                         0.289     1.289
$abc$2023$new_n370.out[0] (.names)                                                        0.235     1.524
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[1].in[0] (.names)                        0.100     1.624
$abc$2023$memory\wfifo.mem$wrmux[3][0][0]$y$1758[1].out[0] (.names)                       0.235     1.859
wfifo.mem[3][1].D[0] (.latch)                                                             0.000     1.859
data arrival time                                                                                   1.859

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
wfifo.mem[3][1].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.859
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.882


#Path 66
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : sper[2].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                0.578     0.578
$abc$2023$new_n451.out[0] (.names)                               0.235     0.813
$0\sper[7:0][2].in[0] (.names)                                   0.436     1.249
$0\sper[7:0][2].out[0] (.names)                                  0.235     1.484
sper[2].D[0] (dffrn)                                             0.335     1.819
data arrival time                                                          1.819

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
sper[2].C[0] (dffrn)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.819
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.843


#Path 67
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wcol.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
adr_i[1].inpad[0] (.input)                                       0.000     0.000
$abc$2023$new_n276.in[1] (.names)                                0.480     0.480
$abc$2023$new_n276.out[0] (.names)                               0.235     0.715
$abc$2023$new_n447.in[4] (.names)                                0.410     1.125
$abc$2023$new_n447.out[0] (.names)                               0.235     1.360
$0\wcol[0:0].in[1] (.names)                                      0.100     1.460
$0\wcol[0:0].out[0] (.names)                                     0.235     1.695
wcol.D[0] (dff)                                                  0.000     1.695
data arrival time                                                          1.695

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
wcol.C[0] (dff)                                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.695
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.719


#Path 68
Startpoint: rfifo.din[5].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.mem[2][4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.din[5].C[0] (dff)                                                                   0.042     0.042
rfifo.din[5].Q[0] (dff) [clock-to-output]                                                 0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[4].in[4] (.names)                        0.555     0.722
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[4].out[0] (.names)                       0.235     0.957
rfifo.mem[2][4].D[0] (.latch)                                                             0.724     1.681
data arrival time                                                                                   1.681

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[2][4].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.681
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.704


#Path 69
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : spie.D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                0.578     0.578
$abc$2023$new_n460.out[0] (.names)                               0.235     0.813
$0\spcr[7:0][7].in[0] (.names)                                   0.289     1.102
$0\spcr[7:0][7].out[0] (.names)                                  0.235     1.337
spie.D[0] (dffrn)                                                0.335     1.672
data arrival time                                                          1.672

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
spie.C[0] (dffrn)                                                0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.672
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.696


#Path 70
Startpoint: adr_i[1].inpad[0] (.input clocked by clk_i)
Endpoint  : wfifo.gb.D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                  0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
adr_i[1].inpad[0] (.input)                                               0.000     0.000
$abc$2023$new_n279.in[0] (.names)                                        0.430     0.430
$abc$2023$new_n279.out[0] (.names)                                       0.235     0.665
$abc$2023$new_n304.in[4] (.names)                                        0.100     0.765
$abc$2023$new_n304.out[0] (.names)                                       0.235     1.000
$abc$2023$new_n309.in[0] (.names)                                        0.100     1.100
$abc$2023$new_n309.out[0] (.names)                                       0.235     1.335
$abc$2023$flatten\wfifo.$0\gb[0:0].in[2] (.names)                        0.100     1.435
$abc$2023$flatten\wfifo.$0\gb[0:0].out[0] (.names)                       0.235     1.670
wfifo.gb.D[0] (dff)                                                      0.000     1.670
data arrival time                                                                  1.670

clock clk_i (rise edge)                                                  0.000     0.000
clock source latency                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                  0.000     0.000
wfifo.gb.C[0] (dff)                                                      0.042     0.042
clock uncertainty                                                        0.000     0.042
cell setup time                                                         -0.066    -0.024
data required time                                                                -0.024
----------------------------------------------------------------------------------------
data required time                                                                -0.024
data arrival time                                                                 -1.670
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.693


#Path 71
Startpoint: rfifo.din[5].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.mem[0][4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.din[5].C[0] (dff)                                                                   0.042     0.042
rfifo.din[5].Q[0] (dff) [clock-to-output]                                                 0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[4].in[4] (.names)                        0.555     0.722
$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[4].out[0] (.names)                       0.235     0.957
rfifo.mem[0][4].D[0] (.latch)                                                             0.695     1.652
data arrival time                                                                                   1.652

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[0][4].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.652
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.675


#Path 72
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : icnt[1].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                0.578     0.578
$abc$2023$new_n451.out[0] (.names)                               0.235     0.813
$0\sper[7:0][7].in[0] (.names)                                   0.581     1.395
$0\sper[7:0][7].out[0] (.names)                                  0.235     1.630
icnt[1].D[0] (dffrn)                                             0.000     1.630
data arrival time                                                          1.630

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
icnt[1].C[0] (dffrn)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.630
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.653


#Path 73
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : icnt[0].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                0.578     0.578
$abc$2023$new_n451.out[0] (.names)                               0.235     0.813
$0\sper[7:0][6].in[0] (.names)                                   0.581     1.395
$0\sper[7:0][6].out[0] (.names)                                  0.235     1.630
icnt[0].D[0] (dffrn)                                             0.000     1.630
data arrival time                                                          1.630

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
icnt[0].C[0] (dffrn)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.630
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.653


#Path 74
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : sper[5].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                0.578     0.578
$abc$2023$new_n451.out[0] (.names)                               0.235     0.813
$0\sper[7:0][5].in[0] (.names)                                   0.581     1.395
$0\sper[7:0][5].out[0] (.names)                                  0.235     1.630
sper[5].D[0] (dffrn)                                             0.000     1.630
data arrival time                                                          1.630

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
sper[5].C[0] (dffrn)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.630
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.653


#Path 75
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : sper[4].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                0.578     0.578
$abc$2023$new_n451.out[0] (.names)                               0.235     0.813
$0\sper[7:0][4].in[0] (.names)                                   0.581     1.395
$0\sper[7:0][4].out[0] (.names)                                  0.235     1.630
sper[4].D[0] (dffrn)                                             0.000     1.630
data arrival time                                                          1.630

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
sper[4].C[0] (dffrn)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.630
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.653


#Path 76
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : sper[3].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                0.578     0.578
$abc$2023$new_n451.out[0] (.names)                               0.235     0.813
$0\sper[7:0][3].in[0] (.names)                                   0.581     1.395
$0\sper[7:0][3].out[0] (.names)                                  0.235     1.630
sper[3].D[0] (dffrn)                                             0.000     1.630
data arrival time                                                          1.630

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
sper[3].C[0] (dffrn)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.630
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.653


#Path 77
Startpoint: mosi_o.Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.mem[2][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
mosi_o.C[0] (dff)                                                                         0.042     0.042
mosi_o.Q[0] (dff) [clock-to-output]                                                       0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[7].in[4] (.names)                        0.606     0.772
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[7].out[0] (.names)                       0.235     1.007
rfifo.mem[2][7].D[0] (.latch)                                                             0.622     1.629
data arrival time                                                                                   1.629

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[2][7].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.629
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.653


#Path 78
Startpoint: rfifo.din[3].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.mem[3][2].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.din[3].C[0] (dff)                                                                   0.042     0.042
rfifo.din[3].Q[0] (dff) [clock-to-output]                                                 0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[2].in[4] (.names)                        0.462     0.629
$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[2].out[0] (.names)                       0.235     0.864
rfifo.mem[3][2].D[0] (.latch)                                                             0.724     1.588
data arrival time                                                                                   1.588

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[3][2].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.588
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.611


#Path 79
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : dwom.D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                0.578     0.578
$abc$2023$new_n460.out[0] (.names)                               0.235     0.813
$0\spcr[7:0][5].in[0] (.names)                                   0.528     1.342
$0\spcr[7:0][5].out[0] (.names)                                  0.235     1.577
dwom.D[0] (dffrn)                                                0.000     1.577
data arrival time                                                          1.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dwom.C[0] (dffrn)                                                0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.600


#Path 80
Startpoint: mosi_o.Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.mem[0][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
mosi_o.C[0] (dff)                                                                         0.042     0.042
mosi_o.Q[0] (dff) [clock-to-output]                                                       0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[7].in[4] (.names)                        0.606     0.772
$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[7].out[0] (.names)                       0.235     1.007
rfifo.mem[0][7].D[0] (.latch)                                                             0.549     1.556
data arrival time                                                                                   1.556

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[0][7].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.556
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.579


#Path 81
Startpoint: rfifo.din[3].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.mem[1][2].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.din[3].C[0] (dff)                                                                   0.042     0.042
rfifo.din[3].Q[0] (dff) [clock-to-output]                                                 0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[2].in[4] (.names)                        0.484     0.650
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[2].out[0] (.names)                       0.235     0.885
rfifo.mem[1][2].D[0] (.latch)                                                             0.669     1.554
data arrival time                                                                                   1.554

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][2].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.554
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.577


#Path 82
Startpoint: rfifo.din[3].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.mem[2][2].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.din[3].C[0] (dff)                                                                   0.042     0.042
rfifo.din[3].Q[0] (dff) [clock-to-output]                                                 0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[2].in[4] (.names)                        0.462     0.629
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[2].out[0] (.names)                       0.235     0.864
rfifo.mem[2][2].D[0] (.latch)                                                             0.673     1.537
data arrival time                                                                                   1.537

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[2][2].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.537
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.560


#Path 83
Startpoint: rfifo.din[4].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.mem[3][3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.din[4].C[0] (dff)                                                                   0.042     0.042
rfifo.din[4].Q[0] (dff) [clock-to-output]                                                 0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[3].in[4] (.names)                        0.582     0.748
$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[3].out[0] (.names)                       0.235     0.983
rfifo.mem[3][3].D[0] (.latch)                                                             0.551     1.534
data arrival time                                                                                   1.534

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[3][3].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.534
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.558


#Path 84
Startpoint: rfifo.din[3].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.mem[0][2].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.din[3].C[0] (dff)                                                                   0.042     0.042
rfifo.din[3].Q[0] (dff) [clock-to-output]                                                 0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[2].in[4] (.names)                        0.484     0.650
$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[2].out[0] (.names)                       0.235     0.885
rfifo.mem[0][2].D[0] (.latch)                                                             0.649     1.534
data arrival time                                                                                   1.534

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[0][2].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.534
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.558


#Path 85
Startpoint: mosi_o.Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.mem[1][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
mosi_o.C[0] (dff)                                                                         0.042     0.042
mosi_o.Q[0] (dff) [clock-to-output]                                                       0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[7].in[4] (.names)                        0.606     0.772
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[7].out[0] (.names)                       0.235     1.007
rfifo.mem[1][7].D[0] (.latch)                                                             0.524     1.531
data arrival time                                                                                   1.531

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][7].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.531
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.555


#Path 86
Startpoint: rfifo.din[1].Q[0] (dff clocked by clk_i)
Endpoint  : rfifo.mem[3][0].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.din[1].C[0] (dff)                                                                   0.042     0.042
rfifo.din[1].Q[0] (dff) [clock-to-output]                                                 0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[0].in[4] (.names)                        0.436     0.603
$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[0].out[0] (.names)                       0.235     0.838
rfifo.mem[3][0].D[0] (.latch)                                                             0.656     1.493
data arrival time                                                                                   1.493

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[3][0].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.493
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.517


#Path 87
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : espr[2].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                0.578     0.578
$abc$2023$new_n451.out[0] (.names)                               0.235     0.813
$0\sper[7:0][0].in[0] (.names)                                   0.436     1.249
$0\sper[7:0][0].out[0] (.names)                                  0.235     1.484
espr[2].D[0] (dffrn)                                             0.000     1.484
data arrival time                                                          1.484

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
espr[2].C[0] (dffrn)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.484
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.508


#Path 88
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : espr[3].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n451.in[0] (.names)                                0.578     0.578
$abc$2023$new_n451.out[0] (.names)                               0.235     0.813
$0\sper[7:0][1].in[0] (.names)                                   0.436     1.249
$0\sper[7:0][1].out[0] (.names)                                  0.235     1.484
espr[3].D[0] (dffrn)                                             0.000     1.484
data arrival time                                                          1.484

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
espr[3].C[0] (dffrn)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.484
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.508


#Path 89
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : cpol.D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                0.578     0.578
$abc$2023$new_n460.out[0] (.names)                               0.235     0.813
$0\spcr[7:0][3].in[0] (.names)                                   0.409     1.223
$0\spcr[7:0][3].out[0] (.names)                                  0.235     1.458
cpol.D[0] (dffrn)                                                0.000     1.458
data arrival time                                                          1.458

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
cpol.C[0] (dffrn)                                                0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.458
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.481


#Path 90
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : cpha.D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                0.578     0.578
$abc$2023$new_n460.out[0] (.names)                               0.235     0.813
$0\spcr[7:0][2].in[0] (.names)                                   0.409     1.223
$0\spcr[7:0][2].out[0] (.names)                                  0.235     1.458
cpha.D[0] (dffrn)                                                0.000     1.458
data arrival time                                                          1.458

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
cpha.C[0] (dffrn)                                                0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.458
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.481


#Path 91
Startpoint: rfifo.rp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : dat_o[7].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.rp[1].C[0] (dffrn)                                         0.042     0.042
rfifo.rp[1].Q[0] (dffrn) [clock-to-output]                       0.124     0.166
$abc$2023$new_n295.in[0] (.names)                                0.668     0.835
$abc$2023$new_n295.out[0] (.names)                               0.261     1.096
$0\dat_o[7:0][7].in[2] (.names)                                  0.100     1.196
$0\dat_o[7:0][7].out[0] (.names)                                 0.261     1.457
dat_o[7].D[0] (dff)                                              0.000     1.457
data arrival time                                                          1.457

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[7].C[0] (dff)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.457
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 92
Startpoint: rfifo.wp[0].Q[0] (dffrn clocked by clk_i)
Endpoint  : rfifo.mem[3][7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.wp[0].C[0] (dffrn)                                                                  0.042     0.042
rfifo.wp[0].Q[0] (dffrn) [clock-to-output]                                                0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[7].in[3] (.names)                        0.697     0.864
$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[7].out[0] (.names)                       0.235     1.099
rfifo.mem[3][7].D[0] (.latch)                                                             0.335     1.434
data arrival time                                                                                   1.434

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[3][7].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.434
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.457


#Path 93
Startpoint: rfifo.rp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : dat_o[5].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.rp[1].C[0] (dffrn)                                         0.042     0.042
rfifo.rp[1].Q[0] (dffrn) [clock-to-output]                       0.124     0.166
$abc$2023$new_n470.in[0] (.names)                                0.668     0.835
$abc$2023$new_n470.out[0] (.names)                               0.261     1.096
$0\dat_o[7:0][5].in[3] (.names)                                  0.100     1.196
$0\dat_o[7:0][5].out[0] (.names)                                 0.235     1.431
dat_o[5].D[0] (dff)                                              0.000     1.431
data arrival time                                                          1.431

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[5].C[0] (dff)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.431
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.454


#Path 94
Startpoint: rfifo.rp[0].Q[0] (dffrn clocked by clk_i)
Endpoint  : dat_o[3].D[0] (dff clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
rfifo.rp[0].C[0] (dffrn)                                         0.042     0.042
rfifo.rp[0].Q[0] (dffrn) [clock-to-output]                       0.124     0.166
$abc$2023$new_n286.in[1] (.names)                                0.603     0.770
$abc$2023$new_n286.out[0] (.names)                               0.261     1.031
$0\dat_o[7:0][3].in[3] (.names)                                  0.100     1.131
$0\dat_o[7:0][3].out[0] (.names)                                 0.261     1.392
dat_o[3].D[0] (dff)                                              0.000     1.392
data arrival time                                                          1.392

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
dat_o[3].C[0] (dff)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.415


#Path 95
Startpoint: rfifo.wp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : rfifo.mem[1][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.wp[1].C[0] (dffrn)                                                                  0.042     0.042
rfifo.wp[1].Q[0] (dffrn) [clock-to-output]                                                0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[5].in[3] (.names)                        0.645     0.811
$abc$2023$memory\rfifo.mem$wrmux[1][0][0]$y$1695[5].out[0] (.names)                       0.235     1.046
rfifo.mem[1][5].D[0] (.latch)                                                             0.335     1.381
data arrival time                                                                                   1.381

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[1][5].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.381
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.405


#Path 96
Startpoint: rfifo.wp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : rfifo.mem[2][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.wp[1].C[0] (dffrn)                                                                  0.042     0.042
rfifo.wp[1].Q[0] (dffrn) [clock-to-output]                                                0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[5].in[1] (.names)                        0.645     0.811
$abc$2023$memory\rfifo.mem$wrmux[2][0][0]$y$1703[5].out[0] (.names)                       0.235     1.046
rfifo.mem[2][5].D[0] (.latch)                                                             0.335     1.381
data arrival time                                                                                   1.381

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[2][5].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.381
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.405


#Path 97
Startpoint: rfifo.wp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : rfifo.mem[0][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.wp[1].C[0] (dffrn)                                                                  0.042     0.042
rfifo.wp[1].Q[0] (dffrn) [clock-to-output]                                                0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[5].in[2] (.names)                        0.645     0.811
$abc$2023$memory\rfifo.mem$wrmux[0][0][0]$y$1687[5].out[0] (.names)                       0.235     1.046
rfifo.mem[0][5].D[0] (.latch)                                                             0.335     1.381
data arrival time                                                                                   1.381

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[0][5].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.381
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.405


#Path 98
Startpoint: rfifo.wp[1].Q[0] (dffrn clocked by clk_i)
Endpoint  : rfifo.mem[3][5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.wp[1].C[0] (dffrn)                                                                  0.042     0.042
rfifo.wp[1].Q[0] (dffrn) [clock-to-output]                                                0.124     0.166
$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[5].in[1] (.names)                        0.645     0.811
$abc$2023$memory\rfifo.mem$wrmux[3][0][0]$y$1709[5].out[0] (.names)                       0.235     1.046
rfifo.mem[3][5].D[0] (.latch)                                                             0.335     1.381
data arrival time                                                                                   1.381

clock clk_i (rise edge)                                                                   0.000     0.000
clock source latency                                                                      0.000     0.000
clk_i.inpad[0] (.input)                                                                   0.000     0.000
rfifo.mem[3][5].clk[0] (.latch)                                                           0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -1.381
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.405


#Path 99
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : espr[0].D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                0.578     0.578
$abc$2023$new_n460.out[0] (.names)                               0.235     0.813
$0\spcr[7:0][0].in[0] (.names)                                   0.289     1.102
$0\spcr[7:0][0].out[0] (.names)                                  0.235     1.337
espr[0].D[0] (dffrn)                                             0.000     1.337
data arrival time                                                          1.337

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
espr[0].C[0] (dffrn)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.361


#Path 100
Startpoint: stb_i.inpad[0] (.input clocked by clk_i)
Endpoint  : spe.D[0] (dffrn clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
stb_i.inpad[0] (.input)                                          0.000     0.000
$abc$2023$new_n460.in[0] (.names)                                0.578     0.578
$abc$2023$new_n460.out[0] (.names)                               0.235     0.813
$0\spcr[7:0][6].in[0] (.names)                                   0.289     1.102
$0\spcr[7:0][6].out[0] (.names)                                  0.235     1.337
spe.D[0] (dffrn)                                                 0.000     1.337
data arrival time                                                          1.337

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
spe.C[0] (dffrn)                                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.361


#End of timing report
