Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Apr 11 15:04:37 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             622 |          171 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             294 |           75 |
| Yes          | No                    | No                     |             527 |          150 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                            Enable Signal                                                            |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state78                                                                                              |                                                                                                                                                   |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_address0[1]                                                                                                  |                                                                                                                                                   |                2 |              9 |         4.50 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U1/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]  |                8 |             25 |         3.12 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U1/grp_fu_125_p0[34]                                                                                |                6 |             25 |         4.17 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state84                                                                                              |                                                                                                                                                   |                7 |             31 |         4.43 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT       |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state88                                                                                              |                                                                                                                                                   |                6 |             32 |         5.33 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0] |               14 |             52 |         3.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state8                                                                                               |                                                                                                                                                   |               28 |             63 |         2.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/fn1_urem_64ns_64ns_64_68_seq_1_div_u_0/E[0] |                                                                                                                                                   |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                               |                                                                                                                                                   |               23 |             64 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state9                                                                                               |                                                                                                                                                   |               19 |             64 |         3.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_9_ce0                                                                                                        |                                                                                                                                                   |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U3/fn1_urem_64ns_64ns_64_68_seq_1_div_U/start0                                      |                                                                                                                                                   |               31 |            128 |         4.13 |
|  ap_clk      |                                                                                                                                     | ap_rst                                                                                                                                            |               41 |            160 |         3.90 |
|  ap_clk      |                                                                                                                                     |                                                                                                                                                   |              171 |            628 |         3.67 |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


