#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001ee9db0 .scope module, "hello_world" "hello_world" 2 1;
 .timescale 0 0;
v0000000001f40910_0 .net "clk_hours", 0 0, v0000000001ee9f30_0;  1 drivers
v0000000001f409b0_0 .net "clk_min", 0 0, v0000000001ed5230_0;  1 drivers
v0000000001f40ff0_0 .net "clk_sec", 0 0, v0000000001f40af0_0;  1 drivers
v0000000001f40a50_0 .var "dummy", 0 0;
v0000000001f413b0_0 .var "dumpfile_path", 512 0;
v0000000001f411d0_0 .net "minutes", 7 0, v0000000001edae70_0;  1 drivers
v0000000001f40e10_0 .var "reset", 0 0;
v0000000001f41270_0 .net "seconds", 7 0, v0000000001edafb0_0;  1 drivers
S_0000000001ed4f30 .scope module, "hours_clk_gen" "hours_clock_gen" 2 9, 3 2 0, S_0000000001ee9db0;
 .timescale 2 0;
    .port_info 0 /OUTPUT 1 "hours_clk"
P_0000000001ee6270 .param/l "PERIOD" 0 3 6, +C4<00000000000000000000000000000001>;
v0000000001ee9f30_0 .var "hours_clk", 0 0;
S_0000000001ed50b0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 3 10, 3 10 0, S_0000000001ed4f30;
 .timescale 2 0;
S_0000000001eda540 .scope module, "min_clk_gen" "min_clock_gen" 2 10, 4 3 0, S_0000000001ee9db0;
 .timescale 2 0;
    .port_info 0 /OUTPUT 1 "min_clk"
P_0000000001ee6230 .param/l "PERIOD" 0 4 5, +C4<00000000000000000000000000000001>;
v0000000001ed5230_0 .var "min_clk", 0 0;
S_0000000001eda6c0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 4 9, 4 9 0, S_0000000001eda540;
 .timescale 2 0;
S_0000000001edacf0 .scope module, "my_counter" "counter" 2 20, 5 2 0, S_0000000001ee9db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "seconds"
    .port_info 1 /OUTPUT 8 "minutes"
    .port_info 2 /INPUT 1 "clk_sec"
    .port_info 3 /INPUT 1 "clk_min"
    .port_info 4 /INPUT 1 "clk_hours"
P_0000000001ee5730 .param/l "WIDTH" 0 5 14, +C4<00000000000000000000000000001000>;
v0000000001eda840_0 .net "clk_hours", 0 0, v0000000001ee9f30_0;  alias, 1 drivers
v0000000001eda8e0_0 .net "clk_min", 0 0, v0000000001ed5230_0;  alias, 1 drivers
v0000000001ee9ad0_0 .net "clk_sec", 0 0, v0000000001f40af0_0;  alias, 1 drivers
v0000000001ee9b70_0 .var "hours", 7 0;
v0000000001edae70_0 .var "minutes", 7 0;
o0000000001eea128 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001edaf10_0 .net "reset", 0 0, o0000000001eea128;  0 drivers
v0000000001edafb0_0 .var "seconds", 7 0;
o0000000001eea188 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001edb050_0 .net "toggle", 0 0, o0000000001eea188;  0 drivers
v0000000001f41310_0 .var "toggleState", 1 0;
E_0000000001ee5c30 .event negedge, v0000000001ee9f30_0;
E_0000000001ee6470 .event negedge, v0000000001ed5230_0;
E_0000000001ee5df0 .event negedge, v0000000001ee9ad0_0;
S_0000000001edc4b0 .scope module, "sec_clk_gen" "sec_clock_gen" 2 11, 6 3 0, S_0000000001ee9db0;
 .timescale 0 -4;
    .port_info 0 /OUTPUT 1 "sec_clk"
P_0000000001ee5c70 .param/l "PERIOD" 0 6 5, +C4<00000000000000000000000000000001>;
v0000000001f40af0_0 .var "sec_clk", 0 0;
S_0000000001edc630 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 6 9, 6 9 0, S_0000000001edc4b0;
 .timescale 0 -4;
    .scope S_0000000001ed4f30;
T_0 ;
    %fork t_1, S_0000000001ed50b0;
    %jmp t_0;
    .scope S_0000000001ed50b0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001ee9f30_0, 0;
    %delay 18000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001ee9f30_0, 0;
    %delay 18000000, 0;
    %end;
    .scope S_0000000001ed4f30;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001eda540;
T_1 ;
    %fork t_3, S_0000000001eda6c0;
    %jmp t_2;
    .scope S_0000000001eda6c0;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001ed5230_0, 0;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001ed5230_0, 0;
    %delay 300000, 0;
    %end;
    .scope S_0000000001eda540;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001edc4b0;
T_2 ;
    %fork t_5, S_0000000001edc630;
    %jmp t_4;
    .scope S_0000000001edc630;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001f40af0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001f40af0_0, 0;
    %delay 5000, 0;
    %end;
    .scope S_0000000001edc4b0;
t_4 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001edacf0;
T_3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001f41310_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0000000001edacf0;
T_4 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000000001edafb0_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0000000001edacf0;
T_5 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000000001edae70_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0000000001edacf0;
T_6 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000000001ee9b70_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0000000001edacf0;
T_7 ;
    %wait E_0000000001ee5df0;
    %load/vec4 v0000000001edafb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001edafb0_0, 0;
    %load/vec4 v0000000001edafb0_0;
    %pad/u 32;
    %cmpi/e 59, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001edafb0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001edacf0;
T_8 ;
    %wait E_0000000001ee6470;
    %load/vec4 v0000000001edae70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001edae70_0, 0;
    %load/vec4 v0000000001edae70_0;
    %pad/u 32;
    %cmpi/e 59, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001edae70_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001edacf0;
T_9 ;
    %wait E_0000000001ee5c30;
    %load/vec4 v0000000001ee9b70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001ee9b70_0, 0;
    %load/vec4 v0000000001ee9b70_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001ee9b70_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000001ee9db0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001f40e10_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000000001ee9db0;
T_11 ;
    %delay 100000000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000000001ee9db0;
T_12 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0000000001f413b0_0, 0, 513;
    %end;
    .thread T_12;
    .scope S_0000000001ee9db0;
T_13 ;
    %vpi_func 2 39 "$value$plusargs" 32, "VCD_PATH=%s", v0000000001f413b0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0000000001f40a50_0, 0, 1;
    %vpi_call 2 40 "$dumpfile", v0000000001f413b0_0 {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001ee9db0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "main.v";
    "hours_clock.v";
    "min_clock.v";
    "time_counter.v";
    "sec_clock.v";
