;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* pinDMK */
pinDMK__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
pinDMK__0__MASK EQU 0x40
pinDMK__0__PC EQU CYREG_PRT5_PC6
pinDMK__0__PORT EQU 5
pinDMK__0__SHIFT EQU 6
pinDMK__AG EQU CYREG_PRT5_AG
pinDMK__AMUX EQU CYREG_PRT5_AMUX
pinDMK__BIE EQU CYREG_PRT5_BIE
pinDMK__BIT_MASK EQU CYREG_PRT5_BIT_MASK
pinDMK__BYP EQU CYREG_PRT5_BYP
pinDMK__CTL EQU CYREG_PRT5_CTL
pinDMK__DM0 EQU CYREG_PRT5_DM0
pinDMK__DM1 EQU CYREG_PRT5_DM1
pinDMK__DM2 EQU CYREG_PRT5_DM2
pinDMK__DR EQU CYREG_PRT5_DR
pinDMK__INP_DIS EQU CYREG_PRT5_INP_DIS
pinDMK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
pinDMK__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
pinDMK__LCD_EN EQU CYREG_PRT5_LCD_EN
pinDMK__MASK EQU 0x40
pinDMK__PORT EQU 5
pinDMK__PRT EQU CYREG_PRT5_PRT
pinDMK__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
pinDMK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
pinDMK__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
pinDMK__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
pinDMK__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
pinDMK__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
pinDMK__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
pinDMK__PS EQU CYREG_PRT5_PS
pinDMK__SHIFT EQU 6
pinDMK__SLW EQU CYREG_PRT5_SLW

/* pinClock */
pinClock__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
pinClock__0__MASK EQU 0x02
pinClock__0__PC EQU CYREG_PRT3_PC1
pinClock__0__PORT EQU 3
pinClock__0__SHIFT EQU 1
pinClock__AG EQU CYREG_PRT3_AG
pinClock__AMUX EQU CYREG_PRT3_AMUX
pinClock__BIE EQU CYREG_PRT3_BIE
pinClock__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pinClock__BYP EQU CYREG_PRT3_BYP
pinClock__CTL EQU CYREG_PRT3_CTL
pinClock__DM0 EQU CYREG_PRT3_DM0
pinClock__DM1 EQU CYREG_PRT3_DM1
pinClock__DM2 EQU CYREG_PRT3_DM2
pinClock__DR EQU CYREG_PRT3_DR
pinClock__INP_DIS EQU CYREG_PRT3_INP_DIS
pinClock__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pinClock__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pinClock__LCD_EN EQU CYREG_PRT3_LCD_EN
pinClock__MASK EQU 0x02
pinClock__PORT EQU 3
pinClock__PRT EQU CYREG_PRT3_PRT
pinClock__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pinClock__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pinClock__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pinClock__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pinClock__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pinClock__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pinClock__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pinClock__PS EQU CYREG_PRT3_PS
pinClock__SHIFT EQU 1
pinClock__SLW EQU CYREG_PRT3_SLW

/* pgaPolarC */
pgaPolarC_SC__BST EQU CYREG_SC2_BST
pgaPolarC_SC__CLK EQU CYREG_SC2_CLK
pgaPolarC_SC__CMPINV EQU CYREG_SC_CMPINV
pgaPolarC_SC__CMPINV_MASK EQU 0x04
pgaPolarC_SC__CPTR EQU CYREG_SC_CPTR
pgaPolarC_SC__CPTR_MASK EQU 0x04
pgaPolarC_SC__CR0 EQU CYREG_SC2_CR0
pgaPolarC_SC__CR1 EQU CYREG_SC2_CR1
pgaPolarC_SC__CR2 EQU CYREG_SC2_CR2
pgaPolarC_SC__MSK EQU CYREG_SC_MSK
pgaPolarC_SC__MSK_MASK EQU 0x04
pgaPolarC_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
pgaPolarC_SC__PM_ACT_MSK EQU 0x04
pgaPolarC_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
pgaPolarC_SC__PM_STBY_MSK EQU 0x04
pgaPolarC_SC__SR EQU CYREG_SC_SR
pgaPolarC_SC__SR_MASK EQU 0x04
pgaPolarC_SC__SW0 EQU CYREG_SC2_SW0
pgaPolarC_SC__SW10 EQU CYREG_SC2_SW10
pgaPolarC_SC__SW2 EQU CYREG_SC2_SW2
pgaPolarC_SC__SW3 EQU CYREG_SC2_SW3
pgaPolarC_SC__SW4 EQU CYREG_SC2_SW4
pgaPolarC_SC__SW6 EQU CYREG_SC2_SW6
pgaPolarC_SC__SW7 EQU CYREG_SC2_SW7
pgaPolarC_SC__SW8 EQU CYREG_SC2_SW8
pgaPolarC_SC__WRK1 EQU CYREG_SC_WRK1
pgaPolarC_SC__WRK1_MASK EQU 0x04

/* pgaPolarS */
pgaPolarS_SC__BST EQU CYREG_SC0_BST
pgaPolarS_SC__CLK EQU CYREG_SC0_CLK
pgaPolarS_SC__CMPINV EQU CYREG_SC_CMPINV
pgaPolarS_SC__CMPINV_MASK EQU 0x01
pgaPolarS_SC__CPTR EQU CYREG_SC_CPTR
pgaPolarS_SC__CPTR_MASK EQU 0x01
pgaPolarS_SC__CR0 EQU CYREG_SC0_CR0
pgaPolarS_SC__CR1 EQU CYREG_SC0_CR1
pgaPolarS_SC__CR2 EQU CYREG_SC0_CR2
pgaPolarS_SC__MSK EQU CYREG_SC_MSK
pgaPolarS_SC__MSK_MASK EQU 0x01
pgaPolarS_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
pgaPolarS_SC__PM_ACT_MSK EQU 0x01
pgaPolarS_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
pgaPolarS_SC__PM_STBY_MSK EQU 0x01
pgaPolarS_SC__SR EQU CYREG_SC_SR
pgaPolarS_SC__SR_MASK EQU 0x01
pgaPolarS_SC__SW0 EQU CYREG_SC0_SW0
pgaPolarS_SC__SW10 EQU CYREG_SC0_SW10
pgaPolarS_SC__SW2 EQU CYREG_SC0_SW2
pgaPolarS_SC__SW3 EQU CYREG_SC0_SW3
pgaPolarS_SC__SW4 EQU CYREG_SC0_SW4
pgaPolarS_SC__SW6 EQU CYREG_SC0_SW6
pgaPolarS_SC__SW7 EQU CYREG_SC0_SW7
pgaPolarS_SC__SW8 EQU CYREG_SC0_SW8
pgaPolarS_SC__WRK1 EQU CYREG_SC_WRK1
pgaPolarS_SC__WRK1_MASK EQU 0x01

/* pinPolarC */
pinPolarC__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
pinPolarC__0__MASK EQU 0x20
pinPolarC__0__PC EQU CYREG_PRT4_PC5
pinPolarC__0__PORT EQU 4
pinPolarC__0__SHIFT EQU 5
pinPolarC__AG EQU CYREG_PRT4_AG
pinPolarC__AMUX EQU CYREG_PRT4_AMUX
pinPolarC__BIE EQU CYREG_PRT4_BIE
pinPolarC__BIT_MASK EQU CYREG_PRT4_BIT_MASK
pinPolarC__BYP EQU CYREG_PRT4_BYP
pinPolarC__CTL EQU CYREG_PRT4_CTL
pinPolarC__DM0 EQU CYREG_PRT4_DM0
pinPolarC__DM1 EQU CYREG_PRT4_DM1
pinPolarC__DM2 EQU CYREG_PRT4_DM2
pinPolarC__DR EQU CYREG_PRT4_DR
pinPolarC__INP_DIS EQU CYREG_PRT4_INP_DIS
pinPolarC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
pinPolarC__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
pinPolarC__LCD_EN EQU CYREG_PRT4_LCD_EN
pinPolarC__MASK EQU 0x20
pinPolarC__PORT EQU 4
pinPolarC__PRT EQU CYREG_PRT4_PRT
pinPolarC__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
pinPolarC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
pinPolarC__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
pinPolarC__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
pinPolarC__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
pinPolarC__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
pinPolarC__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
pinPolarC__PS EQU CYREG_PRT4_PS
pinPolarC__SHIFT EQU 5
pinPolarC__SLW EQU CYREG_PRT4_SLW

/* pinPolarS */
pinPolarS__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
pinPolarS__0__MASK EQU 0x40
pinPolarS__0__PC EQU CYREG_PRT4_PC6
pinPolarS__0__PORT EQU 4
pinPolarS__0__SHIFT EQU 6
pinPolarS__AG EQU CYREG_PRT4_AG
pinPolarS__AMUX EQU CYREG_PRT4_AMUX
pinPolarS__BIE EQU CYREG_PRT4_BIE
pinPolarS__BIT_MASK EQU CYREG_PRT4_BIT_MASK
pinPolarS__BYP EQU CYREG_PRT4_BYP
pinPolarS__CTL EQU CYREG_PRT4_CTL
pinPolarS__DM0 EQU CYREG_PRT4_DM0
pinPolarS__DM1 EQU CYREG_PRT4_DM1
pinPolarS__DM2 EQU CYREG_PRT4_DM2
pinPolarS__DR EQU CYREG_PRT4_DR
pinPolarS__INP_DIS EQU CYREG_PRT4_INP_DIS
pinPolarS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
pinPolarS__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
pinPolarS__LCD_EN EQU CYREG_PRT4_LCD_EN
pinPolarS__MASK EQU 0x40
pinPolarS__PORT EQU 4
pinPolarS__PRT EQU CYREG_PRT4_PRT
pinPolarS__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
pinPolarS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
pinPolarS__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
pinPolarS__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
pinPolarS__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
pinPolarS__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
pinPolarS__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
pinPolarS__PS EQU CYREG_PRT4_PS
pinPolarS__SHIFT EQU 6
pinPolarS__SLW EQU CYREG_PRT4_SLW

/* clockShift */
clockShift__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
clockShift__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
clockShift__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
clockShift__CFG2_SRC_SEL_MASK EQU 0x07
clockShift__INDEX EQU 0x01
clockShift__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clockShift__PM_ACT_MSK EQU 0x02
clockShift__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clockShift__PM_STBY_MSK EQU 0x02

/* isrLoadInt */
isrLoadInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrLoadInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrLoadInt__INTC_MASK EQU 0x01
isrLoadInt__INTC_NUMBER EQU 0
isrLoadInt__INTC_PRIOR_NUM EQU 7
isrLoadInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isrLoadInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrLoadInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* lcdDisplay */
lcdDisplay_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
lcdDisplay_LCDPort__0__MASK EQU 0x01
lcdDisplay_LCDPort__0__PC EQU CYREG_PRT2_PC0
lcdDisplay_LCDPort__0__PORT EQU 2
lcdDisplay_LCDPort__0__SHIFT EQU 0
lcdDisplay_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
lcdDisplay_LCDPort__1__MASK EQU 0x02
lcdDisplay_LCDPort__1__PC EQU CYREG_PRT2_PC1
lcdDisplay_LCDPort__1__PORT EQU 2
lcdDisplay_LCDPort__1__SHIFT EQU 1
lcdDisplay_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
lcdDisplay_LCDPort__2__MASK EQU 0x04
lcdDisplay_LCDPort__2__PC EQU CYREG_PRT2_PC2
lcdDisplay_LCDPort__2__PORT EQU 2
lcdDisplay_LCDPort__2__SHIFT EQU 2
lcdDisplay_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
lcdDisplay_LCDPort__3__MASK EQU 0x08
lcdDisplay_LCDPort__3__PC EQU CYREG_PRT2_PC3
lcdDisplay_LCDPort__3__PORT EQU 2
lcdDisplay_LCDPort__3__SHIFT EQU 3
lcdDisplay_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
lcdDisplay_LCDPort__4__MASK EQU 0x10
lcdDisplay_LCDPort__4__PC EQU CYREG_PRT2_PC4
lcdDisplay_LCDPort__4__PORT EQU 2
lcdDisplay_LCDPort__4__SHIFT EQU 4
lcdDisplay_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
lcdDisplay_LCDPort__5__MASK EQU 0x20
lcdDisplay_LCDPort__5__PC EQU CYREG_PRT2_PC5
lcdDisplay_LCDPort__5__PORT EQU 2
lcdDisplay_LCDPort__5__SHIFT EQU 5
lcdDisplay_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
lcdDisplay_LCDPort__6__MASK EQU 0x40
lcdDisplay_LCDPort__6__PC EQU CYREG_PRT2_PC6
lcdDisplay_LCDPort__6__PORT EQU 2
lcdDisplay_LCDPort__6__SHIFT EQU 6
lcdDisplay_LCDPort__AG EQU CYREG_PRT2_AG
lcdDisplay_LCDPort__AMUX EQU CYREG_PRT2_AMUX
lcdDisplay_LCDPort__BIE EQU CYREG_PRT2_BIE
lcdDisplay_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
lcdDisplay_LCDPort__BYP EQU CYREG_PRT2_BYP
lcdDisplay_LCDPort__CTL EQU CYREG_PRT2_CTL
lcdDisplay_LCDPort__DM0 EQU CYREG_PRT2_DM0
lcdDisplay_LCDPort__DM1 EQU CYREG_PRT2_DM1
lcdDisplay_LCDPort__DM2 EQU CYREG_PRT2_DM2
lcdDisplay_LCDPort__DR EQU CYREG_PRT2_DR
lcdDisplay_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
lcdDisplay_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
lcdDisplay_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
lcdDisplay_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
lcdDisplay_LCDPort__MASK EQU 0x7F
lcdDisplay_LCDPort__PORT EQU 2
lcdDisplay_LCDPort__PRT EQU CYREG_PRT2_PRT
lcdDisplay_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
lcdDisplay_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
lcdDisplay_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
lcdDisplay_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
lcdDisplay_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
lcdDisplay_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
lcdDisplay_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
lcdDisplay_LCDPort__PS EQU CYREG_PRT2_PS
lcdDisplay_LCDPort__SHIFT EQU 0
lcdDisplay_LCDPort__SLW EQU CYREG_PRT2_SLW

/* pgaANTPlus */
pgaANTPlus_SC__BST EQU CYREG_SC3_BST
pgaANTPlus_SC__CLK EQU CYREG_SC3_CLK
pgaANTPlus_SC__CMPINV EQU CYREG_SC_CMPINV
pgaANTPlus_SC__CMPINV_MASK EQU 0x08
pgaANTPlus_SC__CPTR EQU CYREG_SC_CPTR
pgaANTPlus_SC__CPTR_MASK EQU 0x08
pgaANTPlus_SC__CR0 EQU CYREG_SC3_CR0
pgaANTPlus_SC__CR1 EQU CYREG_SC3_CR1
pgaANTPlus_SC__CR2 EQU CYREG_SC3_CR2
pgaANTPlus_SC__MSK EQU CYREG_SC_MSK
pgaANTPlus_SC__MSK_MASK EQU 0x08
pgaANTPlus_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
pgaANTPlus_SC__PM_ACT_MSK EQU 0x08
pgaANTPlus_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
pgaANTPlus_SC__PM_STBY_MSK EQU 0x08
pgaANTPlus_SC__SR EQU CYREG_SC_SR
pgaANTPlus_SC__SR_MASK EQU 0x08
pgaANTPlus_SC__SW0 EQU CYREG_SC3_SW0
pgaANTPlus_SC__SW10 EQU CYREG_SC3_SW10
pgaANTPlus_SC__SW2 EQU CYREG_SC3_SW2
pgaANTPlus_SC__SW3 EQU CYREG_SC3_SW3
pgaANTPlus_SC__SW4 EQU CYREG_SC3_SW4
pgaANTPlus_SC__SW6 EQU CYREG_SC3_SW6
pgaANTPlus_SC__SW7 EQU CYREG_SC3_SW7
pgaANTPlus_SC__SW8 EQU CYREG_SC3_SW8
pgaANTPlus_SC__WRK1 EQU CYREG_SC_WRK1
pgaANTPlus_SC__WRK1_MASK EQU 0x08

/* pinANTPlus */
pinANTPlus__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
pinANTPlus__0__MASK EQU 0x80
pinANTPlus__0__PC EQU CYREG_PRT4_PC7
pinANTPlus__0__PORT EQU 4
pinANTPlus__0__SHIFT EQU 7
pinANTPlus__AG EQU CYREG_PRT4_AG
pinANTPlus__AMUX EQU CYREG_PRT4_AMUX
pinANTPlus__BIE EQU CYREG_PRT4_BIE
pinANTPlus__BIT_MASK EQU CYREG_PRT4_BIT_MASK
pinANTPlus__BYP EQU CYREG_PRT4_BYP
pinANTPlus__CTL EQU CYREG_PRT4_CTL
pinANTPlus__DM0 EQU CYREG_PRT4_DM0
pinANTPlus__DM1 EQU CYREG_PRT4_DM1
pinANTPlus__DM2 EQU CYREG_PRT4_DM2
pinANTPlus__DR EQU CYREG_PRT4_DR
pinANTPlus__INP_DIS EQU CYREG_PRT4_INP_DIS
pinANTPlus__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
pinANTPlus__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
pinANTPlus__LCD_EN EQU CYREG_PRT4_LCD_EN
pinANTPlus__MASK EQU 0x80
pinANTPlus__PORT EQU 4
pinANTPlus__PRT EQU CYREG_PRT4_PRT
pinANTPlus__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
pinANTPlus__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
pinANTPlus__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
pinANTPlus__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
pinANTPlus__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
pinANTPlus__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
pinANTPlus__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
pinANTPlus__PS EQU CYREG_PRT4_PS
pinANTPlus__SHIFT EQU 7
pinANTPlus__SLW EQU CYREG_PRT4_SLW

/* pinButton1 */
pinButton1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
pinButton1__0__MASK EQU 0x01
pinButton1__0__PC EQU CYREG_PRT0_PC0
pinButton1__0__PORT EQU 0
pinButton1__0__SHIFT EQU 0
pinButton1__AG EQU CYREG_PRT0_AG
pinButton1__AMUX EQU CYREG_PRT0_AMUX
pinButton1__BIE EQU CYREG_PRT0_BIE
pinButton1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pinButton1__BYP EQU CYREG_PRT0_BYP
pinButton1__CTL EQU CYREG_PRT0_CTL
pinButton1__DM0 EQU CYREG_PRT0_DM0
pinButton1__DM1 EQU CYREG_PRT0_DM1
pinButton1__DM2 EQU CYREG_PRT0_DM2
pinButton1__DR EQU CYREG_PRT0_DR
pinButton1__INP_DIS EQU CYREG_PRT0_INP_DIS
pinButton1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pinButton1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pinButton1__LCD_EN EQU CYREG_PRT0_LCD_EN
pinButton1__MASK EQU 0x01
pinButton1__PORT EQU 0
pinButton1__PRT EQU CYREG_PRT0_PRT
pinButton1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pinButton1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pinButton1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pinButton1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pinButton1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pinButton1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pinButton1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pinButton1__PS EQU CYREG_PRT0_PS
pinButton1__SHIFT EQU 0
pinButton1__SLW EQU CYREG_PRT0_SLW

/* pinButton2 */
pinButton2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
pinButton2__0__MASK EQU 0x02
pinButton2__0__PC EQU CYREG_PRT0_PC1
pinButton2__0__PORT EQU 0
pinButton2__0__SHIFT EQU 1
pinButton2__AG EQU CYREG_PRT0_AG
pinButton2__AMUX EQU CYREG_PRT0_AMUX
pinButton2__BIE EQU CYREG_PRT0_BIE
pinButton2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pinButton2__BYP EQU CYREG_PRT0_BYP
pinButton2__CTL EQU CYREG_PRT0_CTL
pinButton2__DM0 EQU CYREG_PRT0_DM0
pinButton2__DM1 EQU CYREG_PRT0_DM1
pinButton2__DM2 EQU CYREG_PRT0_DM2
pinButton2__DR EQU CYREG_PRT0_DR
pinButton2__INP_DIS EQU CYREG_PRT0_INP_DIS
pinButton2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pinButton2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pinButton2__LCD_EN EQU CYREG_PRT0_LCD_EN
pinButton2__MASK EQU 0x02
pinButton2__PORT EQU 0
pinButton2__PRT EQU CYREG_PRT0_PRT
pinButton2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pinButton2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pinButton2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pinButton2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pinButton2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pinButton2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pinButton2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pinButton2__PS EQU CYREG_PRT0_PS
pinButton2__SHIFT EQU 1
pinButton2__SLW EQU CYREG_PRT0_SLW

/* pinButton3 */
pinButton3__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
pinButton3__0__MASK EQU 0x04
pinButton3__0__PC EQU CYREG_PRT0_PC2
pinButton3__0__PORT EQU 0
pinButton3__0__SHIFT EQU 2
pinButton3__AG EQU CYREG_PRT0_AG
pinButton3__AMUX EQU CYREG_PRT0_AMUX
pinButton3__BIE EQU CYREG_PRT0_BIE
pinButton3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pinButton3__BYP EQU CYREG_PRT0_BYP
pinButton3__CTL EQU CYREG_PRT0_CTL
pinButton3__DM0 EQU CYREG_PRT0_DM0
pinButton3__DM1 EQU CYREG_PRT0_DM1
pinButton3__DM2 EQU CYREG_PRT0_DM2
pinButton3__DR EQU CYREG_PRT0_DR
pinButton3__INP_DIS EQU CYREG_PRT0_INP_DIS
pinButton3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pinButton3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pinButton3__LCD_EN EQU CYREG_PRT0_LCD_EN
pinButton3__MASK EQU 0x04
pinButton3__PORT EQU 0
pinButton3__PRT EQU CYREG_PRT0_PRT
pinButton3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pinButton3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pinButton3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pinButton3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pinButton3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pinButton3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pinButton3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pinButton3__PS EQU CYREG_PRT0_PS
pinButton3__SHIFT EQU 2
pinButton3__SLW EQU CYREG_PRT0_SLW

/* pinButton4 */
pinButton4__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
pinButton4__0__MASK EQU 0x08
pinButton4__0__PC EQU CYREG_PRT0_PC3
pinButton4__0__PORT EQU 0
pinButton4__0__SHIFT EQU 3
pinButton4__AG EQU CYREG_PRT0_AG
pinButton4__AMUX EQU CYREG_PRT0_AMUX
pinButton4__BIE EQU CYREG_PRT0_BIE
pinButton4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pinButton4__BYP EQU CYREG_PRT0_BYP
pinButton4__CTL EQU CYREG_PRT0_CTL
pinButton4__DM0 EQU CYREG_PRT0_DM0
pinButton4__DM1 EQU CYREG_PRT0_DM1
pinButton4__DM2 EQU CYREG_PRT0_DM2
pinButton4__DR EQU CYREG_PRT0_DR
pinButton4__INP_DIS EQU CYREG_PRT0_INP_DIS
pinButton4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pinButton4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pinButton4__LCD_EN EQU CYREG_PRT0_LCD_EN
pinButton4__MASK EQU 0x08
pinButton4__PORT EQU 0
pinButton4__PRT EQU CYREG_PRT0_PRT
pinButton4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pinButton4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pinButton4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pinButton4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pinButton4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pinButton4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pinButton4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pinButton4__PS EQU CYREG_PRT0_PS
pinButton4__SHIFT EQU 3
pinButton4__SLW EQU CYREG_PRT0_SLW

/* pinButton5 */
pinButton5__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
pinButton5__0__MASK EQU 0x10
pinButton5__0__PC EQU CYREG_PRT0_PC4
pinButton5__0__PORT EQU 0
pinButton5__0__SHIFT EQU 4
pinButton5__AG EQU CYREG_PRT0_AG
pinButton5__AMUX EQU CYREG_PRT0_AMUX
pinButton5__BIE EQU CYREG_PRT0_BIE
pinButton5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pinButton5__BYP EQU CYREG_PRT0_BYP
pinButton5__CTL EQU CYREG_PRT0_CTL
pinButton5__DM0 EQU CYREG_PRT0_DM0
pinButton5__DM1 EQU CYREG_PRT0_DM1
pinButton5__DM2 EQU CYREG_PRT0_DM2
pinButton5__DR EQU CYREG_PRT0_DR
pinButton5__INP_DIS EQU CYREG_PRT0_INP_DIS
pinButton5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pinButton5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pinButton5__LCD_EN EQU CYREG_PRT0_LCD_EN
pinButton5__MASK EQU 0x10
pinButton5__PORT EQU 0
pinButton5__PRT EQU CYREG_PRT0_PRT
pinButton5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pinButton5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pinButton5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pinButton5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pinButton5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pinButton5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pinButton5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pinButton5__PS EQU CYREG_PRT0_PS
pinButton5__SHIFT EQU 4
pinButton5__SLW EQU CYREG_PRT0_SLW

/* pinButton6 */
pinButton6__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
pinButton6__0__MASK EQU 0x20
pinButton6__0__PC EQU CYREG_PRT0_PC5
pinButton6__0__PORT EQU 0
pinButton6__0__SHIFT EQU 5
pinButton6__AG EQU CYREG_PRT0_AG
pinButton6__AMUX EQU CYREG_PRT0_AMUX
pinButton6__BIE EQU CYREG_PRT0_BIE
pinButton6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pinButton6__BYP EQU CYREG_PRT0_BYP
pinButton6__CTL EQU CYREG_PRT0_CTL
pinButton6__DM0 EQU CYREG_PRT0_DM0
pinButton6__DM1 EQU CYREG_PRT0_DM1
pinButton6__DM2 EQU CYREG_PRT0_DM2
pinButton6__DR EQU CYREG_PRT0_DR
pinButton6__INP_DIS EQU CYREG_PRT0_INP_DIS
pinButton6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pinButton6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pinButton6__LCD_EN EQU CYREG_PRT0_LCD_EN
pinButton6__MASK EQU 0x20
pinButton6__PORT EQU 0
pinButton6__PRT EQU CYREG_PRT0_PRT
pinButton6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pinButton6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pinButton6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pinButton6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pinButton6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pinButton6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pinButton6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pinButton6__PS EQU CYREG_PRT0_PS
pinButton6__SHIFT EQU 5
pinButton6__SLW EQU CYREG_PRT0_SLW

/* pinButton7 */
pinButton7__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
pinButton7__0__MASK EQU 0x40
pinButton7__0__PC EQU CYREG_PRT0_PC6
pinButton7__0__PORT EQU 0
pinButton7__0__SHIFT EQU 6
pinButton7__AG EQU CYREG_PRT0_AG
pinButton7__AMUX EQU CYREG_PRT0_AMUX
pinButton7__BIE EQU CYREG_PRT0_BIE
pinButton7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pinButton7__BYP EQU CYREG_PRT0_BYP
pinButton7__CTL EQU CYREG_PRT0_CTL
pinButton7__DM0 EQU CYREG_PRT0_DM0
pinButton7__DM1 EQU CYREG_PRT0_DM1
pinButton7__DM2 EQU CYREG_PRT0_DM2
pinButton7__DR EQU CYREG_PRT0_DR
pinButton7__INP_DIS EQU CYREG_PRT0_INP_DIS
pinButton7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pinButton7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pinButton7__LCD_EN EQU CYREG_PRT0_LCD_EN
pinButton7__MASK EQU 0x40
pinButton7__PORT EQU 0
pinButton7__PRT EQU CYREG_PRT0_PRT
pinButton7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pinButton7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pinButton7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pinButton7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pinButton7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pinButton7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pinButton7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pinButton7__PS EQU CYREG_PRT0_PS
pinButton7__SHIFT EQU 6
pinButton7__SLW EQU CYREG_PRT0_SLW

/* pinButton8 */
pinButton8__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
pinButton8__0__MASK EQU 0x80
pinButton8__0__PC EQU CYREG_PRT0_PC7
pinButton8__0__PORT EQU 0
pinButton8__0__SHIFT EQU 7
pinButton8__AG EQU CYREG_PRT0_AG
pinButton8__AMUX EQU CYREG_PRT0_AMUX
pinButton8__BIE EQU CYREG_PRT0_BIE
pinButton8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pinButton8__BYP EQU CYREG_PRT0_BYP
pinButton8__CTL EQU CYREG_PRT0_CTL
pinButton8__DM0 EQU CYREG_PRT0_DM0
pinButton8__DM1 EQU CYREG_PRT0_DM1
pinButton8__DM2 EQU CYREG_PRT0_DM2
pinButton8__DR EQU CYREG_PRT0_DR
pinButton8__INP_DIS EQU CYREG_PRT0_INP_DIS
pinButton8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pinButton8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pinButton8__LCD_EN EQU CYREG_PRT0_LCD_EN
pinButton8__MASK EQU 0x80
pinButton8__PORT EQU 0
pinButton8__PRT EQU CYREG_PRT0_PRT
pinButton8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pinButton8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pinButton8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pinButton8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pinButton8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pinButton8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pinButton8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pinButton8__PS EQU CYREG_PRT0_PS
pinButton8__SHIFT EQU 7
pinButton8__SLW EQU CYREG_PRT0_SLW

/* isrStoreInt */
isrStoreInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrStoreInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrStoreInt__INTC_MASK EQU 0x04
isrStoreInt__INTC_NUMBER EQU 2
isrStoreInt__INTC_PRIOR_NUM EQU 7
isrStoreInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isrStoreInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrStoreInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* counterShift */
counterShift_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
counterShift_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
counterShift_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
counterShift_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
counterShift_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
counterShift_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
counterShift_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
counterShift_CounterHW__PER0 EQU CYREG_TMR0_PER0
counterShift_CounterHW__PER1 EQU CYREG_TMR0_PER1
counterShift_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
counterShift_CounterHW__PM_ACT_MSK EQU 0x01
counterShift_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
counterShift_CounterHW__PM_STBY_MSK EQU 0x01
counterShift_CounterHW__RT0 EQU CYREG_TMR0_RT0
counterShift_CounterHW__RT1 EQU CYREG_TMR0_RT1
counterShift_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* pinPolarCLED */
pinPolarCLED__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
pinPolarCLED__0__MASK EQU 0x04
pinPolarCLED__0__PC EQU CYREG_PRT6_PC2
pinPolarCLED__0__PORT EQU 6
pinPolarCLED__0__SHIFT EQU 2
pinPolarCLED__AG EQU CYREG_PRT6_AG
pinPolarCLED__AMUX EQU CYREG_PRT6_AMUX
pinPolarCLED__BIE EQU CYREG_PRT6_BIE
pinPolarCLED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
pinPolarCLED__BYP EQU CYREG_PRT6_BYP
pinPolarCLED__CTL EQU CYREG_PRT6_CTL
pinPolarCLED__DM0 EQU CYREG_PRT6_DM0
pinPolarCLED__DM1 EQU CYREG_PRT6_DM1
pinPolarCLED__DM2 EQU CYREG_PRT6_DM2
pinPolarCLED__DR EQU CYREG_PRT6_DR
pinPolarCLED__INP_DIS EQU CYREG_PRT6_INP_DIS
pinPolarCLED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
pinPolarCLED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
pinPolarCLED__LCD_EN EQU CYREG_PRT6_LCD_EN
pinPolarCLED__MASK EQU 0x04
pinPolarCLED__PORT EQU 6
pinPolarCLED__PRT EQU CYREG_PRT6_PRT
pinPolarCLED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
pinPolarCLED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
pinPolarCLED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
pinPolarCLED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
pinPolarCLED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
pinPolarCLED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
pinPolarCLED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
pinPolarCLED__PS EQU CYREG_PRT6_PS
pinPolarCLED__SHIFT EQU 2
pinPolarCLED__SLW EQU CYREG_PRT6_SLW

/* pinPolarSLED */
pinPolarSLED__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
pinPolarSLED__0__MASK EQU 0x08
pinPolarSLED__0__PC EQU CYREG_PRT6_PC3
pinPolarSLED__0__PORT EQU 6
pinPolarSLED__0__SHIFT EQU 3
pinPolarSLED__AG EQU CYREG_PRT6_AG
pinPolarSLED__AMUX EQU CYREG_PRT6_AMUX
pinPolarSLED__BIE EQU CYREG_PRT6_BIE
pinPolarSLED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
pinPolarSLED__BYP EQU CYREG_PRT6_BYP
pinPolarSLED__CTL EQU CYREG_PRT6_CTL
pinPolarSLED__DM0 EQU CYREG_PRT6_DM0
pinPolarSLED__DM1 EQU CYREG_PRT6_DM1
pinPolarSLED__DM2 EQU CYREG_PRT6_DM2
pinPolarSLED__DR EQU CYREG_PRT6_DR
pinPolarSLED__INP_DIS EQU CYREG_PRT6_INP_DIS
pinPolarSLED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
pinPolarSLED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
pinPolarSLED__LCD_EN EQU CYREG_PRT6_LCD_EN
pinPolarSLED__MASK EQU 0x08
pinPolarSLED__PORT EQU 6
pinPolarSLED__PRT EQU CYREG_PRT6_PRT
pinPolarSLED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
pinPolarSLED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
pinPolarSLED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
pinPolarSLED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
pinPolarSLED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
pinPolarSLED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
pinPolarSLED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
pinPolarSLED__PS EQU CYREG_PRT6_PS
pinPolarSLED__SHIFT EQU 3
pinPolarSLED__SLW EQU CYREG_PRT6_SLW

/* statusButton */
statusButton_sts_sts_reg__0__MASK EQU 0x01
statusButton_sts_sts_reg__0__POS EQU 0
statusButton_sts_sts_reg__1__MASK EQU 0x02
statusButton_sts_sts_reg__1__POS EQU 1
statusButton_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
statusButton_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
statusButton_sts_sts_reg__2__MASK EQU 0x04
statusButton_sts_sts_reg__2__POS EQU 2
statusButton_sts_sts_reg__3__MASK EQU 0x08
statusButton_sts_sts_reg__3__POS EQU 3
statusButton_sts_sts_reg__4__MASK EQU 0x10
statusButton_sts_sts_reg__4__POS EQU 4
statusButton_sts_sts_reg__5__MASK EQU 0x20
statusButton_sts_sts_reg__5__POS EQU 5
statusButton_sts_sts_reg__6__MASK EQU 0x40
statusButton_sts_sts_reg__6__POS EQU 6
statusButton_sts_sts_reg__7__MASK EQU 0x80
statusButton_sts_sts_reg__7__POS EQU 7
statusButton_sts_sts_reg__MASK EQU 0xFF
statusButton_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
statusButton_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
statusButton_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* counterPolarC */
counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
counterPolarC_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
counterPolarC_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
counterPolarC_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
counterPolarC_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
counterPolarC_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
counterPolarC_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
counterPolarC_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
counterPolarC_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
counterPolarC_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
counterPolarC_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
counterPolarC_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
counterPolarC_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
counterPolarC_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
counterPolarC_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
counterPolarC_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
counterPolarC_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
counterPolarC_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
counterPolarC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
counterPolarC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
counterPolarC_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
counterPolarC_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
counterPolarC_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
counterPolarC_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
counterPolarC_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
counterPolarC_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
counterPolarC_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
counterPolarC_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
counterPolarC_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
counterPolarC_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
counterPolarC_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
counterPolarC_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
counterPolarC_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
counterPolarC_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
counterPolarC_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
counterPolarC_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST

/* counterPolarS */
counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
counterPolarS_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
counterPolarS_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
counterPolarS_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
counterPolarS_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
counterPolarS_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
counterPolarS_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
counterPolarS_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
counterPolarS_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
counterPolarS_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
counterPolarS_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
counterPolarS_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
counterPolarS_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
counterPolarS_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
counterPolarS_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
counterPolarS_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
counterPolarS_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
counterPolarS_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
counterPolarS_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
counterPolarS_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
counterPolarS_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
counterPolarS_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
counterPolarS_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
counterPolarS_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
counterPolarS_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
counterPolarS_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
counterPolarS_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
counterPolarS_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
counterPolarS_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
counterPolarS_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
counterPolarS_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
counterPolarS_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
counterPolarS_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
counterPolarS_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
counterPolarS_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
counterPolarS_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* pinANTPlusLED */
pinANTPlusLED__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
pinANTPlusLED__0__MASK EQU 0x01
pinANTPlusLED__0__PC EQU CYREG_PRT6_PC0
pinANTPlusLED__0__PORT EQU 6
pinANTPlusLED__0__SHIFT EQU 0
pinANTPlusLED__AG EQU CYREG_PRT6_AG
pinANTPlusLED__AMUX EQU CYREG_PRT6_AMUX
pinANTPlusLED__BIE EQU CYREG_PRT6_BIE
pinANTPlusLED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
pinANTPlusLED__BYP EQU CYREG_PRT6_BYP
pinANTPlusLED__CTL EQU CYREG_PRT6_CTL
pinANTPlusLED__DM0 EQU CYREG_PRT6_DM0
pinANTPlusLED__DM1 EQU CYREG_PRT6_DM1
pinANTPlusLED__DM2 EQU CYREG_PRT6_DM2
pinANTPlusLED__DR EQU CYREG_PRT6_DR
pinANTPlusLED__INP_DIS EQU CYREG_PRT6_INP_DIS
pinANTPlusLED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
pinANTPlusLED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
pinANTPlusLED__LCD_EN EQU CYREG_PRT6_LCD_EN
pinANTPlusLED__MASK EQU 0x01
pinANTPlusLED__PORT EQU 6
pinANTPlusLED__PRT EQU CYREG_PRT6_PRT
pinANTPlusLED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
pinANTPlusLED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
pinANTPlusLED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
pinANTPlusLED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
pinANTPlusLED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
pinANTPlusLED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
pinANTPlusLED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
pinANTPlusLED__PS EQU CYREG_PRT6_PS
pinANTPlusLED__SHIFT EQU 0
pinANTPlusLED__SLW EQU CYREG_PRT6_SLW

/* pinShift_Load */
pinShift_Load__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
pinShift_Load__0__MASK EQU 0x04
pinShift_Load__0__PC EQU CYREG_PRT3_PC2
pinShift_Load__0__PORT EQU 3
pinShift_Load__0__SHIFT EQU 2
pinShift_Load__AG EQU CYREG_PRT3_AG
pinShift_Load__AMUX EQU CYREG_PRT3_AMUX
pinShift_Load__BIE EQU CYREG_PRT3_BIE
pinShift_Load__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pinShift_Load__BYP EQU CYREG_PRT3_BYP
pinShift_Load__CTL EQU CYREG_PRT3_CTL
pinShift_Load__DM0 EQU CYREG_PRT3_DM0
pinShift_Load__DM1 EQU CYREG_PRT3_DM1
pinShift_Load__DM2 EQU CYREG_PRT3_DM2
pinShift_Load__DR EQU CYREG_PRT3_DR
pinShift_Load__INP_DIS EQU CYREG_PRT3_INP_DIS
pinShift_Load__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pinShift_Load__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pinShift_Load__LCD_EN EQU CYREG_PRT3_LCD_EN
pinShift_Load__MASK EQU 0x04
pinShift_Load__PORT EQU 3
pinShift_Load__PRT EQU CYREG_PRT3_PRT
pinShift_Load__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pinShift_Load__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pinShift_Load__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pinShift_Load__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pinShift_Load__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pinShift_Load__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pinShift_Load__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pinShift_Load__PS EQU CYREG_PRT3_PS
pinShift_Load__SHIFT EQU 2
pinShift_Load__SLW EQU CYREG_PRT3_SLW

/* counterANTPlus */
counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
counterANTPlus_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
counterANTPlus_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
counterANTPlus_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
counterANTPlus_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
counterANTPlus_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
counterANTPlus_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
counterANTPlus_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
counterANTPlus_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
counterANTPlus_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
counterANTPlus_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
counterANTPlus_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
counterANTPlus_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
counterANTPlus_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
counterANTPlus_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
counterANTPlus_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
counterANTPlus_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
counterANTPlus_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
counterANTPlus_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
counterANTPlus_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
counterANTPlus_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
counterANTPlus_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
counterANTPlus_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
counterANTPlus_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
counterANTPlus_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
counterANTPlus_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
counterANTPlus_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
counterANTPlus_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
counterANTPlus_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
counterANTPlus_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
counterANTPlus_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
counterANTPlus_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
counterANTPlus_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
counterANTPlus_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
counterANTPlus_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* pinCalibrateIn */
pinCalibrateIn__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
pinCalibrateIn__0__MASK EQU 0x01
pinCalibrateIn__0__PC EQU CYREG_PRT3_PC0
pinCalibrateIn__0__PORT EQU 3
pinCalibrateIn__0__SHIFT EQU 0
pinCalibrateIn__AG EQU CYREG_PRT3_AG
pinCalibrateIn__AMUX EQU CYREG_PRT3_AMUX
pinCalibrateIn__BIE EQU CYREG_PRT3_BIE
pinCalibrateIn__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pinCalibrateIn__BYP EQU CYREG_PRT3_BYP
pinCalibrateIn__CTL EQU CYREG_PRT3_CTL
pinCalibrateIn__DM0 EQU CYREG_PRT3_DM0
pinCalibrateIn__DM1 EQU CYREG_PRT3_DM1
pinCalibrateIn__DM2 EQU CYREG_PRT3_DM2
pinCalibrateIn__DR EQU CYREG_PRT3_DR
pinCalibrateIn__INP_DIS EQU CYREG_PRT3_INP_DIS
pinCalibrateIn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pinCalibrateIn__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pinCalibrateIn__LCD_EN EQU CYREG_PRT3_LCD_EN
pinCalibrateIn__MASK EQU 0x01
pinCalibrateIn__PORT EQU 3
pinCalibrateIn__PRT EQU CYREG_PRT3_PRT
pinCalibrateIn__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pinCalibrateIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pinCalibrateIn__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pinCalibrateIn__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pinCalibrateIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pinCalibrateIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pinCalibrateIn__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pinCalibrateIn__PS EQU CYREG_PRT3_PS
pinCalibrateIn__SHIFT EQU 0
pinCalibrateIn__SLW EQU CYREG_PRT3_SLW

/* shiftregSender */
shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
shiftregSender_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
shiftregSender_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB07_A0
shiftregSender_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB07_A1
shiftregSender_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
shiftregSender_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB07_D0
shiftregSender_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB07_D1
shiftregSender_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
shiftregSender_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
shiftregSender_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB07_F0
shiftregSender_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB07_F1
shiftregSender_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
shiftregSender_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
shiftregSender_bSR_StsReg__0__MASK EQU 0x01
shiftregSender_bSR_StsReg__0__POS EQU 0
shiftregSender_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
shiftregSender_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
shiftregSender_bSR_StsReg__3__MASK EQU 0x08
shiftregSender_bSR_StsReg__3__POS EQU 3
shiftregSender_bSR_StsReg__4__MASK EQU 0x10
shiftregSender_bSR_StsReg__4__POS EQU 4
shiftregSender_bSR_StsReg__5__MASK EQU 0x20
shiftregSender_bSR_StsReg__5__POS EQU 5
shiftregSender_bSR_StsReg__6__MASK EQU 0x40
shiftregSender_bSR_StsReg__6__POS EQU 6
shiftregSender_bSR_StsReg__MASK EQU 0x79
shiftregSender_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
shiftregSender_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
shiftregSender_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
shiftregSender_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
shiftregSender_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
shiftregSender_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
shiftregSender_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
shiftregSender_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
shiftregSender_bSR_SyncCtl_CtrlReg__0__POS EQU 0
shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
shiftregSender_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
shiftregSender_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
shiftregSender_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
shiftregSender_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB07_CTL
shiftregSender_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
shiftregSender_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
shiftregSender_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
shiftregSender_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
shiftregSender_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* PWMPulseCapture */
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWMPulseCapture_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWMPulseCapture_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWMPulseCapture_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWMPulseCapture_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWMPulseCapture_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWMPulseCapture_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWMPulseCapture_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWMPulseCapture_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWMPulseCapture_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWMPulseCapture_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWMPulseCapture_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWMPulseCapture_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWMPulseCapture_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWMPulseCapture_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWMPulseCapture_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
PWMPulseCapture_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
PWMPulseCapture_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1

/* clockButtonRead */
clockButtonRead__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
clockButtonRead__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
clockButtonRead__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
clockButtonRead__CFG2_SRC_SEL_MASK EQU 0x07
clockButtonRead__INDEX EQU 0x02
clockButtonRead__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clockButtonRead__PM_ACT_MSK EQU 0x04
clockButtonRead__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clockButtonRead__PM_STBY_MSK EQU 0x04

/* clockPulseCount */
clockPulseCount__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
clockPulseCount__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
clockPulseCount__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
clockPulseCount__CFG2_SRC_SEL_MASK EQU 0x07
clockPulseCount__INDEX EQU 0x00
clockPulseCount__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clockPulseCount__PM_ACT_MSK EQU 0x01
clockPulseCount__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clockPulseCount__PM_STBY_MSK EQU 0x01

/* isrPulseCapture */
isrPulseCapture__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrPulseCapture__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrPulseCapture__INTC_MASK EQU 0x02
isrPulseCapture__INTC_NUMBER EQU 1
isrPulseCapture__INTC_PRIOR_NUM EQU 7
isrPulseCapture__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isrPulseCapture__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrPulseCapture__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* pinCalibrateOut */
pinCalibrateOut__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
pinCalibrateOut__0__MASK EQU 0x80
pinCalibrateOut__0__PC EQU CYREG_PRT3_PC7
pinCalibrateOut__0__PORT EQU 3
pinCalibrateOut__0__SHIFT EQU 7
pinCalibrateOut__AG EQU CYREG_PRT3_AG
pinCalibrateOut__AMUX EQU CYREG_PRT3_AMUX
pinCalibrateOut__BIE EQU CYREG_PRT3_BIE
pinCalibrateOut__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pinCalibrateOut__BYP EQU CYREG_PRT3_BYP
pinCalibrateOut__CTL EQU CYREG_PRT3_CTL
pinCalibrateOut__DM0 EQU CYREG_PRT3_DM0
pinCalibrateOut__DM1 EQU CYREG_PRT3_DM1
pinCalibrateOut__DM2 EQU CYREG_PRT3_DM2
pinCalibrateOut__DR EQU CYREG_PRT3_DR
pinCalibrateOut__INP_DIS EQU CYREG_PRT3_INP_DIS
pinCalibrateOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pinCalibrateOut__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pinCalibrateOut__LCD_EN EQU CYREG_PRT3_LCD_EN
pinCalibrateOut__MASK EQU 0x80
pinCalibrateOut__PORT EQU 3
pinCalibrateOut__PRT EQU CYREG_PRT3_PRT
pinCalibrateOut__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pinCalibrateOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pinCalibrateOut__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pinCalibrateOut__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pinCalibrateOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pinCalibrateOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pinCalibrateOut__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pinCalibrateOut__PS EQU CYREG_PRT3_PS
pinCalibrateOut__SHIFT EQU 7
pinCalibrateOut__SLW EQU CYREG_PRT3_SLW

/* shiftregReceiver */
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB06_A0
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB06_A1
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB06_D0
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB06_D1
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB06_F0
shiftregReceiver_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB06_F1
shiftregReceiver_bSR_StsReg__1__MASK EQU 0x02
shiftregReceiver_bSR_StsReg__1__POS EQU 1
shiftregReceiver_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
shiftregReceiver_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
shiftregReceiver_bSR_StsReg__3__MASK EQU 0x08
shiftregReceiver_bSR_StsReg__3__POS EQU 3
shiftregReceiver_bSR_StsReg__4__MASK EQU 0x10
shiftregReceiver_bSR_StsReg__4__POS EQU 4
shiftregReceiver_bSR_StsReg__5__MASK EQU 0x20
shiftregReceiver_bSR_StsReg__5__POS EQU 5
shiftregReceiver_bSR_StsReg__6__MASK EQU 0x40
shiftregReceiver_bSR_StsReg__6__POS EQU 6
shiftregReceiver_bSR_StsReg__MASK EQU 0x7A
shiftregReceiver_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
shiftregReceiver_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
shiftregReceiver_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
shiftregReceiver_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
shiftregReceiver_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
shiftregReceiver_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
shiftregReceiver_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB05_ST
shiftregReceiver_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
shiftregReceiver_bSR_SyncCtl_CtrlReg__0__POS EQU 0
shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
shiftregReceiver_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
shiftregReceiver_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
shiftregReceiver_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
shiftregReceiver_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
shiftregReceiver_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
shiftregReceiver_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
shiftregReceiver_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
shiftregReceiver_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
shiftregReceiver_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E120069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
