module REG(
    input enable,clk,
    input[31:0] in,
    output reg[31:0] 
);
    initial begin
      out = 32'd0;
    end
    always@(clk)begin
      if(enable==1)
        out = in;
    end

endmodule