# Data-Processor-of-a-peak-detector-system-for-FPGA

Project Instructions: https://seis.bristol.ac.uk/~sy13201/A2_index.htm

## Design
### Block-level sketch of main logic components
![alt text](https://github.com/DanaiProgramming/Data-Processor-of-a-peak-detector-system-for-FPGA/blob/master/images/BlockDiagram.png)

### Registers and signals for sequential logic
![alt text](https://github.com/DanaiProgramming/Data-Processor-of-a-peak-detector-system-for-FPGA/blob/master/images/signals.png)

### State diagram for FSM
![alt text](https://github.com/DanaiProgramming/Data-Processor-of-a-peak-detector-system-for-FPGA/blob/master/images/FSM.png)
