
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ionice_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401180 <.init>:
  401180:	stp	x29, x30, [sp, #-16]!
  401184:	mov	x29, sp
  401188:	bl	401540 <ferror@plt+0x60>
  40118c:	ldp	x29, x30, [sp], #16
  401190:	ret

Disassembly of section .plt:

00000000004011a0 <memcpy@plt-0x20>:
  4011a0:	stp	x16, x30, [sp, #-16]!
  4011a4:	adrp	x16, 414000 <ferror@plt+0x12b20>
  4011a8:	ldr	x17, [x16, #4088]
  4011ac:	add	x16, x16, #0xff8
  4011b0:	br	x17
  4011b4:	nop
  4011b8:	nop
  4011bc:	nop

00000000004011c0 <memcpy@plt>:
  4011c0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4011c4:	ldr	x17, [x16]
  4011c8:	add	x16, x16, #0x0
  4011cc:	br	x17

00000000004011d0 <_exit@plt>:
  4011d0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4011d4:	ldr	x17, [x16, #8]
  4011d8:	add	x16, x16, #0x8
  4011dc:	br	x17

00000000004011e0 <strtoul@plt>:
  4011e0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4011e4:	ldr	x17, [x16, #16]
  4011e8:	add	x16, x16, #0x10
  4011ec:	br	x17

00000000004011f0 <strlen@plt>:
  4011f0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4011f4:	ldr	x17, [x16, #24]
  4011f8:	add	x16, x16, #0x18
  4011fc:	br	x17

0000000000401200 <fputs@plt>:
  401200:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401204:	ldr	x17, [x16, #32]
  401208:	add	x16, x16, #0x20
  40120c:	br	x17

0000000000401210 <exit@plt>:
  401210:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401214:	ldr	x17, [x16, #40]
  401218:	add	x16, x16, #0x28
  40121c:	br	x17

0000000000401220 <dup@plt>:
  401220:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401224:	ldr	x17, [x16, #48]
  401228:	add	x16, x16, #0x30
  40122c:	br	x17

0000000000401230 <strtoimax@plt>:
  401230:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401234:	ldr	x17, [x16, #56]
  401238:	add	x16, x16, #0x38
  40123c:	br	x17

0000000000401240 <strtod@plt>:
  401240:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401244:	ldr	x17, [x16, #64]
  401248:	add	x16, x16, #0x40
  40124c:	br	x17

0000000000401250 <__cxa_atexit@plt>:
  401250:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401254:	ldr	x17, [x16, #72]
  401258:	add	x16, x16, #0x48
  40125c:	br	x17

0000000000401260 <fputc@plt>:
  401260:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401264:	ldr	x17, [x16, #80]
  401268:	add	x16, x16, #0x50
  40126c:	br	x17

0000000000401270 <snprintf@plt>:
  401270:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401274:	ldr	x17, [x16, #88]
  401278:	add	x16, x16, #0x58
  40127c:	br	x17

0000000000401280 <localeconv@plt>:
  401280:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401284:	ldr	x17, [x16, #96]
  401288:	add	x16, x16, #0x60
  40128c:	br	x17

0000000000401290 <fileno@plt>:
  401290:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401294:	ldr	x17, [x16, #104]
  401298:	add	x16, x16, #0x68
  40129c:	br	x17

00000000004012a0 <malloc@plt>:
  4012a0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4012a4:	ldr	x17, [x16, #112]
  4012a8:	add	x16, x16, #0x70
  4012ac:	br	x17

00000000004012b0 <strncmp@plt>:
  4012b0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4012b4:	ldr	x17, [x16, #120]
  4012b8:	add	x16, x16, #0x78
  4012bc:	br	x17

00000000004012c0 <bindtextdomain@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4012c4:	ldr	x17, [x16, #128]
  4012c8:	add	x16, x16, #0x80
  4012cc:	br	x17

00000000004012d0 <__libc_start_main@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4012d4:	ldr	x17, [x16, #136]
  4012d8:	add	x16, x16, #0x88
  4012dc:	br	x17

00000000004012e0 <fgetc@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4012e4:	ldr	x17, [x16, #144]
  4012e8:	add	x16, x16, #0x90
  4012ec:	br	x17

00000000004012f0 <strcasecmp@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4012f4:	ldr	x17, [x16, #152]
  4012f8:	add	x16, x16, #0x98
  4012fc:	br	x17

0000000000401300 <strdup@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401304:	ldr	x17, [x16, #160]
  401308:	add	x16, x16, #0xa0
  40130c:	br	x17

0000000000401310 <close@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401314:	ldr	x17, [x16, #168]
  401318:	add	x16, x16, #0xa8
  40131c:	br	x17

0000000000401320 <__gmon_start__@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401324:	ldr	x17, [x16, #176]
  401328:	add	x16, x16, #0xb0
  40132c:	br	x17

0000000000401330 <strtoumax@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401334:	ldr	x17, [x16, #184]
  401338:	add	x16, x16, #0xb8
  40133c:	br	x17

0000000000401340 <abort@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401344:	ldr	x17, [x16, #192]
  401348:	add	x16, x16, #0xc0
  40134c:	br	x17

0000000000401350 <puts@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401354:	ldr	x17, [x16, #200]
  401358:	add	x16, x16, #0xc8
  40135c:	br	x17

0000000000401360 <textdomain@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401364:	ldr	x17, [x16, #208]
  401368:	add	x16, x16, #0xd0
  40136c:	br	x17

0000000000401370 <getopt_long@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401374:	ldr	x17, [x16, #216]
  401378:	add	x16, x16, #0xd8
  40137c:	br	x17

0000000000401380 <execvp@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401384:	ldr	x17, [x16, #224]
  401388:	add	x16, x16, #0xe0
  40138c:	br	x17

0000000000401390 <strcmp@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401394:	ldr	x17, [x16, #232]
  401398:	add	x16, x16, #0xe8
  40139c:	br	x17

00000000004013a0 <warn@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4013a4:	ldr	x17, [x16, #240]
  4013a8:	add	x16, x16, #0xf0
  4013ac:	br	x17

00000000004013b0 <__ctype_b_loc@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4013b4:	ldr	x17, [x16, #248]
  4013b8:	add	x16, x16, #0xf8
  4013bc:	br	x17

00000000004013c0 <strtol@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4013c4:	ldr	x17, [x16, #256]
  4013c8:	add	x16, x16, #0x100
  4013cc:	br	x17

00000000004013d0 <free@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4013d4:	ldr	x17, [x16, #264]
  4013d8:	add	x16, x16, #0x108
  4013dc:	br	x17

00000000004013e0 <vasprintf@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4013e4:	ldr	x17, [x16, #272]
  4013e8:	add	x16, x16, #0x110
  4013ec:	br	x17

00000000004013f0 <strndup@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4013f4:	ldr	x17, [x16, #280]
  4013f8:	add	x16, x16, #0x118
  4013fc:	br	x17

0000000000401400 <strspn@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401404:	ldr	x17, [x16, #288]
  401408:	add	x16, x16, #0x120
  40140c:	br	x17

0000000000401410 <strchr@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401414:	ldr	x17, [x16, #296]
  401418:	add	x16, x16, #0x128
  40141c:	br	x17

0000000000401420 <fflush@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401424:	ldr	x17, [x16, #304]
  401428:	add	x16, x16, #0x130
  40142c:	br	x17

0000000000401430 <warnx@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401434:	ldr	x17, [x16, #312]
  401438:	add	x16, x16, #0x138
  40143c:	br	x17

0000000000401440 <memchr@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401444:	ldr	x17, [x16, #320]
  401448:	add	x16, x16, #0x140
  40144c:	br	x17

0000000000401450 <dcgettext@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401454:	ldr	x17, [x16, #328]
  401458:	add	x16, x16, #0x148
  40145c:	br	x17

0000000000401460 <errx@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401464:	ldr	x17, [x16, #336]
  401468:	add	x16, x16, #0x150
  40146c:	br	x17

0000000000401470 <strcspn@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401474:	ldr	x17, [x16, #344]
  401478:	add	x16, x16, #0x158
  40147c:	br	x17

0000000000401480 <printf@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401484:	ldr	x17, [x16, #352]
  401488:	add	x16, x16, #0x160
  40148c:	br	x17

0000000000401490 <__errno_location@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13b20>
  401494:	ldr	x17, [x16, #360]
  401498:	add	x16, x16, #0x168
  40149c:	br	x17

00000000004014a0 <syscall@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4014a4:	ldr	x17, [x16, #368]
  4014a8:	add	x16, x16, #0x170
  4014ac:	br	x17

00000000004014b0 <fprintf@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4014b4:	ldr	x17, [x16, #376]
  4014b8:	add	x16, x16, #0x178
  4014bc:	br	x17

00000000004014c0 <err@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4014c4:	ldr	x17, [x16, #384]
  4014c8:	add	x16, x16, #0x180
  4014cc:	br	x17

00000000004014d0 <setlocale@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4014d4:	ldr	x17, [x16, #392]
  4014d8:	add	x16, x16, #0x188
  4014dc:	br	x17

00000000004014e0 <ferror@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13b20>
  4014e4:	ldr	x17, [x16, #400]
  4014e8:	add	x16, x16, #0x190
  4014ec:	br	x17

Disassembly of section .text:

00000000004014f0 <.text>:
  4014f0:	mov	x29, #0x0                   	// #0
  4014f4:	mov	x30, #0x0                   	// #0
  4014f8:	mov	x5, x0
  4014fc:	ldr	x1, [sp]
  401500:	add	x2, sp, #0x8
  401504:	mov	x6, sp
  401508:	movz	x0, #0x0, lsl #48
  40150c:	movk	x0, #0x0, lsl #32
  401510:	movk	x0, #0x40, lsl #16
  401514:	movk	x0, #0x1640
  401518:	movz	x3, #0x0, lsl #48
  40151c:	movk	x3, #0x0, lsl #32
  401520:	movk	x3, #0x40, lsl #16
  401524:	movk	x3, #0x3920
  401528:	movz	x4, #0x0, lsl #48
  40152c:	movk	x4, #0x0, lsl #32
  401530:	movk	x4, #0x40, lsl #16
  401534:	movk	x4, #0x39a0
  401538:	bl	4012d0 <__libc_start_main@plt>
  40153c:	bl	401340 <abort@plt>
  401540:	adrp	x0, 414000 <ferror@plt+0x12b20>
  401544:	ldr	x0, [x0, #4064]
  401548:	cbz	x0, 401550 <ferror@plt+0x70>
  40154c:	b	401320 <__gmon_start__@plt>
  401550:	ret
  401554:	adrp	x0, 415000 <ferror@plt+0x13b20>
  401558:	add	x0, x0, #0x1b0
  40155c:	adrp	x1, 415000 <ferror@plt+0x13b20>
  401560:	add	x1, x1, #0x1b0
  401564:	cmp	x0, x1
  401568:	b.eq	40159c <ferror@plt+0xbc>  // b.none
  40156c:	stp	x29, x30, [sp, #-32]!
  401570:	mov	x29, sp
  401574:	adrp	x0, 403000 <ferror@plt+0x1b20>
  401578:	ldr	x0, [x0, #2512]
  40157c:	str	x0, [sp, #24]
  401580:	mov	x1, x0
  401584:	cbz	x1, 401594 <ferror@plt+0xb4>
  401588:	adrp	x0, 415000 <ferror@plt+0x13b20>
  40158c:	add	x0, x0, #0x1b0
  401590:	blr	x1
  401594:	ldp	x29, x30, [sp], #32
  401598:	ret
  40159c:	ret
  4015a0:	adrp	x0, 415000 <ferror@plt+0x13b20>
  4015a4:	add	x0, x0, #0x1b0
  4015a8:	adrp	x1, 415000 <ferror@plt+0x13b20>
  4015ac:	add	x1, x1, #0x1b0
  4015b0:	sub	x0, x0, x1
  4015b4:	lsr	x1, x0, #63
  4015b8:	add	x0, x1, x0, asr #3
  4015bc:	cmp	xzr, x0, asr #1
  4015c0:	b.eq	4015f8 <ferror@plt+0x118>  // b.none
  4015c4:	stp	x29, x30, [sp, #-32]!
  4015c8:	mov	x29, sp
  4015cc:	asr	x1, x0, #1
  4015d0:	adrp	x0, 403000 <ferror@plt+0x1b20>
  4015d4:	ldr	x0, [x0, #2520]
  4015d8:	str	x0, [sp, #24]
  4015dc:	mov	x2, x0
  4015e0:	cbz	x2, 4015f0 <ferror@plt+0x110>
  4015e4:	adrp	x0, 415000 <ferror@plt+0x13b20>
  4015e8:	add	x0, x0, #0x1b0
  4015ec:	blr	x2
  4015f0:	ldp	x29, x30, [sp], #32
  4015f4:	ret
  4015f8:	ret
  4015fc:	adrp	x0, 415000 <ferror@plt+0x13b20>
  401600:	ldrb	w0, [x0, #472]
  401604:	cbnz	w0, 401628 <ferror@plt+0x148>
  401608:	stp	x29, x30, [sp, #-16]!
  40160c:	mov	x29, sp
  401610:	bl	401554 <ferror@plt+0x74>
  401614:	adrp	x0, 415000 <ferror@plt+0x13b20>
  401618:	mov	w1, #0x1                   	// #1
  40161c:	strb	w1, [x0, #472]
  401620:	ldp	x29, x30, [sp], #16
  401624:	ret
  401628:	ret
  40162c:	stp	x29, x30, [sp, #-16]!
  401630:	mov	x29, sp
  401634:	bl	4015a0 <ferror@plt+0xc0>
  401638:	ldp	x29, x30, [sp], #16
  40163c:	ret
  401640:	stp	x29, x30, [sp, #-96]!
  401644:	stp	x20, x19, [sp, #80]
  401648:	mov	x19, x1
  40164c:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401650:	stp	x24, x23, [sp, #48]
  401654:	mov	w23, w0
  401658:	add	x1, x1, #0xc98
  40165c:	mov	w0, #0x6                   	// #6
  401660:	stp	x28, x27, [sp, #16]
  401664:	stp	x26, x25, [sp, #32]
  401668:	stp	x22, x21, [sp, #64]
  40166c:	mov	x29, sp
  401670:	bl	4014d0 <setlocale@plt>
  401674:	adrp	x20, 403000 <ferror@plt+0x1b20>
  401678:	add	x20, x20, #0xb66
  40167c:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401680:	add	x1, x1, #0xb71
  401684:	mov	x0, x20
  401688:	bl	4012c0 <bindtextdomain@plt>
  40168c:	mov	x0, x20
  401690:	bl	401360 <textdomain@plt>
  401694:	bl	401af0 <ferror@plt+0x610>
  401698:	adrp	x26, 403000 <ferror@plt+0x1b20>
  40169c:	adrp	x27, 403000 <ferror@plt+0x1b20>
  4016a0:	mov	w28, wzr
  4016a4:	mov	w25, wzr
  4016a8:	mov	w20, wzr
  4016ac:	mov	x21, xzr
  4016b0:	mov	w24, #0x4                   	// #4
  4016b4:	mov	w22, #0x2                   	// #2
  4016b8:	add	x26, x26, #0xb83
  4016bc:	add	x27, x27, #0xa08
  4016c0:	b	4016d8 <ferror@plt+0x1f8>
  4016c4:	adrp	x8, 415000 <ferror@plt+0x13b20>
  4016c8:	ldr	x0, [x8, #440]
  4016cc:	mov	x1, x21
  4016d0:	bl	402658 <ferror@plt+0x1178>
  4016d4:	mov	w25, w0
  4016d8:	mov	w0, w23
  4016dc:	mov	x1, x19
  4016e0:	mov	x2, x26
  4016e4:	mov	x3, x27
  4016e8:	mov	x4, xzr
  4016ec:	bl	401370 <getopt_long@plt>
  4016f0:	sub	w8, w0, #0x50
  4016f4:	cmp	w8, #0x25
  4016f8:	b.hi	401824 <ferror@plt+0x344>  // b.pmore
  4016fc:	adrp	x11, 403000 <ferror@plt+0x1b20>
  401700:	add	x11, x11, #0x9e0
  401704:	adr	x9, 401714 <ferror@plt+0x234>
  401708:	ldrb	w10, [x11, x8]
  40170c:	add	x9, x9, x10, lsl #2
  401710:	br	x9
  401714:	cbnz	w20, 4019ec <ferror@plt+0x50c>
  401718:	adrp	x1, 403000 <ferror@plt+0x1b20>
  40171c:	mov	w2, #0x5                   	// #5
  401720:	mov	x0, xzr
  401724:	add	x1, x1, #0xc29
  401728:	bl	401450 <dcgettext@plt>
  40172c:	mov	x21, x0
  401730:	mov	w20, #0x2                   	// #2
  401734:	b	4016c4 <ferror@plt+0x1e4>
  401738:	cbnz	w20, 4019ec <ferror@plt+0x50c>
  40173c:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401740:	mov	w2, #0x5                   	// #5
  401744:	mov	x0, xzr
  401748:	add	x1, x1, #0xc3f
  40174c:	bl	401450 <dcgettext@plt>
  401750:	mov	x21, x0
  401754:	mov	w20, #0x3                   	// #3
  401758:	b	4016c4 <ferror@plt+0x1e4>
  40175c:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401760:	ldr	x24, [x8, #440]
  401764:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401768:	mov	w2, #0x5                   	// #5
  40176c:	mov	x0, xzr
  401770:	add	x1, x1, #0xb92
  401774:	bl	401450 <dcgettext@plt>
  401778:	mov	x1, x0
  40177c:	mov	x0, x24
  401780:	bl	402658 <ferror@plt+0x1178>
  401784:	mov	w24, w0
  401788:	orr	w28, w28, #0x1
  40178c:	b	4016d8 <ferror@plt+0x1f8>
  401790:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401794:	mov	w9, #0x1                   	// #1
  401798:	strb	w9, [x8, #476]
  40179c:	b	4016d8 <ferror@plt+0x1f8>
  4017a0:	cbnz	w20, 4019ec <ferror@plt+0x50c>
  4017a4:	adrp	x1, 403000 <ferror@plt+0x1b20>
  4017a8:	mov	w2, #0x5                   	// #5
  4017ac:	mov	x0, xzr
  4017b0:	add	x1, x1, #0xc14
  4017b4:	bl	401450 <dcgettext@plt>
  4017b8:	mov	x21, x0
  4017bc:	mov	w20, #0x1                   	// #1
  4017c0:	b	4016c4 <ferror@plt+0x1e4>
  4017c4:	bl	4013b0 <__ctype_b_loc@plt>
  4017c8:	adrp	x8, 415000 <ferror@plt+0x13b20>
  4017cc:	ldr	x22, [x8, #440]
  4017d0:	ldr	x8, [x0]
  4017d4:	ldrsb	x9, [x22]
  4017d8:	ldrh	w8, [x8, x9, lsl #1]
  4017dc:	tbnz	w8, #11, 4017f8 <ferror@plt+0x318>
  4017e0:	mov	x0, x22
  4017e4:	bl	401b0c <ferror@plt+0x62c>
  4017e8:	mov	w22, w0
  4017ec:	tbnz	w0, #31, 401a0c <ferror@plt+0x52c>
  4017f0:	orr	w28, w28, #0x2
  4017f4:	b	4016d8 <ferror@plt+0x1f8>
  4017f8:	adrp	x1, 403000 <ferror@plt+0x1b20>
  4017fc:	mov	w2, #0x5                   	// #5
  401800:	mov	x0, xzr
  401804:	add	x1, x1, #0xbae
  401808:	bl	401450 <dcgettext@plt>
  40180c:	mov	x1, x0
  401810:	mov	x0, x22
  401814:	bl	402658 <ferror@plt+0x1178>
  401818:	mov	w22, w0
  40181c:	orr	w28, w28, #0x2
  401820:	b	4016d8 <ferror@plt+0x1f8>
  401824:	cmn	w0, #0x1
  401828:	b.ne	401a58 <ferror@plt+0x578>  // b.any
  40182c:	sub	w8, w22, #0x1
  401830:	cmp	w8, #0x2
  401834:	b.cc	4018d4 <ferror@plt+0x3f4>  // b.lo, b.ul, b.last
  401838:	cmp	w22, #0x3
  40183c:	b.eq	401878 <ferror@plt+0x398>  // b.none
  401840:	cbnz	w22, 4018ac <ferror@plt+0x3cc>
  401844:	mov	w24, wzr
  401848:	tbz	w28, #0, 4018d4 <ferror@plt+0x3f4>
  40184c:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401850:	ldrb	w8, [x8, #476]
  401854:	tbnz	w8, #0, 4018d4 <ferror@plt+0x3f4>
  401858:	adrp	x1, 403000 <ferror@plt+0x1b20>
  40185c:	add	x1, x1, #0xc99
  401860:	mov	w2, #0x5                   	// #5
  401864:	mov	x0, xzr
  401868:	bl	401450 <dcgettext@plt>
  40186c:	bl	401430 <warnx@plt>
  401870:	mov	w24, wzr
  401874:	b	4018d4 <ferror@plt+0x3f4>
  401878:	mov	w24, #0x7                   	// #7
  40187c:	tbz	w28, #0, 4018d4 <ferror@plt+0x3f4>
  401880:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401884:	ldrb	w8, [x8, #476]
  401888:	tbnz	w8, #0, 4018d4 <ferror@plt+0x3f4>
  40188c:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401890:	add	x1, x1, #0xcc2
  401894:	mov	w2, #0x5                   	// #5
  401898:	mov	x0, xzr
  40189c:	bl	401450 <dcgettext@plt>
  4018a0:	bl	401430 <warnx@plt>
  4018a4:	mov	w24, #0x7                   	// #7
  4018a8:	b	4018d4 <ferror@plt+0x3f4>
  4018ac:	adrp	x8, 415000 <ferror@plt+0x13b20>
  4018b0:	ldrb	w8, [x8, #476]
  4018b4:	tbnz	w8, #0, 4018d4 <ferror@plt+0x3f4>
  4018b8:	adrp	x1, 403000 <ferror@plt+0x1b20>
  4018bc:	add	x1, x1, #0xceb
  4018c0:	mov	w2, #0x5                   	// #5
  4018c4:	mov	x0, xzr
  4018c8:	bl	401450 <dcgettext@plt>
  4018cc:	mov	w1, w22
  4018d0:	bl	401430 <warnx@plt>
  4018d4:	adrp	x26, 415000 <ferror@plt+0x13b20>
  4018d8:	ldr	w8, [x26, #448]
  4018dc:	orr	w9, w25, w28
  4018e0:	cbnz	w9, 401918 <ferror@plt+0x438>
  4018e4:	cmp	w8, w23
  4018e8:	b.ne	401918 <ferror@plt+0x438>  // b.any
  4018ec:	mov	w1, #0x1                   	// #1
  4018f0:	mov	w0, wzr
  4018f4:	bl	401d28 <ferror@plt+0x848>
  4018f8:	ldp	x20, x19, [sp, #80]
  4018fc:	ldp	x22, x21, [sp, #64]
  401900:	ldp	x24, x23, [sp, #48]
  401904:	ldp	x26, x25, [sp, #32]
  401908:	ldp	x28, x27, [sp, #16]
  40190c:	mov	w0, wzr
  401910:	ldp	x29, x30, [sp], #96
  401914:	ret
  401918:	cbnz	w28, 401960 <ferror@plt+0x480>
  40191c:	cbz	w20, 401960 <ferror@plt+0x480>
  401920:	mov	w0, w25
  401924:	mov	w1, w20
  401928:	bl	401d28 <ferror@plt+0x848>
  40192c:	ldrsw	x8, [x26, #448]
  401930:	ldr	x0, [x19, x8, lsl #3]
  401934:	cbz	x0, 4018f8 <ferror@plt+0x418>
  401938:	mov	x1, x21
  40193c:	bl	402658 <ferror@plt+0x1178>
  401940:	mov	w1, w20
  401944:	bl	401d28 <ferror@plt+0x848>
  401948:	ldrsw	x8, [x26, #448]
  40194c:	add	x8, x8, #0x1
  401950:	str	w8, [x26, #448]
  401954:	ldr	x0, [x19, x8, lsl #3]
  401958:	cbnz	x0, 401938 <ferror@plt+0x458>
  40195c:	b	4018f8 <ferror@plt+0x418>
  401960:	cbz	w28, 401a34 <ferror@plt+0x554>
  401964:	cbz	w20, 401a34 <ferror@plt+0x554>
  401968:	mov	w0, w25
  40196c:	mov	w1, w22
  401970:	mov	w2, w24
  401974:	mov	w3, w20
  401978:	bl	401dec <ferror@plt+0x90c>
  40197c:	ldrsw	x8, [x26, #448]
  401980:	ldr	x0, [x19, x8, lsl #3]
  401984:	cbz	x0, 4018f8 <ferror@plt+0x418>
  401988:	mov	x1, x21
  40198c:	bl	402658 <ferror@plt+0x1178>
  401990:	mov	w1, w22
  401994:	mov	w2, w24
  401998:	mov	w3, w20
  40199c:	bl	401dec <ferror@plt+0x90c>
  4019a0:	ldrsw	x8, [x26, #448]
  4019a4:	add	x8, x8, #0x1
  4019a8:	str	w8, [x26, #448]
  4019ac:	ldr	x0, [x19, x8, lsl #3]
  4019b0:	cbnz	x0, 401988 <ferror@plt+0x4a8>
  4019b4:	b	4018f8 <ferror@plt+0x418>
  4019b8:	adrp	x1, 403000 <ferror@plt+0x1b20>
  4019bc:	add	x1, x1, #0xc54
  4019c0:	mov	w2, #0x5                   	// #5
  4019c4:	mov	x0, xzr
  4019c8:	bl	401450 <dcgettext@plt>
  4019cc:	adrp	x8, 415000 <ferror@plt+0x13b20>
  4019d0:	ldr	x1, [x8, #464]
  4019d4:	adrp	x2, 403000 <ferror@plt+0x1b20>
  4019d8:	add	x2, x2, #0xc60
  4019dc:	bl	401480 <printf@plt>
  4019e0:	mov	w0, wzr
  4019e4:	bl	401210 <exit@plt>
  4019e8:	bl	401b60 <ferror@plt+0x680>
  4019ec:	adrp	x1, 403000 <ferror@plt+0x1b20>
  4019f0:	add	x1, x1, #0xbe4
  4019f4:	mov	w2, #0x5                   	// #5
  4019f8:	mov	x0, xzr
  4019fc:	bl	401450 <dcgettext@plt>
  401a00:	mov	x1, x0
  401a04:	mov	w0, #0x1                   	// #1
  401a08:	bl	401460 <errx@plt>
  401a0c:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401a10:	add	x1, x1, #0xbc5
  401a14:	mov	w2, #0x5                   	// #5
  401a18:	mov	x0, xzr
  401a1c:	bl	401450 <dcgettext@plt>
  401a20:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401a24:	ldr	x2, [x8, #440]
  401a28:	mov	x1, x0
  401a2c:	mov	w0, #0x1                   	// #1
  401a30:	bl	401460 <errx@plt>
  401a34:	sxtw	x8, w8
  401a38:	ldr	x8, [x19, x8, lsl #3]
  401a3c:	cbnz	x8, 401a90 <ferror@plt+0x5b0>
  401a40:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401a44:	add	x1, x1, #0xd16
  401a48:	mov	w2, #0x5                   	// #5
  401a4c:	mov	x0, xzr
  401a50:	bl	401450 <dcgettext@plt>
  401a54:	bl	401430 <warnx@plt>
  401a58:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401a5c:	ldr	x19, [x8, #432]
  401a60:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401a64:	add	x1, x1, #0xc72
  401a68:	mov	w2, #0x5                   	// #5
  401a6c:	mov	x0, xzr
  401a70:	bl	401450 <dcgettext@plt>
  401a74:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401a78:	ldr	x2, [x8, #464]
  401a7c:	mov	x1, x0
  401a80:	mov	x0, x19
  401a84:	bl	4014b0 <fprintf@plt>
  401a88:	mov	w0, #0x1                   	// #1
  401a8c:	bl	401210 <exit@plt>
  401a90:	mov	w3, #0x1                   	// #1
  401a94:	mov	w0, wzr
  401a98:	mov	w1, w22
  401a9c:	mov	w2, w24
  401aa0:	bl	401dec <ferror@plt+0x90c>
  401aa4:	ldrsw	x8, [x26, #448]
  401aa8:	add	x1, x19, x8, lsl #3
  401aac:	ldr	x0, [x1]
  401ab0:	bl	401380 <execvp@plt>
  401ab4:	bl	401490 <__errno_location@plt>
  401ab8:	ldr	w8, [x0]
  401abc:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401ac0:	add	x1, x1, #0xd01
  401ac4:	mov	w2, #0x5                   	// #5
  401ac8:	cmp	w8, #0x2
  401acc:	mov	w8, #0x7e                  	// #126
  401ad0:	mov	x0, xzr
  401ad4:	cinc	w20, w8, eq  // eq = none
  401ad8:	bl	401450 <dcgettext@plt>
  401adc:	ldrsw	x8, [x26, #448]
  401ae0:	mov	x1, x0
  401ae4:	mov	w0, w20
  401ae8:	ldr	x2, [x19, x8, lsl #3]
  401aec:	bl	4014c0 <err@plt>
  401af0:	stp	x29, x30, [sp, #-16]!
  401af4:	adrp	x0, 401000 <memcpy@plt-0x1c0>
  401af8:	add	x0, x0, #0xe44
  401afc:	mov	x29, sp
  401b00:	bl	4039a8 <ferror@plt+0x24c8>
  401b04:	ldp	x29, x30, [sp], #16
  401b08:	ret
  401b0c:	stp	x29, x30, [sp, #-48]!
  401b10:	str	x21, [sp, #16]
  401b14:	adrp	x21, 403000 <ferror@plt+0x1b20>
  401b18:	stp	x20, x19, [sp, #32]
  401b1c:	mov	x20, x0
  401b20:	mov	x19, xzr
  401b24:	add	x21, x21, #0xb28
  401b28:	mov	x29, sp
  401b2c:	ldr	x1, [x21, x19, lsl #3]
  401b30:	mov	x0, x20
  401b34:	bl	4012f0 <strcasecmp@plt>
  401b38:	cbz	w0, 401b4c <ferror@plt+0x66c>
  401b3c:	add	x19, x19, #0x1
  401b40:	cmp	x19, #0x4
  401b44:	b.ne	401b2c <ferror@plt+0x64c>  // b.any
  401b48:	mov	w19, #0xffffffff            	// #-1
  401b4c:	mov	w0, w19
  401b50:	ldp	x20, x19, [sp, #32]
  401b54:	ldr	x21, [sp, #16]
  401b58:	ldp	x29, x30, [sp], #48
  401b5c:	ret
  401b60:	stp	x29, x30, [sp, #-32]!
  401b64:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401b68:	str	x19, [sp, #16]
  401b6c:	ldr	x19, [x8, #456]
  401b70:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401b74:	add	x1, x1, #0xd4b
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	mov	x0, xzr
  401b80:	mov	x29, sp
  401b84:	bl	401450 <dcgettext@plt>
  401b88:	mov	x1, x19
  401b8c:	bl	401200 <fputs@plt>
  401b90:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401b94:	add	x1, x1, #0xd54
  401b98:	mov	w2, #0x5                   	// #5
  401b9c:	mov	x0, xzr
  401ba0:	bl	401450 <dcgettext@plt>
  401ba4:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401ba8:	ldr	x2, [x8, #464]
  401bac:	mov	x1, x0
  401bb0:	mov	x0, x19
  401bb4:	bl	4014b0 <fprintf@plt>
  401bb8:	mov	w0, #0xa                   	// #10
  401bbc:	mov	x1, x19
  401bc0:	bl	401260 <fputc@plt>
  401bc4:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401bc8:	add	x1, x1, #0xdc4
  401bcc:	mov	w2, #0x5                   	// #5
  401bd0:	mov	x0, xzr
  401bd4:	bl	401450 <dcgettext@plt>
  401bd8:	mov	x1, x19
  401bdc:	bl	401200 <fputs@plt>
  401be0:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401be4:	add	x1, x1, #0xe08
  401be8:	mov	w2, #0x5                   	// #5
  401bec:	mov	x0, xzr
  401bf0:	bl	401450 <dcgettext@plt>
  401bf4:	mov	x1, x19
  401bf8:	bl	401200 <fputs@plt>
  401bfc:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401c00:	add	x1, x1, #0xe13
  401c04:	mov	w2, #0x5                   	// #5
  401c08:	mov	x0, xzr
  401c0c:	bl	401450 <dcgettext@plt>
  401c10:	mov	x1, x19
  401c14:	bl	401200 <fputs@plt>
  401c18:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401c1c:	add	x1, x1, #0xe98
  401c20:	mov	w2, #0x5                   	// #5
  401c24:	mov	x0, xzr
  401c28:	bl	401450 <dcgettext@plt>
  401c2c:	mov	x1, x19
  401c30:	bl	401200 <fputs@plt>
  401c34:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401c38:	add	x1, x1, #0xf2c
  401c3c:	mov	w2, #0x5                   	// #5
  401c40:	mov	x0, xzr
  401c44:	bl	401450 <dcgettext@plt>
  401c48:	mov	x1, x19
  401c4c:	bl	401200 <fputs@plt>
  401c50:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401c54:	add	x1, x1, #0xf6c
  401c58:	mov	w2, #0x5                   	// #5
  401c5c:	mov	x0, xzr
  401c60:	bl	401450 <dcgettext@plt>
  401c64:	mov	x1, x19
  401c68:	bl	401200 <fputs@plt>
  401c6c:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401c70:	add	x1, x1, #0xfb6
  401c74:	mov	w2, #0x5                   	// #5
  401c78:	mov	x0, xzr
  401c7c:	bl	401450 <dcgettext@plt>
  401c80:	mov	x1, x19
  401c84:	bl	401200 <fputs@plt>
  401c88:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401c8c:	add	x1, x1, #0xfdf
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	mov	x0, xzr
  401c98:	bl	401450 <dcgettext@plt>
  401c9c:	mov	x1, x19
  401ca0:	bl	401200 <fputs@plt>
  401ca4:	mov	w0, #0xa                   	// #10
  401ca8:	mov	x1, x19
  401cac:	bl	401260 <fputc@plt>
  401cb0:	adrp	x1, 404000 <ferror@plt+0x2b20>
  401cb4:	add	x1, x1, #0x4b
  401cb8:	mov	w2, #0x5                   	// #5
  401cbc:	mov	x0, xzr
  401cc0:	bl	401450 <dcgettext@plt>
  401cc4:	adrp	x1, 404000 <ferror@plt+0x2b20>
  401cc8:	mov	x19, x0
  401ccc:	add	x1, x1, #0x6c
  401cd0:	mov	w2, #0x5                   	// #5
  401cd4:	mov	x0, xzr
  401cd8:	bl	401450 <dcgettext@plt>
  401cdc:	mov	x4, x0
  401ce0:	adrp	x0, 404000 <ferror@plt+0x2b20>
  401ce4:	adrp	x1, 404000 <ferror@plt+0x2b20>
  401ce8:	adrp	x3, 404000 <ferror@plt+0x2b20>
  401cec:	add	x0, x0, #0x2e
  401cf0:	add	x1, x1, #0x3f
  401cf4:	add	x3, x3, #0x5d
  401cf8:	mov	x2, x19
  401cfc:	bl	401480 <printf@plt>
  401d00:	adrp	x1, 404000 <ferror@plt+0x2b20>
  401d04:	add	x1, x1, #0x7c
  401d08:	mov	w2, #0x5                   	// #5
  401d0c:	mov	x0, xzr
  401d10:	bl	401450 <dcgettext@plt>
  401d14:	adrp	x1, 404000 <ferror@plt+0x2b20>
  401d18:	add	x1, x1, #0x97
  401d1c:	bl	401480 <printf@plt>
  401d20:	mov	w0, wzr
  401d24:	bl	401210 <exit@plt>
  401d28:	stp	x29, x30, [sp, #-48]!
  401d2c:	mov	w8, w0
  401d30:	mov	w0, w1
  401d34:	mov	w1, w8
  401d38:	str	x21, [sp, #16]
  401d3c:	stp	x20, x19, [sp, #32]
  401d40:	mov	x29, sp
  401d44:	bl	401f2c <ferror@plt+0xa4c>
  401d48:	cmn	w0, #0x1
  401d4c:	b.eq	401dcc <ferror@plt+0x8ec>  // b.none
  401d50:	adrp	x1, 404000 <ferror@plt+0x2b20>
  401d54:	mov	w19, w0
  401d58:	asr	w21, w0, #13
  401d5c:	add	x1, x1, #0xb3
  401d60:	mov	w2, #0x5                   	// #5
  401d64:	mov	x0, xzr
  401d68:	bl	401450 <dcgettext@plt>
  401d6c:	mov	x20, x0
  401d70:	tbnz	w19, #31, 401d88 <ferror@plt+0x8a8>
  401d74:	cmp	w21, #0x3
  401d78:	b.hi	401d88 <ferror@plt+0x8a8>  // b.pmore
  401d7c:	adrp	x8, 403000 <ferror@plt+0x1b20>
  401d80:	add	x8, x8, #0xb28
  401d84:	ldr	x20, [x8, w21, sxtw #3]
  401d88:	cmp	w21, #0x3
  401d8c:	b.ne	401d9c <ferror@plt+0x8bc>  // b.any
  401d90:	mov	x0, x20
  401d94:	bl	401350 <puts@plt>
  401d98:	b	401dbc <ferror@plt+0x8dc>
  401d9c:	adrp	x1, 404000 <ferror@plt+0x2b20>
  401da0:	add	x1, x1, #0xbb
  401da4:	mov	w2, #0x5                   	// #5
  401da8:	mov	x0, xzr
  401dac:	bl	401450 <dcgettext@plt>
  401db0:	and	w2, w19, #0x1fff
  401db4:	mov	x1, x20
  401db8:	bl	401480 <printf@plt>
  401dbc:	ldp	x20, x19, [sp, #32]
  401dc0:	ldr	x21, [sp, #16]
  401dc4:	ldp	x29, x30, [sp], #48
  401dc8:	ret
  401dcc:	adrp	x1, 404000 <ferror@plt+0x2b20>
  401dd0:	add	x1, x1, #0xa1
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	mov	x0, xzr
  401ddc:	bl	401450 <dcgettext@plt>
  401de0:	mov	x1, x0
  401de4:	mov	w0, #0x1                   	// #1
  401de8:	bl	4014c0 <err@plt>
  401dec:	stp	x29, x30, [sp, #-16]!
  401df0:	mov	w8, w0
  401df4:	orr	w2, w2, w1, lsl #13
  401df8:	mov	w0, w3
  401dfc:	mov	w1, w8
  401e00:	mov	x29, sp
  401e04:	bl	401f4c <ferror@plt+0xa6c>
  401e08:	cmn	w0, #0x1
  401e0c:	b.ne	401e1c <ferror@plt+0x93c>  // b.any
  401e10:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401e14:	ldrb	w8, [x8, #476]
  401e18:	tbz	w8, #0, 401e24 <ferror@plt+0x944>
  401e1c:	ldp	x29, x30, [sp], #16
  401e20:	ret
  401e24:	adrp	x1, 404000 <ferror@plt+0x2b20>
  401e28:	add	x1, x1, #0xc9
  401e2c:	mov	w2, #0x5                   	// #5
  401e30:	mov	x0, xzr
  401e34:	bl	401450 <dcgettext@plt>
  401e38:	mov	x1, x0
  401e3c:	mov	w0, #0x1                   	// #1
  401e40:	bl	4014c0 <err@plt>
  401e44:	stp	x29, x30, [sp, #-32]!
  401e48:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401e4c:	ldr	x0, [x8, #456]
  401e50:	str	x19, [sp, #16]
  401e54:	mov	x29, sp
  401e58:	bl	401ec0 <ferror@plt+0x9e0>
  401e5c:	cbz	w0, 401e70 <ferror@plt+0x990>
  401e60:	bl	401490 <__errno_location@plt>
  401e64:	ldr	w8, [x0]
  401e68:	cmp	w8, #0x20
  401e6c:	b.ne	401e8c <ferror@plt+0x9ac>  // b.any
  401e70:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401e74:	ldr	x0, [x8, #432]
  401e78:	bl	401ec0 <ferror@plt+0x9e0>
  401e7c:	cbnz	w0, 401eac <ferror@plt+0x9cc>
  401e80:	ldr	x19, [sp, #16]
  401e84:	ldp	x29, x30, [sp], #32
  401e88:	ret
  401e8c:	adrp	x1, 403000 <ferror@plt+0x1b20>
  401e90:	add	x1, x1, #0xd20
  401e94:	mov	w2, #0x5                   	// #5
  401e98:	mov	x0, xzr
  401e9c:	mov	w19, w8
  401ea0:	bl	401450 <dcgettext@plt>
  401ea4:	cbnz	w19, 401eb4 <ferror@plt+0x9d4>
  401ea8:	bl	401430 <warnx@plt>
  401eac:	mov	w0, #0x1                   	// #1
  401eb0:	bl	4011d0 <_exit@plt>
  401eb4:	bl	4013a0 <warn@plt>
  401eb8:	mov	w0, #0x1                   	// #1
  401ebc:	bl	4011d0 <_exit@plt>
  401ec0:	stp	x29, x30, [sp, #-32]!
  401ec4:	stp	x20, x19, [sp, #16]
  401ec8:	mov	x29, sp
  401ecc:	mov	x20, x0
  401ed0:	bl	401490 <__errno_location@plt>
  401ed4:	mov	x19, x0
  401ed8:	str	wzr, [x0]
  401edc:	mov	x0, x20
  401ee0:	bl	4014e0 <ferror@plt>
  401ee4:	cbnz	w0, 401ef4 <ferror@plt+0xa14>
  401ee8:	mov	x0, x20
  401eec:	bl	401420 <fflush@plt>
  401ef0:	cbz	w0, 401f0c <ferror@plt+0xa2c>
  401ef4:	ldr	w8, [x19]
  401ef8:	cmp	w8, #0x9
  401efc:	csetm	w0, ne  // ne = any
  401f00:	ldp	x20, x19, [sp, #16]
  401f04:	ldp	x29, x30, [sp], #32
  401f08:	ret
  401f0c:	mov	x0, x20
  401f10:	bl	401290 <fileno@plt>
  401f14:	tbnz	w0, #31, 401ef4 <ferror@plt+0xa14>
  401f18:	bl	401220 <dup@plt>
  401f1c:	tbnz	w0, #31, 401ef4 <ferror@plt+0xa14>
  401f20:	bl	401310 <close@plt>
  401f24:	cbnz	w0, 401ef4 <ferror@plt+0xa14>
  401f28:	b	401f00 <ferror@plt+0xa20>
  401f2c:	stp	x29, x30, [sp, #-16]!
  401f30:	mov	w2, w1
  401f34:	mov	w1, w0
  401f38:	mov	w0, #0x1f                  	// #31
  401f3c:	mov	x29, sp
  401f40:	bl	4014a0 <syscall@plt>
  401f44:	ldp	x29, x30, [sp], #16
  401f48:	ret
  401f4c:	stp	x29, x30, [sp, #-16]!
  401f50:	mov	w3, w2
  401f54:	mov	w2, w1
  401f58:	mov	w1, w0
  401f5c:	mov	w0, #0x1e                  	// #30
  401f60:	mov	x29, sp
  401f64:	bl	4014a0 <syscall@plt>
  401f68:	ldp	x29, x30, [sp], #16
  401f6c:	ret
  401f70:	adrp	x8, 415000 <ferror@plt+0x13b20>
  401f74:	str	w0, [x8, #424]
  401f78:	ret
  401f7c:	sub	sp, sp, #0x80
  401f80:	stp	x29, x30, [sp, #32]
  401f84:	stp	x28, x27, [sp, #48]
  401f88:	stp	x26, x25, [sp, #64]
  401f8c:	stp	x24, x23, [sp, #80]
  401f90:	stp	x22, x21, [sp, #96]
  401f94:	stp	x20, x19, [sp, #112]
  401f98:	add	x29, sp, #0x20
  401f9c:	str	xzr, [x1]
  401fa0:	cbz	x0, 401fdc <ferror@plt+0xafc>
  401fa4:	ldrb	w8, [x0]
  401fa8:	mov	x21, x0
  401fac:	cbz	w8, 401fdc <ferror@plt+0xafc>
  401fb0:	mov	x20, x2
  401fb4:	mov	x19, x1
  401fb8:	bl	4013b0 <__ctype_b_loc@plt>
  401fbc:	ldr	x8, [x0]
  401fc0:	mov	x23, x0
  401fc4:	mov	x9, x21
  401fc8:	ldrb	w10, [x9], #1
  401fcc:	ldrh	w11, [x8, x10, lsl #1]
  401fd0:	tbnz	w11, #13, 401fc8 <ferror@plt+0xae8>
  401fd4:	cmp	w10, #0x2d
  401fd8:	b.ne	401ff4 <ferror@plt+0xb14>  // b.any
  401fdc:	mov	w21, #0xffffffea            	// #-22
  401fe0:	tbz	w21, #31, 402220 <ferror@plt+0xd40>
  401fe4:	neg	w19, w21
  401fe8:	bl	401490 <__errno_location@plt>
  401fec:	str	w19, [x0]
  401ff0:	b	402220 <ferror@plt+0xd40>
  401ff4:	bl	401490 <__errno_location@plt>
  401ff8:	mov	x25, x0
  401ffc:	str	wzr, [x0]
  402000:	sub	x1, x29, #0x8
  402004:	mov	x0, x21
  402008:	mov	w2, wzr
  40200c:	stur	xzr, [x29, #-8]
  402010:	bl	401330 <strtoumax@plt>
  402014:	ldur	x24, [x29, #-8]
  402018:	str	x0, [sp, #16]
  40201c:	cmp	x24, x21
  402020:	b.eq	402038 <ferror@plt+0xb58>  // b.none
  402024:	add	x8, x0, #0x1
  402028:	cmp	x8, #0x1
  40202c:	b.hi	402050 <ferror@plt+0xb70>  // b.pmore
  402030:	ldr	w8, [x25]
  402034:	cbz	w8, 402050 <ferror@plt+0xb70>
  402038:	ldr	w8, [x25]
  40203c:	mov	w9, #0xffffffea            	// #-22
  402040:	cmp	w8, #0x0
  402044:	csneg	w21, w9, w8, eq  // eq = none
  402048:	tbz	w21, #31, 402220 <ferror@plt+0xd40>
  40204c:	b	401fe4 <ferror@plt+0xb04>
  402050:	cbz	x24, 402210 <ferror@plt+0xd30>
  402054:	ldrb	w8, [x24]
  402058:	cbz	w8, 402210 <ferror@plt+0xd30>
  40205c:	mov	w28, wzr
  402060:	mov	w21, wzr
  402064:	mov	x22, xzr
  402068:	b	402080 <ferror@plt+0xba0>
  40206c:	mov	x27, xzr
  402070:	cbz	x22, 402108 <ferror@plt+0xc28>
  402074:	mov	w21, #0xffffffea            	// #-22
  402078:	mov	w8, wzr
  40207c:	tbz	wzr, #0, 40221c <ferror@plt+0xd3c>
  402080:	ldrb	w8, [x24, #1]
  402084:	cmp	w8, #0x61
  402088:	b.le	4020c8 <ferror@plt+0xbe8>
  40208c:	cmp	w8, #0x62
  402090:	b.eq	4020d0 <ferror@plt+0xbf0>  // b.none
  402094:	cmp	w8, #0x69
  402098:	b.ne	4020dc <ferror@plt+0xbfc>  // b.any
  40209c:	ldrb	w9, [x24, #2]
  4020a0:	orr	w9, w9, #0x20
  4020a4:	cmp	w9, #0x62
  4020a8:	b.ne	4020b4 <ferror@plt+0xbd4>  // b.any
  4020ac:	ldrb	w9, [x24, #3]
  4020b0:	cbz	w9, 402244 <ferror@plt+0xd64>
  4020b4:	cmp	w8, #0x42
  4020b8:	b.eq	4020d0 <ferror@plt+0xbf0>  // b.none
  4020bc:	cmp	w8, #0x62
  4020c0:	b.ne	4020d8 <ferror@plt+0xbf8>  // b.any
  4020c4:	b	4020d0 <ferror@plt+0xbf0>
  4020c8:	cmp	w8, #0x42
  4020cc:	b.ne	4020d8 <ferror@plt+0xbf8>  // b.any
  4020d0:	ldrb	w9, [x24, #2]
  4020d4:	cbz	w9, 40224c <ferror@plt+0xd6c>
  4020d8:	cbz	w8, 402244 <ferror@plt+0xd64>
  4020dc:	bl	401280 <localeconv@plt>
  4020e0:	cbz	x0, 4020f0 <ferror@plt+0xc10>
  4020e4:	ldr	x26, [x0]
  4020e8:	cbnz	x26, 4020f8 <ferror@plt+0xc18>
  4020ec:	b	40206c <ferror@plt+0xb8c>
  4020f0:	mov	x26, xzr
  4020f4:	cbz	x26, 40206c <ferror@plt+0xb8c>
  4020f8:	mov	x0, x26
  4020fc:	bl	4011f0 <strlen@plt>
  402100:	mov	x27, x0
  402104:	cbnz	x22, 402074 <ferror@plt+0xb94>
  402108:	mov	w8, wzr
  40210c:	cbz	x26, 402188 <ferror@plt+0xca8>
  402110:	ldrb	w9, [x24]
  402114:	cbz	w9, 402194 <ferror@plt+0xcb4>
  402118:	mov	x0, x26
  40211c:	mov	x1, x24
  402120:	mov	x2, x27
  402124:	bl	4012b0 <strncmp@plt>
  402128:	cbnz	w0, 402074 <ferror@plt+0xb94>
  40212c:	add	x24, x24, x27
  402130:	ldrb	w8, [x24]
  402134:	cmp	w8, #0x30
  402138:	b.ne	40214c <ferror@plt+0xc6c>  // b.any
  40213c:	ldrb	w8, [x24, #1]!
  402140:	add	w28, w28, #0x1
  402144:	cmp	w8, #0x30
  402148:	b.eq	40213c <ferror@plt+0xc5c>  // b.none
  40214c:	ldr	x9, [x23]
  402150:	sxtb	x8, w8
  402154:	ldrh	w8, [x9, x8, lsl #1]
  402158:	tbnz	w8, #11, 4021a0 <ferror@plt+0xcc0>
  40215c:	mov	x22, xzr
  402160:	stur	x24, [x29, #-8]
  402164:	cbz	x22, 402178 <ferror@plt+0xc98>
  402168:	ldur	x8, [x29, #-8]
  40216c:	cbz	x8, 4021f8 <ferror@plt+0xd18>
  402170:	ldrb	w8, [x8]
  402174:	cbz	w8, 402204 <ferror@plt+0xd24>
  402178:	ldur	x24, [x29, #-8]
  40217c:	mov	w8, #0x1                   	// #1
  402180:	tbnz	w8, #0, 402080 <ferror@plt+0xba0>
  402184:	b	40221c <ferror@plt+0xd3c>
  402188:	mov	w21, #0xffffffea            	// #-22
  40218c:	tbnz	w8, #0, 402080 <ferror@plt+0xba0>
  402190:	b	40221c <ferror@plt+0xd3c>
  402194:	mov	w21, #0xffffffea            	// #-22
  402198:	tbnz	w8, #0, 402080 <ferror@plt+0xba0>
  40219c:	b	40221c <ferror@plt+0xd3c>
  4021a0:	sub	x1, x29, #0x8
  4021a4:	mov	x0, x24
  4021a8:	mov	w2, wzr
  4021ac:	str	wzr, [x25]
  4021b0:	stur	xzr, [x29, #-8]
  4021b4:	bl	401330 <strtoumax@plt>
  4021b8:	ldur	x8, [x29, #-8]
  4021bc:	mov	x22, x0
  4021c0:	cmp	x8, x24
  4021c4:	b.eq	4021dc <ferror@plt+0xcfc>  // b.none
  4021c8:	add	x8, x22, #0x1
  4021cc:	cmp	x8, #0x1
  4021d0:	b.hi	402164 <ferror@plt+0xc84>  // b.pmore
  4021d4:	ldr	w8, [x25]
  4021d8:	cbz	w8, 402164 <ferror@plt+0xc84>
  4021dc:	ldr	w9, [x25]
  4021e0:	mov	w10, #0xffffffea            	// #-22
  4021e4:	mov	w8, wzr
  4021e8:	cmp	w9, #0x0
  4021ec:	csneg	w21, w10, w9, eq  // eq = none
  4021f0:	tbnz	w8, #0, 402080 <ferror@plt+0xba0>
  4021f4:	b	40221c <ferror@plt+0xd3c>
  4021f8:	mov	w21, #0xffffffea            	// #-22
  4021fc:	tbnz	w8, #0, 402080 <ferror@plt+0xba0>
  402200:	b	40221c <ferror@plt+0xd3c>
  402204:	mov	w21, #0xffffffea            	// #-22
  402208:	tbnz	w8, #0, 402080 <ferror@plt+0xba0>
  40220c:	b	40221c <ferror@plt+0xd3c>
  402210:	mov	w21, wzr
  402214:	ldr	x8, [sp, #16]
  402218:	str	x8, [x19]
  40221c:	tbnz	w21, #31, 401fe4 <ferror@plt+0xb04>
  402220:	mov	w0, w21
  402224:	ldp	x20, x19, [sp, #112]
  402228:	ldp	x22, x21, [sp, #96]
  40222c:	ldp	x24, x23, [sp, #80]
  402230:	ldp	x26, x25, [sp, #64]
  402234:	ldp	x28, x27, [sp, #48]
  402238:	ldp	x29, x30, [sp, #32]
  40223c:	add	sp, sp, #0x80
  402240:	ret
  402244:	mov	w23, #0x400                 	// #1024
  402248:	b	402250 <ferror@plt+0xd70>
  40224c:	mov	w23, #0x3e8                 	// #1000
  402250:	ldrsb	w24, [x24]
  402254:	adrp	x21, 404000 <ferror@plt+0x2b20>
  402258:	add	x21, x21, #0xe7
  40225c:	mov	w2, #0x9                   	// #9
  402260:	mov	x0, x21
  402264:	mov	w1, w24
  402268:	bl	401440 <memchr@plt>
  40226c:	cbnz	x0, 40228c <ferror@plt+0xdac>
  402270:	adrp	x21, 404000 <ferror@plt+0x2b20>
  402274:	add	x21, x21, #0xf0
  402278:	mov	w2, #0x9                   	// #9
  40227c:	mov	x0, x21
  402280:	mov	w1, w24
  402284:	bl	401440 <memchr@plt>
  402288:	cbz	x0, 401fdc <ferror@plt+0xafc>
  40228c:	sub	w8, w0, w21
  402290:	add	w24, w8, #0x1
  402294:	add	x0, sp, #0x10
  402298:	mov	w1, w23
  40229c:	mov	w2, w24
  4022a0:	bl	402360 <ferror@plt+0xe80>
  4022a4:	mov	w21, w0
  4022a8:	cbz	x20, 4022b0 <ferror@plt+0xdd0>
  4022ac:	str	w24, [x20]
  4022b0:	cbz	x22, 402214 <ferror@plt+0xd34>
  4022b4:	cbz	w24, 402214 <ferror@plt+0xd34>
  4022b8:	mov	w8, #0x1                   	// #1
  4022bc:	add	x0, sp, #0x8
  4022c0:	mov	w1, w23
  4022c4:	mov	w2, w24
  4022c8:	str	x8, [sp, #8]
  4022cc:	bl	402360 <ferror@plt+0xe80>
  4022d0:	mov	w8, #0xa                   	// #10
  4022d4:	cmp	x22, #0xb
  4022d8:	b.cc	4022ec <ferror@plt+0xe0c>  // b.lo, b.ul, b.last
  4022dc:	add	x8, x8, x8, lsl #2
  4022e0:	lsl	x8, x8, #1
  4022e4:	cmp	x8, x22
  4022e8:	b.cc	4022dc <ferror@plt+0xdfc>  // b.lo, b.ul, b.last
  4022ec:	cmp	w28, #0x1
  4022f0:	b.lt	402304 <ferror@plt+0xe24>  // b.tstop
  4022f4:	add	x8, x8, x8, lsl #2
  4022f8:	subs	w28, w28, #0x1
  4022fc:	lsl	x8, x8, #1
  402300:	b.ne	4022f4 <ferror@plt+0xe14>  // b.any
  402304:	ldp	x10, x9, [sp, #8]
  402308:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  40230c:	mov	w13, #0x1                   	// #1
  402310:	movk	x11, #0xcccd
  402314:	mov	w12, #0xa                   	// #10
  402318:	b	40232c <ferror@plt+0xe4c>
  40231c:	cmp	x22, #0x9
  402320:	mov	x22, x14
  402324:	mov	x13, x15
  402328:	b.ls	402358 <ferror@plt+0xe78>  // b.plast
  40232c:	umulh	x14, x22, x11
  402330:	lsr	x14, x14, #3
  402334:	add	x15, x13, x13, lsl #2
  402338:	msub	x16, x14, x12, x22
  40233c:	lsl	x15, x15, #1
  402340:	cbz	x16, 40231c <ferror@plt+0xe3c>
  402344:	udiv	x13, x8, x13
  402348:	udiv	x13, x13, x16
  40234c:	udiv	x13, x10, x13
  402350:	add	x9, x9, x13
  402354:	b	40231c <ferror@plt+0xe3c>
  402358:	str	x9, [sp, #16]
  40235c:	b	402214 <ferror@plt+0xd34>
  402360:	cbz	w2, 402388 <ferror@plt+0xea8>
  402364:	sxtw	x8, w1
  402368:	ldr	x9, [x0]
  40236c:	umulh	x10, x8, x9
  402370:	cmp	xzr, x10
  402374:	b.ne	402390 <ferror@plt+0xeb0>  // b.any
  402378:	sub	w2, w2, #0x1
  40237c:	mul	x9, x9, x8
  402380:	str	x9, [x0]
  402384:	cbnz	w2, 402368 <ferror@plt+0xe88>
  402388:	mov	w0, wzr
  40238c:	ret
  402390:	mov	w0, #0xffffffde            	// #-34
  402394:	ret
  402398:	stp	x29, x30, [sp, #-16]!
  40239c:	mov	x2, xzr
  4023a0:	mov	x29, sp
  4023a4:	bl	401f7c <ferror@plt+0xa9c>
  4023a8:	ldp	x29, x30, [sp], #16
  4023ac:	ret
  4023b0:	stp	x29, x30, [sp, #-48]!
  4023b4:	stp	x22, x21, [sp, #16]
  4023b8:	stp	x20, x19, [sp, #32]
  4023bc:	mov	x20, x1
  4023c0:	mov	x19, x0
  4023c4:	mov	x21, x0
  4023c8:	mov	x29, sp
  4023cc:	cbz	x0, 4023fc <ferror@plt+0xf1c>
  4023d0:	ldrb	w22, [x19]
  4023d4:	mov	x21, x19
  4023d8:	cbz	w22, 4023fc <ferror@plt+0xf1c>
  4023dc:	mov	x21, x19
  4023e0:	bl	4013b0 <__ctype_b_loc@plt>
  4023e4:	ldr	x8, [x0]
  4023e8:	and	x9, x22, #0xff
  4023ec:	ldrh	w8, [x8, x9, lsl #1]
  4023f0:	tbz	w8, #11, 4023fc <ferror@plt+0xf1c>
  4023f4:	ldrb	w22, [x21, #1]!
  4023f8:	cbnz	w22, 4023e0 <ferror@plt+0xf00>
  4023fc:	cbz	x20, 402404 <ferror@plt+0xf24>
  402400:	str	x21, [x20]
  402404:	cmp	x21, x19
  402408:	b.ls	40241c <ferror@plt+0xf3c>  // b.plast
  40240c:	ldrb	w8, [x21]
  402410:	cmp	w8, #0x0
  402414:	cset	w0, eq  // eq = none
  402418:	b	402420 <ferror@plt+0xf40>
  40241c:	mov	w0, wzr
  402420:	ldp	x20, x19, [sp, #32]
  402424:	ldp	x22, x21, [sp, #16]
  402428:	ldp	x29, x30, [sp], #48
  40242c:	ret
  402430:	stp	x29, x30, [sp, #-48]!
  402434:	stp	x22, x21, [sp, #16]
  402438:	stp	x20, x19, [sp, #32]
  40243c:	mov	x20, x1
  402440:	mov	x19, x0
  402444:	mov	x21, x0
  402448:	mov	x29, sp
  40244c:	cbz	x0, 40247c <ferror@plt+0xf9c>
  402450:	ldrb	w22, [x19]
  402454:	mov	x21, x19
  402458:	cbz	w22, 40247c <ferror@plt+0xf9c>
  40245c:	mov	x21, x19
  402460:	bl	4013b0 <__ctype_b_loc@plt>
  402464:	ldr	x8, [x0]
  402468:	and	x9, x22, #0xff
  40246c:	ldrh	w8, [x8, x9, lsl #1]
  402470:	tbz	w8, #12, 40247c <ferror@plt+0xf9c>
  402474:	ldrb	w22, [x21, #1]!
  402478:	cbnz	w22, 402460 <ferror@plt+0xf80>
  40247c:	cbz	x20, 402484 <ferror@plt+0xfa4>
  402480:	str	x21, [x20]
  402484:	cmp	x21, x19
  402488:	b.ls	40249c <ferror@plt+0xfbc>  // b.plast
  40248c:	ldrb	w8, [x21]
  402490:	cmp	w8, #0x0
  402494:	cset	w0, eq  // eq = none
  402498:	b	4024a0 <ferror@plt+0xfc0>
  40249c:	mov	w0, wzr
  4024a0:	ldp	x20, x19, [sp, #32]
  4024a4:	ldp	x22, x21, [sp, #16]
  4024a8:	ldp	x29, x30, [sp], #48
  4024ac:	ret
  4024b0:	sub	sp, sp, #0x100
  4024b4:	stp	x29, x30, [sp, #208]
  4024b8:	add	x29, sp, #0xd0
  4024bc:	mov	x8, #0xffffffffffffffd0    	// #-48
  4024c0:	mov	x9, sp
  4024c4:	sub	x10, x29, #0x50
  4024c8:	stp	x22, x21, [sp, #224]
  4024cc:	stp	x20, x19, [sp, #240]
  4024d0:	mov	x20, x1
  4024d4:	mov	x19, x0
  4024d8:	movk	x8, #0xff80, lsl #32
  4024dc:	add	x11, x29, #0x30
  4024e0:	add	x9, x9, #0x80
  4024e4:	add	x22, x10, #0x30
  4024e8:	stp	x2, x3, [x29, #-80]
  4024ec:	stp	x4, x5, [x29, #-64]
  4024f0:	stp	x6, x7, [x29, #-48]
  4024f4:	stp	q1, q2, [sp, #16]
  4024f8:	stp	q3, q4, [sp, #48]
  4024fc:	str	q0, [sp]
  402500:	stp	q5, q6, [sp, #80]
  402504:	str	q7, [sp, #112]
  402508:	stp	x9, x8, [x29, #-16]
  40250c:	stp	x11, x22, [x29, #-32]
  402510:	ldursw	x8, [x29, #-8]
  402514:	tbz	w8, #31, 402528 <ferror@plt+0x1048>
  402518:	add	w9, w8, #0x8
  40251c:	cmp	w9, #0x0
  402520:	stur	w9, [x29, #-8]
  402524:	b.le	402588 <ferror@plt+0x10a8>
  402528:	ldur	x8, [x29, #-32]
  40252c:	add	x9, x8, #0x8
  402530:	stur	x9, [x29, #-32]
  402534:	ldr	x1, [x8]
  402538:	cbz	x1, 4025a4 <ferror@plt+0x10c4>
  40253c:	ldursw	x8, [x29, #-8]
  402540:	tbz	w8, #31, 402554 <ferror@plt+0x1074>
  402544:	add	w9, w8, #0x8
  402548:	cmp	w9, #0x0
  40254c:	stur	w9, [x29, #-8]
  402550:	b.le	402598 <ferror@plt+0x10b8>
  402554:	ldur	x8, [x29, #-32]
  402558:	add	x9, x8, #0x8
  40255c:	stur	x9, [x29, #-32]
  402560:	ldr	x21, [x8]
  402564:	cbz	x21, 4025a4 <ferror@plt+0x10c4>
  402568:	mov	x0, x19
  40256c:	bl	401390 <strcmp@plt>
  402570:	cbz	w0, 4025c0 <ferror@plt+0x10e0>
  402574:	mov	x0, x19
  402578:	mov	x1, x21
  40257c:	bl	401390 <strcmp@plt>
  402580:	cbnz	w0, 402510 <ferror@plt+0x1030>
  402584:	b	4025c4 <ferror@plt+0x10e4>
  402588:	add	x8, x22, x8
  40258c:	ldr	x1, [x8]
  402590:	cbnz	x1, 40253c <ferror@plt+0x105c>
  402594:	b	4025a4 <ferror@plt+0x10c4>
  402598:	add	x8, x22, x8
  40259c:	ldr	x21, [x8]
  4025a0:	cbnz	x21, 402568 <ferror@plt+0x1088>
  4025a4:	adrp	x8, 415000 <ferror@plt+0x13b20>
  4025a8:	ldr	w0, [x8, #424]
  4025ac:	adrp	x1, 404000 <ferror@plt+0x2b20>
  4025b0:	add	x1, x1, #0xf9
  4025b4:	mov	x2, x20
  4025b8:	mov	x3, x19
  4025bc:	bl	401460 <errx@plt>
  4025c0:	mov	w0, #0x1                   	// #1
  4025c4:	ldp	x20, x19, [sp, #240]
  4025c8:	ldp	x22, x21, [sp, #224]
  4025cc:	ldp	x29, x30, [sp, #208]
  4025d0:	add	sp, sp, #0x100
  4025d4:	ret
  4025d8:	cbz	x1, 4025fc <ferror@plt+0x111c>
  4025dc:	sxtb	w8, w2
  4025e0:	ldrsb	w9, [x0]
  4025e4:	cbz	w9, 4025fc <ferror@plt+0x111c>
  4025e8:	cmp	w8, w9
  4025ec:	b.eq	402600 <ferror@plt+0x1120>  // b.none
  4025f0:	sub	x1, x1, #0x1
  4025f4:	add	x0, x0, #0x1
  4025f8:	cbnz	x1, 4025e0 <ferror@plt+0x1100>
  4025fc:	mov	x0, xzr
  402600:	ret
  402604:	stp	x29, x30, [sp, #-32]!
  402608:	stp	x20, x19, [sp, #16]
  40260c:	mov	x29, sp
  402610:	mov	x20, x1
  402614:	mov	x19, x0
  402618:	bl	402658 <ferror@plt+0x1178>
  40261c:	cmp	w0, w0, sxth
  402620:	b.ne	402630 <ferror@plt+0x1150>  // b.any
  402624:	ldp	x20, x19, [sp, #16]
  402628:	ldp	x29, x30, [sp], #32
  40262c:	ret
  402630:	bl	401490 <__errno_location@plt>
  402634:	mov	w8, #0x22                  	// #34
  402638:	str	w8, [x0]
  40263c:	adrp	x8, 415000 <ferror@plt+0x13b20>
  402640:	ldr	w0, [x8, #424]
  402644:	adrp	x1, 404000 <ferror@plt+0x2b20>
  402648:	add	x1, x1, #0xf9
  40264c:	mov	x2, x20
  402650:	mov	x3, x19
  402654:	bl	4014c0 <err@plt>
  402658:	stp	x29, x30, [sp, #-32]!
  40265c:	stp	x20, x19, [sp, #16]
  402660:	mov	x29, sp
  402664:	mov	x20, x1
  402668:	mov	x19, x0
  40266c:	bl	402730 <ferror@plt+0x1250>
  402670:	cmp	x0, w0, sxtw
  402674:	b.ne	402684 <ferror@plt+0x11a4>  // b.any
  402678:	ldp	x20, x19, [sp, #16]
  40267c:	ldp	x29, x30, [sp], #32
  402680:	ret
  402684:	bl	401490 <__errno_location@plt>
  402688:	mov	w8, #0x22                  	// #34
  40268c:	str	w8, [x0]
  402690:	adrp	x8, 415000 <ferror@plt+0x13b20>
  402694:	ldr	w0, [x8, #424]
  402698:	adrp	x1, 404000 <ferror@plt+0x2b20>
  40269c:	add	x1, x1, #0xf9
  4026a0:	mov	x2, x20
  4026a4:	mov	x3, x19
  4026a8:	bl	4014c0 <err@plt>
  4026ac:	stp	x29, x30, [sp, #-16]!
  4026b0:	mov	w2, #0xa                   	// #10
  4026b4:	mov	x29, sp
  4026b8:	bl	4026c4 <ferror@plt+0x11e4>
  4026bc:	ldp	x29, x30, [sp], #16
  4026c0:	ret
  4026c4:	stp	x29, x30, [sp, #-32]!
  4026c8:	stp	x20, x19, [sp, #16]
  4026cc:	mov	x29, sp
  4026d0:	mov	x20, x1
  4026d4:	mov	x19, x0
  4026d8:	bl	4027e8 <ferror@plt+0x1308>
  4026dc:	cmp	w0, #0x10, lsl #12
  4026e0:	b.cs	4026f0 <ferror@plt+0x1210>  // b.hs, b.nlast
  4026e4:	ldp	x20, x19, [sp, #16]
  4026e8:	ldp	x29, x30, [sp], #32
  4026ec:	ret
  4026f0:	bl	401490 <__errno_location@plt>
  4026f4:	mov	w8, #0x22                  	// #34
  4026f8:	str	w8, [x0]
  4026fc:	adrp	x8, 415000 <ferror@plt+0x13b20>
  402700:	ldr	w0, [x8, #424]
  402704:	adrp	x1, 404000 <ferror@plt+0x2b20>
  402708:	add	x1, x1, #0xf9
  40270c:	mov	x2, x20
  402710:	mov	x3, x19
  402714:	bl	4014c0 <err@plt>
  402718:	stp	x29, x30, [sp, #-16]!
  40271c:	mov	w2, #0x10                  	// #16
  402720:	mov	x29, sp
  402724:	bl	4026c4 <ferror@plt+0x11e4>
  402728:	ldp	x29, x30, [sp], #16
  40272c:	ret
  402730:	stp	x29, x30, [sp, #-48]!
  402734:	mov	x29, sp
  402738:	str	x21, [sp, #16]
  40273c:	stp	x20, x19, [sp, #32]
  402740:	mov	x20, x1
  402744:	mov	x19, x0
  402748:	str	xzr, [x29, #24]
  40274c:	bl	401490 <__errno_location@plt>
  402750:	mov	x21, x0
  402754:	str	wzr, [x0]
  402758:	cbz	x19, 4027a4 <ferror@plt+0x12c4>
  40275c:	ldrb	w8, [x19]
  402760:	cbz	w8, 4027a4 <ferror@plt+0x12c4>
  402764:	add	x1, x29, #0x18
  402768:	mov	w2, #0xa                   	// #10
  40276c:	mov	x0, x19
  402770:	bl	401230 <strtoimax@plt>
  402774:	ldr	w8, [x21]
  402778:	cbnz	w8, 4027a4 <ferror@plt+0x12c4>
  40277c:	ldr	x8, [x29, #24]
  402780:	cmp	x8, x19
  402784:	b.eq	4027a4 <ferror@plt+0x12c4>  // b.none
  402788:	cbz	x8, 402794 <ferror@plt+0x12b4>
  40278c:	ldrb	w8, [x8]
  402790:	cbnz	w8, 4027a4 <ferror@plt+0x12c4>
  402794:	ldp	x20, x19, [sp, #32]
  402798:	ldr	x21, [sp, #16]
  40279c:	ldp	x29, x30, [sp], #48
  4027a0:	ret
  4027a4:	ldr	w8, [x21]
  4027a8:	adrp	x9, 415000 <ferror@plt+0x13b20>
  4027ac:	ldr	w0, [x9, #424]
  4027b0:	adrp	x1, 404000 <ferror@plt+0x2b20>
  4027b4:	add	x1, x1, #0xf9
  4027b8:	mov	x2, x20
  4027bc:	mov	x3, x19
  4027c0:	cmp	w8, #0x22
  4027c4:	b.ne	4027cc <ferror@plt+0x12ec>  // b.any
  4027c8:	bl	4014c0 <err@plt>
  4027cc:	bl	401460 <errx@plt>
  4027d0:	stp	x29, x30, [sp, #-16]!
  4027d4:	mov	w2, #0xa                   	// #10
  4027d8:	mov	x29, sp
  4027dc:	bl	4027e8 <ferror@plt+0x1308>
  4027e0:	ldp	x29, x30, [sp], #16
  4027e4:	ret
  4027e8:	stp	x29, x30, [sp, #-32]!
  4027ec:	stp	x20, x19, [sp, #16]
  4027f0:	mov	x29, sp
  4027f4:	mov	x20, x1
  4027f8:	mov	x19, x0
  4027fc:	bl	40286c <ferror@plt+0x138c>
  402800:	lsr	x8, x0, #32
  402804:	cbnz	x8, 402814 <ferror@plt+0x1334>
  402808:	ldp	x20, x19, [sp, #16]
  40280c:	ldp	x29, x30, [sp], #32
  402810:	ret
  402814:	bl	401490 <__errno_location@plt>
  402818:	mov	w8, #0x22                  	// #34
  40281c:	str	w8, [x0]
  402820:	adrp	x8, 415000 <ferror@plt+0x13b20>
  402824:	ldr	w0, [x8, #424]
  402828:	adrp	x1, 404000 <ferror@plt+0x2b20>
  40282c:	add	x1, x1, #0xf9
  402830:	mov	x2, x20
  402834:	mov	x3, x19
  402838:	bl	4014c0 <err@plt>
  40283c:	stp	x29, x30, [sp, #-16]!
  402840:	mov	w2, #0x10                  	// #16
  402844:	mov	x29, sp
  402848:	bl	4027e8 <ferror@plt+0x1308>
  40284c:	ldp	x29, x30, [sp], #16
  402850:	ret
  402854:	stp	x29, x30, [sp, #-16]!
  402858:	mov	w2, #0xa                   	// #10
  40285c:	mov	x29, sp
  402860:	bl	40286c <ferror@plt+0x138c>
  402864:	ldp	x29, x30, [sp], #16
  402868:	ret
  40286c:	sub	sp, sp, #0x40
  402870:	stp	x29, x30, [sp, #16]
  402874:	stp	x22, x21, [sp, #32]
  402878:	stp	x20, x19, [sp, #48]
  40287c:	add	x29, sp, #0x10
  402880:	mov	w22, w2
  402884:	mov	x20, x1
  402888:	mov	x19, x0
  40288c:	str	xzr, [sp, #8]
  402890:	bl	401490 <__errno_location@plt>
  402894:	mov	x21, x0
  402898:	str	wzr, [x0]
  40289c:	cbz	x19, 4028ec <ferror@plt+0x140c>
  4028a0:	ldrb	w8, [x19]
  4028a4:	cbz	w8, 4028ec <ferror@plt+0x140c>
  4028a8:	add	x1, sp, #0x8
  4028ac:	mov	x0, x19
  4028b0:	mov	w2, w22
  4028b4:	bl	401330 <strtoumax@plt>
  4028b8:	ldr	w8, [x21]
  4028bc:	cbnz	w8, 4028ec <ferror@plt+0x140c>
  4028c0:	ldr	x8, [sp, #8]
  4028c4:	cmp	x8, x19
  4028c8:	b.eq	4028ec <ferror@plt+0x140c>  // b.none
  4028cc:	cbz	x8, 4028d8 <ferror@plt+0x13f8>
  4028d0:	ldrb	w8, [x8]
  4028d4:	cbnz	w8, 4028ec <ferror@plt+0x140c>
  4028d8:	ldp	x20, x19, [sp, #48]
  4028dc:	ldp	x22, x21, [sp, #32]
  4028e0:	ldp	x29, x30, [sp, #16]
  4028e4:	add	sp, sp, #0x40
  4028e8:	ret
  4028ec:	ldr	w8, [x21]
  4028f0:	adrp	x9, 415000 <ferror@plt+0x13b20>
  4028f4:	ldr	w0, [x9, #424]
  4028f8:	adrp	x1, 404000 <ferror@plt+0x2b20>
  4028fc:	add	x1, x1, #0xf9
  402900:	mov	x2, x20
  402904:	mov	x3, x19
  402908:	cmp	w8, #0x22
  40290c:	b.ne	402914 <ferror@plt+0x1434>  // b.any
  402910:	bl	4014c0 <err@plt>
  402914:	bl	401460 <errx@plt>
  402918:	stp	x29, x30, [sp, #-16]!
  40291c:	mov	w2, #0x10                  	// #16
  402920:	mov	x29, sp
  402924:	bl	40286c <ferror@plt+0x138c>
  402928:	ldp	x29, x30, [sp], #16
  40292c:	ret
  402930:	stp	x29, x30, [sp, #-48]!
  402934:	mov	x29, sp
  402938:	str	x21, [sp, #16]
  40293c:	stp	x20, x19, [sp, #32]
  402940:	mov	x20, x1
  402944:	mov	x19, x0
  402948:	str	xzr, [x29, #24]
  40294c:	bl	401490 <__errno_location@plt>
  402950:	mov	x21, x0
  402954:	str	wzr, [x0]
  402958:	cbz	x19, 4029a0 <ferror@plt+0x14c0>
  40295c:	ldrb	w8, [x19]
  402960:	cbz	w8, 4029a0 <ferror@plt+0x14c0>
  402964:	add	x1, x29, #0x18
  402968:	mov	x0, x19
  40296c:	bl	401240 <strtod@plt>
  402970:	ldr	w8, [x21]
  402974:	cbnz	w8, 4029a0 <ferror@plt+0x14c0>
  402978:	ldr	x8, [x29, #24]
  40297c:	cmp	x8, x19
  402980:	b.eq	4029a0 <ferror@plt+0x14c0>  // b.none
  402984:	cbz	x8, 402990 <ferror@plt+0x14b0>
  402988:	ldrb	w8, [x8]
  40298c:	cbnz	w8, 4029a0 <ferror@plt+0x14c0>
  402990:	ldp	x20, x19, [sp, #32]
  402994:	ldr	x21, [sp, #16]
  402998:	ldp	x29, x30, [sp], #48
  40299c:	ret
  4029a0:	ldr	w8, [x21]
  4029a4:	adrp	x9, 415000 <ferror@plt+0x13b20>
  4029a8:	ldr	w0, [x9, #424]
  4029ac:	adrp	x1, 404000 <ferror@plt+0x2b20>
  4029b0:	add	x1, x1, #0xf9
  4029b4:	mov	x2, x20
  4029b8:	mov	x3, x19
  4029bc:	cmp	w8, #0x22
  4029c0:	b.ne	4029c8 <ferror@plt+0x14e8>  // b.any
  4029c4:	bl	4014c0 <err@plt>
  4029c8:	bl	401460 <errx@plt>
  4029cc:	stp	x29, x30, [sp, #-48]!
  4029d0:	mov	x29, sp
  4029d4:	str	x21, [sp, #16]
  4029d8:	stp	x20, x19, [sp, #32]
  4029dc:	mov	x20, x1
  4029e0:	mov	x19, x0
  4029e4:	str	xzr, [x29, #24]
  4029e8:	bl	401490 <__errno_location@plt>
  4029ec:	mov	x21, x0
  4029f0:	str	wzr, [x0]
  4029f4:	cbz	x19, 402a40 <ferror@plt+0x1560>
  4029f8:	ldrb	w8, [x19]
  4029fc:	cbz	w8, 402a40 <ferror@plt+0x1560>
  402a00:	add	x1, x29, #0x18
  402a04:	mov	w2, #0xa                   	// #10
  402a08:	mov	x0, x19
  402a0c:	bl	4013c0 <strtol@plt>
  402a10:	ldr	w8, [x21]
  402a14:	cbnz	w8, 402a40 <ferror@plt+0x1560>
  402a18:	ldr	x8, [x29, #24]
  402a1c:	cmp	x8, x19
  402a20:	b.eq	402a40 <ferror@plt+0x1560>  // b.none
  402a24:	cbz	x8, 402a30 <ferror@plt+0x1550>
  402a28:	ldrb	w8, [x8]
  402a2c:	cbnz	w8, 402a40 <ferror@plt+0x1560>
  402a30:	ldp	x20, x19, [sp, #32]
  402a34:	ldr	x21, [sp, #16]
  402a38:	ldp	x29, x30, [sp], #48
  402a3c:	ret
  402a40:	ldr	w8, [x21]
  402a44:	adrp	x9, 415000 <ferror@plt+0x13b20>
  402a48:	ldr	w0, [x9, #424]
  402a4c:	adrp	x1, 404000 <ferror@plt+0x2b20>
  402a50:	add	x1, x1, #0xf9
  402a54:	mov	x2, x20
  402a58:	mov	x3, x19
  402a5c:	cmp	w8, #0x22
  402a60:	b.ne	402a68 <ferror@plt+0x1588>  // b.any
  402a64:	bl	4014c0 <err@plt>
  402a68:	bl	401460 <errx@plt>
  402a6c:	stp	x29, x30, [sp, #-48]!
  402a70:	mov	x29, sp
  402a74:	str	x21, [sp, #16]
  402a78:	stp	x20, x19, [sp, #32]
  402a7c:	mov	x20, x1
  402a80:	mov	x19, x0
  402a84:	str	xzr, [x29, #24]
  402a88:	bl	401490 <__errno_location@plt>
  402a8c:	mov	x21, x0
  402a90:	str	wzr, [x0]
  402a94:	cbz	x19, 402ae0 <ferror@plt+0x1600>
  402a98:	ldrb	w8, [x19]
  402a9c:	cbz	w8, 402ae0 <ferror@plt+0x1600>
  402aa0:	add	x1, x29, #0x18
  402aa4:	mov	w2, #0xa                   	// #10
  402aa8:	mov	x0, x19
  402aac:	bl	4011e0 <strtoul@plt>
  402ab0:	ldr	w8, [x21]
  402ab4:	cbnz	w8, 402ae0 <ferror@plt+0x1600>
  402ab8:	ldr	x8, [x29, #24]
  402abc:	cmp	x8, x19
  402ac0:	b.eq	402ae0 <ferror@plt+0x1600>  // b.none
  402ac4:	cbz	x8, 402ad0 <ferror@plt+0x15f0>
  402ac8:	ldrb	w8, [x8]
  402acc:	cbnz	w8, 402ae0 <ferror@plt+0x1600>
  402ad0:	ldp	x20, x19, [sp, #32]
  402ad4:	ldr	x21, [sp, #16]
  402ad8:	ldp	x29, x30, [sp], #48
  402adc:	ret
  402ae0:	ldr	w8, [x21]
  402ae4:	adrp	x9, 415000 <ferror@plt+0x13b20>
  402ae8:	ldr	w0, [x9, #424]
  402aec:	adrp	x1, 404000 <ferror@plt+0x2b20>
  402af0:	add	x1, x1, #0xf9
  402af4:	mov	x2, x20
  402af8:	mov	x3, x19
  402afc:	cmp	w8, #0x22
  402b00:	b.ne	402b08 <ferror@plt+0x1628>  // b.any
  402b04:	bl	4014c0 <err@plt>
  402b08:	bl	401460 <errx@plt>
  402b0c:	sub	sp, sp, #0x30
  402b10:	stp	x20, x19, [sp, #32]
  402b14:	mov	x20, x1
  402b18:	add	x1, sp, #0x8
  402b1c:	stp	x29, x30, [sp, #16]
  402b20:	add	x29, sp, #0x10
  402b24:	mov	x19, x0
  402b28:	bl	402398 <ferror@plt+0xeb8>
  402b2c:	cbnz	w0, 402b44 <ferror@plt+0x1664>
  402b30:	ldr	x0, [sp, #8]
  402b34:	ldp	x20, x19, [sp, #32]
  402b38:	ldp	x29, x30, [sp, #16]
  402b3c:	add	sp, sp, #0x30
  402b40:	ret
  402b44:	bl	401490 <__errno_location@plt>
  402b48:	adrp	x9, 415000 <ferror@plt+0x13b20>
  402b4c:	ldr	w8, [x0]
  402b50:	ldr	w0, [x9, #424]
  402b54:	adrp	x1, 404000 <ferror@plt+0x2b20>
  402b58:	add	x1, x1, #0xf9
  402b5c:	mov	x2, x20
  402b60:	mov	x3, x19
  402b64:	cbnz	w8, 402b6c <ferror@plt+0x168c>
  402b68:	bl	401460 <errx@plt>
  402b6c:	bl	4014c0 <err@plt>
  402b70:	stp	x29, x30, [sp, #-32]!
  402b74:	str	x19, [sp, #16]
  402b78:	mov	x19, x1
  402b7c:	mov	x1, x2
  402b80:	mov	x29, sp
  402b84:	bl	402930 <ferror@plt+0x1450>
  402b88:	fcvtzs	x8, d0
  402b8c:	mov	x9, #0x848000000000        	// #145685290680320
  402b90:	movk	x9, #0x412e, lsl #48
  402b94:	scvtf	d1, x8
  402b98:	fmov	d2, x9
  402b9c:	fsub	d0, d0, d1
  402ba0:	fmul	d0, d0, d2
  402ba4:	fcvtzs	x9, d0
  402ba8:	stp	x8, x9, [x19]
  402bac:	ldr	x19, [sp, #16]
  402bb0:	ldp	x29, x30, [sp], #32
  402bb4:	ret
  402bb8:	and	w8, w0, #0xf000
  402bbc:	sub	w8, w8, #0x1, lsl #12
  402bc0:	lsr	w9, w8, #12
  402bc4:	cmp	w9, #0xb
  402bc8:	mov	w8, wzr
  402bcc:	b.hi	402c20 <ferror@plt+0x1740>  // b.pmore
  402bd0:	adrp	x10, 404000 <ferror@plt+0x2b20>
  402bd4:	add	x10, x10, #0xdb
  402bd8:	adr	x11, 402bec <ferror@plt+0x170c>
  402bdc:	ldrb	w12, [x10, x9]
  402be0:	add	x11, x11, x12, lsl #2
  402be4:	mov	w9, #0x64                  	// #100
  402be8:	br	x11
  402bec:	mov	w9, #0x70                  	// #112
  402bf0:	b	402c18 <ferror@plt+0x1738>
  402bf4:	mov	w9, #0x63                  	// #99
  402bf8:	b	402c18 <ferror@plt+0x1738>
  402bfc:	mov	w9, #0x62                  	// #98
  402c00:	b	402c18 <ferror@plt+0x1738>
  402c04:	mov	w9, #0x6c                  	// #108
  402c08:	b	402c18 <ferror@plt+0x1738>
  402c0c:	mov	w9, #0x73                  	// #115
  402c10:	b	402c18 <ferror@plt+0x1738>
  402c14:	mov	w9, #0x2d                  	// #45
  402c18:	mov	w8, #0x1                   	// #1
  402c1c:	strb	w9, [x1]
  402c20:	tst	w0, #0x100
  402c24:	mov	w9, #0x72                  	// #114
  402c28:	mov	w10, #0x2d                  	// #45
  402c2c:	add	x11, x1, x8
  402c30:	mov	w12, #0x77                  	// #119
  402c34:	csel	w17, w10, w9, eq  // eq = none
  402c38:	tst	w0, #0x80
  402c3c:	mov	w14, #0x53                  	// #83
  402c40:	mov	w15, #0x73                  	// #115
  402c44:	mov	w16, #0x78                  	// #120
  402c48:	strb	w17, [x11]
  402c4c:	csel	w17, w10, w12, eq  // eq = none
  402c50:	tst	w0, #0x40
  402c54:	orr	x13, x8, #0x2
  402c58:	strb	w17, [x11, #1]
  402c5c:	csel	w11, w15, w14, ne  // ne = any
  402c60:	csel	w17, w16, w10, ne  // ne = any
  402c64:	tst	w0, #0x800
  402c68:	csel	w11, w17, w11, eq  // eq = none
  402c6c:	add	x13, x13, x1
  402c70:	tst	w0, #0x20
  402c74:	strb	w11, [x13]
  402c78:	csel	w11, w10, w9, eq  // eq = none
  402c7c:	tst	w0, #0x10
  402c80:	strb	w11, [x13, #1]
  402c84:	csel	w11, w10, w12, eq  // eq = none
  402c88:	tst	w0, #0x8
  402c8c:	csel	w14, w15, w14, ne  // ne = any
  402c90:	csel	w15, w16, w10, ne  // ne = any
  402c94:	tst	w0, #0x400
  402c98:	orr	x8, x8, #0x6
  402c9c:	csel	w14, w15, w14, eq  // eq = none
  402ca0:	tst	w0, #0x4
  402ca4:	add	x8, x8, x1
  402ca8:	csel	w9, w10, w9, eq  // eq = none
  402cac:	tst	w0, #0x2
  402cb0:	mov	w17, #0x54                  	// #84
  402cb4:	strb	w11, [x13, #2]
  402cb8:	mov	w11, #0x74                  	// #116
  402cbc:	strb	w14, [x13, #3]
  402cc0:	strb	w9, [x8]
  402cc4:	csel	w9, w10, w12, eq  // eq = none
  402cc8:	tst	w0, #0x1
  402ccc:	strb	w9, [x8, #1]
  402cd0:	csel	w9, w11, w17, ne  // ne = any
  402cd4:	csel	w10, w16, w10, ne  // ne = any
  402cd8:	tst	w0, #0x200
  402cdc:	csel	w9, w10, w9, eq  // eq = none
  402ce0:	mov	x0, x1
  402ce4:	strb	w9, [x8, #2]
  402ce8:	strb	wzr, [x8, #3]
  402cec:	ret
  402cf0:	sub	sp, sp, #0x60
  402cf4:	stp	x22, x21, [sp, #64]
  402cf8:	stp	x20, x19, [sp, #80]
  402cfc:	mov	x21, x1
  402d00:	mov	w20, w0
  402d04:	add	x22, sp, #0x8
  402d08:	stp	x29, x30, [sp, #48]
  402d0c:	add	x29, sp, #0x30
  402d10:	tbz	w0, #1, 402d20 <ferror@plt+0x1840>
  402d14:	orr	x22, x22, #0x1
  402d18:	mov	w8, #0x20                  	// #32
  402d1c:	strb	w8, [sp, #8]
  402d20:	mov	x0, x21
  402d24:	bl	402ec0 <ferror@plt+0x19e0>
  402d28:	cbz	w0, 402d4c <ferror@plt+0x186c>
  402d2c:	mov	w8, #0x6667                	// #26215
  402d30:	movk	w8, #0x6666, lsl #16
  402d34:	smull	x8, w0, w8
  402d38:	lsr	x9, x8, #63
  402d3c:	asr	x8, x8, #34
  402d40:	add	w8, w8, w9
  402d44:	sxtw	x9, w8
  402d48:	b	402d50 <ferror@plt+0x1870>
  402d4c:	mov	x9, xzr
  402d50:	adrp	x8, 404000 <ferror@plt+0x2b20>
  402d54:	add	x8, x8, #0x102
  402d58:	ldrb	w11, [x8, x9]
  402d5c:	mov	x10, #0xffffffffffffffff    	// #-1
  402d60:	lsl	x8, x10, x0
  402d64:	bic	x8, x21, x8
  402d68:	cmp	w0, #0x0
  402d6c:	mov	x10, x22
  402d70:	lsr	x19, x21, x0
  402d74:	csel	x8, x8, xzr, ne  // ne = any
  402d78:	strb	w11, [x10], #1
  402d7c:	tbz	w20, #0, 402d90 <ferror@plt+0x18b0>
  402d80:	cbz	x9, 402d90 <ferror@plt+0x18b0>
  402d84:	mov	w9, #0x4269                	// #17001
  402d88:	add	x10, x22, #0x3
  402d8c:	sturh	w9, [x22, #1]
  402d90:	strb	wzr, [x10]
  402d94:	cbz	x8, 402ddc <ferror@plt+0x18fc>
  402d98:	sub	w9, w0, #0xa
  402d9c:	lsr	x8, x8, x9
  402da0:	tbnz	w20, #2, 402de8 <ferror@plt+0x1908>
  402da4:	mov	x10, #0xf5c3                	// #62915
  402da8:	movk	x10, #0x5c28, lsl #16
  402dac:	add	x9, x8, #0x32
  402db0:	movk	x10, #0xc28f, lsl #32
  402db4:	movk	x10, #0x28f5, lsl #48
  402db8:	sub	x8, x8, #0x3b6
  402dbc:	lsr	x9, x9, #2
  402dc0:	cmp	x8, #0x64
  402dc4:	umulh	x8, x9, x10
  402dc8:	lsr	x8, x8, #2
  402dcc:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  402dd0:	cinc	w19, w19, cc  // cc = lo, ul, last
  402dd4:	cbnz	x20, 402e18 <ferror@plt+0x1938>
  402dd8:	b	402e88 <ferror@plt+0x19a8>
  402ddc:	mov	x20, xzr
  402de0:	cbnz	x20, 402e18 <ferror@plt+0x1938>
  402de4:	b	402e88 <ferror@plt+0x19a8>
  402de8:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  402dec:	add	x8, x8, #0x5
  402df0:	movk	x9, #0xcccd
  402df4:	umulh	x10, x8, x9
  402df8:	lsr	x20, x10, #3
  402dfc:	mul	x9, x20, x9
  402e00:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  402e04:	ror	x9, x9, #1
  402e08:	movk	x10, #0x1999, lsl #48
  402e0c:	cmp	x9, x10
  402e10:	b.ls	402e68 <ferror@plt+0x1988>  // b.plast
  402e14:	cbz	x20, 402e88 <ferror@plt+0x19a8>
  402e18:	bl	401280 <localeconv@plt>
  402e1c:	cbz	x0, 402e2c <ferror@plt+0x194c>
  402e20:	ldr	x4, [x0]
  402e24:	cbnz	x4, 402e34 <ferror@plt+0x1954>
  402e28:	b	402e3c <ferror@plt+0x195c>
  402e2c:	mov	x4, xzr
  402e30:	cbz	x4, 402e3c <ferror@plt+0x195c>
  402e34:	ldrb	w8, [x4]
  402e38:	cbnz	w8, 402e44 <ferror@plt+0x1964>
  402e3c:	adrp	x4, 404000 <ferror@plt+0x2b20>
  402e40:	add	x4, x4, #0x10a
  402e44:	adrp	x2, 404000 <ferror@plt+0x2b20>
  402e48:	add	x2, x2, #0x10c
  402e4c:	add	x0, sp, #0x10
  402e50:	add	x6, sp, #0x8
  402e54:	mov	w1, #0x20                  	// #32
  402e58:	mov	w3, w19
  402e5c:	mov	x5, x20
  402e60:	bl	401270 <snprintf@plt>
  402e64:	b	402ea4 <ferror@plt+0x19c4>
  402e68:	mov	x9, #0xf5c3                	// #62915
  402e6c:	movk	x9, #0x5c28, lsl #16
  402e70:	movk	x9, #0xc28f, lsl #32
  402e74:	lsr	x8, x8, #2
  402e78:	movk	x9, #0x28f5, lsl #48
  402e7c:	umulh	x8, x8, x9
  402e80:	lsr	x20, x8, #2
  402e84:	cbnz	x20, 402e18 <ferror@plt+0x1938>
  402e88:	adrp	x2, 404000 <ferror@plt+0x2b20>
  402e8c:	add	x2, x2, #0x116
  402e90:	add	x0, sp, #0x10
  402e94:	add	x4, sp, #0x8
  402e98:	mov	w1, #0x20                  	// #32
  402e9c:	mov	w3, w19
  402ea0:	bl	401270 <snprintf@plt>
  402ea4:	add	x0, sp, #0x10
  402ea8:	bl	401300 <strdup@plt>
  402eac:	ldp	x20, x19, [sp, #80]
  402eb0:	ldp	x22, x21, [sp, #64]
  402eb4:	ldp	x29, x30, [sp, #48]
  402eb8:	add	sp, sp, #0x60
  402ebc:	ret
  402ec0:	mov	w8, #0xa                   	// #10
  402ec4:	lsr	x9, x0, x8
  402ec8:	cbz	x9, 402edc <ferror@plt+0x19fc>
  402ecc:	cmp	x8, #0x33
  402ed0:	add	x8, x8, #0xa
  402ed4:	b.cc	402ec4 <ferror@plt+0x19e4>  // b.lo, b.ul, b.last
  402ed8:	mov	w8, #0x46                  	// #70
  402edc:	sub	w0, w8, #0xa
  402ee0:	ret
  402ee4:	stp	x29, x30, [sp, #-80]!
  402ee8:	stp	x26, x25, [sp, #16]
  402eec:	stp	x24, x23, [sp, #32]
  402ef0:	stp	x22, x21, [sp, #48]
  402ef4:	stp	x20, x19, [sp, #64]
  402ef8:	mov	x29, sp
  402efc:	cbz	x0, 402fe0 <ferror@plt+0x1b00>
  402f00:	mov	x20, x3
  402f04:	mov	w19, #0xffffffff            	// #-1
  402f08:	cbz	x3, 402ffc <ferror@plt+0x1b1c>
  402f0c:	mov	x21, x2
  402f10:	cbz	x2, 402ffc <ferror@plt+0x1b1c>
  402f14:	mov	x22, x1
  402f18:	cbz	x1, 402ffc <ferror@plt+0x1b1c>
  402f1c:	ldrb	w8, [x0]
  402f20:	cbz	w8, 402ffc <ferror@plt+0x1b1c>
  402f24:	ldrb	w8, [x0]
  402f28:	cbz	w8, 402fe8 <ferror@plt+0x1b08>
  402f2c:	mov	x24, xzr
  402f30:	mov	x23, xzr
  402f34:	add	x25, x0, #0x1
  402f38:	b	402f44 <ferror@plt+0x1a64>
  402f3c:	ldrb	w8, [x25], #1
  402f40:	cbz	w8, 402ff8 <ferror@plt+0x1b18>
  402f44:	cmp	x24, x21
  402f48:	b.cs	402fb8 <ferror@plt+0x1ad8>  // b.hs, b.nlast
  402f4c:	ldrb	w10, [x25]
  402f50:	sub	x9, x25, #0x1
  402f54:	cmp	x23, #0x0
  402f58:	and	w8, w8, #0xff
  402f5c:	csel	x23, x9, x23, eq  // eq = none
  402f60:	cmp	w8, #0x2c
  402f64:	csel	x8, x9, xzr, eq  // eq = none
  402f68:	cmp	w10, #0x0
  402f6c:	csel	x26, x25, x8, eq  // eq = none
  402f70:	mov	w8, #0x4                   	// #4
  402f74:	cbz	x23, 402fc0 <ferror@plt+0x1ae0>
  402f78:	cbz	x26, 402fc0 <ferror@plt+0x1ae0>
  402f7c:	subs	x1, x26, x23
  402f80:	b.ls	402fd0 <ferror@plt+0x1af0>  // b.plast
  402f84:	mov	x0, x23
  402f88:	blr	x20
  402f8c:	cmn	w0, #0x1
  402f90:	b.eq	402fd0 <ferror@plt+0x1af0>  // b.none
  402f94:	str	w0, [x22, x24, lsl #2]
  402f98:	ldrb	w8, [x26]
  402f9c:	mov	x23, xzr
  402fa0:	add	x24, x24, #0x1
  402fa4:	cmp	w8, #0x0
  402fa8:	cset	w8, eq  // eq = none
  402fac:	lsl	w8, w8, #1
  402fb0:	cbnz	w8, 402fc4 <ferror@plt+0x1ae4>
  402fb4:	b	402f3c <ferror@plt+0x1a5c>
  402fb8:	mov	w19, #0xfffffffe            	// #-2
  402fbc:	mov	w8, #0x1                   	// #1
  402fc0:	cbz	w8, 402f3c <ferror@plt+0x1a5c>
  402fc4:	cmp	w8, #0x4
  402fc8:	b.eq	402f3c <ferror@plt+0x1a5c>  // b.none
  402fcc:	b	402ff0 <ferror@plt+0x1b10>
  402fd0:	mov	w19, #0xffffffff            	// #-1
  402fd4:	mov	w8, #0x1                   	// #1
  402fd8:	cbnz	w8, 402fc4 <ferror@plt+0x1ae4>
  402fdc:	b	402f3c <ferror@plt+0x1a5c>
  402fe0:	mov	w19, #0xffffffff            	// #-1
  402fe4:	b	402ffc <ferror@plt+0x1b1c>
  402fe8:	mov	x24, xzr
  402fec:	b	402ff8 <ferror@plt+0x1b18>
  402ff0:	cmp	w8, #0x2
  402ff4:	b.ne	402ffc <ferror@plt+0x1b1c>  // b.any
  402ff8:	mov	w19, w24
  402ffc:	mov	w0, w19
  403000:	ldp	x20, x19, [sp, #64]
  403004:	ldp	x22, x21, [sp, #48]
  403008:	ldp	x24, x23, [sp, #32]
  40300c:	ldp	x26, x25, [sp, #16]
  403010:	ldp	x29, x30, [sp], #80
  403014:	ret
  403018:	stp	x29, x30, [sp, #-32]!
  40301c:	str	x19, [sp, #16]
  403020:	mov	x29, sp
  403024:	cbz	x0, 403048 <ferror@plt+0x1b68>
  403028:	mov	x19, x3
  40302c:	mov	w8, #0xffffffff            	// #-1
  403030:	cbz	x3, 40304c <ferror@plt+0x1b6c>
  403034:	ldrb	w9, [x0]
  403038:	cbz	w9, 40304c <ferror@plt+0x1b6c>
  40303c:	ldr	x8, [x19]
  403040:	cmp	x8, x2
  403044:	b.ls	40305c <ferror@plt+0x1b7c>  // b.plast
  403048:	mov	w8, #0xffffffff            	// #-1
  40304c:	ldr	x19, [sp, #16]
  403050:	mov	w0, w8
  403054:	ldp	x29, x30, [sp], #32
  403058:	ret
  40305c:	cmp	w9, #0x2b
  403060:	b.ne	40306c <ferror@plt+0x1b8c>  // b.any
  403064:	add	x0, x0, #0x1
  403068:	b	403070 <ferror@plt+0x1b90>
  40306c:	str	xzr, [x19]
  403070:	ldr	x8, [x19]
  403074:	mov	x3, x4
  403078:	add	x1, x1, x8, lsl #2
  40307c:	sub	x2, x2, x8
  403080:	bl	402ee4 <ferror@plt+0x1a04>
  403084:	mov	w8, w0
  403088:	cmp	w0, #0x1
  40308c:	b.lt	40304c <ferror@plt+0x1b6c>  // b.tstop
  403090:	ldr	x9, [x19]
  403094:	add	x9, x9, w8, sxtw
  403098:	str	x9, [x19]
  40309c:	b	40304c <ferror@plt+0x1b6c>
  4030a0:	stp	x29, x30, [sp, #-80]!
  4030a4:	stp	x22, x21, [sp, #48]
  4030a8:	mov	w21, #0xffffffea            	// #-22
  4030ac:	str	x25, [sp, #16]
  4030b0:	stp	x24, x23, [sp, #32]
  4030b4:	stp	x20, x19, [sp, #64]
  4030b8:	mov	x29, sp
  4030bc:	cbz	x1, 4031a8 <ferror@plt+0x1cc8>
  4030c0:	cbz	x0, 4031a8 <ferror@plt+0x1cc8>
  4030c4:	mov	x19, x2
  4030c8:	cbz	x2, 4031a8 <ferror@plt+0x1cc8>
  4030cc:	ldrb	w8, [x0]
  4030d0:	cbz	w8, 4031a4 <ferror@plt+0x1cc4>
  4030d4:	mov	x20, x1
  4030d8:	mov	x22, xzr
  4030dc:	add	x23, x0, #0x1
  4030e0:	mov	w24, #0x1                   	// #1
  4030e4:	b	4030f0 <ferror@plt+0x1c10>
  4030e8:	ldrb	w8, [x23], #1
  4030ec:	cbz	w8, 4031a4 <ferror@plt+0x1cc4>
  4030f0:	mov	x9, x23
  4030f4:	ldrb	w10, [x9], #-1
  4030f8:	cmp	x22, #0x0
  4030fc:	and	w8, w8, #0xff
  403100:	csel	x22, x9, x22, eq  // eq = none
  403104:	cmp	w8, #0x2c
  403108:	csel	x8, x9, xzr, eq  // eq = none
  40310c:	cmp	w10, #0x0
  403110:	csel	x25, x23, x8, eq  // eq = none
  403114:	mov	w8, #0x4                   	// #4
  403118:	cbz	x22, 40317c <ferror@plt+0x1c9c>
  40311c:	cbz	x25, 40317c <ferror@plt+0x1c9c>
  403120:	subs	x1, x25, x22
  403124:	b.ls	403174 <ferror@plt+0x1c94>  // b.plast
  403128:	mov	x0, x22
  40312c:	blr	x19
  403130:	tbnz	w0, #31, 40318c <ferror@plt+0x1cac>
  403134:	add	w8, w0, #0x7
  403138:	cmp	w0, #0x0
  40313c:	csel	w8, w8, w0, lt  // lt = tstop
  403140:	sbfx	x8, x8, #3, #29
  403144:	ldrb	w9, [x20, x8]
  403148:	and	w10, w0, #0x7
  40314c:	lsl	w10, w24, w10
  403150:	mov	x22, xzr
  403154:	orr	w9, w9, w10
  403158:	strb	w9, [x20, x8]
  40315c:	ldrb	w8, [x25]
  403160:	cmp	w8, #0x0
  403164:	cset	w8, eq  // eq = none
  403168:	lsl	w8, w8, #1
  40316c:	cbnz	w8, 403180 <ferror@plt+0x1ca0>
  403170:	b	4030e8 <ferror@plt+0x1c08>
  403174:	mov	w21, #0xffffffff            	// #-1
  403178:	mov	w8, #0x1                   	// #1
  40317c:	cbz	w8, 4030e8 <ferror@plt+0x1c08>
  403180:	cmp	w8, #0x4
  403184:	b.eq	4030e8 <ferror@plt+0x1c08>  // b.none
  403188:	b	40319c <ferror@plt+0x1cbc>
  40318c:	mov	w8, #0x1                   	// #1
  403190:	mov	w21, w0
  403194:	cbnz	w8, 403180 <ferror@plt+0x1ca0>
  403198:	b	4030e8 <ferror@plt+0x1c08>
  40319c:	cmp	w8, #0x2
  4031a0:	b.ne	4031a8 <ferror@plt+0x1cc8>  // b.any
  4031a4:	mov	w21, wzr
  4031a8:	mov	w0, w21
  4031ac:	ldp	x20, x19, [sp, #64]
  4031b0:	ldp	x22, x21, [sp, #48]
  4031b4:	ldp	x24, x23, [sp, #32]
  4031b8:	ldr	x25, [sp, #16]
  4031bc:	ldp	x29, x30, [sp], #80
  4031c0:	ret
  4031c4:	stp	x29, x30, [sp, #-64]!
  4031c8:	stp	x22, x21, [sp, #32]
  4031cc:	mov	w21, #0xffffffea            	// #-22
  4031d0:	stp	x24, x23, [sp, #16]
  4031d4:	stp	x20, x19, [sp, #48]
  4031d8:	mov	x29, sp
  4031dc:	cbz	x1, 4032ac <ferror@plt+0x1dcc>
  4031e0:	cbz	x0, 4032ac <ferror@plt+0x1dcc>
  4031e4:	mov	x19, x2
  4031e8:	cbz	x2, 4032ac <ferror@plt+0x1dcc>
  4031ec:	ldrb	w8, [x0]
  4031f0:	cbz	w8, 4032a8 <ferror@plt+0x1dc8>
  4031f4:	mov	x20, x1
  4031f8:	mov	x22, xzr
  4031fc:	add	x23, x0, #0x1
  403200:	b	40320c <ferror@plt+0x1d2c>
  403204:	ldrb	w8, [x23], #1
  403208:	cbz	w8, 4032a8 <ferror@plt+0x1dc8>
  40320c:	mov	x9, x23
  403210:	ldrb	w10, [x9], #-1
  403214:	cmp	x22, #0x0
  403218:	and	w8, w8, #0xff
  40321c:	csel	x22, x9, x22, eq  // eq = none
  403220:	cmp	w8, #0x2c
  403224:	csel	x8, x9, xzr, eq  // eq = none
  403228:	cmp	w10, #0x0
  40322c:	csel	x24, x23, x8, eq  // eq = none
  403230:	mov	w8, #0x4                   	// #4
  403234:	cbz	x22, 403280 <ferror@plt+0x1da0>
  403238:	cbz	x24, 403280 <ferror@plt+0x1da0>
  40323c:	subs	x1, x24, x22
  403240:	b.ls	403278 <ferror@plt+0x1d98>  // b.plast
  403244:	mov	x0, x22
  403248:	blr	x19
  40324c:	tbnz	x0, #63, 403290 <ferror@plt+0x1db0>
  403250:	ldr	x8, [x20]
  403254:	mov	x22, xzr
  403258:	orr	x8, x8, x0
  40325c:	str	x8, [x20]
  403260:	ldrb	w8, [x24]
  403264:	cmp	w8, #0x0
  403268:	cset	w8, eq  // eq = none
  40326c:	lsl	w8, w8, #1
  403270:	cbnz	w8, 403284 <ferror@plt+0x1da4>
  403274:	b	403204 <ferror@plt+0x1d24>
  403278:	mov	w21, #0xffffffff            	// #-1
  40327c:	mov	w8, #0x1                   	// #1
  403280:	cbz	w8, 403204 <ferror@plt+0x1d24>
  403284:	cmp	w8, #0x4
  403288:	b.eq	403204 <ferror@plt+0x1d24>  // b.none
  40328c:	b	4032a0 <ferror@plt+0x1dc0>
  403290:	mov	w8, #0x1                   	// #1
  403294:	mov	w21, w0
  403298:	cbnz	w8, 403284 <ferror@plt+0x1da4>
  40329c:	b	403204 <ferror@plt+0x1d24>
  4032a0:	cmp	w8, #0x2
  4032a4:	b.ne	4032ac <ferror@plt+0x1dcc>  // b.any
  4032a8:	mov	w21, wzr
  4032ac:	mov	w0, w21
  4032b0:	ldp	x20, x19, [sp, #48]
  4032b4:	ldp	x22, x21, [sp, #32]
  4032b8:	ldp	x24, x23, [sp, #16]
  4032bc:	ldp	x29, x30, [sp], #64
  4032c0:	ret
  4032c4:	stp	x29, x30, [sp, #-64]!
  4032c8:	mov	x29, sp
  4032cc:	str	x23, [sp, #16]
  4032d0:	stp	x22, x21, [sp, #32]
  4032d4:	stp	x20, x19, [sp, #48]
  4032d8:	str	xzr, [x29, #24]
  4032dc:	cbz	x0, 4033cc <ferror@plt+0x1eec>
  4032e0:	mov	w21, w3
  4032e4:	mov	x19, x2
  4032e8:	mov	x23, x1
  4032ec:	mov	x22, x0
  4032f0:	str	w3, [x1]
  4032f4:	str	w3, [x2]
  4032f8:	bl	401490 <__errno_location@plt>
  4032fc:	str	wzr, [x0]
  403300:	ldrb	w8, [x22]
  403304:	mov	x20, x0
  403308:	cmp	w8, #0x3a
  40330c:	b.ne	403354 <ferror@plt+0x1e74>  // b.any
  403310:	add	x21, x22, #0x1
  403314:	add	x1, x29, #0x18
  403318:	mov	w2, #0xa                   	// #10
  40331c:	mov	x0, x21
  403320:	bl	4013c0 <strtol@plt>
  403324:	str	w0, [x19]
  403328:	ldr	w8, [x20]
  40332c:	mov	w0, #0xffffffff            	// #-1
  403330:	cbnz	w8, 4033cc <ferror@plt+0x1eec>
  403334:	ldr	x8, [x29, #24]
  403338:	cbz	x8, 4033cc <ferror@plt+0x1eec>
  40333c:	cmp	x8, x21
  403340:	mov	w0, #0xffffffff            	// #-1
  403344:	b.eq	4033cc <ferror@plt+0x1eec>  // b.none
  403348:	ldrb	w8, [x8]
  40334c:	cbz	w8, 4033c8 <ferror@plt+0x1ee8>
  403350:	b	4033cc <ferror@plt+0x1eec>
  403354:	add	x1, x29, #0x18
  403358:	mov	w2, #0xa                   	// #10
  40335c:	mov	x0, x22
  403360:	bl	4013c0 <strtol@plt>
  403364:	str	w0, [x23]
  403368:	str	w0, [x19]
  40336c:	ldr	x8, [x29, #24]
  403370:	mov	w0, #0xffffffff            	// #-1
  403374:	cmp	x8, x22
  403378:	b.eq	4033cc <ferror@plt+0x1eec>  // b.none
  40337c:	ldr	w9, [x20]
  403380:	cbnz	w9, 4033cc <ferror@plt+0x1eec>
  403384:	cbz	x8, 4033cc <ferror@plt+0x1eec>
  403388:	ldrb	w9, [x8]
  40338c:	cmp	w9, #0x2d
  403390:	b.eq	4033b4 <ferror@plt+0x1ed4>  // b.none
  403394:	cmp	w9, #0x3a
  403398:	b.ne	4033c8 <ferror@plt+0x1ee8>  // b.any
  40339c:	ldrb	w10, [x8, #1]
  4033a0:	cbz	w10, 4033c4 <ferror@plt+0x1ee4>
  4033a4:	cmp	w9, #0x3a
  4033a8:	b.eq	4033b4 <ferror@plt+0x1ed4>  // b.none
  4033ac:	cmp	w9, #0x2d
  4033b0:	b.ne	4033c8 <ferror@plt+0x1ee8>  // b.any
  4033b4:	add	x21, x8, #0x1
  4033b8:	str	xzr, [x29, #24]
  4033bc:	str	wzr, [x20]
  4033c0:	b	403314 <ferror@plt+0x1e34>
  4033c4:	str	w21, [x19]
  4033c8:	mov	w0, wzr
  4033cc:	ldp	x20, x19, [sp, #48]
  4033d0:	ldp	x22, x21, [sp, #32]
  4033d4:	ldr	x23, [sp, #16]
  4033d8:	ldp	x29, x30, [sp], #64
  4033dc:	ret
  4033e0:	sub	sp, sp, #0x50
  4033e4:	stp	x20, x19, [sp, #64]
  4033e8:	mov	x20, x1
  4033ec:	mov	x19, x0
  4033f0:	stp	x29, x30, [sp, #16]
  4033f4:	stp	x24, x23, [sp, #32]
  4033f8:	stp	x22, x21, [sp, #48]
  4033fc:	add	x29, sp, #0x10
  403400:	mov	w0, wzr
  403404:	cbz	x20, 4034d0 <ferror@plt+0x1ff0>
  403408:	cbz	x19, 4034d0 <ferror@plt+0x1ff0>
  40340c:	add	x1, sp, #0x8
  403410:	mov	x0, x19
  403414:	bl	4034e8 <ferror@plt+0x2008>
  403418:	mov	x21, x0
  40341c:	mov	x1, sp
  403420:	mov	x0, x20
  403424:	bl	4034e8 <ferror@plt+0x2008>
  403428:	ldp	x24, x22, [sp]
  40342c:	adds	x8, x24, x22
  403430:	b.eq	40345c <ferror@plt+0x1f7c>  // b.none
  403434:	mov	x23, x0
  403438:	cmp	x8, #0x1
  40343c:	b.ne	403484 <ferror@plt+0x1fa4>  // b.any
  403440:	cbz	x21, 403468 <ferror@plt+0x1f88>
  403444:	ldrb	w8, [x21]
  403448:	cmp	w8, #0x2f
  40344c:	b.ne	403468 <ferror@plt+0x1f88>  // b.any
  403450:	mov	w0, #0x1                   	// #1
  403454:	cbnz	w0, 4034c4 <ferror@plt+0x1fe4>
  403458:	b	403400 <ferror@plt+0x1f20>
  40345c:	mov	w0, #0x1                   	// #1
  403460:	cbnz	w0, 4034c4 <ferror@plt+0x1fe4>
  403464:	b	403400 <ferror@plt+0x1f20>
  403468:	cbz	x23, 403484 <ferror@plt+0x1fa4>
  40346c:	ldrb	w8, [x23]
  403470:	cmp	w8, #0x2f
  403474:	b.ne	403484 <ferror@plt+0x1fa4>  // b.any
  403478:	mov	w0, #0x1                   	// #1
  40347c:	cbnz	w0, 4034c4 <ferror@plt+0x1fe4>
  403480:	b	403400 <ferror@plt+0x1f20>
  403484:	mov	w0, #0x3                   	// #3
  403488:	cbz	x21, 4034b0 <ferror@plt+0x1fd0>
  40348c:	cbz	x23, 4034b0 <ferror@plt+0x1fd0>
  403490:	cmp	x22, x24
  403494:	b.ne	4034b0 <ferror@plt+0x1fd0>  // b.any
  403498:	mov	x0, x21
  40349c:	mov	x1, x23
  4034a0:	mov	x2, x22
  4034a4:	bl	4012b0 <strncmp@plt>
  4034a8:	cbz	w0, 4034b8 <ferror@plt+0x1fd8>
  4034ac:	mov	w0, #0x3                   	// #3
  4034b0:	cbnz	w0, 4034c4 <ferror@plt+0x1fe4>
  4034b4:	b	403400 <ferror@plt+0x1f20>
  4034b8:	add	x19, x21, x22
  4034bc:	add	x20, x23, x24
  4034c0:	cbz	w0, 403400 <ferror@plt+0x1f20>
  4034c4:	cmp	w0, #0x3
  4034c8:	b.ne	4034d0 <ferror@plt+0x1ff0>  // b.any
  4034cc:	mov	w0, wzr
  4034d0:	ldp	x20, x19, [sp, #64]
  4034d4:	ldp	x22, x21, [sp, #48]
  4034d8:	ldp	x24, x23, [sp, #32]
  4034dc:	ldp	x29, x30, [sp, #16]
  4034e0:	add	sp, sp, #0x50
  4034e4:	ret
  4034e8:	mov	x8, x0
  4034ec:	str	xzr, [x1]
  4034f0:	mov	x0, x8
  4034f4:	cbz	x8, 40353c <ferror@plt+0x205c>
  4034f8:	ldrb	w9, [x0]
  4034fc:	cmp	w9, #0x2f
  403500:	b.ne	403514 <ferror@plt+0x2034>  // b.any
  403504:	mov	x8, x0
  403508:	ldrb	w10, [x8, #1]!
  40350c:	cmp	w10, #0x2f
  403510:	b.eq	4034f0 <ferror@plt+0x2010>  // b.none
  403514:	cbz	w9, 403538 <ferror@plt+0x2058>
  403518:	mov	w8, #0x1                   	// #1
  40351c:	str	x8, [x1]
  403520:	ldrb	w9, [x0, x8]
  403524:	cbz	w9, 40353c <ferror@plt+0x205c>
  403528:	cmp	w9, #0x2f
  40352c:	b.eq	40353c <ferror@plt+0x205c>  // b.none
  403530:	add	x8, x8, #0x1
  403534:	b	40351c <ferror@plt+0x203c>
  403538:	mov	x0, xzr
  40353c:	ret
  403540:	stp	x29, x30, [sp, #-64]!
  403544:	orr	x8, x0, x1
  403548:	stp	x24, x23, [sp, #16]
  40354c:	stp	x22, x21, [sp, #32]
  403550:	stp	x20, x19, [sp, #48]
  403554:	mov	x29, sp
  403558:	cbz	x8, 40358c <ferror@plt+0x20ac>
  40355c:	mov	x19, x1
  403560:	mov	x22, x0
  403564:	mov	x20, x2
  403568:	cbz	x0, 4035a0 <ferror@plt+0x20c0>
  40356c:	cbz	x19, 4035b4 <ferror@plt+0x20d4>
  403570:	mov	x0, x22
  403574:	bl	4011f0 <strlen@plt>
  403578:	mvn	x8, x0
  40357c:	cmp	x8, x20
  403580:	b.cs	4035bc <ferror@plt+0x20dc>  // b.hs, b.nlast
  403584:	mov	x21, xzr
  403588:	b	4035f8 <ferror@plt+0x2118>
  40358c:	adrp	x0, 403000 <ferror@plt+0x1b20>
  403590:	add	x0, x0, #0xc98
  403594:	bl	401300 <strdup@plt>
  403598:	mov	x21, x0
  40359c:	b	4035f8 <ferror@plt+0x2118>
  4035a0:	mov	x0, x19
  4035a4:	mov	x1, x20
  4035a8:	bl	4013f0 <strndup@plt>
  4035ac:	mov	x21, x0
  4035b0:	b	4035f8 <ferror@plt+0x2118>
  4035b4:	mov	x0, x22
  4035b8:	b	403594 <ferror@plt+0x20b4>
  4035bc:	add	x24, x0, x20
  4035c0:	mov	x23, x0
  4035c4:	add	x0, x24, #0x1
  4035c8:	bl	4012a0 <malloc@plt>
  4035cc:	mov	x21, x0
  4035d0:	cbz	x0, 4035f8 <ferror@plt+0x2118>
  4035d4:	mov	x0, x21
  4035d8:	mov	x1, x22
  4035dc:	mov	x2, x23
  4035e0:	bl	4011c0 <memcpy@plt>
  4035e4:	add	x0, x21, x23
  4035e8:	mov	x1, x19
  4035ec:	mov	x2, x20
  4035f0:	bl	4011c0 <memcpy@plt>
  4035f4:	strb	wzr, [x21, x24]
  4035f8:	mov	x0, x21
  4035fc:	ldp	x20, x19, [sp, #48]
  403600:	ldp	x22, x21, [sp, #32]
  403604:	ldp	x24, x23, [sp, #16]
  403608:	ldp	x29, x30, [sp], #64
  40360c:	ret
  403610:	stp	x29, x30, [sp, #-32]!
  403614:	stp	x20, x19, [sp, #16]
  403618:	mov	x19, x1
  40361c:	mov	x20, x0
  403620:	mov	x29, sp
  403624:	cbz	x1, 403638 <ferror@plt+0x2158>
  403628:	mov	x0, x19
  40362c:	bl	4011f0 <strlen@plt>
  403630:	mov	x2, x0
  403634:	b	40363c <ferror@plt+0x215c>
  403638:	mov	x2, xzr
  40363c:	mov	x0, x20
  403640:	mov	x1, x19
  403644:	bl	403540 <ferror@plt+0x2060>
  403648:	ldp	x20, x19, [sp, #16]
  40364c:	ldp	x29, x30, [sp], #32
  403650:	ret
  403654:	sub	sp, sp, #0x120
  403658:	stp	x29, x30, [sp, #256]
  40365c:	add	x29, sp, #0x100
  403660:	add	x9, sp, #0x80
  403664:	mov	x10, sp
  403668:	mov	x11, #0xffffffffffffffd0    	// #-48
  40366c:	add	x8, x29, #0x20
  403670:	movk	x11, #0xff80, lsl #32
  403674:	add	x9, x9, #0x30
  403678:	add	x10, x10, #0x80
  40367c:	stp	x8, x9, [x29, #-32]
  403680:	stp	x10, x11, [x29, #-16]
  403684:	stp	q1, q2, [sp, #16]
  403688:	str	q0, [sp]
  40368c:	ldp	q0, q1, [x29, #-32]
  403690:	stp	x28, x19, [sp, #272]
  403694:	mov	x19, x0
  403698:	stp	x2, x3, [sp, #128]
  40369c:	sub	x0, x29, #0x28
  4036a0:	sub	x2, x29, #0x50
  4036a4:	stp	x4, x5, [sp, #144]
  4036a8:	stp	x6, x7, [sp, #160]
  4036ac:	stp	q3, q4, [sp, #48]
  4036b0:	stp	q5, q6, [sp, #80]
  4036b4:	str	q7, [sp, #112]
  4036b8:	stp	q0, q1, [x29, #-80]
  4036bc:	bl	4013e0 <vasprintf@plt>
  4036c0:	tbnz	w0, #31, 4036e8 <ferror@plt+0x2208>
  4036c4:	ldur	x1, [x29, #-40]
  4036c8:	sxtw	x2, w0
  4036cc:	mov	x0, x19
  4036d0:	bl	403540 <ferror@plt+0x2060>
  4036d4:	ldur	x8, [x29, #-40]
  4036d8:	mov	x19, x0
  4036dc:	mov	x0, x8
  4036e0:	bl	4013d0 <free@plt>
  4036e4:	b	4036ec <ferror@plt+0x220c>
  4036e8:	mov	x19, xzr
  4036ec:	mov	x0, x19
  4036f0:	ldp	x28, x19, [sp, #272]
  4036f4:	ldp	x29, x30, [sp, #256]
  4036f8:	add	sp, sp, #0x120
  4036fc:	ret
  403700:	stp	x29, x30, [sp, #-80]!
  403704:	stp	x24, x23, [sp, #32]
  403708:	stp	x22, x21, [sp, #48]
  40370c:	stp	x20, x19, [sp, #64]
  403710:	ldr	x19, [x0]
  403714:	str	x25, [sp, #16]
  403718:	mov	x29, sp
  40371c:	ldrb	w8, [x19]
  403720:	cbz	w8, 403820 <ferror@plt+0x2340>
  403724:	mov	x20, x0
  403728:	mov	x22, x1
  40372c:	mov	x0, x19
  403730:	mov	x1, x2
  403734:	mov	w23, w3
  403738:	mov	x21, x2
  40373c:	bl	401400 <strspn@plt>
  403740:	add	x19, x19, x0
  403744:	ldrb	w8, [x19]
  403748:	cbz	x8, 40381c <ferror@plt+0x233c>
  40374c:	cbz	w23, 4037d4 <ferror@plt+0x22f4>
  403750:	cmp	w8, #0x3f
  403754:	b.hi	4037ec <ferror@plt+0x230c>  // b.pmore
  403758:	mov	w9, #0x1                   	// #1
  40375c:	lsl	x8, x9, x8
  403760:	mov	x9, #0x1                   	// #1
  403764:	movk	x9, #0x84, lsl #32
  403768:	and	x8, x8, x9
  40376c:	cbz	x8, 4037ec <ferror@plt+0x230c>
  403770:	mov	x23, x19
  403774:	ldrb	w25, [x23], #1
  403778:	add	x1, x29, #0x1c
  40377c:	strb	wzr, [x29, #29]
  403780:	mov	x0, x23
  403784:	strb	w25, [x29, #28]
  403788:	bl	403858 <ferror@plt+0x2378>
  40378c:	str	x0, [x22]
  403790:	add	x8, x0, x19
  403794:	ldrb	w9, [x8, #1]
  403798:	mov	w8, wzr
  40379c:	cbz	w9, 403844 <ferror@plt+0x2364>
  4037a0:	cmp	w9, w25
  4037a4:	b.ne	403844 <ferror@plt+0x2364>  // b.any
  4037a8:	add	x8, x0, x19
  4037ac:	ldrsb	w1, [x8, #2]
  4037b0:	mov	x24, x0
  4037b4:	cbz	w1, 4037c4 <ferror@plt+0x22e4>
  4037b8:	mov	x0, x21
  4037bc:	bl	401410 <strchr@plt>
  4037c0:	cbz	x0, 403840 <ferror@plt+0x2360>
  4037c4:	add	x8, x19, x24
  4037c8:	add	x19, x8, #0x2
  4037cc:	mov	w8, #0x1                   	// #1
  4037d0:	b	403848 <ferror@plt+0x2368>
  4037d4:	mov	x0, x19
  4037d8:	mov	x1, x21
  4037dc:	bl	401470 <strcspn@plt>
  4037e0:	str	x0, [x22]
  4037e4:	add	x22, x19, x0
  4037e8:	b	403814 <ferror@plt+0x2334>
  4037ec:	mov	x0, x19
  4037f0:	mov	x1, x21
  4037f4:	bl	403858 <ferror@plt+0x2378>
  4037f8:	str	x0, [x22]
  4037fc:	add	x22, x19, x0
  403800:	ldrsb	w1, [x22]
  403804:	cbz	w1, 403814 <ferror@plt+0x2334>
  403808:	mov	x0, x21
  40380c:	bl	401410 <strchr@plt>
  403810:	cbz	x0, 40381c <ferror@plt+0x233c>
  403814:	str	x22, [x20]
  403818:	b	403824 <ferror@plt+0x2344>
  40381c:	str	x19, [x20]
  403820:	mov	x19, xzr
  403824:	mov	x0, x19
  403828:	ldp	x20, x19, [sp, #64]
  40382c:	ldp	x22, x21, [sp, #48]
  403830:	ldp	x24, x23, [sp, #32]
  403834:	ldr	x25, [sp, #16]
  403838:	ldp	x29, x30, [sp], #80
  40383c:	ret
  403840:	mov	w8, wzr
  403844:	mov	x23, x19
  403848:	str	x19, [x20]
  40384c:	mov	x19, x23
  403850:	tbz	w8, #0, 403820 <ferror@plt+0x2340>
  403854:	b	403824 <ferror@plt+0x2344>
  403858:	stp	x29, x30, [sp, #-48]!
  40385c:	stp	x22, x21, [sp, #16]
  403860:	stp	x20, x19, [sp, #32]
  403864:	ldrb	w8, [x0]
  403868:	mov	x29, sp
  40386c:	cbz	w8, 4038bc <ferror@plt+0x23dc>
  403870:	mov	x19, x1
  403874:	mov	x22, xzr
  403878:	mov	w20, wzr
  40387c:	add	x21, x0, #0x1
  403880:	b	4038a4 <ferror@plt+0x23c4>
  403884:	sxtb	w1, w8
  403888:	mov	x0, x19
  40388c:	bl	401410 <strchr@plt>
  403890:	cbnz	x0, 4038c8 <ferror@plt+0x23e8>
  403894:	mov	w20, wzr
  403898:	ldrb	w8, [x21, x22]
  40389c:	add	x22, x22, #0x1
  4038a0:	cbz	w8, 4038c8 <ferror@plt+0x23e8>
  4038a4:	cbnz	w20, 403894 <ferror@plt+0x23b4>
  4038a8:	and	w9, w8, #0xff
  4038ac:	cmp	w9, #0x5c
  4038b0:	b.ne	403884 <ferror@plt+0x23a4>  // b.any
  4038b4:	mov	w20, #0x1                   	// #1
  4038b8:	b	403898 <ferror@plt+0x23b8>
  4038bc:	mov	w20, wzr
  4038c0:	mov	w22, wzr
  4038c4:	b	4038c8 <ferror@plt+0x23e8>
  4038c8:	sub	w8, w22, w20
  4038cc:	ldp	x20, x19, [sp, #32]
  4038d0:	ldp	x22, x21, [sp, #16]
  4038d4:	sxtw	x0, w8
  4038d8:	ldp	x29, x30, [sp], #48
  4038dc:	ret
  4038e0:	stp	x29, x30, [sp, #-32]!
  4038e4:	str	x19, [sp, #16]
  4038e8:	mov	x19, x0
  4038ec:	mov	x29, sp
  4038f0:	mov	x0, x19
  4038f4:	bl	4012e0 <fgetc@plt>
  4038f8:	cmn	w0, #0x1
  4038fc:	b.eq	403910 <ferror@plt+0x2430>  // b.none
  403900:	cmp	w0, #0xa
  403904:	b.ne	4038f0 <ferror@plt+0x2410>  // b.any
  403908:	mov	w0, wzr
  40390c:	b	403914 <ferror@plt+0x2434>
  403910:	mov	w0, #0x1                   	// #1
  403914:	ldr	x19, [sp, #16]
  403918:	ldp	x29, x30, [sp], #32
  40391c:	ret
  403920:	stp	x29, x30, [sp, #-64]!
  403924:	mov	x29, sp
  403928:	stp	x19, x20, [sp, #16]
  40392c:	adrp	x20, 414000 <ferror@plt+0x12b20>
  403930:	add	x20, x20, #0xdf0
  403934:	stp	x21, x22, [sp, #32]
  403938:	adrp	x21, 414000 <ferror@plt+0x12b20>
  40393c:	add	x21, x21, #0xde8
  403940:	sub	x20, x20, x21
  403944:	mov	w22, w0
  403948:	stp	x23, x24, [sp, #48]
  40394c:	mov	x23, x1
  403950:	mov	x24, x2
  403954:	bl	401180 <memcpy@plt-0x40>
  403958:	cmp	xzr, x20, asr #3
  40395c:	b.eq	403988 <ferror@plt+0x24a8>  // b.none
  403960:	asr	x20, x20, #3
  403964:	mov	x19, #0x0                   	// #0
  403968:	ldr	x3, [x21, x19, lsl #3]
  40396c:	mov	x2, x24
  403970:	add	x19, x19, #0x1
  403974:	mov	x1, x23
  403978:	mov	w0, w22
  40397c:	blr	x3
  403980:	cmp	x20, x19
  403984:	b.ne	403968 <ferror@plt+0x2488>  // b.any
  403988:	ldp	x19, x20, [sp, #16]
  40398c:	ldp	x21, x22, [sp, #32]
  403990:	ldp	x23, x24, [sp, #48]
  403994:	ldp	x29, x30, [sp], #64
  403998:	ret
  40399c:	nop
  4039a0:	ret
  4039a4:	nop
  4039a8:	adrp	x2, 415000 <ferror@plt+0x13b20>
  4039ac:	mov	x1, #0x0                   	// #0
  4039b0:	ldr	x2, [x2, #416]
  4039b4:	b	401250 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004039b8 <.fini>:
  4039b8:	stp	x29, x30, [sp, #-16]!
  4039bc:	mov	x29, sp
  4039c0:	ldp	x29, x30, [sp], #16
  4039c4:	ret
