
---------- Begin Simulation Statistics ----------
host_inst_rate                                 180633                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404964                       # Number of bytes of host memory used
host_seconds                                   110.72                       # Real time elapsed on the host
host_tick_rate                              454444402                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.050317                       # Number of seconds simulated
sim_ticks                                 50316914000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7236317                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 47937.658983                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 38113.821227                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6171737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    51033473000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.147116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1064580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            470775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  22632139500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593804                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 80463.431219                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 77093.548256                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                848863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   31863196909                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.318105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              395996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           147592                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  19150345761                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 56722.120538                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.634799                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           81584                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4627617482                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8481176                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 56756.149566                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 49610.648748                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7020600                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     82896669909                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.172214                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1460576                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             618367                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  41782485261                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997159                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.090874                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8481176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 56756.149566                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 49610.648748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7020600                       # number of overall hits
system.cpu.dcache.overall_miss_latency    82896669909                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.172214                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1460576                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            618367                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  41782485261                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099303                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842208                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592792                       # number of replacements
system.cpu.dcache.sampled_refs                 593816                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.090874                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7502746                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501364766000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13093324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 70283.284024                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 68288.216561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13092648                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       47511500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  676                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     42885000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 58833.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20781.980952                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       353000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13093324                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 70283.284024                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 68288.216561                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13092648                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        47511500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   676                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     42885000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.716136                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            366.661499                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13093324                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 70283.284024                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 68288.216561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13092648                       # number of overall hits
system.cpu.icache.overall_miss_latency       47511500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  676                       # number of overall misses
system.cpu.icache.overall_mshr_hits                46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     42885000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                366.661499                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13092648                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           548625302500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 84613.341112                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     41535758405                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                490889                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594435                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       88630.317922                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  73536.996357                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         390737                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            18053818500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.342675                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       203698                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3851                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       14695927500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.336192                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  199844                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    76057.243811                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 60480.804560                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         18892086962                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    15023008487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.925415                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594446                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        88629.314365                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   73535.958570                       # average overall mshr miss latency
system.l2.demand_hits                          390737                       # number of demand (read+write) hits
system.l2.demand_miss_latency             18054589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.342687                       # miss rate for demand accesses
system.l2.demand_misses                        203709                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       3851                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        14696529000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.336204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   199855                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.500750                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.247167                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   8204.280205                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4049.579340                       # Average occupied blocks per context
system.l2.overall_accesses                     594446                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       88629.314365                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  81408.289330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         390737                       # number of overall hits
system.l2.overall_miss_latency            18054589000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.342687                       # miss rate for overall accesses
system.l2.overall_misses                       203709                       # number of overall misses
system.l2.overall_mshr_hits                      3851                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       56232287405                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.161996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  690744                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.795616                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        390559                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       147857                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             839                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       677565                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           506236                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        22563                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         674309                       # number of replacements
system.l2.sampled_refs                         690693                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12253.859545                       # Cycle average of tags in use
system.l2.total_refs                           639178                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   549719062500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 78446309                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         109265                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       152980                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        13456                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       196115                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         208946                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              3                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       709955                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17140351                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.585740                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.835324                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15089260     88.03%     88.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       256877      1.50%     89.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       243266      1.42%     90.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       308271      1.80%     92.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       212423      1.24%     93.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       139857      0.82%     94.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       120142      0.70%     95.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        60300      0.35%     95.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       709955      4.14%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17140351                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039791                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597946                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152949                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        13453                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039791                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8403555                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.218752                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.218752                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6866582                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12823                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30391097                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6110519                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4098532                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1383828                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        64717                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6887410                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6856620                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30790                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6251529                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6220761                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30768                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        635881                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            635859                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              22                       # DTB write misses
system.switch_cpus_1.fetch.Branches            208946                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3073193                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7270857                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       315160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30655931                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        814290                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009417                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3073193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       109268                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.381675                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18524179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.654914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.157112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14326523     77.34%     77.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          60345      0.33%     77.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         132279      0.71%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          74041      0.40%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         153920      0.83%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          68589      0.37%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         178787      0.97%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         160002      0.86%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3369693     18.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18524179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3663339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158832                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41903                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.639550                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6999939                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           635881                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6681557                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11531393                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.845605                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5649957                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.519724                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11565190                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18500                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4172703                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7446253                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2963959                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       847117                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18515817                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6364058                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1618216                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14190034                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        36792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2594                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1383828                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        84901                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2614694                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1976                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1634                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3848301                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       292114                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1634                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10072                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.450704                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.450704                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       952595      6.03%      6.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8171      0.05%      6.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      6.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4431842     28.03%     34.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     34.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     34.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3058455     19.35%     53.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6692731     42.34%     95.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       664457      4.20%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15808251                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       168086                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.010633                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           11      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          648      0.39%      0.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        53217     31.66%     32.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     32.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     32.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       112444     66.90%     98.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1766      1.05%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18524179                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.853385                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.509304                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12102037     65.33%     65.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2213485     11.95%     77.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1805934      9.75%     87.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1098533      5.93%     92.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       586774      3.17%     96.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       261454      1.41%     97.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       239842      1.29%     98.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       135079      0.73%     99.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        81041      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18524179                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.712484                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18473914                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15808251                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8473491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1221841                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7559937                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3073204                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3073193                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              11                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       328245                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        82252                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7446253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       847117                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               22187518                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      5862043                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193389                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        80719                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6619428                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       962004                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        19182                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42397577                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27271143                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25796301                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3630121                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1383828                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1028758                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16602882                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2729917                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 46715                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
