# RISC-V
This project aims to design and implement a RISC-V instruction set architecture using verilog.
