

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue Nov 17 16:49:06 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.232|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  597|  597|  597|  597|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   16|   16|         2|          -|          -|     8|    no    |
        |- Loop 2     |  144|  144|        18|          -|          -|     8|    no    |
        | + Loop 2.1  |   16|   16|         2|          -|          -|     8|    no    |
        |- Loop 3     |  208|  208|        26|          -|          -|     8|    no    |
        | + Loop 3.1  |   24|   24|         3|          -|          -|     8|    no    |
        |- Loop 4     |  208|  208|        26|          -|          -|     8|    no    |
        | + Loop 4.1  |   24|   24|         3|          -|          -|     8|    no    |
        |- Loop 5     |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      6|       0|    347|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        5|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    310|    -|
|Register         |        -|      -|     178|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        5|      6|     214|    697|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+-------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |A_V_U   |kernel_A_V   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |x1_V_U  |kernel_x1_V  |        1|  0|   0|    0|     8|   32|     1|          256|
    |x2_V_U  |kernel_x1_V  |        1|  0|   0|    0|     8|   32|     1|          256|
    |y1_V_U  |kernel_x1_V  |        1|  0|   0|    0|     8|   32|     1|          256|
    |y2_V_U  |kernel_x1_V  |        1|  0|   0|    0|     8|   32|     1|          256|
    +--------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |             |        5|  0|   0|    0|    96|  160|     5|         3072|
    +--------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp2_V_fu_574_p2       |     *    |      3|  0|  20|          32|          32|
    |tmp_V_fu_502_p2        |     *    |      3|  0|  20|          32|          32|
    |add_ln215_1_fu_564_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_fu_492_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln321_fu_432_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln700_1_fu_580_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_fu_508_p2    |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_398_p2          |     +    |      0|  0|  12|           4|           1|
    |i_2_fu_448_p2          |     +    |      0|  0|  12|           4|           1|
    |i_3_fu_592_p2          |     +    |      0|  0|  12|           4|           1|
    |i_4_fu_520_p2          |     +    |      0|  0|  12|           4|           1|
    |i_fu_378_p2            |     +    |      0|  0|  12|           4|           1|
    |j_1_fu_477_p2          |     +    |      0|  0|  12|           4|           1|
    |j_2_fu_541_p2          |     +    |      0|  0|  12|           4|           1|
    |j_fu_422_p2            |     +    |      0|  0|  12|           4|           1|
    |icmp_ln21_fu_372_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln29_fu_392_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln32_fu_416_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln39_fu_442_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln42_fu_471_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln51_fu_514_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln54_fu_535_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln63_fu_586_p2    |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      6|  0| 347|         216|         200|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |A_V_address0       |  21|          4|    6|         24|
    |ap_NS_fsm          |  85|         17|    1|         17|
    |i11_0_reg_339      |   9|          2|    4|          8|
    |i13_0_reg_361      |   9|          2|    4|          8|
    |i8_0_reg_295       |   9|          2|    4|          8|
    |i9_0_reg_317       |   9|          2|    4|          8|
    |i_0_reg_284        |   9|          2|    4|          8|
    |j10_0_reg_328      |   9|          2|    4|          8|
    |j12_0_reg_350      |   9|          2|    4|          8|
    |j_0_reg_306        |   9|          2|    4|          8|
    |x1_V_address0      |  21|          4|    3|         12|
    |x1_V_d0            |  15|          3|   32|         96|
    |x1_int_V_address0  |  15|          3|    3|          9|
    |x2_V_address0      |  21|          4|    3|         12|
    |x2_V_d0            |  15|          3|   32|         96|
    |x2_int_V_address0  |  15|          3|    3|          9|
    |y1_V_address0      |  15|          3|    3|          9|
    |y2_V_address0      |  15|          3|    3|          9|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 310|         63|  121|        357|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  16|   0|   16|          0|
    |i11_0_reg_339         |   4|   0|    4|          0|
    |i13_0_reg_361         |   4|   0|    4|          0|
    |i8_0_reg_295          |   4|   0|    4|          0|
    |i9_0_reg_317          |   4|   0|    4|          0|
    |i_0_reg_284           |   4|   0|    4|          0|
    |i_1_reg_643           |   4|   0|    4|          0|
    |i_2_reg_674           |   4|   0|    4|          0|
    |i_3_reg_756           |   4|   0|    4|          0|
    |i_4_reg_715           |   4|   0|    4|          0|
    |i_reg_607             |   4|   0|    4|          0|
    |j10_0_reg_328         |   4|   0|    4|          0|
    |j12_0_reg_350         |   4|   0|    4|          0|
    |j_0_reg_306           |   4|   0|    4|          0|
    |j_1_reg_692           |   4|   0|    4|          0|
    |j_2_reg_733           |   4|   0|    4|          0|
    |j_reg_656             |   4|   0|    4|          0|
    |tmp2_V_reg_748        |  32|   0|   32|          0|
    |tmp_V_reg_707         |  32|   0|   32|          0|
    |x1_V_addr_1_reg_684   |   3|   0|    3|          0|
    |x2_V_addr_1_reg_725   |   3|   0|    3|          0|
    |zext_ln24_reg_612     |   4|   0|   64|         60|
    |zext_ln321_1_reg_661  |   8|   0|   64|         56|
    |zext_ln32_reg_648     |   4|   0|    8|          4|
    |zext_ln66_reg_761     |   4|   0|   64|         60|
    |zext_ln700_1_reg_720  |   4|   0|    8|          4|
    |zext_ln700_reg_679    |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 178|   0|  366|        188|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|x1_int_V_address0      | out |    3|  ap_memory |   x1_int_V   |     array    |
|x1_int_V_ce0           | out |    1|  ap_memory |   x1_int_V   |     array    |
|x1_int_V_we0           | out |    1|  ap_memory |   x1_int_V   |     array    |
|x1_int_V_d0            | out |   32|  ap_memory |   x1_int_V   |     array    |
|x1_int_V_q0            |  in |   32|  ap_memory |   x1_int_V   |     array    |
|x2_int_V_address0      | out |    3|  ap_memory |   x2_int_V   |     array    |
|x2_int_V_ce0           | out |    1|  ap_memory |   x2_int_V   |     array    |
|x2_int_V_we0           | out |    1|  ap_memory |   x2_int_V   |     array    |
|x2_int_V_d0            | out |   32|  ap_memory |   x2_int_V   |     array    |
|x2_int_V_q0            |  in |   32|  ap_memory |   x2_int_V   |     array    |
|y1_int_V_address0      | out |    3|  ap_memory |   y1_int_V   |     array    |
|y1_int_V_ce0           | out |    1|  ap_memory |   y1_int_V   |     array    |
|y1_int_V_q0            |  in |   32|  ap_memory |   y1_int_V   |     array    |
|y2_int_V_address0      | out |    3|  ap_memory |   y2_int_V   |     array    |
|y2_int_V_ce0           | out |    1|  ap_memory |   y2_int_V   |     array    |
|y2_int_V_q0            |  in |   32|  ap_memory |   y2_int_V   |     array    |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

