###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx03.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 20:21:01 2016
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.880
- Setup                         5.301
+ Phase Shift                   7.000
= Required Time                 2.579
- Arrival Time                  3.887
= Slack Time                   -1.308
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.192 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |   -0.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    0.614 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    1.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.163 | 0.957 |   3.729 |    2.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | B ^ -> Y v     | MUX2X1   | 0.408 | 0.158 |   3.887 |    2.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.408 | 0.000 |   3.887 |    2.579 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.408 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    1.545 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.863 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    2.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.319 | 0.008 |   0.880 |    2.188 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         5.262
+ Phase Shift                   7.000
= Required Time                 2.633
- Arrival Time                  3.896
= Slack Time                   -1.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.146 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |   -0.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    0.661 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    1.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.163 | 0.957 |   3.729 |    2.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B ^ -> Y v     | MUX2X1   | 0.413 | 0.166 |   3.895 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.413 | 0.000 |   3.896 |    2.633 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.362 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    1.499 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.817 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    2.134 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.327 | 0.024 |   0.896 |    2.158 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         5.260
+ Phase Shift                   7.000
= Required Time                 2.635
- Arrival Time                  3.896
= Slack Time                   -1.261
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.145 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |   -0.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    0.661 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    1.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.163 | 0.957 |   3.729 |    2.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B ^ -> Y v     | MUX2X1   | 0.412 | 0.167 |   3.896 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.412 | 0.000 |   3.896 |    2.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.361 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    1.498 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.816 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    2.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.326 | 0.023 |   0.895 |    2.156 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         5.061
+ Phase Shift                   7.000
= Required Time                 2.826
- Arrival Time                  3.892
= Slack Time                   -1.066
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.051 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    0.857 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    1.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.163 | 0.957 |   3.729 |    2.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.415 | 0.162 |   3.892 |    2.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.415 | 0.000 |   3.892 |    2.826 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.166 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    1.302 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.620 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.319 | 0.314 |   0.868 |    1.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.341 | 0.019 |   0.887 |    1.953 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         4.881
+ Phase Shift                   7.000
= Required Time                 3.007
- Arrival Time                  3.876
= Slack Time                   -0.870
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.246 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.053 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    1.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.163 | 0.957 |   3.729 |    2.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.407 | 0.147 |   3.876 |    3.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.407 | 0.000 |   3.876 |    3.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.970 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    1.106 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.424 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.319 | 0.314 |   0.868 |    1.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.341 | 0.020 |   0.888 |    1.758 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.881
- Setup                         4.849
+ Phase Shift                   7.000
= Required Time                 3.033
- Arrival Time                  3.886
= Slack Time                   -0.854
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.262 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.069 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    1.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.163 | 0.957 |   3.729 |    2.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | B ^ -> Y v     | MUX2X1   | 0.407 | 0.157 |   3.886 |    3.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.407 | 0.000 |   3.886 |    3.033 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.954 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    1.090 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.408 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.327 | 0.314 |   0.869 |    1.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.344 | 0.012 |   0.882 |    1.735 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         4.852
+ Phase Shift                   7.000
= Required Time                 3.046
- Arrival Time                  3.877
= Slack Time                   -0.831
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.285 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.091 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    1.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.163 | 0.957 |   3.729 |    2.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.412 | 0.148 |   3.877 |    3.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.412 | 0.000 |   3.877 |    3.046 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.931 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    1.068 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.386 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    1.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.350 | 0.046 |   0.898 |    1.729 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.879
- Setup                         4.845
+ Phase Shift                   7.000
= Required Time                 3.034
- Arrival Time                  3.859
= Slack Time                   -0.825
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.291 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.098 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    1.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.060 | 0.942 |   3.715 |    2.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249               | B ^ -> Y v     | MUX2X1   | 0.384 | 0.144 |   3.859 |    3.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.384 | 0.000 |   3.859 |    3.034 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.925 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    1.061 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.380 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    1.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.315 | 0.013 |   0.879 |    1.704 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.880
- Setup                         4.838
+ Phase Shift                   7.000
= Required Time                 3.043
- Arrival Time                  3.863
= Slack Time                   -0.820
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.296 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.103 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    1.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.163 | 0.957 |   3.729 |    2.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | B ^ -> Y v     | MUX2X1   | 0.408 | 0.133 |   3.862 |    3.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.408 | 0.000 |   3.863 |    3.043 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.920 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    1.057 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.375 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    1.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.345 | 0.028 |   0.880 |    1.700 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.878
- Setup                         4.807
+ Phase Shift                   7.000
= Required Time                 3.071
- Arrival Time                  3.866
= Slack Time                   -0.795
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.321 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.127 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    1.977 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.060 | 0.942 |   3.715 |    2.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | B ^ -> Y v     | MUX2X1   | 0.388 | 0.151 |   3.866 |    3.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.388 | 0.000 |   3.866 |    3.071 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.895 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    1.032 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.350 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    1.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.323 | 0.014 |   0.878 |    1.673 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         4.815
+ Phase Shift                   7.000
= Required Time                 3.068
- Arrival Time                  3.846
= Slack Time                   -0.779
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.338 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.144 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    1.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.042 | 0.909 |   3.682 |    2.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.387 | 0.164 |   3.846 |    3.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.387 | 0.000 |   3.846 |    3.068 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.878 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    1.015 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.333 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    1.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.010 |   0.882 |    1.661 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         4.760
+ Phase Shift                   7.000
= Required Time                 3.138
- Arrival Time                  3.857
= Slack Time                   -0.719
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.397 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.204 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.060 | 0.942 |   3.715 |    2.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146               | B ^ -> Y v     | MUX2X1   | 0.383 | 0.142 |   3.857 |    3.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.383 | 0.000 |   3.857 |    3.138 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.819 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.274 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    1.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.319 | 0.032 |   0.898 |    1.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.878
- Setup                         4.698
+ Phase Shift                   7.000
= Required Time                 3.180
- Arrival Time                  3.861
= Slack Time                   -0.681
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.435 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.242 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.060 | 0.942 |   3.715 |    3.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | B ^ -> Y v     | MUX2X1   | 0.383 | 0.146 |   3.861 |    3.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.383 | 0.000 |   3.861 |    3.180 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.781 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.918 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.236 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    1.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.323 | 0.014 |   0.878 |    1.559 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.878
- Setup                         4.571
+ Phase Shift                   7.000
= Required Time                 3.307
- Arrival Time                  3.852
= Slack Time                   -0.545
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.571 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.378 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.060 | 0.942 |   3.715 |    3.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.137 |   3.852 |    3.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.377 | 0.000 |   3.852 |    3.307 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.645 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.781 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.100 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    1.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.323 | 0.014 |   0.878 |    1.423 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.875
- Setup                         4.568
+ Phase Shift                   7.000
= Required Time                 3.307
- Arrival Time                  3.826
= Slack Time                   -0.519
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.597 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.404 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.008 | 0.901 |   3.673 |    3.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.153 |   3.826 |    3.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.371 | 0.000 |   3.826 |    3.307 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.619 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.755 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.074 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    1.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.314 | 0.009 |   0.875 |    1.394 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         4.557
+ Phase Shift                   7.000
= Required Time                 3.324
- Arrival Time                  3.827
= Slack Time                   -0.503
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.613 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.042 | 0.909 |   3.682 |    3.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.145 |   3.827 |    3.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.375 | 0.000 |   3.827 |    3.324 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.603 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.740 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.058 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    1.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.320 | 0.010 |   0.882 |    1.385 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         4.540
+ Phase Shift                   7.000
= Required Time                 3.356
- Arrival Time                  3.827
= Slack Time                   -0.471
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.645 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    0.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.452 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.042 | 0.909 |   3.682 |    3.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.378 | 0.145 |   3.827 |    3.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.378 | 0.000 |   3.827 |    3.356 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.571 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.707 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    1.026 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    1.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.327 | 0.024 |   0.896 |    1.367 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         4.507
+ Phase Shift                   7.000
= Required Time                 3.390
- Arrival Time                  3.822
= Slack Time                   -0.432
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.684 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.491 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.008 | 0.901 |   3.673 |    3.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | B ^ -> Y v     | MUX2X1   | 0.372 | 0.149 |   3.822 |    3.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.372 | 0.000 |   3.822 |    3.390 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.532 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.669 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.987 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    1.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.319 | 0.031 |   0.897 |    1.329 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         4.504
+ Phase Shift                   7.000
= Required Time                 3.393
- Arrival Time                  3.815
= Slack Time                   -0.422
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.694 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.500 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 0.990 | 0.876 |   3.648 |    3.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.166 |   3.815 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.377 | 0.001 |   3.815 |    3.393 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.522 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.659 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.977 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    1.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.327 | 0.025 |   0.897 |    1.319 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         4.448
+ Phase Shift                   7.000
= Required Time                 3.439
- Arrival Time                  3.854
= Slack Time                   -0.415
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.702 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.508 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.060 | 0.942 |   3.715 |    3.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | B ^ -> Y v     | MUX2X1   | 0.379 | 0.139 |   3.853 |    3.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.379 | 0.000 |   3.854 |    3.439 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.515 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.651 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.969 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    1.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.333 | 0.022 |   0.887 |    1.302 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         4.423
+ Phase Shift                   7.000
= Required Time                 3.474
- Arrival Time                  3.820
= Slack Time                   -0.347
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.769 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.576 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.042 | 0.909 |   3.682 |    3.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.373 | 0.138 |   3.820 |    3.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.373 | 0.000 |   3.820 |    3.474 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.447 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.583 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.902 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    1.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.327 | 0.024 |   0.896 |    1.243 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         4.394
+ Phase Shift                   7.000
= Required Time                 3.504
- Arrival Time                  3.849
= Slack Time                   -0.344
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.772 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.579 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.060 | 0.942 |   3.715 |    3.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.134 |   3.848 |    3.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.377 | 0.000 |   3.849 |    3.504 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.444 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.581 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.899 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.335 | 0.032 |   0.898 |    1.242 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.879
- Setup                         4.406
+ Phase Shift                   7.000
= Required Time                 3.472
- Arrival Time                  3.816
= Slack Time                   -0.344
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.772 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.579 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.008 | 0.901 |   3.673 |    3.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275               | B ^ -> Y v     | MUX2X1   | 0.364 | 0.143 |   3.816 |    3.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.364 | 0.000 |   3.816 |    3.472 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.444 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.580 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.899 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.315 | 0.013 |   0.878 |    1.222 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         4.391
+ Phase Shift                   7.000
= Required Time                 3.507
- Arrival Time                  3.847
= Slack Time                   -0.340
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.776 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.582 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.060 | 0.942 |   3.715 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.132 |   3.847 |    3.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.377 | 0.000 |   3.847 |    3.507 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.440 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.577 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.895 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    1.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.335 | 0.032 |   0.898 |    1.238 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         4.391
+ Phase Shift                   7.000
= Required Time                 3.485
- Arrival Time                  3.813
= Slack Time                   -0.328
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.788 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.008 | 0.901 |   3.673 |    3.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251               | B ^ -> Y v     | MUX2X1   | 0.363 | 0.139 |   3.813 |    3.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.363 | 0.000 |   3.813 |    3.485 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.428 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.565 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.883 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    1.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.315 | 0.010 |   0.876 |    1.204 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
- Setup                         4.378
+ Phase Shift                   7.000
= Required Time                 3.490
- Arrival Time                  3.816
= Slack Time                   -0.327
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.790 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.596 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.042 | 0.909 |   3.682 |    3.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.134 |   3.816 |    3.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.377 | 0.000 |   3.816 |    3.490 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.427 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.563 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.881 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    1.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.336 | 0.016 |   0.868 |    1.194 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         4.406
+ Phase Shift                   7.000
= Required Time                 3.492
- Arrival Time                  3.816
= Slack Time                   -0.325
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.792 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.598 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.008 | 0.901 |   3.673 |    3.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | B ^ -> Y v     | MUX2X1   | 0.367 | 0.142 |   3.816 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.367 | 0.000 |   3.816 |    3.492 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.425 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.561 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.879 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    1.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.319 | 0.031 |   0.897 |    1.222 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.880
- Setup                         4.374
+ Phase Shift                   7.000
= Required Time                 3.506
- Arrival Time                  3.830
= Slack Time                   -0.324
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.792 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.598 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.042 | 0.909 |   3.682 |    3.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.376 | 0.148 |   3.830 |    3.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.376 | 0.000 |   3.830 |    3.506 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.424 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.561 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.879 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.319 | 0.314 |   0.868 |    1.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.012 |   0.880 |    1.204 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         4.365
+ Phase Shift                   7.000
= Required Time                 3.530
- Arrival Time                  3.817
= Slack Time                   -0.287
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.829 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.636 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.042 | 0.909 |   3.682 |    3.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.370 | 0.135 |   3.817 |    3.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.370 | 0.000 |   3.817 |    3.530 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.387 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.524 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.842 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    1.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.326 | 0.023 |   0.895 |    1.182 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.878
- Setup                         4.327
+ Phase Shift                   7.000
= Required Time                 3.551
- Arrival Time                  3.820
= Slack Time                   -0.269
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.847 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.654 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.008 | 0.901 |   3.673 |    3.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199               | B ^ -> Y v     | MUX2X1   | 0.366 | 0.146 |   3.819 |    3.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.366 | 0.000 |   3.820 |    3.551 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.369 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.505 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.823 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    1.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.323 | 0.014 |   0.878 |    1.146 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         4.348
+ Phase Shift                   7.000
= Required Time                 3.550
- Arrival Time                  3.808
= Slack Time                   -0.258
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.858 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    0.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.665 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.008 | 0.901 |   3.673 |    3.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | B ^ -> Y v     | MUX2X1   | 0.364 | 0.134 |   3.808 |    3.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.364 | 0.000 |   3.808 |    3.550 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.358 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.495 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.813 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    1.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.319 | 0.032 |   0.898 |    1.156 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
- Setup                         4.298
+ Phase Shift                   7.000
= Required Time                 3.606
- Arrival Time                  3.832
= Slack Time                   -0.225
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.891 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.697 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.042 | 0.909 |   3.682 |    3.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.384 | 0.150 |   3.831 |    3.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.384 | 0.000 |   3.832 |    3.606 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.325 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.462 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.780 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    1.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.350 | 0.052 |   0.904 |    1.129 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
- Setup                         4.231
+ Phase Shift                   7.000
= Required Time                 3.653
- Arrival Time                  3.818
= Slack Time                   -0.164
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.952 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.759 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.008 | 0.901 |   3.673 |    3.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165               | B ^ -> Y v     | MUX2X1   | 0.363 | 0.144 |   3.817 |    3.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.363 | 0.000 |   3.818 |    3.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.264 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    0.401 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.719 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    1.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.327 | 0.021 |   0.885 |    1.049 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         4.246
+ Phase Shift                   7.000
= Required Time                 3.631
- Arrival Time                  3.786
= Slack Time                   -0.155
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.961 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.768 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 0.990 | 0.876 |   3.648 |    3.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B ^ -> Y v     | MUX2X1   | 0.356 | 0.138 |   3.786 |    3.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.356 | 0.000 |   3.786 |    3.631 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.255 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.392 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.710 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    1.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.315 | 0.011 |   0.877 |    1.032 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         4.224
+ Phase Shift                   7.000
= Required Time                 3.672
- Arrival Time                  3.795
= Slack Time                   -0.123
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.993 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.800 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 0.990 | 0.876 |   3.648 |    3.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B ^ -> Y v     | MUX2X1   | 0.363 | 0.147 |   3.795 |    3.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.363 | 0.000 |   3.795 |    3.672 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.223 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.359 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.678 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    0.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.327 | 0.024 |   0.896 |    1.019 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         4.172
+ Phase Shift                   7.000
= Required Time                 3.716
- Arrival Time                  3.808
= Slack Time                   -0.092
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.025 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.831 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 0.959 | 0.882 |   3.655 |    3.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195               | B ^ -> Y v     | MUX2X1   | 0.365 | 0.153 |   3.807 |    3.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.365 | 0.000 |   3.808 |    3.716 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.192 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.328 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.646 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    0.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.333 | 0.023 |   0.889 |    0.980 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         4.062
+ Phase Shift                   7.000
= Required Time                 3.834
- Arrival Time                  3.803
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.147 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.954 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 0.959 | 0.882 |   3.655 |    3.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144               | B ^ -> Y v     | MUX2X1   | 0.361 | 0.148 |   3.803 |    3.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.361 | 0.000 |   3.803 |    3.834 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.069 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.206 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.524 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    0.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.335 | 0.031 |   0.897 |    0.866 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         4.019
+ Phase Shift                   7.000
= Required Time                 3.871
- Arrival Time                  3.797
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.191 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    1.997 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 0.990 | 0.876 |   3.648 |    3.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | B ^ -> Y v     | MUX2X1   | 0.368 | 0.148 |   3.796 |    3.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.368 | 0.000 |   3.797 |    3.871 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.025 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.162 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.480 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    0.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.349 | 0.038 |   0.890 |    0.815 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         4.004
+ Phase Shift                   7.000
= Required Time                 3.886
- Arrival Time                  3.791
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.211 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    2.018 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 0.959 | 0.882 |   3.655 |    3.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | B ^ -> Y v     | MUX2X1   | 0.354 | 0.136 |   3.791 |    3.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.354 | 0.000 |   3.791 |    3.886 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.142 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.460 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    0.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.328 | 0.027 |   0.890 |    0.795 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         3.985
+ Phase Shift                   7.000
= Required Time                 3.903
- Arrival Time                  3.794
= Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.225 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    2.032 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 0.959 | 0.882 |   3.655 |    3.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B ^ -> Y v     | MUX2X1   | 0.356 | 0.139 |   3.794 |    3.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.356 | 0.000 |   3.794 |    3.903 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.009 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.127 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.446 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    0.757 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.334 | 0.023 |   0.889 |    0.779 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
- Setup                         3.985
+ Phase Shift                   7.000
= Required Time                 3.919
- Arrival Time                  3.800
= Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.235 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    2.042 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 0.990 | 0.876 |   3.648 |    3.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | B ^ -> Y v     | MUX2X1   | 0.367 | 0.151 |   3.799 |    3.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.367 | 0.000 |   3.800 |    3.919 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.019 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.117 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.435 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    0.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.350 | 0.052 |   0.904 |    0.784 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         3.911
+ Phase Shift                   7.000
= Required Time                 3.988
- Arrival Time                  3.788
= Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.317 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    2.123 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    2.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 0.990 | 0.876 |   3.648 |    3.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | B ^ -> Y v     | MUX2X1   | 0.363 | 0.139 |   3.787 |    3.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.363 | 0.000 |   3.788 |    3.988 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.101 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    0.036 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.354 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    0.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.350 | 0.047 |   0.899 |    0.698 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         3.865
+ Phase Shift                   7.000
= Required Time                 4.031
- Arrival Time                  3.789
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.358 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    2.165 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    3.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 0.959 | 0.882 |   3.655 |    3.897 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247               | B ^ -> Y v     | MUX2X1   | 0.351 | 0.134 |   3.789 |    4.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.351 | 0.000 |   3.789 |    4.031 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.142 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -0.005 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.313 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    0.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.335 | 0.030 |   0.896 |    0.654 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         3.846
+ Phase Shift                   7.000
= Required Time                 4.049
- Arrival Time                  3.787
= Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.378 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    2.185 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    3.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 0.990 | 0.876 |   3.648 |    3.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171               | B ^ -> Y v     | MUX2X1   | 0.360 | 0.138 |   3.786 |    4.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.787 |    4.049 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.162 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -0.025 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.293 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    0.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.350 | 0.043 |   0.895 |    0.633 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
- Setup                         3.847
+ Phase Shift                   7.000
= Required Time                 4.055
- Arrival Time                  3.789
= Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.383 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.460 |    1.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    2.189 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    3.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 0.990 | 0.876 |   3.648 |    3.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | B ^ -> Y v     | MUX2X1   | 0.360 | 0.140 |   3.789 |    4.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.789 |    4.055 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.166 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -0.030 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.288 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    0.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.350 | 0.051 |   0.902 |    0.636 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         3.818
+ Phase Shift                   7.000
= Required Time                 4.073
- Arrival Time                  3.782
= Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.407 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    2.213 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    3.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 0.959 | 0.882 |   3.655 |    3.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230               | B ^ -> Y v     | MUX2X1   | 0.348 | 0.127 |   3.782 |    4.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.348 | 0.000 |   3.782 |    4.073 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.191 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -0.054 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.264 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    0.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.334 | 0.025 |   0.891 |    0.600 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         3.817
+ Phase Shift                   7.000
= Required Time                 4.073
- Arrival Time                  3.782
= Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.408 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    1.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    2.214 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    3.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 0.959 | 0.882 |   3.655 |    3.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178               | B ^ -> Y v     | MUX2X1   | 0.348 | 0.127 |   3.781 |    4.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.348 | 0.000 |   3.782 |    4.073 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.192 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -0.055 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.263 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    0.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.334 | 0.024 |   0.890 |    0.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         3.802
+ Phase Shift                   7.000
= Required Time                 4.094
- Arrival Time                  3.784
= Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.426 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.460 |    1.770 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    2.233 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.899 | 0.850 |   2.772 |    3.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 0.959 | 0.882 |   3.655 |    3.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212               | B ^ -> Y v     | MUX2X1   | 0.348 | 0.129 |   3.784 |    4.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.348 | 0.000 |   3.784 |    4.094 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.210 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -0.073 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    0.245 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    0.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.335 | 0.030 |   0.896 |    0.586 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         4.405
+ Phase Shift                   7.000
= Required Time                 3.489
- Arrival Time                  2.920
= Slack Time                    0.569
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.685 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    2.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    2.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 1.010 | 0.852 |   2.775 |    3.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.373 | 0.145 |   2.920 |    3.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.373 | 0.000 |   2.920 |    3.489 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.469 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -0.333 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -0.014 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    0.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.329 | 0.030 |   0.894 |    0.325 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         4.380
+ Phase Shift                   7.000
= Required Time                 3.515
- Arrival Time                  2.913
= Slack Time                    0.602
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.718 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.033 | 0.132 |   1.248 |    1.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.284 | 0.212 |   1.459 |    2.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.544 | 0.463 |   1.923 |    2.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | S v -> Y ^     | MUX2X1   | 1.009 | 0.849 |   2.772 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | B ^ -> Y v     | MUX2X1   | 0.372 | 0.140 |   2.912 |    3.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.372 | 0.000 |   2.913 |    3.515 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.502 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -0.366 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -0.048 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    0.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.329 | 0.032 |   0.895 |    0.293 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

