<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_xbar_1_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="xfft_0_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/xfft_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_0_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/blk_mem_gen_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_fifo_3_0_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_axis_fifo_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_i2s_wrapper_0_0_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_axis_i2s_wrapper_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_BRAM_wrapper_0_0_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_BRAM_wrapper_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="blk_mem_gen_0_synth_1"/>
	</Run>
	<Run Id="design_1_create_88key_0_0_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_create_88key_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_FFT_wrapper_0_1_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_FFT_wrapper_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="xfft_0_synth_1"/>
	</Run>
	<Run Id="design_1_m00_regslice_0_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_m00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_0_0_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_regslice_0_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_s00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s01_regslice_0_synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_s01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/bzhao30/ENGS128/Lab4/hw/hw.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="xfft_0_synth_1"/>
		<Parent Id="blk_mem_gen_0_synth_1"/>
		<Parent Id="design_1_axis_fifo_3_0_synth_1"/>
		<Parent Id="design_1_axis_i2s_wrapper_0_0_synth_1"/>
		<Parent Id="design_1_BRAM_wrapper_0_0_synth_1"/>
		<Parent Id="design_1_create_88key_0_0_synth_1"/>
		<Parent Id="design_1_FFT_wrapper_0_1_synth_1"/>
		<Parent Id="design_1_m00_regslice_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_ila_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_s00_regslice_0_synth_1"/>
		<Parent Id="design_1_s01_regslice_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

