{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696639036724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696639036725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  6 21:37:16 2023 " "Processing started: Fri Oct  6 21:37:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696639036725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696639036725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_GOL -c RISCV_GOL " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_GOL -c RISCV_GOL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696639036725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696639036925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696639036925 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPU_RISCV.sv(156) " "Verilog HDL warning at CPU_RISCV.sv(156): extended using \"x\" or \"z\"" {  } { { "CPU_RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv" 156 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1696639047858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs1 RS1 CPU_RISCV.sv(28) " "Verilog HDL Declaration information at CPU_RISCV.sv(28): object \"rs1\" differs only in case from object \"RS1\" in the same scope" {  } { { "CPU_RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696639047859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs2 RS2 CPU_RISCV.sv(30) " "Verilog HDL Declaration information at CPU_RISCV.sv(30): object \"rs2\" differs only in case from object \"RS2\" in the same scope" {  } { { "CPU_RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696639047859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_RISCV.sv 4 4 " "Found 4 design units, including 4 entities, in source file CPU_RISCV.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_RISCV " "Found entity 1: CPU_RISCV" {  } { { "CPU_RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696639047861 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile " "Found entity 2: regfile" {  } { { "CPU_RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696639047861 ""} { "Info" "ISGN_ENTITY_NAME" "3 dmem " "Found entity 3: dmem" {  } { { "CPU_RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696639047861 ""} { "Info" "ISGN_ENTITY_NAME" "4 imem " "Found entity 4: imem" {  } { { "CPU_RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696639047861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696639047861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696639047862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696639047862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696639047863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696639047863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_write top.sv(12) " "Verilog HDL Implicit Net warning at top.sv(12): created implicit net for \"mem_write\"" {  } { { "top.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/top.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696639047863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_result top.sv(12) " "Verilog HDL Implicit Net warning at top.sv(12): created implicit net for \"alu_result\"" {  } { { "top.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/top.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696639047863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_data top.sv(12) " "Verilog HDL Implicit Net warning at top.sv(12): created implicit net for \"write_data\"" {  } { { "top.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/top.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696639047863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696639047924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_RISCV CPU_RISCV:CPU_RISCV " "Elaborating entity \"CPU_RISCV\" for hierarchy \"CPU_RISCV:CPU_RISCV\"" {  } { { "top.sv" "CPU_RISCV" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696639047927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile CPU_RISCV:CPU_RISCV\|regfile:regs " "Elaborating entity \"regfile\" for hierarchy \"CPU_RISCV:CPU_RISCV\|regfile:regs\"" {  } { { "CPU_RISCV.sv" "regs" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696639047930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "top.sv" "imem" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696639047932 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "134 0 255 CPU_RISCV.sv(209) " "Verilog HDL warning at CPU_RISCV.sv(209): number of words (134) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "CPU_RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv" 209 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1696639047933 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 CPU_RISCV.sv(206) " "Net \"RAM.data_a\" at CPU_RISCV.sv(206) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv" 206 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696639047933 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 CPU_RISCV.sv(206) " "Net \"RAM.waddr_a\" at CPU_RISCV.sv(206) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv" 206 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696639047934 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 CPU_RISCV.sv(206) " "Net \"RAM.we_a\" at CPU_RISCV.sv(206) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv" 206 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696639047934 "|top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "top.sv" "dmem" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696639047934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:video " "Elaborating entity \"vga\" for hierarchy \"vga:video\"" {  } { { "top.sv" "video" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696639047935 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696639048529 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "top.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696639048549 "|top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696639048549 "|top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696639048549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696639048673 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/output_files/RISCV_GOL.map.smsg " "Generated suppressed messages file /home/martins/Documents/BUILD-RISC-V/RISCV_GOL/output_files/RISCV_GOL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696639049206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696639049288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696639049288 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISCV_GOL/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696639049336 "|top|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696639049336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696639049336 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696639049336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696639049336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696639049336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696639049344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  6 21:37:29 2023 " "Processing ended: Fri Oct  6 21:37:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696639049344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696639049344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696639049344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696639049344 ""}
