## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_optimized_ap_dmul_16_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_optimized_ap_dmul_16_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_optimized_ap_dmul_16_max_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_optimized_ap_ddiv_57_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_optimized_ap_ddiv_57_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_optimized_ap_ddiv_57_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_optimized_ap_dcmp_2_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_optimized_ap_dcmp_2_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_optimized_ap_dcmp_2_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64'...
[Tue Aug 28 14:55:54 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/synth_1/runme.log
[Tue Aug 28 14:55:54 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log kernel_correlation_optimized.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_correlation_optimized.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_correlation_optimized.tcl -notrace
Command: synth_design -top kernel_correlation_optimized -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4837 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.809 ; gain = 84.895 ; free physical = 1380 ; free virtual = 11254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_correlation_optimized' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:423]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:426]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:429]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:431]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:433]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:435]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:439]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:441]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:443]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:445]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:449]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:454]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:458]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:463]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:466]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:470]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:472]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:476]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:484]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:491]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:495]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:503]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:510]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:512]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:516]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:520]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:528]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:534]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:542]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:545]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:547]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:551]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:555]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:568]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:572]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:576]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:582]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:585]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:589]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:598]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:605]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:611]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:619]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:625]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:632]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:634]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:647]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:649]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:651]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:653]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:655]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:657]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:659]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:661]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:663]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:665]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:667]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:669]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:673]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:675]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:677]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:679]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:681]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:685]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:687]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:689]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:691]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:693]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:706]
INFO: [Synth 8-3491] module 'operator_double_mul6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:12' bound to instance 'grp_operator_double_mul6_fu_428' of component 'operator_double_mul6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:845]
INFO: [Synth 8-638] synthesizing module 'operator_double_mul6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:166]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:214]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:226]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:238]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:248]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:254]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:265]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:273]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:275]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:279]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:306]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_206' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:435]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:65]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q01' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q01.vhd:78' bound to instance 'q01_U' of component 'lut_mul3_chunk_q01' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:185]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q01' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q01.vhd:91]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q01_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q01.vhd:12' bound to instance 'lut_mul3_chunk_q01_rom_U' of component 'lut_mul3_chunk_q01_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q01.vhd:103]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q01_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q01.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q01.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q01_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q01.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q01' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q01.vhd:91]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q12' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q12.vhd:73' bound to instance 'q12_U' of component 'lut_mul3_chunk_q12' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:197]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q12' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q12.vhd:86]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q12_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q12.vhd:12' bound to instance 'lut_mul3_chunk_q12_rom_U' of component 'lut_mul3_chunk_q12_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q12.vhd:98]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q12_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q12.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q12.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q12_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q12.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q12' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q12.vhd:86]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q23' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q23.vhd:75' bound to instance 'q23_U' of component 'lut_mul3_chunk_q23' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:209]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q23' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q23.vhd:88]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q23_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q23.vhd:12' bound to instance 'lut_mul3_chunk_q23_rom_U' of component 'lut_mul3_chunk_q23_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q23.vhd:100]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q23_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q23.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q23.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q23_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q23.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q23' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q23.vhd:88]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q3' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q3.vhd:72' bound to instance 'q3_U' of component 'lut_mul3_chunk_q3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:221]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q3.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q3_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q3.vhd:12' bound to instance 'lut_mul3_chunk_q3_rom_U' of component 'lut_mul3_chunk_q3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q3.vhd:97]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q3.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q3_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q3.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q3' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q3.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q4' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q4.vhd:70' bound to instance 'q4_U' of component 'lut_mul3_chunk_q4' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:233]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q4' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q4.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q4_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q4.vhd:12' bound to instance 'lut_mul3_chunk_q4_rom_U' of component 'lut_mul3_chunk_q4_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q4.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q4_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q4.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q4_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q4.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q4' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q4.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q5' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q5.vhd:69' bound to instance 'q5_U' of component 'lut_mul3_chunk_q5' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:245]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q5' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q5.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q5_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q5.vhd:12' bound to instance 'lut_mul3_chunk_q5_rom_U' of component 'lut_mul3_chunk_q5_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q5.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q5_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q5.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q5.vhd:31]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q5_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q5.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q5' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q5.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q6.vhd:69' bound to instance 'q6_U' of component 'lut_mul3_chunk_q6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:257]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q6.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q6_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q6.vhd:12' bound to instance 'lut_mul3_chunk_q6_rom_U' of component 'lut_mul3_chunk_q6_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q6.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q6_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q6.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q6_rom' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q6.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q6' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q6.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q7' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q7.vhd:69' bound to instance 'q7_U' of component 'lut_mul3_chunk_q7' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:269]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q7' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q7.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q7_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q7.vhd:12' bound to instance 'lut_mul3_chunk_q7_rom_U' of component 'lut_mul3_chunk_q7_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q7.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q7_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q7.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q7_rom' (15#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q7.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q7' (16#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q7.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element ap_return_preg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk' (17#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:25]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_227' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:446]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_248' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:457]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_269' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:468]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_290' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:479]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_311' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:490]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_332' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:501]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_353' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:512]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_374' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:523]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiokbM' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiokbM.vhd:13' bound to instance 'kernel_correlatiokbM_U23' of component 'kernel_correlatiokbM' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:534]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiokbM' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiokbM.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiokbM' (18#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiokbM.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiolbW' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiolbW.vhd:13' bound to instance 'kernel_correlatiolbW_U24' of component 'kernel_correlatiolbW' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:550]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiolbW' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiolbW.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiolbW' (19#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiolbW.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'operator_double_mul6' (20#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:25]
INFO: [Synth 8-3491] module 'operator_double_div5' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:12' bound to instance 'grp_operator_double_div5_fu_449' of component 'operator_double_div5' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:856]
INFO: [Synth 8-638] synthesizing module 'operator_double_div5' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:25]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dbkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dbkb.vhd:76' bound to instance 'r0_U' of component 'operator_double_dbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:434]
INFO: [Synth 8-638] synthesizing module 'operator_double_dbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dbkb.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dbkb_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dbkb.vhd:12' bound to instance 'operator_double_dbkb_rom_U' of component 'operator_double_dbkb_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dbkb.vhd:101]
INFO: [Synth 8-638] synthesizing module 'operator_double_dbkb_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dbkb.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_double_dbkb_rom' (21#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dbkb.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'operator_double_dbkb' (22#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dbkb.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dcud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dcud.vhd:72' bound to instance 'r1_U' of component 'operator_double_dcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:446]
INFO: [Synth 8-638] synthesizing module 'operator_double_dcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dcud.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dcud_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dcud.vhd:12' bound to instance 'operator_double_dcud_rom_U' of component 'operator_double_dcud_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dcud.vhd:97]
INFO: [Synth 8-638] synthesizing module 'operator_double_dcud_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dcud.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_double_dcud_rom' (23#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dcud.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'operator_double_dcud' (24#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dcud.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_ddEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_ddEe.vhd:72' bound to instance 'r2_U' of component 'operator_double_ddEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:458]
INFO: [Synth 8-638] synthesizing module 'operator_double_ddEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_ddEe.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_ddEe_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_ddEe.vhd:12' bound to instance 'operator_double_ddEe_rom_U' of component 'operator_double_ddEe_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_ddEe.vhd:97]
INFO: [Synth 8-638] synthesizing module 'operator_double_ddEe_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_ddEe.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_double_ddEe_rom' (25#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_ddEe.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'operator_double_ddEe' (26#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_ddEe.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_deOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_deOg.vhd:70' bound to instance 'q0_U' of component 'operator_double_deOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:470]
INFO: [Synth 8-638] synthesizing module 'operator_double_deOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_deOg.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_deOg_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_deOg.vhd:12' bound to instance 'operator_double_deOg_rom_U' of component 'operator_double_deOg_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_deOg.vhd:95]
INFO: [Synth 8-638] synthesizing module 'operator_double_deOg_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_deOg.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_double_deOg_rom' (27#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_deOg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'operator_double_deOg' (28#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_deOg.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dfYi' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dfYi.vhd:69' bound to instance 'q1_U' of component 'operator_double_dfYi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:482]
INFO: [Synth 8-638] synthesizing module 'operator_double_dfYi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dfYi.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dfYi_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dfYi.vhd:12' bound to instance 'operator_double_dfYi_rom_U' of component 'operator_double_dfYi_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dfYi.vhd:94]
INFO: [Synth 8-638] synthesizing module 'operator_double_dfYi_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dfYi.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_double_dfYi_rom' (29#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dfYi.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'operator_double_dfYi' (30#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dfYi.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dg8j' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dg8j.vhd:69' bound to instance 'q2_U' of component 'operator_double_dg8j' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:494]
INFO: [Synth 8-638] synthesizing module 'operator_double_dg8j' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dg8j.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dg8j_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dg8j.vhd:12' bound to instance 'operator_double_dg8j_rom_U' of component 'operator_double_dg8j_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dg8j.vhd:94]
INFO: [Synth 8-638] synthesizing module 'operator_double_dg8j_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dg8j.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_double_dg8j_rom' (31#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dg8j.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'operator_double_dg8j' (32#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_dg8j.vhd:82]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiohbi' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiohbi.vhd:13' bound to instance 'kernel_correlatiohbi_U1' of component 'kernel_correlatiohbi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:506]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiohbi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiohbi.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiohbi' (33#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiohbi.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatioibs' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatioibs.vhd:13' bound to instance 'kernel_correlatioibs_U2' of component 'kernel_correlatioibs' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:522]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatioibs' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatioibs.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatioibs' (34#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatioibs.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiojbC' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiojbC.vhd:13' bound to instance 'kernel_correlatiojbC_U3' of component 'kernel_correlatiojbC' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:538]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiojbC' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiojbC.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiojbC' (35#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiojbC.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'operator_double_div5' (36#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiomb6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiomb6.vhd:11' bound to instance 'kernel_correlatiomb6_U28' of component 'kernel_correlatiomb6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:867]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiomb6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiomb6.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64/synth/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64.vhd:59' bound to instance 'kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64_u' of component 'kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiomb6.vhd:65]
INFO: [Synth 8-638] synthesizing module 'kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64/synth/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 12 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64/synth/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64' (62#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64/synth/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiomb6' (63#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiomb6.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 18 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlationcg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlationcg.vhd:11' bound to instance 'kernel_correlationcg_U29' of component 'kernel_correlationcg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:883]
INFO: [Synth 8-638] synthesizing module 'kernel_correlationcg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlationcg.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 18 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlation_optimized_ap_dmul_16_max_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dmul_16_max_dsp_64/synth/kernel_correlation_optimized_ap_dmul_16_max_dsp_64.vhd:59' bound to instance 'kernel_correlation_optimized_ap_dmul_16_max_dsp_64_u' of component 'kernel_correlation_optimized_ap_dmul_16_max_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlationcg.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_correlation_optimized_ap_dmul_16_max_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dmul_16_max_dsp_64/synth/kernel_correlation_optimized_ap_dmul_16_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dmul_16_max_dsp_64/synth/kernel_correlation_optimized_ap_dmul_16_max_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlation_optimized_ap_dmul_16_max_dsp_64' (71#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dmul_16_max_dsp_64/synth/kernel_correlation_optimized_ap_dmul_16_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlationcg' (72#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlationcg.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatioocq' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatioocq.vhd:11' bound to instance 'kernel_correlatioocq_U30' of component 'kernel_correlatioocq' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:898]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatioocq' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatioocq.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlation_optimized_ap_ddiv_57_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64/synth/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64.vhd:59' bound to instance 'kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u' of component 'kernel_correlation_optimized_ap_ddiv_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatioocq.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_correlation_optimized_ap_ddiv_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64/synth/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 57 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64/synth/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlation_optimized_ap_ddiv_57_no_dsp_64' (77#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64/synth/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatioocq' (78#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatioocq.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiopcA' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiopcA.vhd:11' bound to instance 'kernel_correlatiopcA_U31' of component 'kernel_correlatiopcA' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:913]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiopcA' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiopcA.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlation_optimized_ap_dcmp_2_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64/synth/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64.vhd:59' bound to instance 'kernel_correlation_optimized_ap_dcmp_2_no_dsp_64_u' of component 'kernel_correlation_optimized_ap_dcmp_2_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiopcA.vhd:82]
INFO: [Synth 8-638] synthesizing module 'kernel_correlation_optimized_ap_dcmp_2_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64/synth/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64/synth/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlation_optimized_ap_dcmp_2_no_dsp_64' (81#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64/synth/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiopcA' (82#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiopcA.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatioqcK' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatioqcK.vhd:11' bound to instance 'kernel_correlatioqcK_U32' of component 'kernel_correlatioqcK' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:929]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatioqcK' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatioqcK.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64/synth/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64.vhd:59' bound to instance 'kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u' of component 'kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatioqcK.vhd:54]
INFO: [Synth 8-638] synthesizing module 'kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64/synth/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 1 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 57 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64/synth/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64' (87#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64/synth/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatioqcK' (88#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatioqcK.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiorcU' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:60' bound to instance 'kernel_correlatiorcU_U33' of component 'kernel_correlatiorcU' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:944]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiorcU' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:78]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiorcU_DSP48_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:12' bound to instance 'kernel_correlatiorcU_DSP48_0_U' of component 'kernel_correlatiorcU_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:93]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiorcU_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiorcU_DSP48_0' (89#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiorcU' (90#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlation_optimized' (91#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:48]
WARNING: [Synth 8-3331] design kernel_correlatiorcU_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized201 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized201 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized201 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized77 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized199 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized199 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized199 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized197 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized197 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized197 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized197 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized197 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[10]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[9]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[8]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[7]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[6]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[5]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[4]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[3]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[2]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[1]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[0]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_INC_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized185 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized185 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized185 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized446 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized446 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized446 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[63]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized444 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1515.738 ; gain = 305.824 ; free physical = 1242 ; free virtual = 11121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1515.738 ; gain = 305.824 ; free physical = 1280 ; free virtual = 11159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1515.738 ; gain = 305.824 ; free physical = 1280 ; free virtual = 11159
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 10083 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  FDE => FDRE: 43 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1996.793 ; gain = 11.000 ; free physical = 801 ; free virtual = 10680
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 1084 ; free virtual = 10958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 1084 ; free virtual = 10958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_correlatiopcA_U31/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_correlationcg_U29/kernel_correlation_optimized_ap_dmul_16_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_correlatiomb6_U28/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 1084 ; free virtual = 10957
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_1338_reg' and it is trimmed from '56' to '52' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:822]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_1_reg_1333_reg' and it is trimmed from '56' to '52' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:821]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_s_reg_1109_reg' and it is trimmed from '64' to '60' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_mul6.vhd:841]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_572_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_992_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_4_fu_578_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'tmp_32_reg_978_reg[5:0]' into 'tmp_34_reg_983_reg[5:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:622]
INFO: [Synth 8-4471] merging register 'tmp_34_reg_983_reg[5:0]' into 'tmp_43_reg_989_reg[5:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element tmp_32_reg_978_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element tmp_34_reg_983_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/operator_double_div5.vhd:622]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_14_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_319_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_295_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_11_fu_325_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_45_reg_1105_reg' and it is trimmed from '21' to '20' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:1311]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_801_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_738_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_532_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_553_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_580_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_602_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_693_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond1_fu_774_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs_fu_646_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_652_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_801_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_738_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_532_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_553_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_580_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_602_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_693_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond1_fu_774_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs_fu_646_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_652_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_468_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 1084 ; free virtual = 10966
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_correlatiomb6_U28/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiomb6_U28/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiomb6_U28/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiomb6_U28/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiomb6_U28/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_correlatiomb6_U28/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiomb6_U28/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_correlatiomb6_U28/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_correlationcg_U29/kernel_correlation_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlationcg_U29/kernel_correlation_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlationcg_U29/kernel_correlation_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlationcg_U29/kernel_correlation_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized14) to 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized14) to 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiopcA_U31/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiopcA_U31/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiopcA_U31/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiopcA_U31/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiopcA_U31/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiopcA_U31/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiopcA_U31/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiopcA_U31/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized14) to 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |flt_div_mant                                   |           1|     23706|
|2     |flt_div__GB1                                   |           1|      2292|
|3     |floating_point_v7_1_6_viv__parameterized3__GC0 |           1|        58|
|4     |kernel_correlatioocq__GC0                      |           1|       321|
|5     |kernel_correlation_optimized__GCB0             |           1|     14645|
|6     |kernel_correlation_optimized__GCB1             |           1|     15674|
|7     |kernel_correlation_optimized__GCB2             |           1|     10837|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_14_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_319_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_11_fu_325_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_lut_mul3_chunk_fu_374/ap_return_reg' and it is trimmed from '8' to '5' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element grp_lut_mul3_chunk_fu_374/q5_U/lut_mul3_chunk_q5_rom_U/q0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q5.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element grp_lut_mul3_chunk_fu_374/q6_U/lut_mul3_chunk_q6_rom_U/q0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q6.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element grp_lut_mul3_chunk_fu_374/q7_U/lut_mul3_chunk_q7_rom_U/q0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/lut_mul3_chunk_q7.vhd:58]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_572_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_578_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_correlatiorcU_U33/kernel_correlatiorcU_DSP48_0_U/p_reg_reg' and it is trimmed from '21' to '20' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_correlatiorcU_U33/kernel_correlatiorcU_DSP48_0_U/m_reg_reg' and it is trimmed from '21' to '20' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_correlatiorcU_U33/kernel_correlatiorcU_DSP48_0_U/a_reg_reg' and it is trimmed from '21' to '20' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_reg_1070_reg' and it is trimmed from '21' to '20' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.vhd:956]
INFO: [Synth 8-5546] ROM "exitcond5_fu_602_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_693_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_580_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_738_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_801_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_553_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_652_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs_fu_646_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_532_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element kernel_correlatiorcU_U33/kernel_correlatiorcU_DSP48_0_U/m_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element kernel_correlatiorcU_U33/kernel_correlatiorcU_DSP48_0_U/m_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element kernel_correlatiorcU_U33/kernel_correlatiorcU_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element kernel_correlatiorcU_U33/kernel_correlatiorcU_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiorcU.vhd:39]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'kernel_correlatiomb6_U28/ce_r_reg' into 'kernel_correlationcg_U29/ce_r_reg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiomb6.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element kernel_correlatiomb6_U28/ce_r_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlatiomb6.vhd:81]
INFO: [Synth 8-5545] ROM "exitcond1_fu_774_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OPi_8_1 /\ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OPi_8_1 /\ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OPi_8_1 /\EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_correlatioocq_U30/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OPi_8_1 /\EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioqcK_U32/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'i_8_0/kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'i_8_0/kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[4].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[4].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[6].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[6].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[6].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[6].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[10].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[10].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[10].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[10].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[12].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[12].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[12].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[12].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[13].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[13].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[14].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[14].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[15].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[15].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[16].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[16].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[16].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[16].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[18].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[18].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[18].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[18].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[19].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[19].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[20].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[20].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[21].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[21].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[22].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[22].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[22].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[22].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[23].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioqcK_U32/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_u /U0/i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[23].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[6].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[6].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[10].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[10].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[12].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[12].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[16].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[16].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[18].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[18].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[22].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[22].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[26]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[26].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[27]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[26].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[26]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[27].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[27].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[27]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[28].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[29]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[28].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[29]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[30].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[30].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[31].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[31].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[32].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[33]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[32].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[33].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[34]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[33].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[33]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[34].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[35]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[34].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[34]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[36]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[35]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[36].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[37]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[36].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[36]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[38]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[37]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[38].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[39]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[38].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[38]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[39].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[40]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[39].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[39]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[40].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[40].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[40]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[42]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[42].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[42].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[42]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[43].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[43].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[44].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[44].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[45].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[45].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[46].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[46].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[48].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[48].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[49].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[49].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][0]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][1]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][2]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][3]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][4]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][5]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][6]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][7]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][8]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][9]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][10]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][11]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][12]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][13]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][14]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][15]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][16]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][17]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][18]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][19]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][20]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][21]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][22]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][23]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][24]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][25]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][26]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][27]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][28]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][29]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][30]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][31]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][32]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][33]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][33]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][34]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][35]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][36]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][37]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][38]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][39]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][39]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][40]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][40]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][41]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][41]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][42]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][42]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][43]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][43]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][44]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][44]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][45]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][45]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][46]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][46]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][47]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][47]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][48]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][48]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][49]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][49]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][50]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/din1_cast_array_reg[0][7]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/din1_cast_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/din1_cast_array_reg[0][6]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/din1_cast_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/din1_cast_array_reg[0][9]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/din1_cast_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/din1_cast_array_reg[0][8]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/din1_cast_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/din1_cast_array_reg[0][10]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/din1_cast_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_reg[0][51]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_reg[0][51]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/din1_cast_array_reg[0][5]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/din1_cast_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/din1_cast_array_reg[0][4]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/din1_cast_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/din1_cast_array_reg[0][3]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/din1_cast_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/din1_cast_array_reg[0][2]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/din1_cast_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/din1_cast_array_reg[0][1]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/din1_cast_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/din1_cast_array_reg[0][0]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/din1_cast_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/xf_V_8_reg_888_reg[55]' (FDE) to 'i_8_1/grp_operator_double_div5_fu_449/p_Result_i_i_reg_894_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/xf_V_8_reg_888_reg[54]' (FDE) to 'i_8_1/grp_operator_double_div5_fu_449/p_Result_i_i_reg_894_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[1].din1_cast_array_reg[1][7]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[1].din1_cast_array_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[1].din1_cast_array_reg[1][6]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[1].din1_cast_array_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[1].din1_cast_array_reg[1][9]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[1].din1_cast_array_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[1].din1_cast_array_reg[1][8]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[1].din1_cast_array_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[1].din1_cast_array_reg[1][5]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[1].din1_cast_array_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[1].din1_cast_array_reg[1][4]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[1].din1_cast_array_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[1].din1_cast_array_reg[1][3]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[1].din1_cast_array_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[1].din1_cast_array_reg[1][2]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[1].din1_cast_array_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[1].din1_cast_array_reg[1][1]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[1].din1_cast_array_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[1].din1_cast_array_reg[1][0]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[1].din1_cast_array_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[2].din1_cast_array_reg[2][7]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[2].din1_cast_array_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[2].din1_cast_array_reg[2][6]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[2].din1_cast_array_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[2].din1_cast_array_reg[2][5]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[2].din1_cast_array_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[2].din1_cast_array_reg[2][4]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[2].din1_cast_array_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[2].din1_cast_array_reg[2][3]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[2].din1_cast_array_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[2].din1_cast_array_reg[2][2]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[2].din1_cast_array_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[2].din1_cast_array_reg[2][1]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[2].din1_cast_array_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[2].din1_cast_array_reg[2][0]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[2].din1_cast_array_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[3].din1_cast_array_reg[3][5]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[3].din1_cast_array_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[3].din1_cast_array_reg[3][4]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[3].din1_cast_array_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[3].din1_cast_array_reg[3][3]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[3].din1_cast_array_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[3].din1_cast_array_reg[3][2]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[3].din1_cast_array_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[3].din1_cast_array_reg[3][1]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[3].din1_cast_array_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[3].din1_cast_array_reg[3][0]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[3].din1_cast_array_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[4].din1_cast_array_reg[4][3]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[4].din1_cast_array_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[4].din1_cast_array_reg[4][2]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[4].din1_cast_array_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[4].din1_cast_array_reg[4][1]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[4].din1_cast_array_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatiohbi_U1/dout_array_loop[4].din1_cast_array_reg[4][0]' (FDRE) to 'i_8_1/grp_operator_double_div5_fu_449/kernel_correlatioibs_U2/dout_array_loop[4].din1_cast_array_reg[4][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:51 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 1019 ; free virtual = 10927
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |flt_div_mant                                   |           1|     19030|
|2     |flt_div__GB1                                   |           1|      1615|
|3     |floating_point_v7_1_6_viv__parameterized3__GC0 |           1|        58|
|4     |kernel_correlatioocq__GC0                      |           1|       128|
|5     |kernel_correlation_optimized__GCB0             |           1|     13527|
|6     |kernel_correlation_optimized__GCB1             |           1|      9506|
|7     |kernel_correlation_optimized__GCB2             |           1|      9233|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:01 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 879 ; free virtual = 10787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:05 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 852 ; free virtual = 10761
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |flt_div_mant                                   |           1|     19030|
|2     |flt_div__GB1                                   |           1|      1615|
|3     |floating_point_v7_1_6_viv__parameterized3__GC0 |           1|        58|
|4     |kernel_correlatioocq__GC0                      |           1|       128|
|5     |kernel_correlation_optimized__GCB0             |           1|     13527|
|6     |kernel_correlation_optimized__GCB1             |           1|      9493|
|7     |kernel_correlation_optimized__GCB2             |           1|      9233|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:02:15 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 844 ; free virtual = 10758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:02:18 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 845 ; free virtual = 10757
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:02:18 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 845 ; free virtual = 10757
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:02:21 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 835 ; free virtual = 10747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:22 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 835 ; free virtual = 10747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:22 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 834 ; free virtual = 10746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:22 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 834 ; free virtual = 10746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   176|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_2 |     2|
|4     |DSP48E1_3 |     2|
|5     |DSP48E1_4 |     2|
|6     |DSP48E1_5 |     3|
|7     |DSP48E1_6 |     1|
|8     |DSP48E1_7 |     1|
|9     |LUT1      |   158|
|10    |LUT2      |  1496|
|11    |LUT3      |  5295|
|12    |LUT4      |   659|
|13    |LUT5      |   623|
|14    |LUT6      |  1389|
|15    |MUXCY     |  5043|
|16    |MUXF7     |    10|
|17    |MUXF8     |     5|
|18    |SRL16E    |   277|
|19    |SRLC32E   |   142|
|20    |XORCY     |  4955|
|21    |FDE       |    42|
|22    |FDRE      | 16350|
|23    |FDSE      |    22|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:22 . Memory (MB): peak = 1996.793 ; gain = 786.879 ; free physical = 834 ; free virtual = 10746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 643 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:01:55 . Memory (MB): peak = 1996.793 ; gain = 305.824 ; free physical = 904 ; free virtual = 10816
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:02:23 . Memory (MB): peak = 1996.801 ; gain = 786.879 ; free physical = 904 ; free virtual = 10816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1401 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1359 instances
  FDE => FDRE: 42 instances

INFO: [Common 17-83] Releasing license: Synthesis
832 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:33 . Memory (MB): peak = 1996.801 ; gain = 798.445 ; free physical = 917 ; free virtual = 10826
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/synth_1/kernel_correlation_optimized.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2020.805 ; gain = 24.004 ; free physical = 915 ; free virtual = 10830
INFO: [runtcl-4] Executing : report_utilization -file kernel_correlation_optimized_utilization_synth.rpt -pb kernel_correlation_optimized_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2020.805 ; gain = 0.000 ; free physical = 913 ; free virtual = 10828
INFO: [Common 17-206] Exiting Vivado at Tue Aug 28 14:58:46 2018...
[Tue Aug 28 14:58:46 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:02:24 ; elapsed = 00:02:52 . Memory (MB): peak = 1315.883 ; gain = 0.000 ; free physical = 1724 ; free virtual = 11604
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 1563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/kernel_correlation_optimized.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1671.230 ; gain = 355.348 ; free physical = 128 ; free virtual = 10439
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1671.230 ; gain = 0.000 ; free physical = 134 ; free virtual = 10437
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2207.809 ; gain = 536.578 ; free physical = 186 ; free virtual = 10079
INFO: [Timing 38-480] Writing timing data to binary archive.
[Tue Aug 28 15:00:00 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2266.934 ; gain = 59.125 ; free physical = 178 ; free virtual = 10107
[Tue Aug 28 15:00:00 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log kernel_correlation_optimized.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kernel_correlation_optimized.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_correlation_optimized.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/impl_1/kernel_correlation_optimized.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.344 ; gain = 0.000 ; free physical = 143 ; free virtual = 9955
INFO: [Netlist 29-17] Analyzing 1563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 2082.914 ; gain = 899.570 ; free physical = 235 ; free virtual = 9133
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.930 ; gain = 32.016 ; free physical = 219 ; free virtual = 9126

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2e93bc82

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2114.930 ; gain = 0.000 ; free physical = 219 ; free virtual = 9125

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a708a228

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.930 ; gain = 0.000 ; free physical = 296 ; free virtual = 9204
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2ed99045

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.930 ; gain = 0.000 ; free physical = 299 ; free virtual = 9204
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 98 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ad19c72f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2114.930 ; gain = 0.000 ; free physical = 280 ; free virtual = 9200
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 222 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ad19c72f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2114.930 ; gain = 0.000 ; free physical = 279 ; free virtual = 9200
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 192d25504

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2114.930 ; gain = 0.000 ; free physical = 285 ; free virtual = 9198
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 192d25504

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2114.930 ; gain = 0.000 ; free physical = 283 ; free virtual = 9198
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2114.930 ; gain = 0.000 ; free physical = 283 ; free virtual = 9198
Ending Logic Optimization Task | Checksum: 192d25504

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2114.930 ; gain = 0.000 ; free physical = 282 ; free virtual = 9197

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 192d25504

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2114.930 ; gain = 0.000 ; free physical = 283 ; free virtual = 9199

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 192d25504

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.930 ; gain = 0.000 ; free physical = 283 ; free virtual = 9199
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2114.930 ; gain = 32.016 ; free physical = 283 ; free virtual = 9199
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/impl_1/kernel_correlation_optimized_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.941 ; gain = 24.012 ; free physical = 250 ; free virtual = 9171
INFO: [runtcl-4] Executing : report_drc -file kernel_correlation_optimized_drc_opted.rpt -pb kernel_correlation_optimized_drc_opted.pb -rpx kernel_correlation_optimized_drc_opted.rpx
Command: report_drc -file kernel_correlation_optimized_drc_opted.rpt -pb kernel_correlation_optimized_drc_opted.pb -rpx kernel_correlation_optimized_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/impl_1/kernel_correlation_optimized_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2146.945 ; gain = 0.000 ; free physical = 162 ; free virtual = 9139
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ba580370

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2146.945 ; gain = 0.000 ; free physical = 162 ; free virtual = 9139
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2146.945 ; gain = 0.000 ; free physical = 162 ; free virtual = 9139

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d29cbce1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.945 ; gain = 0.000 ; free physical = 162 ; free virtual = 9134

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17337da17

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2180.297 ; gain = 33.352 ; free physical = 203 ; free virtual = 9082

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17337da17

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2180.297 ; gain = 33.352 ; free physical = 202 ; free virtual = 9081
Phase 1 Placer Initialization | Checksum: 17337da17

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2180.297 ; gain = 33.352 ; free physical = 199 ; free virtual = 9079

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 198427b99

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2226.656 ; gain = 79.711 ; free physical = 125 ; free virtual = 9016

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2234.660 ; gain = 0.000 ; free physical = 261 ; free virtual = 9046

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1bfeeb810

Time (s): cpu = 00:01:06 ; elapsed = 00:00:33 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 275 ; free virtual = 9062
Phase 2 Global Placement | Checksum: 1e233aed5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 279 ; free virtual = 9067

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e233aed5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 280 ; free virtual = 9067

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b1c339d1

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 238 ; free virtual = 9042

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f8fa9309

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 242 ; free virtual = 9042

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e0b4f6fd

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 242 ; free virtual = 9042

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1e0b4f6fd

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 242 ; free virtual = 9042

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2381ce8ba

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 244 ; free virtual = 9043

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 161d72fb9

Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 213 ; free virtual = 9017

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15c88762d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 218 ; free virtual = 9017

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1305302d6

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 218 ; free virtual = 9018

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1b2fc609e

Time (s): cpu = 00:01:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 203 ; free virtual = 9003
Phase 3 Detail Placement | Checksum: 1b2fc609e

Time (s): cpu = 00:01:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2234.660 ; gain = 87.715 ; free physical = 203 ; free virtual = 9003

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18cd56fed

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18cd56fed

Time (s): cpu = 00:01:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2242.645 ; gain = 95.699 ; free physical = 181 ; free virtual = 8989
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.741. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b73490e2

Time (s): cpu = 00:01:54 ; elapsed = 00:01:05 . Memory (MB): peak = 2242.645 ; gain = 95.699 ; free physical = 181 ; free virtual = 8983
Phase 4.1 Post Commit Optimization | Checksum: 1b73490e2

Time (s): cpu = 00:01:54 ; elapsed = 00:01:05 . Memory (MB): peak = 2242.645 ; gain = 95.699 ; free physical = 181 ; free virtual = 8983

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b73490e2

Time (s): cpu = 00:01:54 ; elapsed = 00:01:05 . Memory (MB): peak = 2242.645 ; gain = 95.699 ; free physical = 183 ; free virtual = 8985

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b73490e2

Time (s): cpu = 00:01:54 ; elapsed = 00:01:05 . Memory (MB): peak = 2242.645 ; gain = 95.699 ; free physical = 183 ; free virtual = 8985

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13b12306e

Time (s): cpu = 00:01:54 ; elapsed = 00:01:05 . Memory (MB): peak = 2242.645 ; gain = 95.699 ; free physical = 183 ; free virtual = 8985
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13b12306e

Time (s): cpu = 00:01:54 ; elapsed = 00:01:05 . Memory (MB): peak = 2242.645 ; gain = 95.699 ; free physical = 183 ; free virtual = 8985
Ending Placer Task | Checksum: 108f4f5ac

Time (s): cpu = 00:01:54 ; elapsed = 00:01:05 . Memory (MB): peak = 2242.645 ; gain = 95.699 ; free physical = 215 ; free virtual = 9015
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2242.645 ; gain = 95.699 ; free physical = 215 ; free virtual = 9016
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2242.645 ; gain = 0.000 ; free physical = 207 ; free virtual = 9040
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/impl_1/kernel_correlation_optimized_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2242.645 ; gain = 0.000 ; free physical = 222 ; free virtual = 9031
INFO: [runtcl-4] Executing : report_io -file kernel_correlation_optimized_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2242.645 ; gain = 0.000 ; free physical = 209 ; free virtual = 9020
INFO: [runtcl-4] Executing : report_utilization -file kernel_correlation_optimized_utilization_placed.rpt -pb kernel_correlation_optimized_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2242.645 ; gain = 0.000 ; free physical = 221 ; free virtual = 9033
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kernel_correlation_optimized_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2242.645 ; gain = 0.000 ; free physical = 220 ; free virtual = 9033
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2242.645 ; gain = 0.000 ; free physical = 206 ; free virtual = 9037

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.741 | TNS=-77.088 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ddc5ce21

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2242.645 ; gain = 0.000 ; free physical = 192 ; free virtual = 9013
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.741 | TNS=-77.088 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net grp_operator_double_div5_fu_449/tmp_42_reg_1012. Replicated 1 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_div5_fu_449/tmp_14_fu_562_p2. Replicated 3 times.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/grp_lut_mul3_chunk_fu_269/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net ap_NS_fsm1. Net driver j1_reg_360[9]_i_2 was replaced.
INFO: [Physopt 32-572] Net tmp_63_reg_10700 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net grp_operator_double_div5_fu_449/tmp_14_fu_562_p2_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ap_NS_fsm1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net grp_operator_double_div5_fu_449/tmp_14_fu_562_p2_repN_1. Replicated 1 times.
INFO: [Physopt 32-76] Pass 3. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net grp_operator_double_div5_fu_449/tmp_14_fu_562_p2_repN. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 7 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 5 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.741 | TNS=-67.767 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2266.656 ; gain = 0.000 ; free physical = 185 ; free virtual = 9003
Phase 2 Fanout Optimization | Checksum: 1e3bfab50

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2266.656 ; gain = 24.012 ; free physical = 185 ; free virtual = 9003

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 28 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_3_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_3
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[45].  Did not re-place instance grp_operator_double_mul6_fu_428/agg_result_V_i_i2_reg_1272_reg[44]
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_5_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_5
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_13_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_13
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[0]_i_1_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[0]_i_1
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[0]_i_2_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[0]_i_2
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[0]_i_3_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[0]_i_3
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[0]_i_5_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[0]_i_5
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[0].  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289_reg[0]
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_7_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_7
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[2]_i_2_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[2]_i_2
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_3_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_3
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_8_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_8
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[1]_i_1_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[1]_i_1
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[1].  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289_reg[1]
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_1_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_1
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_4_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_4
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284_reg_n_8_[0].  Did not re-place instance grp_operator_double_mul6_fu_428/clz_V_reg_1284_reg[0]
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_2_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_2
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_1_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_1
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284_reg_n_8_[1].  Did not re-place instance grp_operator_double_mul6_fu_428/clz_V_reg_1284_reg[1]
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[2]_i_4_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[2]_i_4
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_2_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_2
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[1]_i_2_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[1]_i_2
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[1]_i_3_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[1]_i_3
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[36].  Did not re-place instance grp_operator_double_mul6_fu_428/agg_result_V_i_i2_reg_1272_reg[35]
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_4_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_4
INFO: [Physopt 32-662] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_9_n_8.  Did not re-place instance grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_9
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2266.656 ; gain = 0.000 ; free physical = 188 ; free virtual = 9003
Phase 3 Placement Based Optimization | Checksum: 20dc37a09

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2266.656 ; gain = 24.012 ; free physical = 188 ; free virtual = 9003

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 8 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_13_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_2_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_9_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_11_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[0]_i_7_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_16_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net grp_operator_double_mul6_fu_428/grp_lut_mul3_chunk_fu_269/tmp7_reg_1237_reg[44]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net grp_operator_double_mul6_fu_428/grp_lut_mul3_chunk_fu_269/ap_CS_fsm[3]_i_2_n_8. Rewired (signal push) grp_operator_double_mul6_fu_428/grp_lut_mul3_chunk_fu_269/tmp7_reg_1237_reg[44] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2274.660 ; gain = 0.000 ; free physical = 162 ; free virtual = 8995
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.741 | TNS=-70.505 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2274.660 ; gain = 0.000 ; free physical = 163 ; free virtual = 8993
Phase 4 Rewire | Checksum: 21c3f3994

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2274.660 ; gain = 32.016 ; free physical = 168 ; free virtual = 8997

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 44 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_3_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[45] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_5_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_13_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/clz_V_reg_1284[0]_i_7_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[2]_i_2_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_3_n_8. Replicated 1 times.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_8_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[2]_i_4_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_2_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[36]. Replicated 1 times.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_4_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_9_n_8. Replicated 1 times.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[39] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[44] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[49]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_7_n_8. Replicated 1 times.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/clz_V_reg_1284[1]_i_16_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[40]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_8_n_8. Replicated 1 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[54]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[52]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[46]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[53]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[41]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[31]. Replicated 1 times.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[2]_i_7_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[3]_i_6_n_8. Replicated 1 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[43]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[50]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net grp_operator_double_mul6_fu_428/tmp_17_reg_1289[1]_i_6_n_8. Net driver grp_operator_double_mul6_fu_428/tmp_17_reg_1289[1]_i_6 was replaced.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[37]. Replicated 2 times.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[38] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[35]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net grp_operator_double_div5_fu_449/tmp_53_reg_1096[31]_i_4_n_8. Net driver grp_operator_double_div5_fu_449/tmp_53_reg_1096[31]_i_4 was replaced.
INFO: [Physopt 32-572] Net grp_operator_double_div5_fu_449/tmp_45_reg_1086[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net grp_operator_double_div5_fu_449/tmp_53_reg_1096[8]_i_1_n_8. Replicated 1 times.
INFO: [Physopt 32-572] Net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[47] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[34]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net grp_operator_double_mul6_fu_428/r_V_18_fu_945_p3[48]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 24 nets. Created 30 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 30 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.741 | TNS=-68.522 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2274.660 ; gain = 0.000 ; free physical = 159 ; free virtual = 8983
Phase 5 Critical Cell Optimization | Checksum: 17d84545a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.660 ; gain = 32.016 ; free physical = 159 ; free virtual = 8983

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 17d84545a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.660 ; gain = 32.016 ; free physical = 159 ; free virtual = 8983

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 17d84545a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2274.660 ; gain = 32.016 ; free physical = 159 ; free virtual = 8983

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 17d84545a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2274.660 ; gain = 32.016 ; free physical = 159 ; free virtual = 8983

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 17d84545a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2274.660 ; gain = 32.016 ; free physical = 159 ; free virtual = 8983

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 20 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 2 nets.  Swapped 36 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 36 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.726 | TNS=-68.507 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2274.660 ; gain = 0.000 ; free physical = 159 ; free virtual = 8983
Phase 10 Critical Pin Optimization | Checksum: 17d84545a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2274.660 ; gain = 32.016 ; free physical = 159 ; free virtual = 8983

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 17d84545a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2274.660 ; gain = 32.016 ; free physical = 159 ; free virtual = 8983

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 17d84545a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 2274.660 ; gain = 32.016 ; free physical = 159 ; free virtual = 8983
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2274.660 ; gain = 0.000 ; free physical = 160 ; free virtual = 8984
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.726 | TNS=-68.507 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          9.320  |            7  |              0  |                     5  |           0  |           1  |  00:00:02  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |         -2.738  |            0  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Critical Cell      |          0.000  |          1.983  |           30  |              0  |                    24  |           0  |           1  |  00:00:08  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.015  |          0.015  |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.015  |          8.581  |           37  |              0  |                    32  |           0  |          11  |  00:00:13  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 16d58ae08

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 2274.660 ; gain = 32.016 ; free physical = 160 ; free virtual = 8984
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 2274.660 ; gain = 32.016 ; free physical = 177 ; free virtual = 9000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2274.660 ; gain = 0.000 ; free physical = 131 ; free virtual = 8991
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/impl_1/kernel_correlation_optimized_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2274.660 ; gain = 0.000 ; free physical = 180 ; free virtual = 8992
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 128d5016 ConstDB: 0 ShapeSum: a1c69aa9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 495c13ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2392.316 ; gain = 117.656 ; free physical = 155 ; free virtual = 8844
Post Restoration Checksum: NetGraph: 22b34671 NumContArr: 26a8cd3c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 495c13ad

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2392.316 ; gain = 117.656 ; free physical = 152 ; free virtual = 8844

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 495c13ad

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2409.316 ; gain = 134.656 ; free physical = 132 ; free virtual = 8826

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 495c13ad

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2409.316 ; gain = 134.656 ; free physical = 132 ; free virtual = 8826
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fd3dad20

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2420.137 ; gain = 145.477 ; free physical = 141 ; free virtual = 8808
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.628 | TNS=-32.168| WHS=0.020  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 245ef5bcb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2435.137 ; gain = 160.477 ; free physical = 164 ; free virtual = 8815

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 95b3d423

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 2435.137 ; gain = 160.477 ; free physical = 149 ; free virtual = 8802

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1014
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.725 | TNS=-172.539| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1802b82aa

Time (s): cpu = 00:01:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2435.137 ; gain = 160.477 ; free physical = 135 ; free virtual = 8752

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.882 | TNS=-175.874| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13b855608

Time (s): cpu = 00:01:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2435.137 ; gain = 160.477 ; free physical = 136 ; free virtual = 8756
Phase 4 Rip-up And Reroute | Checksum: 13b855608

Time (s): cpu = 00:01:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2435.137 ; gain = 160.477 ; free physical = 136 ; free virtual = 8756

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13b855608

Time (s): cpu = 00:01:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2435.137 ; gain = 160.477 ; free physical = 136 ; free virtual = 8757
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.725 | TNS=-172.539| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15abbd4f6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2438.137 ; gain = 163.477 ; free physical = 131 ; free virtual = 8750

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15abbd4f6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2438.137 ; gain = 163.477 ; free physical = 131 ; free virtual = 8750
Phase 5 Delay and Skew Optimization | Checksum: 15abbd4f6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2438.137 ; gain = 163.477 ; free physical = 131 ; free virtual = 8750

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12738a699

Time (s): cpu = 00:01:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2438.137 ; gain = 163.477 ; free physical = 133 ; free virtual = 8751
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.702 | TNS=-114.688| WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cc941ebe

Time (s): cpu = 00:01:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2438.137 ; gain = 163.477 ; free physical = 133 ; free virtual = 8751
Phase 6 Post Hold Fix | Checksum: cc941ebe

Time (s): cpu = 00:01:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2438.137 ; gain = 163.477 ; free physical = 133 ; free virtual = 8751

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.37423 %
  Global Horizontal Routing Utilization  = 2.02775 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17bc88619

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2438.137 ; gain = 163.477 ; free physical = 132 ; free virtual = 8751

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17bc88619

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2438.137 ; gain = 163.477 ; free physical = 131 ; free virtual = 8750

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fe431479

Time (s): cpu = 00:01:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2438.137 ; gain = 163.477 ; free physical = 131 ; free virtual = 8750

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.702 | TNS=-114.688| WHS=0.038  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: fe431479

Time (s): cpu = 00:01:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2438.137 ; gain = 163.477 ; free physical = 132 ; free virtual = 8751
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2438.137 ; gain = 163.477 ; free physical = 167 ; free virtual = 8786

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
200 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 2438.137 ; gain = 163.477 ; free physical = 167 ; free virtual = 8787
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2438.137 ; gain = 0.000 ; free physical = 130 ; free virtual = 8763
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/impl_1/kernel_correlation_optimized_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2438.137 ; gain = 0.000 ; free physical = 168 ; free virtual = 8738
INFO: [runtcl-4] Executing : report_drc -file kernel_correlation_optimized_drc_routed.rpt -pb kernel_correlation_optimized_drc_routed.pb -rpx kernel_correlation_optimized_drc_routed.rpx
Command: report_drc -file kernel_correlation_optimized_drc_routed.rpt -pb kernel_correlation_optimized_drc_routed.pb -rpx kernel_correlation_optimized_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/impl_1/kernel_correlation_optimized_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kernel_correlation_optimized_methodology_drc_routed.rpt -pb kernel_correlation_optimized_methodology_drc_routed.pb -rpx kernel_correlation_optimized_methodology_drc_routed.rpx
Command: report_methodology -file kernel_correlation_optimized_methodology_drc_routed.rpt -pb kernel_correlation_optimized_methodology_drc_routed.pb -rpx kernel_correlation_optimized_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/my_version/impl/vhdl/project.runs/impl_1/kernel_correlation_optimized_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2501.164 ; gain = 0.000 ; free physical = 172 ; free virtual = 8705
INFO: [runtcl-4] Executing : report_power -file kernel_correlation_optimized_power_routed.rpt -pb kernel_correlation_optimized_power_summary_routed.pb -rpx kernel_correlation_optimized_power_routed.rpx
Command: report_power -file kernel_correlation_optimized_power_routed.rpt -pb kernel_correlation_optimized_power_summary_routed.pb -rpx kernel_correlation_optimized_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
212 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kernel_correlation_optimized_route_status.rpt -pb kernel_correlation_optimized_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kernel_correlation_optimized_timing_summary_routed.rpt -pb kernel_correlation_optimized_timing_summary_routed.pb -rpx kernel_correlation_optimized_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kernel_correlation_optimized_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file kernel_correlation_optimized_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kernel_correlation_optimized_bus_skew_routed.rpt -pb kernel_correlation_optimized_bus_skew_routed.pb -rpx kernel_correlation_optimized_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug 28 15:04:29 2018...
[Tue Aug 28 15:04:34 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.90 ; elapsed = 00:04:34 . Memory (MB): peak = 2270.934 ; gain = 4.000 ; free physical = 1454 ; free virtual = 10056
INFO: [Netlist 29-17] Analyzing 1559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2494.879 ; gain = 11.672 ; free physical = 1240 ; free virtual = 9875
Restored from archive | CPU: 1.010000 secs | Memory: 22.052002 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2494.879 ; gain = 11.672 ; free physical = 1240 ; free virtual = 9875
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  SRLC32E => SRL16E: 16 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2494.879 ; gain = 223.945 ; free physical = 1242 ; free virtual = 9878
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2594.906 ; gain = 57.027 ; free physical = 1183 ; free virtual = 9821


Implementation tool: Xilinx Vivado v.2018.2
Project:             result
Solution:            my_version
Device target:       xc7k160tfbg484-1
Report date:         Tue Aug 28 15:04:47 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         3505
LUT:           9531
FF:           16236
DSP:             12
BRAM:             0
SRL:            324
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    3.835
CP achieved post-implementation:    3.199
Timing not met
INFO: [Common 17-206] Exiting Vivado at Tue Aug 28 15:04:47 2018...
