Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov 21 21:42:27 2020
| Host         : DESKTOP-5PA8C12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: ps2_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.820      -96.569                     20                 1355        0.086        0.000                      0                 1355        3.000        0.000                       0                   632  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_65mhz_mod/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_65mhz   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_65mhz    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_65mhz_mod/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_65mhz         5.018        0.000                      0                  145        0.172        0.000                      0                  145        7.192        0.000                       0                    81  
  clkfbout_clk_wiz_65mhz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                       2.680        0.000                      0                 1210        0.086        0.000                      0                 1210        4.500        0.000                       0                   547  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin              clk_65mhz_clk_wiz_65mhz       -5.820      -96.569                     20                   20        0.524        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_mod/inst/clk_in1
  To Clock:  clk_65mhz_mod/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_mod/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_65mhz_mod/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz
  To Clock:  clk_65mhz_clk_wiz_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        5.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/sine_img_pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        10.291ns  (logic 2.570ns (24.973%)  route 7.721ns (75.027%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 16.976 - 15.385 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.642     1.644    xvga_mod/clk_65mhz
    SLICE_X14Y60         FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.478     2.122 f  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=79, routed)          3.170     5.292    xvga_mod/out[4]
    SLICE_X3Y52          LUT1 (Prop_lut1_I0_O)        0.295     5.587 r  xvga_mod/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     5.587    display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__1_2[0]
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.119 r  display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.119    display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.347 r  display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.775     7.122    display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X3Y58          LUT4 (Prop_lut4_I2_O)        0.339     7.461 r  display_mod/blob_GSharp/sine_img_pixel[7]_i_7/O
                         net (fo=4, routed)           1.731     9.193    display_mod/blob_FSharp/sine_img_pixel_reg[7]_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.326     9.519 r  display_mod/blob_FSharp/sine_img_pixel[7]_i_2/O
                         net (fo=6, routed)           0.829    10.348    display_mod/blob_FSharp/sine_img_pixel[7]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I2_O)        0.124    10.472 r  display_mod/blob_FSharp/sine_img_pixel[3]_i_3_comp/O
                         net (fo=2, routed)           0.792    11.264    display_mod/blob_C2/sine_img_pixel[3]_i_3_n_0_alias
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.124    11.388 r  display_mod/blob_C2/sine_img_pixel[3]_i_2_comp/O
                         net (fo=1, routed)           0.424    11.812    display_mod/blob_FSharp/notes_out_reg[2]_repN_alias
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124    11.936 r  display_mod/blob_FSharp/sine_img_pixel[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    11.936    display_mod/pixel_reg1[1]
    SLICE_X7Y71          FDRE                                         r  display_mod/sine_img_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.588    16.976    display_mod/CLK
    SLICE_X7Y71          FDRE                                         r  display_mod/sine_img_pixel_reg[1]/C
                         clock pessimism              0.079    17.055    
                         clock uncertainty           -0.132    16.923    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)        0.031    16.954    display_mod/sine_img_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         16.954    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/sine_img_pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 2.446ns (25.237%)  route 7.246ns (74.763%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 16.977 - 15.385 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.642     1.644    xvga_mod/clk_65mhz
    SLICE_X14Y60         FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.478     2.122 f  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=79, routed)          3.170     5.292    xvga_mod/out[4]
    SLICE_X3Y52          LUT1 (Prop_lut1_I0_O)        0.295     5.587 r  xvga_mod/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     5.587    display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__1_2[0]
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.119 r  display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.119    display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.347 r  display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.775     7.122    display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X3Y58          LUT4 (Prop_lut4_I2_O)        0.339     7.461 r  display_mod/blob_GSharp/sine_img_pixel[7]_i_7/O
                         net (fo=4, routed)           1.731     9.193    display_mod/blob_FSharp/sine_img_pixel_reg[7]_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.326     9.519 r  display_mod/blob_FSharp/sine_img_pixel[7]_i_2/O
                         net (fo=6, routed)           1.175    10.693    display_mod/blob_F/sine_img_pixel[7]_i_2_n_0_alias
    SLICE_X7Y71          LUT6 (Prop_lut6_I2_O)        0.124    10.817 r  display_mod/blob_F/sine_img_pixel[7]_i_3_comp_2/O
                         net (fo=1, routed)           0.395    11.213    display_mod/blob_FSharp/notes_out_reg[5]_repN_2_alias
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    11.337 r  display_mod/blob_FSharp/sine_img_pixel[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    11.337    display_mod/pixel_reg1[3]
    SLICE_X5Y70          FDRE                                         r  display_mod/sine_img_pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.589    16.977    display_mod/CLK
    SLICE_X5Y70          FDRE                                         r  display_mod/sine_img_pixel_reg[3]/C
                         clock pessimism              0.079    17.056    
                         clock uncertainty           -0.132    16.924    
    SLICE_X5Y70          FDRE (Setup_fdre_C_D)        0.032    16.956    display_mod/sine_img_pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         16.956    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/sine_img_pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        9.590ns  (logic 2.338ns (24.381%)  route 7.252ns (75.619%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 16.974 - 15.385 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.639     1.641    xvga_mod/clk_65mhz
    SLICE_X13Y63         FDRE                                         r  xvga_mod/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     2.060 f  xvga_mod/hcount_out_reg[1]/Q
                         net (fo=90, routed)          3.770     5.830    xvga_mod/out[1]
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.299     6.129 r  xvga_mod/sine_img_pixel[11]_i_129/O
                         net (fo=1, routed)           0.000     6.129    xvga_mod/sine_img_pixel[11]_i_129_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.661 r  xvga_mod/sine_img_pixel_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.661    xvga_mod/sine_img_pixel_reg[11]_i_62_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.818 f  xvga_mod/sine_img_pixel_reg[11]_i_25/CO[1]
                         net (fo=4, routed)           0.953     7.771    display_mod/blob_F/sine_img_pixel[3]_i_3[0]
    SLICE_X5Y71          LUT4 (Prop_lut4_I2_O)        0.357     8.128 f  display_mod/blob_F/sine_img_pixel[7]_i_17/O
                         net (fo=1, routed)           0.870     8.998    display_mod/blob_G/sine_img_pixel_reg[4]
    SLICE_X4Y69          LUT5 (Prop_lut5_I1_O)        0.326     9.324 r  display_mod/blob_G/sine_img_pixel[7]_i_5/O
                         net (fo=4, routed)           1.257    10.581    display_mod/blob_F/sine_img_pixel[7]_i_18_alias
    SLICE_X5Y72          LUT6 (Prop_lut6_I2_O)        0.124    10.705 r  display_mod/blob_F/sine_img_pixel[7]_i_3_comp/O
                         net (fo=1, routed)           0.402    11.107    display_mod/blob_FSharp/notes_out_reg[5]_repN_alias
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124    11.231 r  display_mod/blob_FSharp/sine_img_pixel[7]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    11.231    display_mod/pixel_reg1[7]
    SLICE_X5Y72          FDRE                                         r  display_mod/sine_img_pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.586    16.974    display_mod/CLK
    SLICE_X5Y72          FDRE                                         r  display_mod/sine_img_pixel_reg[7]/C
                         clock pessimism              0.079    17.053    
                         clock uncertainty           -0.132    16.921    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.032    16.953    display_mod/sine_img_pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         16.953    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/sine_img_pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 2.139ns (23.461%)  route 6.978ns (76.539%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.902 - 15.385 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.639     1.641    xvga_mod/clk_65mhz
    SLICE_X13Y63         FDRE                                         r  xvga_mod/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 f  xvga_mod/hcount_out_reg[0]/Q
                         net (fo=78, routed)          3.132     5.229    xvga_mod/out[0]
    SLICE_X7Y57          LUT1 (Prop_lut1_I0_O)        0.124     5.353 r  xvga_mod/i__carry_i_3__15/O
                         net (fo=1, routed)           0.000     5.353    display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__0_0[0]
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.885 r  display_mod/blob_ASharp/p_1_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.885    display_mod/blob_ASharp/p_1_out_inferred__0/i__carry_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.999    display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.227 r  display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.411     6.638    display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X7Y60          LUT4 (Prop_lut4_I0_O)        0.313     6.951 f  display_mod/blob_ASharp/sine_img_pixel[7]_i_8/O
                         net (fo=8, routed)           0.979     7.930    display_mod/blob_GSharp/sine_img_pixel[7]_i_6
    SLICE_X3Y58          LUT5 (Prop_lut5_I4_O)        0.124     8.054 r  display_mod/blob_GSharp/sine_img_pixel[11]_i_12/O
                         net (fo=3, routed)           1.367     9.421    display_mod/blob_F/sine_img_pixel_reg[9]_4
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.124     9.545 r  display_mod/blob_F/sine_img_pixel[11]_i_3/O
                         net (fo=2, routed)           1.089    10.635    display_mod/blob_F/sine_img_pixel[11]_i_13
    SLICE_X8Y66          LUT3 (Prop_lut3_I0_O)        0.124    10.759 r  display_mod/blob_F/sine_img_pixel[9]_i_1/O
                         net (fo=1, routed)           0.000    10.759    display_mod/pixel_reg1[9]
    SLICE_X8Y66          FDRE                                         r  display_mod/sine_img_pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.514    16.902    display_mod/CLK
    SLICE_X8Y66          FDRE                                         r  display_mod/sine_img_pixel_reg[9]/C
                         clock pessimism              0.079    16.981    
                         clock uncertainty           -0.132    16.849    
    SLICE_X8Y66          FDRE (Setup_fdre_C_D)        0.077    16.926    display_mod/sine_img_pixel_reg[9]
  -------------------------------------------------------------------
                         required time                         16.926    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/sine_img_pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 2.139ns (23.487%)  route 6.968ns (76.513%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.902 - 15.385 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.639     1.641    xvga_mod/clk_65mhz
    SLICE_X13Y63         FDRE                                         r  xvga_mod/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     2.097 f  xvga_mod/hcount_out_reg[0]/Q
                         net (fo=78, routed)          3.132     5.229    xvga_mod/out[0]
    SLICE_X7Y57          LUT1 (Prop_lut1_I0_O)        0.124     5.353 r  xvga_mod/i__carry_i_3__15/O
                         net (fo=1, routed)           0.000     5.353    display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__0_0[0]
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.885 r  display_mod/blob_ASharp/p_1_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.885    display_mod/blob_ASharp/p_1_out_inferred__0/i__carry_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.999    display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.227 r  display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.411     6.638    display_mod/blob_ASharp/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X7Y60          LUT4 (Prop_lut4_I0_O)        0.313     6.951 f  display_mod/blob_ASharp/sine_img_pixel[7]_i_8/O
                         net (fo=8, routed)           0.979     7.930    display_mod/blob_GSharp/sine_img_pixel[7]_i_6
    SLICE_X3Y58          LUT5 (Prop_lut5_I4_O)        0.124     8.054 r  display_mod/blob_GSharp/sine_img_pixel[11]_i_12/O
                         net (fo=3, routed)           1.367     9.421    display_mod/blob_F/sine_img_pixel_reg[9]_4
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.124     9.545 r  display_mod/blob_F/sine_img_pixel[11]_i_3/O
                         net (fo=2, routed)           1.079    10.625    display_mod/blob_CSharp/sine_img_pixel_reg[11]
    SLICE_X8Y66          LUT2 (Prop_lut2_I1_O)        0.124    10.749 r  display_mod/blob_CSharp/sine_img_pixel[11]_i_1/O
                         net (fo=1, routed)           0.000    10.749    display_mod/pixel_reg1[11]
    SLICE_X8Y66          FDRE                                         r  display_mod/sine_img_pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.514    16.902    display_mod/CLK
    SLICE_X8Y66          FDRE                                         r  display_mod/sine_img_pixel_reg[11]/C
                         clock pessimism              0.079    16.981    
                         clock uncertainty           -0.132    16.849    
    SLICE_X8Y66          FDRE (Setup_fdre_C_D)        0.081    16.930    display_mod/sine_img_pixel_reg[11]
  -------------------------------------------------------------------
                         required time                         16.930    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/sine_img_pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 2.322ns (25.540%)  route 6.770ns (74.460%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 16.977 - 15.385 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.642     1.644    xvga_mod/clk_65mhz
    SLICE_X14Y60         FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.478     2.122 f  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=79, routed)          3.170     5.292    xvga_mod/out[4]
    SLICE_X3Y52          LUT1 (Prop_lut1_I0_O)        0.295     5.587 r  xvga_mod/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     5.587    display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__1_2[0]
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.119 r  display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.119    display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.347 r  display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.775     7.122    display_mod/blob_GSharp/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X3Y58          LUT4 (Prop_lut4_I2_O)        0.339     7.461 r  display_mod/blob_GSharp/sine_img_pixel[7]_i_7/O
                         net (fo=4, routed)           1.731     9.193    display_mod/blob_FSharp/sine_img_pixel_reg[7]_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.326     9.519 r  display_mod/blob_FSharp/sine_img_pixel[7]_i_2/O
                         net (fo=6, routed)           1.093    10.612    display_mod/blob_FSharp/sine_img_pixel[7]_i_2_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124    10.736 r  display_mod/blob_FSharp/sine_img_pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    10.736    display_mod/pixel_reg1[4]
    SLICE_X4Y70          FDRE                                         r  display_mod/sine_img_pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.589    16.977    display_mod/CLK
    SLICE_X4Y70          FDRE                                         r  display_mod/sine_img_pixel_reg[4]/C
                         clock pessimism              0.079    17.056    
                         clock uncertainty           -0.132    16.924    
    SLICE_X4Y70          FDRE (Setup_fdre_C_D)        0.031    16.955    display_mod/sine_img_pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 1.862ns (24.663%)  route 5.688ns (75.337%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.930 - 15.385 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.642     1.644    xvga_mod/clk_65mhz
    SLICE_X11Y61         FDRE                                         r  xvga_mod/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     2.100 f  xvga_mod/vcount_out_reg[2]/Q
                         net (fo=81, routed)          3.185     5.285    xvga_mod/O95[2]
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.409 r  xvga_mod/image_addr__0_carry_i_9/O
                         net (fo=1, routed)           0.000     5.409    xvga_mod/image_addr__0_carry_i_9_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     5.761 r  xvga_mod/image_addr__0_carry_i_7/O[3]
                         net (fo=2, routed)           0.879     6.640    xvga_mod/display_mod/blob_sineWaveform/A[3]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.307     6.947 r  xvga_mod/image_addr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.947    display_mod/blob_sineWaveform/rom_0[3]
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.348 r  display_mod/blob_sineWaveform/image_addr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.348    display_mod/blob_sineWaveform/image_addr__0_carry_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.570 r  display_mod/blob_sineWaveform/image_addr__0_carry__0/O[0]
                         net (fo=1, routed)           1.624     9.194    display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y22         RAMB18E1                                     r  display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.543    16.930    display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.007    16.937    
                         clock uncertainty           -0.132    16.805    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    16.064    display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.064    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 1.487ns (20.122%)  route 5.903ns (79.878%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.930 - 15.385 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.642     1.644    xvga_mod/clk_65mhz
    SLICE_X11Y61         FDRE                                         r  xvga_mod/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     2.100 f  xvga_mod/vcount_out_reg[2]/Q
                         net (fo=81, routed)          3.185     5.285    xvga_mod/O95[2]
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.409 r  xvga_mod/image_addr__0_carry_i_9/O
                         net (fo=1, routed)           0.000     5.409    xvga_mod/image_addr__0_carry_i_9_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     5.761 r  xvga_mod/image_addr__0_carry_i_7/O[3]
                         net (fo=2, routed)           0.879     6.640    xvga_mod/display_mod/blob_sineWaveform/A[3]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.307     6.947 r  xvga_mod/image_addr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.947    display_mod/blob_sineWaveform/rom_0[3]
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.195 r  display_mod/blob_sineWaveform/image_addr__0_carry/O[3]
                         net (fo=1, routed)           1.839     9.034    display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y22         RAMB18E1                                     r  display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.543    16.930    display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.007    16.937    
                         clock uncertainty           -0.132    16.805    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    16.057    display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.057    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.564ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 1.379ns (20.124%)  route 5.473ns (79.876%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.930 - 15.385 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.642     1.644    xvga_mod/clk_65mhz
    SLICE_X11Y61         FDRE                                         r  xvga_mod/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     2.100 f  xvga_mod/vcount_out_reg[2]/Q
                         net (fo=81, routed)          3.185     5.285    xvga_mod/O95[2]
    SLICE_X12Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.409 r  xvga_mod/image_addr__0_carry_i_9/O
                         net (fo=1, routed)           0.000     5.409    xvga_mod/image_addr__0_carry_i_9_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.659 r  xvga_mod/image_addr__0_carry_i_7/O[2]
                         net (fo=3, routed)           0.417     6.076    xvga_mod/display_mod/blob_sineWaveform/A[2]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.301     6.377 r  xvga_mod/image_addr__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.377    display_mod/blob_sineWaveform/rom_0[2]
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.625 r  display_mod/blob_sineWaveform/image_addr__0_carry/O[2]
                         net (fo=1, routed)           1.872     8.497    display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y22         RAMB18E1                                     r  display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.543    16.930    display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.007    16.937    
                         clock uncertainty           -0.132    16.805    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.744    16.061    display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  7.564    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 1.855ns (24.149%)  route 5.827ns (75.851%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 16.895 - 15.385 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.639     1.641    xvga_mod/clk_65mhz
    SLICE_X13Y63         FDRE                                         r  xvga_mod/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     2.060 f  xvga_mod/hcount_out_reg[9]/Q
                         net (fo=58, routed)          3.690     5.750    xvga_mod/hcount[9]
    SLICE_X15Y69         LUT2 (Prop_lut2_I1_O)        0.296     6.046 r  xvga_mod/pixel_out[11]_i_14__0/O
                         net (fo=1, routed)           0.000     6.046    xvga_mod/pixel_out[11]_i_14__0_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.503 r  xvga_mod/pixel_out_reg[11]_i_5/CO[1]
                         net (fo=2, routed)           0.825     7.328    display_mod/blob_sinewave_selection/pixel_out_reg[4][0]
    SLICE_X14Y68         LUT4 (Prop_lut4_I2_O)        0.355     7.683 r  display_mod/blob_sinewave_selection/pixel_out[11]_i_2/O
                         net (fo=11, routed)          1.312     8.995    display_mod/blob_trngWaveform/pixel_out_reg[4]_0
    SLICE_X13Y72         LUT5 (Prop_lut5_I2_O)        0.328     9.323 r  display_mod/blob_trngWaveform/pixel_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.323    display_mod/blob_trngWaveform/pixel_out[2]_i_1__0_n_0
    SLICE_X13Y72         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.507    16.895    display_mod/blob_trngWaveform/CLK
    SLICE_X13Y72         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[2]/C
                         clock pessimism              0.097    16.992    
                         clock uncertainty           -0.132    16.860    
    SLICE_X13Y72         FDRE (Setup_fdre_C_D)        0.031    16.891    display_mod/blob_trngWaveform/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         16.891    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  7.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.807%)  route 0.092ns (33.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.563     0.565    display_mod/blob_trngWaveform/CLK
    SLICE_X13Y72         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  display_mod/blob_trngWaveform/pixel_out_reg[2]/Q
                         net (fo=1, routed)           0.092     0.798    display_mod/blob_trngwave_selection/rgb_reg[11][2]
    SLICE_X15Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.843 r  display_mod/blob_trngwave_selection/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     0.843    pixel[2]
    SLICE_X15Y71         FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.832     0.834    clk_65mhz
    SLICE_X15Y71         FDRE                                         r  rgb_reg[2]/C
                         clock pessimism             -0.255     0.579    
    SLICE_X15Y71         FDRE (Hold_fdre_C_D)         0.092     0.671    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 display_mod/blob_sineWaveform/pixel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.050%)  route 0.134ns (41.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.564     0.566    display_mod/blob_sineWaveform/CLK
    SLICE_X15Y70         FDRE                                         r  display_mod/blob_sineWaveform/pixel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  display_mod/blob_sineWaveform/pixel_out_reg[7]/Q
                         net (fo=1, routed)           0.134     0.841    display_mod/blob_trngWaveform/pixel_out_reg[11]_1[7]
    SLICE_X12Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.886 r  display_mod/blob_trngWaveform/pixel_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.886    display_mod/blob_trngWaveform/pixel_out[7]_i_1__0_n_0
    SLICE_X12Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.832     0.834    display_mod/blob_trngWaveform/CLK
    SLICE_X12Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[7]/C
                         clock pessimism             -0.255     0.579    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.121     0.700    display_mod/blob_trngWaveform/pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 display_mod/blob_sineWaveform/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.564     0.566    display_mod/blob_sineWaveform/CLK
    SLICE_X13Y70         FDRE                                         r  display_mod/blob_sineWaveform/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  display_mod/blob_sineWaveform/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.138     0.845    display_mod/blob_trngWaveform/pixel_out_reg[11]_1[10]
    SLICE_X13Y71         LUT5 (Prop_lut5_I0_O)        0.045     0.890 r  display_mod/blob_trngWaveform/pixel_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.890    display_mod/blob_trngWaveform/pixel_out[10]_i_1__0_n_0
    SLICE_X13Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.832     0.834    display_mod/blob_trngWaveform/CLK
    SLICE_X13Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[10]/C
                         clock pessimism             -0.255     0.579    
    SLICE_X13Y71         FDRE (Hold_fdre_C_D)         0.091     0.670    display_mod/blob_trngWaveform/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.665%)  route 0.148ns (44.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.570     0.572    xvga_mod/clk_65mhz
    SLICE_X13Y62         FDRE                                         r  xvga_mod/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  xvga_mod/hcount_out_reg[6]/Q
                         net (fo=75, routed)          0.148     0.861    xvga_mod/out[6]
    SLICE_X13Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.906 r  xvga_mod/hcount_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.906    xvga_mod/p_0_in__2[7]
    SLICE_X13Y63         FDRE                                         r  xvga_mod/hcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.839     0.841    xvga_mod/clk_65mhz
    SLICE_X13Y63         FDRE                                         r  xvga_mod/hcount_out_reg[7]/C
                         clock pessimism             -0.255     0.586    
    SLICE_X13Y63         FDRE (Hold_fdre_C_D)         0.092     0.678    xvga_mod/hcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.311%)  route 0.126ns (37.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.563     0.565    display_mod/blob_trngWaveform/CLK
    SLICE_X12Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  display_mod/blob_trngWaveform/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.126     0.855    display_mod/blob_trngwave_selection/rgb_reg[11][8]
    SLICE_X15Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  display_mod/blob_trngwave_selection/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000     0.900    pixel[8]
    SLICE_X15Y70         FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.833     0.835    clk_65mhz
    SLICE_X15Y70         FDRE                                         r  rgb_reg[8]/C
                         clock pessimism             -0.255     0.580    
    SLICE_X15Y70         FDRE (Hold_fdre_C_D)         0.092     0.672    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 display_mod/blob_sineWaveform/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565     0.567    display_mod/blob_sineWaveform/CLK
    SLICE_X13Y69         FDRE                                         r  display_mod/blob_sineWaveform/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  display_mod/blob_sineWaveform/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.136     0.844    display_mod/blob_trngWaveform/pixel_out_reg[11]_1[1]
    SLICE_X13Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.889 r  display_mod/blob_trngWaveform/pixel_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.889    display_mod/blob_trngWaveform/pixel_out[1]_i_1__0_n_0
    SLICE_X13Y69         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.834     0.836    display_mod/blob_trngWaveform/CLK
    SLICE_X13Y69         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[1]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.092     0.659    display_mod/blob_trngWaveform/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 display_mod/blob_sineWaveform/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.075%)  route 0.178ns (48.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.564     0.566    display_mod/blob_sineWaveform/CLK
    SLICE_X13Y70         FDRE                                         r  display_mod/blob_sineWaveform/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  display_mod/blob_sineWaveform/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.178     0.885    display_mod/blob_trngWaveform/pixel_out_reg[11]_1[8]
    SLICE_X12Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.930 r  display_mod/blob_trngWaveform/pixel_out[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.930    display_mod/blob_trngWaveform/pixel_out[8]_i_1__0_n_0
    SLICE_X12Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.832     0.834    display_mod/blob_trngWaveform/CLK
    SLICE_X12Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[8]/C
                         clock pessimism             -0.255     0.579    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.121     0.700    display_mod/blob_trngWaveform/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 display_mod/blob_trngWaveform/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.563     0.565    display_mod/blob_trngWaveform/CLK
    SLICE_X13Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  display_mod/blob_trngWaveform/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.136     0.842    display_mod/blob_trngwave_selection/rgb_reg[11][10]
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  display_mod/blob_trngwave_selection/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000     0.887    pixel[10]
    SLICE_X13Y71         FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.832     0.834    clk_65mhz
    SLICE_X13Y71         FDRE                                         r  rgb_reg[10]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X13Y71         FDRE (Hold_fdre_C_D)         0.092     0.657    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 xvga_mod/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.565     0.567    xvga_mod/clk_65mhz
    SLICE_X14Y69         FDRE                                         r  xvga_mod/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  xvga_mod/hsync_out_reg/Q
                         net (fo=2, routed)           0.149     0.880    xvga_mod/hsync
    SLICE_X14Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.925 r  xvga_mod/hsync_out_i_1/O
                         net (fo=1, routed)           0.000     0.925    xvga_mod/hsync_out_i_1_n_0
    SLICE_X14Y69         FDRE                                         r  xvga_mod/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.834     0.836    xvga_mod/clk_65mhz
    SLICE_X14Y69         FDRE                                         r  xvga_mod/hsync_out_reg/C
                         clock pessimism             -0.269     0.567    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.121     0.688    xvga_mod/hsync_out_reg
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 xvga_mod/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/blank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.711%)  route 0.166ns (44.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.570     0.572    xvga_mod/clk_65mhz
    SLICE_X12Y62         FDRE                                         r  xvga_mod/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.164     0.736 r  xvga_mod/vblank_reg/Q
                         net (fo=2, routed)           0.166     0.902    xvga_mod/vblank
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.947 r  xvga_mod/blank_out_i_1/O
                         net (fo=1, routed)           0.000     0.947    xvga_mod/blank_out_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  xvga_mod/blank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.840     0.842    xvga_mod/clk_65mhz
    SLICE_X14Y62         FDRE                                         r  xvga_mod/blank_out_reg/C
                         clock pessimism             -0.255     0.587    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.120     0.707    xvga_mod/blank_out_reg
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_65mhz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y22     display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y22     display_mod/blob_sineWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y26     display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y26     display_mod/blob_trngWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y24     display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y24     display_mod/blob_trngWaveform/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y24     display_mod/blob_sineWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y24     display_mod/blob_sineWaveform/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clk_65mhz_mod/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y69     b_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y69     b_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y66      display_mod/sine_img_pixel_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y71      display_mod/sine_img_pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y71      display_mod/sine_img_pixel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y70      display_mod/sine_img_pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y70      display_mod/sine_img_pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y62     xvga_mod/vblank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y70      display_mod/sine_img_pixel_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y70      display_mod/sine_img_pixel_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y69     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y69     b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y66      display_mod/sine_img_pixel_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y66      display_mod/sine_img_pixel_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y71      display_mod/sine_img_pixel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y71      display_mod/sine_img_pixel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y70      display_mod/sine_img_pixel_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y70      display_mod/sine_img_pixel_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y62     xvga_mod/vblank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y62     xvga_mod/vblank_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_65mhz
  To Clock:  clkfbout_clk_wiz_65mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_65mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_65mhz_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 input_handler_mod/octave_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_carry_i_172/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 2.524ns (38.824%)  route 3.977ns (61.176%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.815     5.418    input_handler_mod/clk_100mhz
    SLICE_X12Y35         FDRE                                         r  input_handler_mod/octave_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  input_handler_mod/octave_reg[0]_rep__3/Q
                         net (fo=111, routed)         2.328     8.263    input_handler_mod/octave_reg[0]_rep__3_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I2_O)        0.124     8.387 r  input_handler_mod/phase0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.387    oc4/toneB/phase0_carry__0_0[0]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.919 r  oc4/toneB/phase0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.928    oc4/toneB/phase0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  oc4/toneB/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.042    oc4/toneB/phase0_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.156 r  oc4/toneB/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.156    oc4/toneB/phase0_carry__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.270 r  oc4/toneB/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.270    oc4/toneB/phase0_carry__2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  oc4/toneB/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.384    oc4/toneB/phase0_carry__3_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  oc4/toneB/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.498    oc4/toneB/phase0_carry__4_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  oc4/toneB/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.612    oc4/toneB/phase0_carry__5_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.946 r  oc4/toneB/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.806    10.752    oc4/toneB/phase0_carry__6_n_6
    SLICE_X6Y30          LUT2 (Prop_lut2_I0_O)        0.332    11.084 r  oc4/toneB/pwm_out_carry_i_302/O
                         net (fo=2, routed)           0.834    11.919    oc4_n_362
    RAMB18_X0Y13         RAMB18E1                                     r  pwm_out_carry_i_172/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.717    15.140    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  pwm_out_carry_i_172/CLKBWRCLK
                         clock pessimism              0.267    15.407    
                         clock uncertainty           -0.035    15.372    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.773    14.599    pwm_out_carry_i_172
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 input_handler_mod/octave_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_carry_i_173/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 2.524ns (38.824%)  route 3.977ns (61.176%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.815     5.418    input_handler_mod/clk_100mhz
    SLICE_X12Y35         FDRE                                         r  input_handler_mod/octave_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  input_handler_mod/octave_reg[0]_rep__3/Q
                         net (fo=111, routed)         2.328     8.263    input_handler_mod/octave_reg[0]_rep__3_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I2_O)        0.124     8.387 r  input_handler_mod/phase0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.387    oc4/toneB/phase0_carry__0_0[0]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.919 r  oc4/toneB/phase0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.928    oc4/toneB/phase0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  oc4/toneB/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.042    oc4/toneB/phase0_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.156 r  oc4/toneB/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.156    oc4/toneB/phase0_carry__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.270 r  oc4/toneB/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.270    oc4/toneB/phase0_carry__2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  oc4/toneB/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.384    oc4/toneB/phase0_carry__3_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  oc4/toneB/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.498    oc4/toneB/phase0_carry__4_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  oc4/toneB/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.612    oc4/toneB/phase0_carry__5_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.946 r  oc4/toneB/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.806    10.752    oc4/toneB/phase0_carry__6_n_6
    SLICE_X6Y30          LUT2 (Prop_lut2_I0_O)        0.332    11.084 r  oc4/toneB/pwm_out_carry_i_302/O
                         net (fo=2, routed)           0.834    11.919    oc4_n_362
    RAMB18_X0Y12         RAMB18E1                                     r  pwm_out_carry_i_173/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.717    15.140    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  pwm_out_carry_i_173/CLKBWRCLK
                         clock pessimism              0.267    15.407    
                         clock uncertainty           -0.035    15.372    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.773    14.599    pwm_out_carry_i_173
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 input_handler_mod/octave_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_carry_i_316/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 2.143ns (33.800%)  route 4.197ns (66.200%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.817     5.420    input_handler_mod/clk_100mhz
    SLICE_X8Y38          FDRE                                         r  input_handler_mod/octave_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.938 r  input_handler_mod/octave_reg[1]_rep__2/Q
                         net (fo=115, routed)         2.558     8.495    input_handler_mod/octave_reg[1]_rep__2_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I1_O)        0.124     8.619 r  input_handler_mod/phase0_carry__0_i_1__5/O
                         net (fo=1, routed)           0.000     8.619    oc4/toneE/phase0_carry__1_0[3]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.020 r  oc4/toneE/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.020    oc4/toneE/phase0_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.134 r  oc4/toneE/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.134    oc4/toneE/phase0_carry__1_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.248 r  oc4/toneE/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.248    oc4/toneE/phase0_carry__2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.362 r  oc4/toneE/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.362    oc4/toneE/phase0_carry__3_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.476 r  oc4/toneE/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.476    oc4/toneE/phase0_carry__4_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.789 r  oc4/toneE/phase0_carry__5/O[3]
                         net (fo=1, routed)           1.051    10.840    oc4/toneE/phase0_carry__5_n_4
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.331    11.171 r  oc4/toneE/pwm_out_carry_i_434/O
                         net (fo=2, routed)           0.589    11.760    oc4_n_406
    RAMB18_X0Y15         RAMB18E1                                     r  pwm_out_carry_i_316/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.726    15.149    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  pwm_out_carry_i_316/CLKARDCLK
                         clock pessimism              0.283    15.432    
                         clock uncertainty           -0.035    15.397    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774    14.623    pwm_out_carry_i_316
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 input_handler_mod/octave_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_carry_i_317/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 2.143ns (33.800%)  route 4.197ns (66.200%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.817     5.420    input_handler_mod/clk_100mhz
    SLICE_X8Y38          FDRE                                         r  input_handler_mod/octave_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.938 r  input_handler_mod/octave_reg[1]_rep__2/Q
                         net (fo=115, routed)         2.558     8.495    input_handler_mod/octave_reg[1]_rep__2_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I1_O)        0.124     8.619 r  input_handler_mod/phase0_carry__0_i_1__5/O
                         net (fo=1, routed)           0.000     8.619    oc4/toneE/phase0_carry__1_0[3]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.020 r  oc4/toneE/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.020    oc4/toneE/phase0_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.134 r  oc4/toneE/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.134    oc4/toneE/phase0_carry__1_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.248 r  oc4/toneE/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.248    oc4/toneE/phase0_carry__2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.362 r  oc4/toneE/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.362    oc4/toneE/phase0_carry__3_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.476 r  oc4/toneE/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.476    oc4/toneE/phase0_carry__4_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.789 r  oc4/toneE/phase0_carry__5/O[3]
                         net (fo=1, routed)           1.051    10.840    oc4/toneE/phase0_carry__5_n_4
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.331    11.171 r  oc4/toneE/pwm_out_carry_i_434/O
                         net (fo=2, routed)           0.589    11.760    oc4_n_406
    RAMB18_X0Y14         RAMB18E1                                     r  pwm_out_carry_i_317/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.726    15.149    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  pwm_out_carry_i_317/CLKARDCLK
                         clock pessimism              0.283    15.432    
                         clock uncertainty           -0.035    15.397    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774    14.623    pwm_out_carry_i_317
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 input_handler_mod/octave_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_carry_i_470/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.820ns (30.043%)  route 4.238ns (69.957%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.812     5.415    input_handler_mod/clk_100mhz
    SLICE_X12Y33         FDSE                                         r  input_handler_mod/octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDSE (Prop_fdse_C_Q)         0.518     5.933 r  input_handler_mod/octave_reg[2]/Q
                         net (fo=72, routed)          2.614     8.547    input_handler_mod/octave[2]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.124     8.671 r  input_handler_mod/phase0_carry__4_i_1__11/O
                         net (fo=1, routed)           0.000     8.671    oc4/toneA/pwm_out_carry_i_470[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.072 r  oc4/toneA/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.073    oc4/toneA/phase0_carry__4_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.187 r  oc4/toneA/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.187    oc4/toneA/phase0_carry__5_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.521 r  oc4/toneA/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.936    10.456    oc4/toneA/phase0_carry__6_n_6
    SLICE_X6Y51          LUT2 (Prop_lut2_I0_O)        0.329    10.785 r  oc4/toneA/pwm_out_carry_i_501/O
                         net (fo=2, routed)           0.687    11.473    oc4_n_450
    RAMB18_X0Y21         RAMB18E1                                     r  pwm_out_carry_i_470/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.561    14.983    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y21         RAMB18E1                                     r  pwm_out_carry_i_470/CLKARDCLK
                         clock pessimism              0.187    15.170    
                         clock uncertainty           -0.035    15.135    
    RAMB18_X0Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.790    14.345    pwm_out_carry_i_470
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 input_handler_mod/octave_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_carry_i_471/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.820ns (30.043%)  route 4.238ns (69.957%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.812     5.415    input_handler_mod/clk_100mhz
    SLICE_X12Y33         FDSE                                         r  input_handler_mod/octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDSE (Prop_fdse_C_Q)         0.518     5.933 r  input_handler_mod/octave_reg[2]/Q
                         net (fo=72, routed)          2.614     8.547    input_handler_mod/octave[2]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.124     8.671 r  input_handler_mod/phase0_carry__4_i_1__11/O
                         net (fo=1, routed)           0.000     8.671    oc4/toneA/pwm_out_carry_i_470[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.072 r  oc4/toneA/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     9.073    oc4/toneA/phase0_carry__4_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.187 r  oc4/toneA/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.187    oc4/toneA/phase0_carry__5_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.521 r  oc4/toneA/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.936    10.456    oc4/toneA/phase0_carry__6_n_6
    SLICE_X6Y51          LUT2 (Prop_lut2_I0_O)        0.329    10.785 r  oc4/toneA/pwm_out_carry_i_501/O
                         net (fo=2, routed)           0.687    11.473    oc4_n_450
    RAMB18_X0Y20         RAMB18E1                                     r  pwm_out_carry_i_471/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.561    14.983    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  pwm_out_carry_i_471/CLKARDCLK
                         clock pessimism              0.187    15.170    
                         clock uncertainty           -0.035    15.135    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.790    14.345    pwm_out_carry_i_471
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 input_handler_mod/octave_reg[2]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_carry_i_311/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 2.314ns (36.649%)  route 4.000ns (63.351%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.802     5.405    input_handler_mod/clk_100mhz
    SLICE_X12Y26         FDSE                                         r  input_handler_mod/octave_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDSE (Prop_fdse_C_Q)         0.518     5.923 r  input_handler_mod/octave_reg[2]_rep__2/Q
                         net (fo=108, routed)         2.129     8.052    input_handler_mod/octave_reg[2]_rep__2_1
    SLICE_X4Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.176 r  input_handler_mod/phase0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     8.176    oc4/toneDs/phase0_carry__0_0[0]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.708 r  oc4/toneDs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.708    oc4/toneDs/phase0_carry_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.822 r  oc4/toneDs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.822    oc4/toneDs/phase0_carry__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.936 r  oc4/toneDs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.936    oc4/toneDs/phase0_carry__1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.050 r  oc4/toneDs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.050    oc4/toneDs/phase0_carry__2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.164 r  oc4/toneDs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.164    oc4/toneDs/phase0_carry__3_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  oc4/toneDs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.278    oc4/toneDs/phase0_carry__4_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.517 r  oc4/toneDs/phase0_carry__5/O[2]
                         net (fo=1, routed)           1.219    10.736    oc4/toneDs/phase0_carry__5_n_5
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.331    11.067 r  oc4/toneDs/pwm_out_carry_i_426/O
                         net (fo=2, routed)           0.651    11.719    oc4_n_398
    RAMB18_X0Y10         RAMB18E1                                     r  pwm_out_carry_i_311/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.711    15.134    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  pwm_out_carry_i_311/CLKBWRCLK
                         clock pessimism              0.267    15.401    
                         clock uncertainty           -0.035    15.366    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.773    14.593    pwm_out_carry_i_311
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 input_handler_mod/octave_reg[2]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_carry_i_312/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 2.314ns (36.649%)  route 4.000ns (63.351%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.802     5.405    input_handler_mod/clk_100mhz
    SLICE_X12Y26         FDSE                                         r  input_handler_mod/octave_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDSE (Prop_fdse_C_Q)         0.518     5.923 r  input_handler_mod/octave_reg[2]_rep__2/Q
                         net (fo=108, routed)         2.129     8.052    input_handler_mod/octave_reg[2]_rep__2_1
    SLICE_X4Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.176 r  input_handler_mod/phase0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     8.176    oc4/toneDs/phase0_carry__0_0[0]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.708 r  oc4/toneDs/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.708    oc4/toneDs/phase0_carry_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.822 r  oc4/toneDs/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.822    oc4/toneDs/phase0_carry__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.936 r  oc4/toneDs/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.936    oc4/toneDs/phase0_carry__1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.050 r  oc4/toneDs/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.050    oc4/toneDs/phase0_carry__2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.164 r  oc4/toneDs/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.164    oc4/toneDs/phase0_carry__3_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  oc4/toneDs/phase0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.278    oc4/toneDs/phase0_carry__4_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.517 r  oc4/toneDs/phase0_carry__5/O[2]
                         net (fo=1, routed)           1.219    10.736    oc4/toneDs/phase0_carry__5_n_5
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.331    11.067 r  oc4/toneDs/pwm_out_carry_i_426/O
                         net (fo=2, routed)           0.651    11.719    oc4_n_398
    RAMB18_X0Y11         RAMB18E1                                     r  pwm_out_carry_i_312/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.711    15.134    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  pwm_out_carry_i_312/CLKBWRCLK
                         clock pessimism              0.267    15.401    
                         clock uncertainty           -0.035    15.366    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.773    14.593    pwm_out_carry_i_312
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 input_handler_mod/octave_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_carry_i_172/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.271ns (35.992%)  route 4.039ns (64.008%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.815     5.418    input_handler_mod/clk_100mhz
    SLICE_X12Y35         FDRE                                         r  input_handler_mod/octave_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  input_handler_mod/octave_reg[0]_rep__3/Q
                         net (fo=111, routed)         2.328     8.263    input_handler_mod/octave_reg[0]_rep__3_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I2_O)        0.124     8.387 r  input_handler_mod/phase0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.387    oc4/toneB/phase0_carry__0_0[0]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.919 r  oc4/toneB/phase0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.928    oc4/toneB/phase0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  oc4/toneB/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.042    oc4/toneB/phase0_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.156 r  oc4/toneB/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.156    oc4/toneB/phase0_carry__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.270 r  oc4/toneB/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.270    oc4/toneB/phase0_carry__2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  oc4/toneB/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.384    oc4/toneB/phase0_carry__3_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.697 r  oc4/toneB/phase0_carry__4/O[3]
                         net (fo=1, routed)           0.814    10.511    oc4/toneB/phase0_carry__4_n_4
    SLICE_X6Y29          LUT2 (Prop_lut2_I0_O)        0.328    10.839 r  oc4/toneB/pwm_out_carry_i_308/O
                         net (fo=2, routed)           0.888    11.727    oc4_n_368
    RAMB18_X0Y13         RAMB18E1                                     r  pwm_out_carry_i_172/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.717    15.140    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  pwm_out_carry_i_172/CLKBWRCLK
                         clock pessimism              0.267    15.407    
                         clock uncertainty           -0.035    15.372    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.770    14.602    pwm_out_carry_i_172
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 input_handler_mod/octave_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out_carry_i_173/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.271ns (35.992%)  route 4.039ns (64.008%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.815     5.418    input_handler_mod/clk_100mhz
    SLICE_X12Y35         FDRE                                         r  input_handler_mod/octave_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  input_handler_mod/octave_reg[0]_rep__3/Q
                         net (fo=111, routed)         2.328     8.263    input_handler_mod/octave_reg[0]_rep__3_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I2_O)        0.124     8.387 r  input_handler_mod/phase0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.387    oc4/toneB/phase0_carry__0_0[0]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.919 r  oc4/toneB/phase0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.928    oc4/toneB/phase0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  oc4/toneB/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.042    oc4/toneB/phase0_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.156 r  oc4/toneB/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.156    oc4/toneB/phase0_carry__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.270 r  oc4/toneB/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.270    oc4/toneB/phase0_carry__2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  oc4/toneB/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.384    oc4/toneB/phase0_carry__3_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.697 r  oc4/toneB/phase0_carry__4/O[3]
                         net (fo=1, routed)           0.814    10.511    oc4/toneB/phase0_carry__4_n_4
    SLICE_X6Y29          LUT2 (Prop_lut2_I0_O)        0.328    10.839 r  oc4/toneB/pwm_out_carry_i_308/O
                         net (fo=2, routed)           0.888    11.727    oc4_n_368
    RAMB18_X0Y12         RAMB18E1                                     r  pwm_out_carry_i_173/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.717    15.140    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  pwm_out_carry_i_173/CLKBWRCLK
                         clock pessimism              0.267    15.407    
                         clock uncertainty           -0.035    15.372    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.770    14.602    pwm_out_carry_i_173
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  2.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 oc4/toneA/phase_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneA/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.308ns (78.458%)  route 0.085ns (21.542%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.671     1.591    oc4/toneA/clk_100mhz
    SLICE_X0Y49          FDRE                                         r  oc4/toneA/phase_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  oc4/toneA/phase_reg[25]/Q
                         net (fo=4, routed)           0.084     1.816    oc4/toneA/phase_reg[27]_0[23]
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.929 r  oc4/toneA/phase_reg[22]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.929    oc4/toneA/phase_reg[22]_i_1__1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  oc4/toneA/phase_reg[26]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.983    oc4/toneA/phase_reg[26]_i_1__1_n_7
    SLICE_X0Y50          FDRE                                         r  oc4/toneA/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.878     2.043    oc4/toneA/clk_100mhz
    SLICE_X0Y50          FDRE                                         r  oc4/toneA/phase_reg[26]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    oc4/toneA/phase_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 oc4/toneA/phase_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneA/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.319ns (79.045%)  route 0.085ns (20.955%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.671     1.591    oc4/toneA/clk_100mhz
    SLICE_X0Y49          FDRE                                         r  oc4/toneA/phase_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  oc4/toneA/phase_reg[25]/Q
                         net (fo=4, routed)           0.084     1.816    oc4/toneA/phase_reg[27]_0[23]
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.929 r  oc4/toneA/phase_reg[22]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.929    oc4/toneA/phase_reg[22]_i_1__1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  oc4/toneA/phase_reg[26]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.994    oc4/toneA/phase_reg[26]_i_1__1_n_5
    SLICE_X0Y50          FDRE                                         r  oc4/toneA/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.878     2.043    oc4/toneA/clk_100mhz
    SLICE_X0Y50          FDRE                                         r  oc4/toneA/phase_reg[28]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    oc4/toneA/phase_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 oc4/toneA/phase_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneA/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.344ns (80.267%)  route 0.085ns (19.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.671     1.591    oc4/toneA/clk_100mhz
    SLICE_X0Y49          FDRE                                         r  oc4/toneA/phase_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  oc4/toneA/phase_reg[25]/Q
                         net (fo=4, routed)           0.084     1.816    oc4/toneA/phase_reg[27]_0[23]
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.929 r  oc4/toneA/phase_reg[22]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.929    oc4/toneA/phase_reg[22]_i_1__1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.019 r  oc4/toneA/phase_reg[26]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.019    oc4/toneA/phase_reg[26]_i_1__1_n_6
    SLICE_X0Y50          FDRE                                         r  oc4/toneA/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.878     2.043    oc4/toneA/clk_100mhz
    SLICE_X0Y50          FDRE                                         r  oc4/toneA/phase_reg[27]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    oc4/toneA/phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 oc4/toneA/phase_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneA/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.344ns (80.267%)  route 0.085ns (19.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.671     1.591    oc4/toneA/clk_100mhz
    SLICE_X0Y49          FDRE                                         r  oc4/toneA/phase_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  oc4/toneA/phase_reg[25]/Q
                         net (fo=4, routed)           0.084     1.816    oc4/toneA/phase_reg[27]_0[23]
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.929 r  oc4/toneA/phase_reg[22]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.929    oc4/toneA/phase_reg[22]_i_1__1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.019 r  oc4/toneA/phase_reg[26]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.019    oc4/toneA/phase_reg[26]_i_1__1_n_4
    SLICE_X0Y50          FDRE                                         r  oc4/toneA/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.878     2.043    oc4/toneA/clk_100mhz
    SLICE_X0Y50          FDRE                                         r  oc4/toneA/phase_reg[29]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    oc4/toneA/phase_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 oc4/toneA/phase_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneA/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.347ns (80.404%)  route 0.085ns (19.596%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.671     1.591    oc4/toneA/clk_100mhz
    SLICE_X0Y49          FDRE                                         r  oc4/toneA/phase_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  oc4/toneA/phase_reg[25]/Q
                         net (fo=4, routed)           0.084     1.816    oc4/toneA/phase_reg[27]_0[23]
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.929 r  oc4/toneA/phase_reg[22]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.929    oc4/toneA/phase_reg[22]_i_1__1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.968 r  oc4/toneA/phase_reg[26]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.968    oc4/toneA/phase_reg[26]_i_1__1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.022 r  oc4/toneA/phase_reg[30]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.022    oc4/toneA/phase_reg[30]_i_1__1_n_7
    SLICE_X0Y51          FDRE                                         r  oc4/toneA/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.878     2.043    oc4/toneA/clk_100mhz
    SLICE_X0Y51          FDRE                                         r  oc4/toneA/phase_reg[30]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.897    oc4/toneA/phase_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 oc4/toneA/phase_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneA/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.383ns (81.913%)  route 0.085ns (18.087%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.671     1.591    oc4/toneA/clk_100mhz
    SLICE_X0Y49          FDRE                                         r  oc4/toneA/phase_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  oc4/toneA/phase_reg[25]/Q
                         net (fo=4, routed)           0.084     1.816    oc4/toneA/phase_reg[27]_0[23]
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.929 r  oc4/toneA/phase_reg[22]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.929    oc4/toneA/phase_reg[22]_i_1__1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.968 r  oc4/toneA/phase_reg[26]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.968    oc4/toneA/phase_reg[26]_i_1__1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.058 r  oc4/toneA/phase_reg[30]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.058    oc4/toneA/phase_reg[30]_i_1__1_n_6
    SLICE_X0Y51          FDRE                                         r  oc4/toneA/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.878     2.043    oc4/toneA/clk_100mhz
    SLICE_X0Y51          FDRE                                         r  oc4/toneA/phase_reg[31]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.897    oc4/toneA/phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sample_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.642     1.562    clk_100mhz_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  sample_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  sample_counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.851    sample_counter_reg_n_0_[7]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.007 r  sample_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    sample_counter_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.061 r  sample_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.061    sample_counter_reg[12]_i_1_n_7
    SLICE_X14Y50         FDRE                                         r  sample_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.847     2.012    clk_100mhz_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  sample_counter_reg[9]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    sample_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sample_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.642     1.562    clk_100mhz_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  sample_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  sample_counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.851    sample_counter_reg_n_0_[7]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.007 r  sample_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    sample_counter_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.074 r  sample_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.074    sample_counter_reg[12]_i_1_n_5
    SLICE_X14Y50         FDRE                                         r  sample_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.847     2.012    clk_100mhz_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  sample_counter_reg[11]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    sample_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.738%)  route 0.148ns (51.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.591     1.510    seven_seg_mod/clk_100mhz
    SLICE_X5Y73          FDRE                                         r  seven_seg_mod/segment_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  seven_seg_mod/segment_state_reg[1]/Q
                         net (fo=8, routed)           0.148     1.800    seven_seg_mod/Q[1]
    SLICE_X3Y73          FDRE                                         r  seven_seg_mod/segment_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.862     2.027    seven_seg_mod/clk_100mhz
    SLICE_X3Y73          FDRE                                         r  seven_seg_mod/segment_state_reg[2]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.070     1.617    seven_seg_mod/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sample_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.642     1.562    clk_100mhz_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  sample_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  sample_counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.851    sample_counter_reg_n_0_[7]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.007 r  sample_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    sample_counter_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.097 r  sample_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.097    sample_counter_reg[12]_i_1_n_6
    SLICE_X14Y50         FDRE                                         r  sample_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.847     2.012    clk_100mhz_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  sample_counter_reg[10]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    sample_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  pwm_out_carry_i_173/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  pwm_out_carry_i_173/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15  pwm_out_carry_i_316/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15  pwm_out_carry_i_316/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18  pwm_out_carry_i_377/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18  pwm_out_carry_i_377/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  pwm_out_carry_i_317/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  pwm_out_carry_i_317/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21  pwm_out_carry_i_470/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   pwm_out_carry_i_229/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y28   oc4/toneAs/phase_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y18   oc4/toneDs/phase_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y18   oc4/toneDs/phase_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y18   oc4/toneDs/phase_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y18   oc4/toneDs/phase_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y29   oc4/toneB/phase_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y29   oc4/toneB/phase_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y29   oc4/toneB/phase_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y29   oc4/toneB/phase_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y30   oc4/toneB/phase_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y41   oc4/toneC5/phase_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y41   oc4/toneC5/phase_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y41   oc4/toneC5/phase_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y42   oc4/toneC5/phase_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y42   oc4/toneC5/phase_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y42   oc4/toneC5/phase_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y24   oc4/toneDs/phase_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38   oc4/toneFs/phase_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38   oc4/toneFs/phase_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y39   oc4/toneFs/phase_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_65mhz_clk_wiz_65mhz

Setup :           20  Failing Endpoints,  Worst Slack       -5.820ns,  Total Violation      -96.569ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.820ns  (required time - arrival time)
  Source:                 input_handler_mod/notes_out_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mod/sine_img_pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65mhz_clk_wiz_65mhz rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.466ns  (logic 0.828ns (33.579%)  route 1.638ns (66.421%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 32.361 - 30.769 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 35.316 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.713    35.316    input_handler_mod/clk_100mhz
    SLICE_X5Y68          FDRE                                         r  input_handler_mod/notes_out_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456    35.772 r  input_handler_mod/notes_out_reg[9]_replica/Q
                         net (fo=1, routed)           0.422    36.194    display_mod/blob_FSharp/led_OBUF[9]_repN_alias
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124    36.318 r  display_mod/blob_FSharp/sine_img_pixel[3]_i_3_comp/O
                         net (fo=2, routed)           0.792    37.110    display_mod/blob_C2/sine_img_pixel[3]_i_3_n_0_alias
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.124    37.234 r  display_mod/blob_C2/sine_img_pixel[3]_i_2_comp/O
                         net (fo=1, routed)           0.424    37.658    display_mod/blob_FSharp/notes_out_reg[2]_repN_alias
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124    37.782 r  display_mod/blob_FSharp/sine_img_pixel[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    37.782    display_mod/pixel_reg1[1]
    SLICE_X7Y71          FDRE                                         r  display_mod/sine_img_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    32.452    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.588    32.361    display_mod/CLK
    SLICE_X7Y71          FDRE                                         r  display_mod/sine_img_pixel_reg[1]/C
                         clock pessimism              0.000    32.361    
                         clock uncertainty           -0.430    31.930    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)        0.031    31.961    display_mod/sine_img_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         31.961    
                         arrival time                         -37.782    
  -------------------------------------------------------------------
                         slack                                 -5.820    

Slack (VIOLATED) :        -5.818ns  (required time - arrival time)
  Source:                 input_handler_mod/notes_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mod/sine_img_pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65mhz_clk_wiz_65mhz rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.469ns  (logic 0.828ns (33.537%)  route 1.641ns (66.463%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 32.359 - 30.769 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.707    35.310    input_handler_mod/clk_100mhz
    SLICE_X7Y72          FDRE                                         r  input_handler_mod/notes_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.456    35.766 f  input_handler_mod/notes_out_reg[10]/Q
                         net (fo=14, routed)          0.622    36.388    input_handler_mod/led_OBUF[10]
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124    36.512 f  input_handler_mod/sine_img_pixel[7]_i_4/O
                         net (fo=4, routed)           0.616    37.128    display_mod/blob_F/notes_out_reg[10]_0_alias
    SLICE_X5Y72          LUT6 (Prop_lut6_I4_O)        0.124    37.252 r  display_mod/blob_F/sine_img_pixel[7]_i_3_comp/O
                         net (fo=1, routed)           0.402    37.655    display_mod/blob_FSharp/notes_out_reg[5]_repN_alias
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124    37.779 r  display_mod/blob_FSharp/sine_img_pixel[7]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    37.779    display_mod/pixel_reg1[7]
    SLICE_X5Y72          FDRE                                         r  display_mod/sine_img_pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    32.452    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.586    32.359    display_mod/CLK
    SLICE_X5Y72          FDRE                                         r  display_mod/sine_img_pixel_reg[7]/C
                         clock pessimism              0.000    32.359    
                         clock uncertainty           -0.430    31.928    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.032    31.960    display_mod/sine_img_pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         31.960    
                         arrival time                         -37.779    
  -------------------------------------------------------------------
                         slack                                 -5.818    

Slack (VIOLATED) :        -5.769ns  (required time - arrival time)
  Source:                 input_handler_mod/notes_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mod/sine_img_pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65mhz_clk_wiz_65mhz rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.422ns  (logic 0.828ns (34.181%)  route 1.594ns (65.819%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 32.362 - 30.769 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.707    35.310    input_handler_mod/clk_100mhz
    SLICE_X7Y72          FDRE                                         r  input_handler_mod/notes_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.456    35.766 f  input_handler_mod/notes_out_reg[10]/Q
                         net (fo=14, routed)          0.622    36.388    input_handler_mod/led_OBUF[10]
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124    36.512 f  input_handler_mod/sine_img_pixel[7]_i_4/O
                         net (fo=4, routed)           0.577    37.089    display_mod/blob_F/notes_out_reg[10]_0_alias
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124    37.213 r  display_mod/blob_F/sine_img_pixel[7]_i_3_comp_2/O
                         net (fo=1, routed)           0.395    37.608    display_mod/blob_FSharp/notes_out_reg[5]_repN_2_alias
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    37.732 r  display_mod/blob_FSharp/sine_img_pixel[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    37.732    display_mod/pixel_reg1[3]
    SLICE_X5Y70          FDRE                                         r  display_mod/sine_img_pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    32.452    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.589    32.362    display_mod/CLK
    SLICE_X5Y70          FDRE                                         r  display_mod/sine_img_pixel_reg[3]/C
                         clock pessimism              0.000    32.362    
                         clock uncertainty           -0.430    31.931    
    SLICE_X5Y70          FDRE (Setup_fdre_C_D)        0.032    31.963    display_mod/sine_img_pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         31.963    
                         arrival time                         -37.732    
  -------------------------------------------------------------------
                         slack                                 -5.769    

Slack (VIOLATED) :        -5.658ns  (required time - arrival time)
  Source:                 input_handler_mod/notes_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mod/sine_img_pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65mhz_clk_wiz_65mhz rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.304ns  (logic 0.828ns (35.932%)  route 1.476ns (64.068%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 32.362 - 30.769 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 35.316 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.713    35.316    input_handler_mod/clk_100mhz
    SLICE_X7Y68          FDRE                                         r  input_handler_mod/notes_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456    35.772 f  input_handler_mod/notes_out_reg[1]/Q
                         net (fo=17, routed)          0.604    36.375    display_mod/blob_C2/led_OBUF[1]
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124    36.499 r  display_mod/blob_C2/sine_img_pixel[7]_i_19/O
                         net (fo=4, routed)           0.573    37.073    display_mod/blob_C2/sine_img_pixel[7]_i_19_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.124    37.197 r  display_mod/blob_C2/sine_img_pixel[7]_i_6/O
                         net (fo=1, routed)           0.300    37.496    display_mod/blob_FSharp/sine_img_pixel_reg[4]_2
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    37.620 r  display_mod/blob_FSharp/sine_img_pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    37.620    display_mod/pixel_reg1[4]
    SLICE_X4Y70          FDRE                                         r  display_mod/sine_img_pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    32.452    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.589    32.362    display_mod/CLK
    SLICE_X4Y70          FDRE                                         r  display_mod/sine_img_pixel_reg[4]/C
                         clock pessimism              0.000    32.362    
                         clock uncertainty           -0.430    31.931    
    SLICE_X4Y70          FDRE (Setup_fdre_C_D)        0.031    31.962    display_mod/sine_img_pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         31.962    
                         arrival time                         -37.620    
  -------------------------------------------------------------------
                         slack                                 -5.658    

Slack (VIOLATED) :        -4.865ns  (required time - arrival time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65mhz_clk_wiz_65mhz rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.514ns  (logic 0.580ns (38.303%)  route 0.934ns (61.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 32.279 - 30.769 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 35.232 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.629    35.232    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.456    35.688 f  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.934    36.622    display_mod/blob_trngwave_selection/clean_btnd
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.124    36.746 r  display_mod/blob_trngwave_selection/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    36.746    pixel[6]
    SLICE_X15Y73         FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    32.452    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.506    32.279    clk_65mhz
    SLICE_X15Y73         FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.000    32.279    
                         clock uncertainty           -0.430    31.848    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.032    31.880    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         31.880    
                         arrival time                         -36.746    
  -------------------------------------------------------------------
                         slack                                 -4.865    

Slack (VIOLATED) :        -4.861ns  (required time - arrival time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65mhz_clk_wiz_65mhz rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.509ns  (logic 0.580ns (38.430%)  route 0.929ns (61.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 32.279 - 30.769 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 35.232 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.629    35.232    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.456    35.688 r  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.929    36.617    display_mod/blob_trngwave_selection/clean_btnd
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.124    36.741 r  display_mod/blob_trngwave_selection/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    36.741    pixel[3]
    SLICE_X15Y73         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    32.452    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.506    32.279    clk_65mhz
    SLICE_X15Y73         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.000    32.279    
                         clock uncertainty           -0.430    31.848    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.031    31.879    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         31.879    
                         arrival time                         -36.741    
  -------------------------------------------------------------------
                         slack                                 -4.861    

Slack (VIOLATED) :        -4.857ns  (required time - arrival time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65mhz_clk_wiz_65mhz rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.508ns  (logic 0.580ns (38.461%)  route 0.928ns (61.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 32.282 - 30.769 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 35.232 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.629    35.232    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.456    35.688 f  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.928    36.616    display_mod/blob_trngwave_selection/clean_btnd
    SLICE_X13Y71         LUT6 (Prop_lut6_I0_O)        0.124    36.740 r  display_mod/blob_trngwave_selection/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    36.740    pixel[10]
    SLICE_X13Y71         FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    32.452    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509    32.282    clk_65mhz
    SLICE_X13Y71         FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.000    32.282    
                         clock uncertainty           -0.430    31.851    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.031    31.882    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         31.882    
                         arrival time                         -36.740    
  -------------------------------------------------------------------
                         slack                                 -4.857    

Slack (VIOLATED) :        -4.824ns  (required time - arrival time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65mhz_clk_wiz_65mhz rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.474ns  (logic 0.580ns (39.338%)  route 0.894ns (60.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 32.282 - 30.769 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 35.232 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.629    35.232    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.456    35.688 r  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.894    36.582    display_mod/blob_trngwave_selection/clean_btnd
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    36.706 r  display_mod/blob_trngwave_selection/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    36.706    pixel[2]
    SLICE_X15Y71         FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    32.452    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509    32.282    clk_65mhz
    SLICE_X15Y71         FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.000    32.282    
                         clock uncertainty           -0.430    31.851    
    SLICE_X15Y71         FDRE (Setup_fdre_C_D)        0.031    31.882    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         31.882    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                 -4.824    

Slack (VIOLATED) :        -4.687ns  (required time - arrival time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65mhz_clk_wiz_65mhz rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.336ns  (logic 0.580ns (43.429%)  route 0.756ns (56.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 32.280 - 30.769 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 35.232 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.629    35.232    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.456    35.688 f  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.756    36.443    display_mod/blob_trngWaveform/clean_btnd
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.124    36.567 r  display_mod/blob_trngWaveform/pixel_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    36.567    display_mod/blob_trngWaveform/pixel_out[2]_i_1__0_n_0
    SLICE_X13Y72         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    32.452    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.507    32.280    display_mod/blob_trngWaveform/CLK
    SLICE_X13Y72         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[2]/C
                         clock pessimism              0.000    32.280    
                         clock uncertainty           -0.430    31.849    
    SLICE_X13Y72         FDRE (Setup_fdre_C_D)        0.031    31.880    display_mod/blob_trngWaveform/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                         31.880    
                         arrival time                         -36.567    
  -------------------------------------------------------------------
                         slack                                 -4.687    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65mhz_clk_wiz_65mhz rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.310ns  (logic 0.580ns (44.261%)  route 0.730ns (55.739%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 32.282 - 30.769 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 35.232 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.629    35.232    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.456    35.688 r  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.730    36.418    display_mod/blob_trngWaveform/clean_btnd
    SLICE_X15Y71         LUT5 (Prop_lut5_I1_O)        0.124    36.542 r  display_mod/blob_trngWaveform/pixel_out[11]_i_1__0/O
                         net (fo=1, routed)           0.000    36.542    display_mod/blob_trngWaveform/pixel_out[11]_i_1__0_n_0
    SLICE_X15Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         1.683    32.452    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509    32.282    display_mod/blob_trngWaveform/CLK
    SLICE_X15Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[11]/C
                         clock pessimism              0.000    32.282    
                         clock uncertainty           -0.430    31.851    
    SLICE_X15Y71         FDRE (Setup_fdre_C_D)        0.029    31.880    display_mod/blob_trngWaveform/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         31.880    
                         arrival time                         -36.542    
  -------------------------------------------------------------------
                         slack                                 -4.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.170%)  route 0.208ns (52.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.565     1.484    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.208     1.834    display_mod/blob_trngwave_selection/clean_btnd
    SLICE_X13Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  display_mod/blob_trngwave_selection/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     1.879    pixel[7]
    SLICE_X13Y72         FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.831     0.833    clk_65mhz
    SLICE_X13Y72         FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.430     1.263    
    SLICE_X13Y72         FDRE (Hold_fdre_C_D)         0.092     1.355    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.814%)  route 0.211ns (53.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.565     1.484    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.211     1.837    display_mod/blob_trngwave_selection/clean_btnd
    SLICE_X13Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  display_mod/blob_trngwave_selection/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000     1.882    pixel[11]
    SLICE_X13Y72         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.831     0.833    clk_65mhz
    SLICE_X13Y72         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.430     1.263    
    SLICE_X13Y72         FDRE (Hold_fdre_C_D)         0.092     1.355    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.904%)  route 0.248ns (57.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.565     1.484    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.248     1.873    display_mod/blob_trngWaveform/clean_btnd
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.918 r  display_mod/blob_trngWaveform/pixel_out[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.918    display_mod/blob_trngWaveform/pixel_out[8]_i_1__0_n_0
    SLICE_X12Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.832     0.834    display_mod/blob_trngWaveform/CLK
    SLICE_X12Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[8]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.430     1.264    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.121     1.385    display_mod/blob_trngWaveform/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 input_handler_mod/notes_out_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mod/sine_img_pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.231ns (56.563%)  route 0.177ns (43.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.595     1.514    input_handler_mod/clk_100mhz
    SLICE_X5Y69          FDRE                                         r  input_handler_mod/notes_out_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  input_handler_mod/notes_out_reg[11]_replica/Q
                         net (fo=1, routed)           0.057     1.713    display_mod/blob_FSharp/led_OBUF[11]_repN_alias
    SLICE_X4Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  display_mod/blob_FSharp/sine_img_pixel[3]_i_3_comp/O
                         net (fo=2, routed)           0.120     1.878    display_mod/blob_FSharp/sine_img_pixel[3]_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.045     1.923 r  display_mod/blob_FSharp/sine_img_pixel[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.923    display_mod/pixel_reg1[3]
    SLICE_X5Y70          FDRE                                         r  display_mod/sine_img_pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.861     0.863    display_mod/CLK
    SLICE_X5Y70          FDRE                                         r  display_mod/sine_img_pixel_reg[3]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.430     1.293    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.092     1.385    display_mod/sine_img_pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.032%)  route 0.257ns (57.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.565     1.484    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.257     1.882    display_mod/blob_trngwave_selection/clean_btnd
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.927 r  display_mod/blob_trngwave_selection/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000     1.927    pixel[5]
    SLICE_X12Y71         FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.832     0.834    clk_65mhz
    SLICE_X12Y71         FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.430     1.264    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.121     1.385    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.453%)  route 0.274ns (59.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.565     1.484    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.274     1.899    display_mod/blob_trngWaveform/clean_btnd
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.944 r  display_mod/blob_trngWaveform/pixel_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.944    display_mod/blob_trngWaveform/pixel_out[5]_i_1__0_n_0
    SLICE_X12Y72         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.831     0.833    display_mod/blob_trngWaveform/CLK
    SLICE_X12Y72         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[5]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.430     1.263    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.121     1.384    display_mod/blob_trngWaveform/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.707%)  route 0.250ns (57.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.565     1.484    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.250     1.875    display_mod/blob_trngWaveform/clean_btnd
    SLICE_X13Y71         LUT5 (Prop_lut5_I1_O)        0.045     1.920 r  display_mod/blob_trngWaveform/pixel_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.920    display_mod/blob_trngWaveform/pixel_out[3]_i_1__0_n_0
    SLICE_X13Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.832     0.834    display_mod/blob_trngWaveform/CLK
    SLICE_X13Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[3]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.430     1.264    
    SLICE_X13Y71         FDRE (Hold_fdre_C_D)         0.092     1.356    display_mod/blob_trngWaveform/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.573%)  route 0.251ns (57.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.565     1.484    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.251     1.876    display_mod/blob_trngWaveform/clean_btnd
    SLICE_X13Y72         LUT5 (Prop_lut5_I1_O)        0.045     1.921 r  display_mod/blob_trngWaveform/pixel_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.921    display_mod/blob_trngWaveform/pixel_out[6]_i_1__0_n_0
    SLICE_X13Y72         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.831     0.833    display_mod/blob_trngWaveform/CLK
    SLICE_X13Y72         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[6]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.430     1.263    
    SLICE_X13Y72         FDRE (Hold_fdre_C_D)         0.091     1.354    display_mod/blob_trngWaveform/pixel_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.160%)  route 0.266ns (58.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.565     1.484    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.266     1.891    display_mod/blob_trngwave_selection/clean_btnd
    SLICE_X15Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.936 r  display_mod/blob_trngwave_selection/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000     1.936    pixel[8]
    SLICE_X15Y70         FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.833     0.835    clk_65mhz
    SLICE_X15Y70         FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.430     1.265    
    SLICE_X15Y70         FDRE (Hold_fdre_C_D)         0.092     1.357    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 db_btnd/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mod/blob_trngWaveform/pixel_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.685%)  route 0.321ns (63.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.565     1.484    db_btnd/clk_100mhz
    SLICE_X15Y72         FDRE                                         r  db_btnd/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  db_btnd/clean_out_reg/Q
                         net (fo=19, routed)          0.321     1.946    display_mod/blob_trngWaveform/clean_btnd
    SLICE_X12Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.991 r  display_mod/blob_trngWaveform/pixel_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.991    display_mod/blob_trngWaveform/pixel_out[7]_i_1__0_n_0
    SLICE_X12Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=547, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=79, routed)          0.832     0.834    display_mod/blob_trngWaveform/CLK
    SLICE_X12Y71         FDRE                                         r  display_mod/blob_trngWaveform/pixel_out_reg[7]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.430     1.264    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.121     1.385    display_mod/blob_trngWaveform/pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.607    





