this is my first implementation of the Harris & Harris Risc-V CPU from the textbook

![])(rvss.png)


this is bad code


have not fully implemented branch logic or the whole RV32I Spec.
I plan to refactor then add functionality
