// Seed: 2596590101
module module_0 (
    output supply1 id_0,
    output wand id_1
);
  assign id_0 = ^1;
  assign id_0 = id_3;
  wire id_4, id_5, id_6;
  tri1 id_7;
  wire id_8;
  assign module_1.id_14 = 0;
  assign id_3 = id_7;
  assign id_3 = 1;
  wire id_9, id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    output supply1 id_2,
    input wire id_3,
    input logic id_4
);
  logic id_6, id_7;
  assign id_7 = id_4;
  always id_0 = 1'b0;
  integer id_8;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_9;
  assign id_7 = 1;
  initial begin : LABEL_0
    #1 id_0 <= id_7;
  end
  wor id_10, id_11, id_12, id_13, id_14;
  assign id_10 = 1 * 1;
endmodule
