(window.webpackJsonp=window.webpackJsonp||[]).push([[9],{209:function(e,t,a){"use strict";var n=a(73);a.n(n).a},221:function(e,t,a){"use strict";a.r(t);a(209);var n=a(0),r=Object(n.a)({},(function(){var e=this,t=e.$createElement,a=e._self._c||t;return a("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[a("h1",{attrs:{id:"projects"}},[e._v("Projects")]),e._v(" "),a("ProjectCard",[a("p",[e._v("Cheng Liu, Ying Wang "),a("em",[e._v("et al")])]),e._v(" "),a("p",[a("strong",[e._v("RobustDL")])]),e._v(" "),a("p",[e._v("In this project, we seek to develop an FPGA-based emulation platform to enable rapid test and verification of resilient AI chip design with huge amount of both real and simulated automotive vehicle scenarios. The platform will be eventually deployed on the FPGA cloud and take advantge of the FPGA arrays in the cloud. Currently, we have developed an FPGA-based reliability evaluation platform on Zynq with full-system evaluation and an example of placing a realistic automotive computing card in to the CARLA simulation loop. They will be integrated as components of the entire project.")]),e._v(" "),a("p",[e._v("["),a("a",{attrs:{href:"https://github.com/ICT-CHASE/fault-analysis-of-FPGA-based-NN-accelerator.git",target:"_blank",rel:"noopener noreferrer"}},[e._v("FPGA-based reliability evaluation platform"),a("OutboundLink")],1),e._v("]\n["),a("a",{attrs:{href:"https://hhuysqt.github.io/carla-autoware/",target:"_blank",rel:"noopener noreferrer"}},[e._v("computing platform in CARLA"),a("OutboundLink")],1),e._v("]\n")])]),a("p"),e._v(" "),a("ProjectCard",[a("p",[e._v("Ying Wang, Cheng Liu, Dawen Xu "),a("em",[e._v("et al")])]),e._v(" "),a("p",[a("strong",[e._v("DeepBurning")])]),e._v(" "),a("p",[e._v("DeepBurning is an end-to-end automatic neural network accelerator design tool for specialized learning tasks. It provides a unified deep learning acceleration solution to high-level application designers without dealing with the model training and hardware accelerator tuning. You can refer to DeepBurning homepage for more details.")]),e._v(" "),a("p",[e._v("["),a("a",{attrs:{href:"https://github.com/groupsada/DeepBurning",target:"_blank",rel:"noopener noreferrer"}},[e._v("link"),a("OutboundLink")],1),e._v("]")])]),e._v(" "),a("ProjectCard",[a("p",[e._v("Cheng Liu, Hayden Kwok-Hay So")]),e._v(" "),a("p",[a("strong",[e._v("QuickDough")])]),e._v(" "),a("p",[e._v("QuickDough is developed to address the FPGA design productivity problem. By utilizing a soft coarse-grained reconfigurable array (SCGRA) overlay built on top of off-the-shelf FPGAs, it compiles a high-level loop to the overlay through a rapid operation scheduling first and then generates the FPGA accelerator bitstream through a rapid integration of the scheduling result and a pre-built overlay bitstream.")]),e._v(" "),a("p",[e._v("["),a("a",{attrs:{href:"https://github.com/Liu-Cheng/QuickDough",target:"_blank",rel:"noopener noreferrer"}},[e._v("Link"),a("OutboundLink")],1),e._v("]")])]),e._v(" "),a("ProjectCard",[a("p",[e._v("Cheng Liu, Ying Wang, Xinyu Chen, Bingsheng He, "),a("em",[e._v("et al")])]),e._v(" "),a("p",[a("strong",[e._v("Large-scale graph processing acceleration with computational storage")])]),e._v(" "),a("p",[e._v("Large graphs can not be fitted to the limited memory. As a result, the graph data must be partioned and transmitted between the storage and memory frequently during the iterative graph processing, which consumes a lot of power and can even become the performance bottleneck due to the PCIe bandwidth. The emerging computational storage that enables the graph procesing near the data  becomes  promising for large-scale graph processing.")]),e._v(" "),a("p",[e._v("["),a("a",{attrs:{href:"https://github.com/Liu-Cheng/bfs_with_Intel_OpenCL.git",target:"_blank",rel:"noopener noreferrer"}},[e._v("BFS on Harp-v2"),a("OutboundLink")],1),e._v("]\n")])]),a("p")],1)}),[],!1,null,null,null);t.default=r.exports},73:function(e,t,a){}}]);