================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |     409      | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |   9,752      | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   3,400      | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   2,420      | user inline pragmas are applied                                                        |
|               | (4) simplification          |   2,408      | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 106,187 *    | user array partition pragmas are applied                                               |
|               | (2) simplification          |   4,906      | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |   4,906      | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |   4,906      | apply array reshape pragmas                                                            |
|               | (5) access patterns         |   4,794      | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |   4,723      | loop and instruction simplification                                                    |
|               | (2) parallelization         |   4,723      | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |   4,723      | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |   4,677      | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |   5,427      | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |   5,064      | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
    * - Exceeded design size warning message threshold

* Instructions per Function for each Compilation Phase
+-----------+--------------+--------------+---------------+--------------+-------------+---------------+
| Function  | Location     | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+-----------+--------------+--------------+---------------+--------------+-------------+---------------+
| + forward | atax.cpp:144 | 409          | 2,408         | 4,794        | 4,677       | 5,064         |
|    node3  | atax.cpp:104 | 106          |  812          |  859         |  788        | 1,001         |
|    node2  | atax.cpp:79  |  59          |  636          |  911         |  911        | 1,069         |
|    node1  | atax.cpp:34  | 136          |  864          |  903         |  857        |  940          |
|    node0  | atax.cpp:17  |  40          |   55          |   46         |   46        |   81          |
+-----------+--------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


