irun(64): 15.20-s086: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s086: Started on Feb 17, 2025 at 15:32:03 -03
irun
	-access +r
	-uvm
	+uvm_set_config_int=*,recording_detail,1
	+define+BVM_ASSERT_BEGIN_TR=void'
	+incdir+./bvm
	./bvm/bvm_pkg.sv
	test_pkg.sv
	top.sv
	+UVM_VERBOSITY=LOW

   User defined plus("+") options:
	+uvm_set_config_int=*,recording_detail,1
	+UVM_VERBOSITY=LOW

Recompiling... reason: file './source.svh' is newer than expected.
	expected: Mon Feb 17 15:24:08 2025
	actual:   Mon Feb 17 15:31:59 2025
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /home/tools/cadence/installs/INCISIVE152/tools/methodology/UVM/CDNS-1.1d
file: test_pkg.sv
package test_pkg;
               |
ncvlog: *W,TSNSPK (test_pkg.sv,4|15): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
	package worklib.test_pkg:sv
		errors: 0, warnings: 1
file: top.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		test_pkg
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.test_pkg:sv <0x258ba94f>
			streams:   0, words:     0
		worklib.top:sv <0x5efced02>
			streams:   1, words:   510
		worklib.uvm_pkg:sv <0x03d61dfc>
			streams:  23, words: 23123
		worklib.uvm_pkg:sv <0x22f03c8e>
			streams: 100, words: 176680
		worklib.uvm_pkg:sv <0x2ab43218>
			streams:  30, words: 33370
		worklib.uvm_pkg:sv <0x2ee0f585>
			streams:  24, words: 30794
		worklib.uvm_pkg:sv <0x441ee760>
			streams:  32, words: 39541
		worklib.uvm_pkg:sv <0x4551d0ba>
			streams:  96, words: 110042
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       1       1
		Verilog packages:              5       6
		Registers:                 13383   10151
		Named events:                  4      12
		Initial blocks:              268     152
		Parallel blocks:              26      27
		Assertions:                    3       3
		SV Class declarations:       198     311
		SV Class specializations:    360     360
	Writing initial simulation snapshot: worklib.top:sv
ncelab: *W,DPIEXP: DPI export function in  _sv_export.so not available.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *E,IMPDLL: Unable to load the implicit shared object.
OSDLERROR: (null)/top/sv/_sv_export.so: cannot open shared object file: No such file or directory or file is not valid ELFCLASS64 library..
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /home/tools/cadence/installs/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /home/tools/cadence/installs/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s086)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,recording_detail,1
SDI/Verilog Transaction Recording Facility Version 15.20-s086
UVM_INFO /home/tools/cadence/installs/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 420: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    3
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVM_CMDLINE_PROC]     1
Simulation complete via $finish(1) at time 420 NS + 44
/home/tools/cadence/installs/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s086: Exiting on Feb 17, 2025 at 15:32:05 -03  (total: 00:00:02)
