# TCL File Generated by Component Editor 17.1
# Tue Apr 30 22:28:01 CDT 2019
# DO NOT MODIFY


# 
# mic_system "mic_system" v1.0
#  2019.04.30.22:28:01
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module mic_system
# 
set_module_property DESCRIPTION ""
set_module_property NAME mic_system
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME mic_system
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL avalon_microphone_system
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file altera_up_clock_edge.v VERILOG PATH altera_up_clock_edge.v
add_fileset_file avalon_microphone_system.sv SYSTEM_VERILOG PATH avalon_microphone_system.sv TOP_LEVEL_FILE
add_fileset_file i2s_master.sv SYSTEM_VERILOG PATH i2s_master.sv
add_fileset_file mic_dma.sv SYSTEM_VERILOG PATH mic_dma.sv

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL avalon_microphone_system
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file altera_up_clock_edge.v VERILOG PATH altera_up_clock_edge.v
add_fileset_file avalon_microphone_system.sv SYSTEM_VERILOG PATH avalon_microphone_system.sv
add_fileset_file i2s_master.sv SYSTEM_VERILOG PATH i2s_master.sv
add_fileset_file mic_dma.sv SYSTEM_VERILOG PATH mic_dma.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point CLK
# 
add_interface CLK clock end
set_interface_property CLK clockRate 0
set_interface_property CLK ENABLED true
set_interface_property CLK EXPORT_OF ""
set_interface_property CLK PORT_NAME_MAP ""
set_interface_property CLK CMSIS_SVD_VARIABLES ""
set_interface_property CLK SVD_ADDRESS_GROUP ""

add_interface_port CLK CLK clk Input 1


# 
# connection point RESET
# 
add_interface RESET reset end
set_interface_property RESET associatedClock CLK
set_interface_property RESET synchronousEdges DEASSERT
set_interface_property RESET ENABLED true
set_interface_property RESET EXPORT_OF ""
set_interface_property RESET PORT_NAME_MAP ""
set_interface_property RESET CMSIS_SVD_VARIABLES ""
set_interface_property RESET SVD_ADDRESS_GROUP ""

add_interface_port RESET RESET reset Input 1


# 
# connection point mic_master
# 
add_interface mic_master avalon start
set_interface_property mic_master addressUnits SYMBOLS
set_interface_property mic_master associatedClock CLK
set_interface_property mic_master associatedReset RESET
set_interface_property mic_master bitsPerSymbol 8
set_interface_property mic_master burstOnBurstBoundariesOnly false
set_interface_property mic_master burstcountUnits WORDS
set_interface_property mic_master doStreamReads false
set_interface_property mic_master doStreamWrites false
set_interface_property mic_master holdTime 0
set_interface_property mic_master linewrapBursts false
set_interface_property mic_master maximumPendingReadTransactions 0
set_interface_property mic_master maximumPendingWriteTransactions 0
set_interface_property mic_master readLatency 0
set_interface_property mic_master readWaitTime 1
set_interface_property mic_master setupTime 0
set_interface_property mic_master timingUnits Cycles
set_interface_property mic_master writeWaitTime 0
set_interface_property mic_master ENABLED true
set_interface_property mic_master EXPORT_OF ""
set_interface_property mic_master PORT_NAME_MAP ""
set_interface_property mic_master CMSIS_SVD_VARIABLES ""
set_interface_property mic_master SVD_ADDRESS_GROUP ""

add_interface_port mic_master AM_ADDR address Output 32
add_interface_port mic_master AM_BURSTCOUNT burstcount Output 3
add_interface_port mic_master AM_WRITE write Output 1
add_interface_port mic_master AM_WRITEDATA writedata Output 32
add_interface_port mic_master AM_BYTEENABLE byteenable Output 4
add_interface_port mic_master AM_WAITREQUEST waitrequest Input 1


# 
# connection point mic_slave
# 
add_interface mic_slave avalon end
set_interface_property mic_slave addressUnits WORDS
set_interface_property mic_slave associatedClock CLK
set_interface_property mic_slave associatedReset RESET
set_interface_property mic_slave bitsPerSymbol 8
set_interface_property mic_slave burstOnBurstBoundariesOnly false
set_interface_property mic_slave burstcountUnits WORDS
set_interface_property mic_slave explicitAddressSpan 0
set_interface_property mic_slave holdTime 0
set_interface_property mic_slave linewrapBursts false
set_interface_property mic_slave maximumPendingReadTransactions 0
set_interface_property mic_slave maximumPendingWriteTransactions 0
set_interface_property mic_slave readLatency 0
set_interface_property mic_slave readWaitTime 1
set_interface_property mic_slave setupTime 0
set_interface_property mic_slave timingUnits Cycles
set_interface_property mic_slave writeWaitTime 0
set_interface_property mic_slave ENABLED true
set_interface_property mic_slave EXPORT_OF ""
set_interface_property mic_slave PORT_NAME_MAP ""
set_interface_property mic_slave CMSIS_SVD_VARIABLES ""
set_interface_property mic_slave SVD_ADDRESS_GROUP ""

add_interface_port mic_slave AVL_ADDR address Input 3
add_interface_port mic_slave AVL_CS chipselect Input 1
add_interface_port mic_slave AVL_READ read Input 1
add_interface_port mic_slave AVL_WRITE write Input 1
add_interface_port mic_slave AVL_READDATA readdata Output 32
add_interface_port mic_slave AVL_WRITEDATA writedata Input 32
set_interface_assignment mic_slave embeddedsw.configuration.isFlash 0
set_interface_assignment mic_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment mic_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment mic_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point AUD_BCLK
# 
add_interface AUD_BCLK conduit end
set_interface_property AUD_BCLK associatedClock CLK
set_interface_property AUD_BCLK associatedReset RESET
set_interface_property AUD_BCLK ENABLED true
set_interface_property AUD_BCLK EXPORT_OF ""
set_interface_property AUD_BCLK PORT_NAME_MAP ""
set_interface_property AUD_BCLK CMSIS_SVD_VARIABLES ""
set_interface_property AUD_BCLK SVD_ADDRESS_GROUP ""

add_interface_port AUD_BCLK AUD_BCLK new_signal Input 1


# 
# connection point AUD_ADCLRCK
# 
add_interface AUD_ADCLRCK conduit end
set_interface_property AUD_ADCLRCK associatedClock CLK
set_interface_property AUD_ADCLRCK associatedReset RESET
set_interface_property AUD_ADCLRCK ENABLED true
set_interface_property AUD_ADCLRCK EXPORT_OF ""
set_interface_property AUD_ADCLRCK PORT_NAME_MAP ""
set_interface_property AUD_ADCLRCK CMSIS_SVD_VARIABLES ""
set_interface_property AUD_ADCLRCK SVD_ADDRESS_GROUP ""

add_interface_port AUD_ADCLRCK AUD_ADCLRCK new_signal Input 1


# 
# connection point GPIO_DIN1
# 
add_interface GPIO_DIN1 conduit end
set_interface_property GPIO_DIN1 associatedClock CLK
set_interface_property GPIO_DIN1 associatedReset RESET
set_interface_property GPIO_DIN1 ENABLED true
set_interface_property GPIO_DIN1 EXPORT_OF ""
set_interface_property GPIO_DIN1 PORT_NAME_MAP ""
set_interface_property GPIO_DIN1 CMSIS_SVD_VARIABLES ""
set_interface_property GPIO_DIN1 SVD_ADDRESS_GROUP ""

add_interface_port GPIO_DIN1 GPIO_DIN1 new_signal Input 1


# 
# connection point GPIO_DIN2
# 
add_interface GPIO_DIN2 conduit end
set_interface_property GPIO_DIN2 associatedClock CLK
set_interface_property GPIO_DIN2 associatedReset RESET
set_interface_property GPIO_DIN2 ENABLED true
set_interface_property GPIO_DIN2 EXPORT_OF ""
set_interface_property GPIO_DIN2 PORT_NAME_MAP ""
set_interface_property GPIO_DIN2 CMSIS_SVD_VARIABLES ""
set_interface_property GPIO_DIN2 SVD_ADDRESS_GROUP ""

add_interface_port GPIO_DIN2 GPIO_DIN2 new_signal Input 1


# 
# connection point GPIO_DIN3
# 
add_interface GPIO_DIN3 conduit end
set_interface_property GPIO_DIN3 associatedClock CLK
set_interface_property GPIO_DIN3 associatedReset RESET
set_interface_property GPIO_DIN3 ENABLED true
set_interface_property GPIO_DIN3 EXPORT_OF ""
set_interface_property GPIO_DIN3 PORT_NAME_MAP ""
set_interface_property GPIO_DIN3 CMSIS_SVD_VARIABLES ""
set_interface_property GPIO_DIN3 SVD_ADDRESS_GROUP ""

add_interface_port GPIO_DIN3 GPIO_DIN3 new_signal Input 1


# 
# connection point GPIO_DIN4
# 
add_interface GPIO_DIN4 conduit end
set_interface_property GPIO_DIN4 associatedClock CLK
set_interface_property GPIO_DIN4 associatedReset RESET
set_interface_property GPIO_DIN4 ENABLED true
set_interface_property GPIO_DIN4 EXPORT_OF ""
set_interface_property GPIO_DIN4 PORT_NAME_MAP ""
set_interface_property GPIO_DIN4 CMSIS_SVD_VARIABLES ""
set_interface_property GPIO_DIN4 SVD_ADDRESS_GROUP ""

add_interface_port GPIO_DIN4 GPIO_DIN4 new_signal Input 1


# 
# connection point codec_stream
# 
add_interface codec_stream conduit end
set_interface_property codec_stream associatedClock CLK
set_interface_property codec_stream associatedReset RESET
set_interface_property codec_stream ENABLED true
set_interface_property codec_stream EXPORT_OF ""
set_interface_property codec_stream PORT_NAME_MAP ""
set_interface_property codec_stream CMSIS_SVD_VARIABLES ""
set_interface_property codec_stream SVD_ADDRESS_GROUP ""

add_interface_port codec_stream codec_stream new_signal Output 32


# 
# connection point adc_data
# 
add_interface adc_data conduit end
set_interface_property adc_data associatedClock CLK
set_interface_property adc_data associatedReset RESET
set_interface_property adc_data ENABLED true
set_interface_property adc_data EXPORT_OF ""
set_interface_property adc_data PORT_NAME_MAP ""
set_interface_property adc_data CMSIS_SVD_VARIABLES ""
set_interface_property adc_data SVD_ADDRESS_GROUP ""

add_interface_port adc_data adc_data new_signal Input 32


# 
# connection point fir_left_data
# 
add_interface fir_left_data conduit end
set_interface_property fir_left_data associatedClock CLK
set_interface_property fir_left_data associatedReset RESET
set_interface_property fir_left_data ENABLED true
set_interface_property fir_left_data EXPORT_OF ""
set_interface_property fir_left_data PORT_NAME_MAP ""
set_interface_property fir_left_data CMSIS_SVD_VARIABLES ""
set_interface_property fir_left_data SVD_ADDRESS_GROUP ""

add_interface_port fir_left_data fir_left_data new_signal Input 32


# 
# connection point fir_right_data
# 
add_interface fir_right_data conduit end
set_interface_property fir_right_data associatedClock CLK
set_interface_property fir_right_data associatedReset RESET
set_interface_property fir_right_data ENABLED true
set_interface_property fir_right_data EXPORT_OF ""
set_interface_property fir_right_data PORT_NAME_MAP ""
set_interface_property fir_right_data CMSIS_SVD_VARIABLES ""
set_interface_property fir_right_data SVD_ADDRESS_GROUP ""

add_interface_port fir_right_data fir_right_data new_signal Input 32


# 
# connection point vol_1
# 
add_interface vol_1 conduit end
set_interface_property vol_1 associatedClock CLK
set_interface_property vol_1 associatedReset RESET
set_interface_property vol_1 ENABLED true
set_interface_property vol_1 EXPORT_OF ""
set_interface_property vol_1 PORT_NAME_MAP ""
set_interface_property vol_1 CMSIS_SVD_VARIABLES ""
set_interface_property vol_1 SVD_ADDRESS_GROUP ""

add_interface_port vol_1 vol_1 new_signal Output 32


# 
# connection point vol_2
# 
add_interface vol_2 conduit end
set_interface_property vol_2 associatedClock CLK
set_interface_property vol_2 associatedReset RESET
set_interface_property vol_2 ENABLED true
set_interface_property vol_2 EXPORT_OF ""
set_interface_property vol_2 PORT_NAME_MAP ""
set_interface_property vol_2 CMSIS_SVD_VARIABLES ""
set_interface_property vol_2 SVD_ADDRESS_GROUP ""

add_interface_port vol_2 vol_2 new_signal Output 32


# 
# connection point vol_3
# 
add_interface vol_3 conduit end
set_interface_property vol_3 associatedClock CLK
set_interface_property vol_3 associatedReset RESET
set_interface_property vol_3 ENABLED true
set_interface_property vol_3 EXPORT_OF ""
set_interface_property vol_3 PORT_NAME_MAP ""
set_interface_property vol_3 CMSIS_SVD_VARIABLES ""
set_interface_property vol_3 SVD_ADDRESS_GROUP ""

add_interface_port vol_3 vol_3 new_signal Output 32


# 
# connection point vol_4
# 
add_interface vol_4 conduit end
set_interface_property vol_4 associatedClock CLK
set_interface_property vol_4 associatedReset RESET
set_interface_property vol_4 ENABLED true
set_interface_property vol_4 EXPORT_OF ""
set_interface_property vol_4 PORT_NAME_MAP ""
set_interface_property vol_4 CMSIS_SVD_VARIABLES ""
set_interface_property vol_4 SVD_ADDRESS_GROUP ""

add_interface_port vol_4 vol_4 new_signal Output 32


# 
# connection point vol_5
# 
add_interface vol_5 conduit end
set_interface_property vol_5 associatedClock CLK
set_interface_property vol_5 associatedReset RESET
set_interface_property vol_5 ENABLED true
set_interface_property vol_5 EXPORT_OF ""
set_interface_property vol_5 PORT_NAME_MAP ""
set_interface_property vol_5 CMSIS_SVD_VARIABLES ""
set_interface_property vol_5 SVD_ADDRESS_GROUP ""

add_interface_port vol_5 vol_5 new_signal Output 32


# 
# connection point vol_6
# 
add_interface vol_6 conduit end
set_interface_property vol_6 associatedClock CLK
set_interface_property vol_6 associatedReset RESET
set_interface_property vol_6 ENABLED true
set_interface_property vol_6 EXPORT_OF ""
set_interface_property vol_6 PORT_NAME_MAP ""
set_interface_property vol_6 CMSIS_SVD_VARIABLES ""
set_interface_property vol_6 SVD_ADDRESS_GROUP ""

add_interface_port vol_6 vol_6 new_signal Output 32


# 
# connection point vol_7
# 
add_interface vol_7 conduit end
set_interface_property vol_7 associatedClock CLK
set_interface_property vol_7 associatedReset RESET
set_interface_property vol_7 ENABLED true
set_interface_property vol_7 EXPORT_OF ""
set_interface_property vol_7 PORT_NAME_MAP ""
set_interface_property vol_7 CMSIS_SVD_VARIABLES ""
set_interface_property vol_7 SVD_ADDRESS_GROUP ""

add_interface_port vol_7 vol_7 new_signal Output 32


# 
# connection point vol_8
# 
add_interface vol_8 conduit end
set_interface_property vol_8 associatedClock CLK
set_interface_property vol_8 associatedReset RESET
set_interface_property vol_8 ENABLED true
set_interface_property vol_8 EXPORT_OF ""
set_interface_property vol_8 PORT_NAME_MAP ""
set_interface_property vol_8 CMSIS_SVD_VARIABLES ""
set_interface_property vol_8 SVD_ADDRESS_GROUP ""

add_interface_port vol_8 vol_8 new_signal Output 32


# 
# connection point coef_data
# 
add_interface coef_data conduit end
set_interface_property coef_data associatedClock CLK
set_interface_property coef_data associatedReset RESET
set_interface_property coef_data ENABLED true
set_interface_property coef_data EXPORT_OF ""
set_interface_property coef_data PORT_NAME_MAP ""
set_interface_property coef_data CMSIS_SVD_VARIABLES ""
set_interface_property coef_data SVD_ADDRESS_GROUP ""

add_interface_port coef_data coef_data new_signal Output 16


# 
# connection point load_coef
# 
add_interface load_coef conduit end
set_interface_property load_coef associatedClock CLK
set_interface_property load_coef associatedReset RESET
set_interface_property load_coef ENABLED true
set_interface_property load_coef EXPORT_OF ""
set_interface_property load_coef PORT_NAME_MAP ""
set_interface_property load_coef CMSIS_SVD_VARIABLES ""
set_interface_property load_coef SVD_ADDRESS_GROUP ""

add_interface_port load_coef load_coef new_signal Output 1


# 
# connection point change_filter
# 
add_interface change_filter conduit end
set_interface_property change_filter associatedClock CLK
set_interface_property change_filter associatedReset RESET
set_interface_property change_filter ENABLED true
set_interface_property change_filter EXPORT_OF ""
set_interface_property change_filter PORT_NAME_MAP ""
set_interface_property change_filter CMSIS_SVD_VARIABLES ""
set_interface_property change_filter SVD_ADDRESS_GROUP ""

add_interface_port change_filter change_filter new_signal Output 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock CLK
set_interface_property avalon_slave_0 associatedReset ""
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 sample_ready writeresponsevalid_n Output 1
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point sample_ready
# 
add_interface sample_ready conduit end
set_interface_property sample_ready associatedClock CLK
set_interface_property sample_ready associatedReset RESET
set_interface_property sample_ready ENABLED true
set_interface_property sample_ready EXPORT_OF ""
set_interface_property sample_ready PORT_NAME_MAP ""
set_interface_property sample_ready CMSIS_SVD_VARIABLES ""
set_interface_property sample_ready SVD_ADDRESS_GROUP ""

add_interface_port sample_ready sample_ready_new_signal new_signal Output 1

