Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Aug 26 17:15:30 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_clk_0_0 (xilinx.com:user:clk:5 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Aug 26 13:20:20 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_v5_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_v5_0_0 (xilinx.com:user:clk_v5:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Aug 24 20:18:38 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_v5_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_clk_v5_0_0 (xilinx.com:user:clk_v5:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Aug 24 18:12:12 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_v5_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_v5_0_0 (xilinx.com:user:clk_v5:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Aug 24 17:40:03 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fsm_saradc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_fsm_saradc_0_1 (xilinx.com:user:fsm_saradc:1.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Aug 24 17:36:49 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fsm_saradc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_fsm_saradc_0_1 (xilinx.com:user:fsm_saradc:1.0) from (Rev. 15) to (Rev. 16)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_fsm_saradc_0_1'. These changes may impact your design.


-Upgrade has added port 'SAR_ADC_decision'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Aug 24 17:14:16 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fsm_saradc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_fsm_saradc_0_1 (xilinx.com:user:fsm_saradc:1.0) from (Rev. 14) to (Rev. 15)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_fsm_saradc_0_1'. These changes may impact your design.


-Upgrade has added port 'flag'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Aug 24 17:11:08 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fsm_saradc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_fsm_saradc_0_1 (xilinx.com:user:fsm_saradc:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Aug 24 17:11:08 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_v5_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_v5_0_0 (xilinx.com:user:clk_v5:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Aug 24 16:38:24 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fsm_saradc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_fsm_saradc_0_1 (xilinx.com:user:fsm_saradc:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug 23 13:59:11 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fsm_saradc_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_fsm_saradc_0_1 (xilinx.com:user:fsm_saradc:1.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 22 19:01:05 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_1mhz_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_1mhz_0_0 (xilinx.com:user:clk_1mhz:1.0) from (Rev. 2) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 22 15:41:36 2019
| Host         : LAPTOP-1NA0UHBO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fsm_saradc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_fsm_saradc_0_1 (xilinx.com:user:fsm_saradc:1.0) from (Rev. 11) to (Rev. 12)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_fsm_saradc_0_1'. These changes may impact your design.


-Upgrade has added port 'state1'

-Upgrade has added port 'state2'

-Upgrade has added port 'state3'

-Upgrade has added port 'state4'

-Upgrade has added port 'state5'

-Upgrade has added port 'state6'


