{"Source Block": ["verilog-ethernet/rtl/axis_fifo.v@128:139@HdlIdDef", "\nreg [WIDTH-1:0] m_axis_reg;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\n\n// full when first MSB different but rest same\nwire full = ((wr_ptr_reg[ADDR_WIDTH] != rd_ptr_reg[ADDR_WIDTH]) &&\n             (wr_ptr_reg[ADDR_WIDTH-1:0] == rd_ptr_reg[ADDR_WIDTH-1:0]));\n// empty when pointers match exactly\nwire empty = wr_ptr_reg == rd_ptr_reg;\n// overflow within packet\nwire full_cur = ((wr_ptr_reg[ADDR_WIDTH] != wr_ptr_cur_reg[ADDR_WIDTH]) &&\n                 (wr_ptr_reg[ADDR_WIDTH-1:0] == wr_ptr_cur_reg[ADDR_WIDTH-1:0]));\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_fifo.v@133:144", "wire full = ((wr_ptr_reg[ADDR_WIDTH] != rd_ptr_reg[ADDR_WIDTH]) &&\n             (wr_ptr_reg[ADDR_WIDTH-1:0] == rd_ptr_reg[ADDR_WIDTH-1:0]));\n// empty when pointers match exactly\nwire empty = wr_ptr_reg == rd_ptr_reg;\n// overflow within packet\nwire full_cur = ((wr_ptr_reg[ADDR_WIDTH] != wr_ptr_cur_reg[ADDR_WIDTH]) &&\n                 (wr_ptr_reg[ADDR_WIDTH-1:0] == wr_ptr_cur_reg[ADDR_WIDTH-1:0]));\n\n// control signals\nreg write;\nreg read;\nreg store_output;\n"], ["verilog-ethernet/rtl/axis_fifo.v@125:135", "reg mem_read_data_valid_reg = 1'b0, mem_read_data_valid_next;\n\nwire [WIDTH-1:0] s_axis;\n\nreg [WIDTH-1:0] m_axis_reg;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\n\n// full when first MSB different but rest same\nwire full = ((wr_ptr_reg[ADDR_WIDTH] != rd_ptr_reg[ADDR_WIDTH]) &&\n             (wr_ptr_reg[ADDR_WIDTH-1:0] == rd_ptr_reg[ADDR_WIDTH-1:0]));\n// empty when pointers match exactly\n"], ["verilog-ethernet/rtl/axis_fifo.v@125:135", "reg mem_read_data_valid_reg = 1'b0, mem_read_data_valid_next;\n\nwire [WIDTH-1:0] s_axis;\n\nreg [WIDTH-1:0] m_axis_reg;\nreg m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;\n\n// full when first MSB different but rest same\nwire full = ((wr_ptr_reg[ADDR_WIDTH] != rd_ptr_reg[ADDR_WIDTH]) &&\n             (wr_ptr_reg[ADDR_WIDTH-1:0] == rd_ptr_reg[ADDR_WIDTH-1:0]));\n// empty when pointers match exactly\n"], ["verilog-ethernet/rtl/axis_fifo.v@131:141", "\n// full when first MSB different but rest same\nwire full = ((wr_ptr_reg[ADDR_WIDTH] != rd_ptr_reg[ADDR_WIDTH]) &&\n             (wr_ptr_reg[ADDR_WIDTH-1:0] == rd_ptr_reg[ADDR_WIDTH-1:0]));\n// empty when pointers match exactly\nwire empty = wr_ptr_reg == rd_ptr_reg;\n// overflow within packet\nwire full_cur = ((wr_ptr_reg[ADDR_WIDTH] != wr_ptr_cur_reg[ADDR_WIDTH]) &&\n                 (wr_ptr_reg[ADDR_WIDTH-1:0] == wr_ptr_cur_reg[ADDR_WIDTH-1:0]));\n\n// control signals\n"]], "Diff Content": {"Delete": [], "Add": [[134, "wire full_cur = ((wr_ptr_cur_reg[ADDR_WIDTH] != rd_ptr_reg[ADDR_WIDTH]) &&\n"], [134, "                 (wr_ptr_cur_reg[ADDR_WIDTH-1:0] == rd_ptr_reg[ADDR_WIDTH-1:0]));\n"]]}}