Flow report for loop_back_verilog
Mon Jun 18 17:39:54 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Mon Jun 18 17:39:54 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; loop_back_verilog                           ;
; Top-level Entity Name              ; loop_back_verilog                           ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 293 / 22,320 ( 1 % )                        ;
;     Total combinational functions  ; 220 / 22,320 ( < 1 % )                      ;
;     Dedicated logic registers      ; 236 / 22,320 ( 1 % )                        ;
; Total registers                    ; 246                                         ;
; Total pins                         ; 22 / 154 ( 14 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/18/2018 17:39:28 ;
; Main task         ; Compilation         ;
; Revision Name     ; loop_back_verilog   ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                           ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 0.152934356805040                     ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)             ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                  ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --            ; --          ; --             ;
; MISC_FILE                           ; tx.bsf                                ; --            ; --          ; --             ;
; MISC_FILE                           ; tx_inst.v                             ; --            ; --          ; --             ;
; MISC_FILE                           ; tx_bb.v                               ; --            ; --          ; --             ;
; MISC_FILE                           ; tx.inc                                ; --            ; --          ; --             ;
; MISC_FILE                           ; tx.cmp                                ; --            ; --          ; --             ;
; MISC_FILE                           ; tx.ppf                                ; --            ; --          ; --             ;
; MISC_FILE                           ; rx.bsf                                ; --            ; --          ; --             ;
; MISC_FILE                           ; rx_inst.v                             ; --            ; --          ; --             ;
; MISC_FILE                           ; rx_bb.v                               ; --            ; --          ; --             ;
; MISC_FILE                           ; rx.inc                                ; --            ; --          ; --             ;
; MISC_FILE                           ; rx.cmp                                ; --            ; --          ; --             ;
; MISC_FILE                           ; rx.ppf                                ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                  ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                              ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                          ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:13     ; 1.0                     ; 1251 MB             ; 00:00:31                           ;
; Fitter                    ; 00:00:05     ; 1.0                     ; 1397 MB             ; 00:00:06                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 1065 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 1097 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1310 MB             ; 00:00:01                           ;
; Total                     ; 00:00:23     ; --                      ; --                  ; 00:00:41                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                       ;
+---------------------------+----------------------------+----------------+------------+----------------+
; Module Name               ; Machine Hostname           ; OS Name        ; OS Version ; Processor type ;
+---------------------------+----------------------------+----------------+------------+----------------+
; Analysis & Synthesis      ; mohil-HP-Pavilion-Notebook ; Ubuntu 16.04.4 ; 16         ; x86_64         ;
; Fitter                    ; mohil-HP-Pavilion-Notebook ; Ubuntu 16.04.4 ; 16         ; x86_64         ;
; Assembler                 ; mohil-HP-Pavilion-Notebook ; Ubuntu 16.04.4 ; 16         ; x86_64         ;
; TimeQuest Timing Analyzer ; mohil-HP-Pavilion-Notebook ; Ubuntu 16.04.4 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; mohil-HP-Pavilion-Notebook ; Ubuntu 16.04.4 ; 16         ; x86_64         ;
+---------------------------+----------------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off loop_back_verilog -c loop_back_verilog
quartus_fit --read_settings_files=off --write_settings_files=off loop_back_verilog -c loop_back_verilog
quartus_asm --read_settings_files=off --write_settings_files=off loop_back_verilog -c loop_back_verilog
quartus_sta loop_back_verilog -c loop_back_verilog
quartus_eda --read_settings_files=off --write_settings_files=off loop_back_verilog -c loop_back_verilog



