Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/basic/fpga_arch_parse","auto_openfpga/basic/fpga_basic_elements","auto_openfpga/basic/initial_placement","auto_openfpga/basic/rename_modules","auto_openfpga/basic/sg_execution_times","auto_openfpga/clock_tree/clock_tree_insertion","auto_openfpga/clock_tree/connection_patterns","auto_openfpga/clock_tree/create_clock_tree","auto_openfpga/clock_tree/sg_execution_times","auto_openfpga/index","auto_openfpga/partition/01_netlist_to_graph","auto_openfpga/partition/02_switch_partition_01","auto_openfpga/partition/03_switch_partition_02","auto_openfpga/partition/04_switch_partition_03","auto_openfpga/partition/05_module_partition","auto_openfpga/partition/06_tile_creation","auto_openfpga/partition/sg_execution_times","auto_openfpga/rendering/01_floorplan_rendering","auto_openfpga/rendering/02_render_routing_box","auto_openfpga/rendering/sg_execution_times","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","example","index","introduction","introduction/getting_started","introduction/install","introduction/shell_interface","introduction/visualisation","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/basic/fpga_arch_parse.rst","auto_openfpga/basic/fpga_basic_elements.rst","auto_openfpga/basic/initial_placement.rst","auto_openfpga/basic/rename_modules.rst","auto_openfpga/basic/sg_execution_times.rst","auto_openfpga/clock_tree/clock_tree_insertion.rst","auto_openfpga/clock_tree/connection_patterns.rst","auto_openfpga/clock_tree/create_clock_tree.rst","auto_openfpga/clock_tree/sg_execution_times.rst","auto_openfpga/index.rst","auto_openfpga/partition/01_netlist_to_graph.rst","auto_openfpga/partition/02_switch_partition_01.rst","auto_openfpga/partition/03_switch_partition_02.rst","auto_openfpga/partition/04_switch_partition_03.rst","auto_openfpga/partition/05_module_partition.rst","auto_openfpga/partition/06_tile_creation.rst","auto_openfpga/partition/sg_execution_times.rst","auto_openfpga/rendering/01_floorplan_rendering.rst","auto_openfpga/rendering/02_render_routing_box.rst","auto_openfpga/rendering/sg_execution_times.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","example.rst","index.rst","introduction.rst","introduction/getting_started.rst","introduction/install.rst","introduction/shell_interface.rst","introduction/visualisation.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[41,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[41,1,1,""],get_verilog_index:[41,1,1,""],size:[41,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[42,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[42,1,1,""],check_concat:[42,1,1,""],connect_instance_port:[42,1,1,""],connect_port:[42,1,1,""],is_port_cable:[42,2,1,""],size:[42,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[43,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[43,1,1,""],OptWires:[43,1,1,""],combine_cables:[43,1,1,""],combine_ports:[43,1,1,""],create_feedthrough:[43,1,1,""],create_feedthrough_multiple:[43,1,1,""],create_feedthroughs_ports:[43,1,1,""],create_ft_multiple:[43,1,1,""],create_ft_ports:[43,1,1,""],duplicate_port:[43,1,1,""],flatten_instance:[43,1,1,""],get_connectivity_network:[43,1,1,""],merge_instance:[43,1,1,""],merge_multiple_instance:[43,1,1,""],remove_port:[43,1,1,""]},"spydrnet_physical.ir.element":{Element:[44,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[44,2,1,""],get_verilog_index:[44,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[46,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[46,1,1,""]},"spydrnet_physical.ir.library":{Library:[47,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[47,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[48,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[48,2,1,""],port:[48,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[49,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[49,2,1,""]},"spydrnet_physical.util":{OpenFPGA:[60,0,1,""],RoutingRender:[62,0,1,""],Tile01:[63,0,1,""],get_attr:[64,3,1,""],get_names:[65,3,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[60,1,1,""],create_cb_bus:[60,1,1,""],create_grid_clb_bus:[60,1,1,""],create_grid_clb_feedthroughs:[60,1,1,""],create_grid_io_bus:[60,1,1,""],create_placement:[60,1,1,""],create_sb_bus:[60,1,1,""],create_tiles:[60,1,1,""],design_top_stat:[60,1,1,""],library:[60,2,1,""],place_pins:[60,1,1,""],register_config_generator:[60,1,1,""],register_placement_creator:[60,1,1,""],register_tile_generator:[60,1,1,""],remove_config_chain:[60,1,1,""],remove_undriven_nets:[60,1,1,""],render_floorplan:[60,1,1,""],save_netlist:[60,1,1,""],top_module:[60,2,1,""]},"spydrnet_physical.util.RoutingRender":{extract_info:[62,1,1,""],get_stats:[62,1,1,""],render_connection_box:[62,1,1,""],render_switch_pattern:[62,1,1,""],report_incoming_channels:[62,1,1,""],report_outgoing_channels:[62,1,1,""],save:[62,1,1,""],update_dimensions:[62,1,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[63,1,1,""],_bottom_right_tile:[63,1,1,""],_bottom_tile:[63,1,1,""],_left_tile:[63,1,1,""],_main_tile:[63,1,1,""],_right_tile:[63,1,1,""],_top_left_tile:[63,1,1,""],_top_right_tile:[63,1,1,""],_top_tile:[63,1,1,""],create_tiles:[63,1,1,""],merge_and_update:[63,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,29,30,33,43],"00":[7,13,17,25,28],"001":[4,5,7,12,13,14,17],"002":[9,13],"007":13,"01":[18,25,61],"010":[2,7],"014":[7,8,26,28],"016":[0,7],"01_floorplan_rend":[26,28],"01_netlist_to_graph":[19,25],"02":[13,18,25],"023":[1,7],"027":[15,17],"02_render_routing_box":[27,28],"02_switch_partition_01":[20,25],"03_switch_partition_02":[21,25],"04":25,"042":[16,17],"04_switch_partition_03":[22,25],"05":[13,25],"05_module_partit":[23,25],"061":[19,25],"067":[6,7],"06_tile_cr":[24,25],"070":17,"1":[1,6,10,11,15,16,19,20,21,22,23,24,27,29,30,33,47],"10":[6,16,19,20,21,22,23,26,27],"100":[6,16,21,22,23],"10000":23,"1096":11,"11":[6,20,21,23,27],"116":[24,25],"12":[11,20,21,23,24,27],"124":24,"125":16,"1296":11,"13":[20,21,23,27],"131":7,"137":[21,25],"14":[6,20,21,23,27],"1496":11,"15":[19,20,21,22,23,27],"150":[16,20,26,27],"151":[20,25],"16":[11,20,21,23,24,27],"1696":11,"17":[20,21,23,25,27],"178":[27,28],"18":[6,20,21,23,27],"19":[20,21,23,27],"192":28,"2":[1,6,10,11,15,19,20,21,22,23,27,30,33],"20":[6,16,20,21,23,26,27],"200":[11,16,20,27],"21":[20,27],"22":[20,23,27],"23":[20,27],"24":[20,27],"244":22,"25":[20,21,27],"250":[16,26],"26":[20,27],"27":[20,27],"28":[20,27],"29":[20,27],"296":11,"3":[1,6,11,15,19,20,21,22,23,24,27,30,33],"30":[16,20,21,26,27],"300":16,"31":[20,27],"315":[22,25],"32":[20,27],"33":[20,27],"34":[20,27],"349":25,"35":[16,20,21,27],"36":[20,27],"37":[20,27],"38":[20,27],"39":[20,23,27],"4":[1,6,10,11,15,16,19,20,21,23,24,26,27],"40":[16,26],"400":16,"41":23,"427":[10,13],"496":11,"4x4":9,"5":[6,15,16,19,20,21,22,23,27],"50":[6,11,20,26,27],"500":16,"570":[23,25],"578":[11,13],"6":[6,9,15,19,20,21,22,23,27],"63":23,"696":11,"7":[19,20,21,23,27],"700":16,"71":23,"72":23,"74":23,"8":[19,20,21,23,27],"896":11,"9":[6,11,19,20,21,23,24,27],"90":15,"96":11,"97":[11,24],"99":23,"999":[22,23],"boolean":20,"case":[19,20],"class":[2,8,16,20,22,23,27,41,42,43,44,46,47,48,49,60,61,62,63],"default":[15,19,41,42,43,44,46,47,48,49],"do":[43,48],"export":38,"final":26,"float":[43,60],"function":[3,7,18,22,23,36,38,43,47,50,60,61],"import":[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,45],"int":[20,21,23,41,42],"new":[43,47],"return":[16,20,21,22,23,27,41,42,43,44,46,47,48,60,64,65],"short":43,"switch":[18,20,23,28,56,62,63],"true":[0,1,2,6,8,10,11,15,16,19,20,21,22,23,24,26,42,43,60],"try":1,"while":[42,43],A:18,And:23,As:48,By:[15,19],For:[1,38],IN:[1,43],If:[43,45],In:[19,20],It:[21,43,56],On:26,The:[21,26,43,45,63],To:[21,38,56],_0:[22,23],_0__:11,_1:[22,23,24,47],_1__1:23,_:[10,21,22,23,24,33,43,60],_____:27,____________________:[20,21],________________________________________:27,_____________________________________l__:27,_____________________________________t__:27,____________________________________b___:27,____________________________________r___:27,___________________________________l____:27,___________________________________t____:27,__________________________________b_____:27,__________________________________r_____:27,_________________________________l______:27,_________________________________t______:27,________________________________b_______:27,________________________________r_______:27,_____________________________l__________:27,_____________________________t__________:27,____________________________b___________:27,____________________________r___________:27,___________________________l____________:27,___________________________t____________:27,__________________________b_____________:27,__________________________r_____________:27,_________________________l______________:27,_________________________t______________:27,________________________b_______________:27,________________________r_______________:27,_____________________l__________________:27,_____________________t__________________:27,____________________b___________________:27,____________________r___________________:27,___________________l____________________:27,___________________t____________________:27,__________________b_____________________:27,__________________r_____________________:27,__________________rr:20,_________________l______________________:27,_________________t______________________:27,________________b_______________________:27,________________r_______________________:27,________________rr__:20,______________bb____:20,______________bb__bb:20,______________rr____:20,______________tt__tt:20,_____________l__________________________:27,_____________t__________________________:27,____________b___________________________:27,____________bb______:20,____________bb__bb__:20,____________r___________________________:27,____________rr______:20,____________tt__tt__:20,___________l____________________________:27,___________l_____________l___________l__:27,___________t____________________________:27,___________t_____________t___________t__:27,__________b_____________________________:27,__________b_____________b___________b___:27,__________bb________:21,__________bb__________bb__________bb__bb:[20,21],__________bb__________bb__bb__________bb:[20,21],__________bb______bb:20,__________bb__bb__bb:20,__________ll________:20,__________ll__________ll__________ll__ll:20,__________ll__________ll__ll__________ll:20,__________r_____________________________:27,__________r_____________r___________r___:27,__________rr______rr:20,__________rr__rr__________rr__________rr:20,__________tt__tt____:20,__________tt__tt__________tt__________tt:[20,21],_________l______________________________:27,_________l___________l_____________l____:27,_________t______________________________:27,_________t___________t_____________t____:27,_________tb__________t__b______t___tb_b_:27,________b_______________________________:27,________b___________b_____________b_____:27,________b__t________b____t____b___b__t_t:27,________bb__________bb__________bb__bb__:[20,21],________bb__________bb__bb__________bb__:[20,21],________bb______bb__:20,________bb__bb__bb__:20,________ll__________:20,________ll__________ll__________ll__ll__:20,________ll__________ll__ll__________ll__:20,________r_______________________________:27,________r___________r_____________r_____:27,________rl__________rl________rl__rl____:27,________rr______rr__:20,________rr__rr__________rr__________rr__:20,________tt__tt______:20,________tt__tt__________tt__________tt__:[20,21],_______t____________:21,______b_________bbbb:21,______b_____bb____bb:21,______bb__________bb:20,______bb__________bb__________bb__bb____:[20,21],______bb__________bb__bb__________bb____:[20,21],______ll____________:20,______ll__________ll__________ll__ll____:20,______ll__________ll__ll__________ll____:20,______ll__ll______ll:20,______rr______rr____:20,______rr______rr__rr:20,______rr__rr__________rr__________rr____:20,______t_tt__tt____tt:21,______tt____________:20,______tt______tt____:20,______tt__tt__________tt__________tt____:[20,21],_____l__________________________________:27,_____l_____________l_____________l______:27,_____l____r________l___lr________l__r_r_:27,_____t__________________________________:27,_____t_____________t_____________t______:27,____b___________________________________:27,____b_____________b_____________b_______:27,____b_____bb________:21,____bb__________bb__:20,____bb__________bb__________bb__bb______:[20,21],____bb__________bb__bb__________bb______:[20,21],____bb____bb____bb__:21,____bb____bb__bbbb__:21,____bt____________bt__bt________bt______:27,____ll______________:20,____ll__________ll__________ll__ll______:20,____ll__________ll__ll__________ll______:20,____ll__ll______ll__:20,____r___________________________________:27,____r_____________r_____________r_______:27,____r______l______r___r__l______r____l_l:27,____rl____________rl__rl________rl______:27,____rr______rr______:20,____rr______rr__rr__:20,____rr__rr__________rr__________rr______:20,____t_______________:21,____t_____tt________:21,____tt______________:20,____tt______tt______:20,____tt__tt__________tt__________tt______:[20,21],____ttt_________tt__:21,____x:27,___b________________:21,___l____________________________________:27,___l_____________l___________l__________:27,___l____r______l_l__r________lr___r_____:27,___t________________:21,___t____________________________________:27,___t_____________t___________t__________:27,___t____b______t_t__b________tb___b_____:27,___x_:27,__b_____________________________________:27,__b_____________b___________b___________:27,__b______t____b_b____t______b__t___t____:27,__bb__________bb__________bb__bb________:[20,21],__bb______bb__bb____:20,__bb____bb______bbbb:21,__bb____bb__bb____bb:21,__bb__bb____________:20,__bt__________btbt__________bt__________:27,__ll__________ll____:20,__ll__________ll__________ll__ll________:20,__ll______ll________:20,__ll__ll______ll____:20,__ll__ll______ll__ll:20,__ll__ll__ll______ll:20,__main__:[10,11,20,21,22,23,24,27],__module_experiments_cbx_1__1_:23,__module_experiments_cby_1__1_:23,__module_experiments_sb_1__1_:23,__name__:[10,11,20,21,22,23,24,27],__partition_experiments_01:6,__partition_experiments_02:21,__partition_experiments_cbx_1__1_:22,__partition_experiments_cby_1__1_:22,__pin_i_0_:60,__pin_i_:60,__pin_inpad_0_:60,__pin_o_0_:60,__pin_o_:60,__pin_outpad_0_:60,__pin_outpad_:60,__r_____________________________________:27,__r_____________r___________r___________:27,__r______l____r_r____l______r__l___l____:27,__rr__________rr__________rr__________rr:20,__rr__________rr__rr__________rr________:20,__rr______rr______rr:20,__rr______rr__rr__rr:20,__rr__rr__________rr__________rr________:20,__rr__rr__rr__rr____:20,__tt__________tt__________tt__________tt:[20,21],__tt__________tt__tt__________tt________:[20,21],__tt______tt________:20,__tt______tt______tt:20,__tt__tt____________:20,__tt__tt__________tt:20,__tt__tt__________tt__________tt________:[20,21],__tt_t______tt____tt:21,__w:23,__x__:27,_annotate_netlist:26,_b____bb______bbbb__:21,_b____bbbb______bb__:21,_basic_hierarchy_floorplan:26,_bb_____bb__bbbb____:21,_bottom_left_til:63,_bottom_right_til:63,_bottom_til:63,_cbx_1__1_0:20,_cbx_1__1_1:20,_cbx_1__1_2:21,_cbx_1__1_3:21,_cbx_1__1_:27,_cbx_1__1_arrang:27,_cbx_1__1_extend:21,_cbx_1__2_0:20,_cbx_1__2_1:20,_cbx_1__2_2:21,_cbx_1__2_:27,_ccdff_:21,_clock_tree_floorplan:16,_dup:43,_external_metis_run:6,_feedthrough_design:16,_fishbone_pattern:15,_fishbone_pattern_0:16,_fishbone_pattern_90:15,_fishbone_pattern_margin:15,_fishbone_pattern_merg:15,_fishbone_pattern_scaling1:15,_fishbone_pattern_scaling2:15,_fpga_initial_plac:11,_ft_:43,_graph:[21,23],_graph_pr:23,_grid:[22,23],_i_1:1,_in:[22,23,43],_in_:23,_includ:10,_initial_design:[0,2,8],_input_port:23,_inst:1,_ipin_:[21,22,23,24],_l______________________________________:27,_l___________l_____________l____________:27,_l_____l__r__l__________r__l________r_r_:27,_left_til:63,_lr____l_____lr_r__________lr___________:27,_main_til:63,_module_experiments_:23,_module_experiments_cbx_1__1_:23,_module_experiments_cby_1__1_:23,_module_experiments_sb_1__1_:23,_nx_graph:[19,22,23],_nx_graph_pr:22,_nx_graph_split:19,_offset:26,_out:[22,23,43],_out_:23,_output:23,_output_2:11,_output_bu:8,_output_tile02:24,_output_wir:8,_part_:[23,24],_partition_experiments_01:6,_partition_experiments_02:21,_partition_experiments_:22,_partition_experiments_cbx_1__1_:22,_partition_experiments_cby_1__1_:22,_pin_i:[21,22,23],_pin_o:23,_pymetis_run:6,_right_til:63,_sb_1__1_:27,_side:26,_square_grid_design:16,_static:22,_t______________________________________:27,_t___________t_____________t____________:27,_t_____t__b__t__________b__t________b_b_:27,_t__b__t_____t____b___b____t____b_______:27,_task:[10,21,22,23],_temp:22,_tmp:10,_top_left_til:63,_top_right_til:63,_top_til:63,_track_:[23,24],_tt_____tt__tt____tt:21,_tt_____tttt__tt____:21,_tt_tt____tt__tt____:21,_ttt____tt______tt__:21,_ungrouped_design:2,_verilog:[10,11,20,21,22,23,24,27],_wrapper:47,_x___:27,about:43,absorb:43,across:[18,25,56],ad:[23,43],add:[6,20,22,23,36,45,60],add_configuration_schem:60,add_edg:6,add_nod:[6,21,22,23],add_subgraph:[6,21,22,23],adjac:21,adjnci:6,affili:1,after:[24,39,60,63],aim:6,alia:43,align:16,all:[1,3,18,21,22,23,43,62,63],allow:[39,63],also:1,altern:47,an:[1,45],analyz:45,anchor:15,ani:[42,43,49],annot:[22,23,26],annotate_graph:[22,23],anyth:43,api:35,append:[10,20,21,22,23,24],aquamarin:23,ar:[6,21,23,43,45,60],arbitrari:27,arch:9,architectur:[13,18],arg:[43,60],arrai:[20,21],arrang:27,assig:21,assign:[19,21,22,23,42,43,60],assign_c:42,associ:48,attr:64,attribut:64,auto_bas:[7,22],auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_bas:13,auto_openfpga_clock_tre:17,auto_openfpga_jupyt:18,auto_openfpga_partit:25,auto_openfpga_python:18,auto_openfpga_rend:28,azur:23,b:[20,21,23],b_1__1:24,b_______________________________________:27,b___________b_____________b_____________:27,b______b____________:21,b_____b____tb____________tb__________t_t:27,b____b______bbbb____:21,b____tb_____b______t___t__b______t______:27,base:[19,20,21,41,42,43,44,46,47,48,49,63],base_dir:[11,24],basenam:[20,27],basic:[13,15,28,34,61],basic_hierarchi:[0,8,19,26,31],bb__________bb__________bb__bb__________:[20,21],bb______bb__bb______:20,bb__bb______________:20,becaus:1,beetween:[20,21,42,43],befor:[21,24,60],beig:23,belong:42,below:63,between:1,bgcolor:21,bias:63,bisqu:23,bleed:38,block:[43,61],bool:[27,42,43],both:20,bottom:[16,20,21,22,23,26,27,63],bottom_chan:20,bottom_grid:[21,22],bottom_grid_:21,bottom_grid_top_width_0_height_0_subtile_:60,bottom_ipin_0:21,bottom_ipin_1:21,bottom_ipin_2:21,bottom_ipin_3:21,bottom_ipin_4:21,bottom_ipin_5:21,bottom_ipin_6:21,bottom_ipin_7:21,bottom_ipin_8:21,bottom_ipin_9:21,bottom_left_grid_right_width_0_height_0_subtile_:60,bottom_pin_i:21,bottom_right_grid_left_width_0_height_0_subtile_:60,bottom_width_0_height_0_subtile_:60,box:[18,23,25,28,56,60,62,63],browser:38,bu:[10,11,19,24,43,60],bufg:1,bundl:45,bus_in:[8,19,26,29],bus_in_0:19,bus_in_1:19,bus_out:[19,26,29],bus_out_0:19,bus_out_1:19,buse:[61,63],byu:1,c6ecba:21,c:1,cabl:[8,10,24,43,45,46,64,65],cable0:8,cable_list:[10,24],cable_nam:43,calcul:20,call:[6,45],callabl:[43,47],can:[1,15,20,21,27,43,45],cannot:48,cb:[11,18,24,25,27,60],cb_modul:[21,22],cb_vweight:22,cbx11:10,cbx:[20,60,63],cbx_1__0_:[11,24],cbx_1__1_:[10,11,21,22,24],cbx_1__1__0:23,cbx_1__1__1:23,cbx_1__4_:[11,24],cbx_membership:[22,23],cby:[20,63],cby_0__1_:[11,24],cby_0__2_:11,cby_0__3_:11,cby_0__4_:11,cby_1__1_:[11,22,24],cby_4__1_:[11,24],ccdff:[21,22,23],ccff_head:21,ccff_tail:[21,23],ccl:1,ce:1,cell:[3,7,43],celldefin:32,center:16,central:56,cfg_done:[21,22,23],chain:[10,21,24,60],chan:[22,23],chan_in_port:[22,23],chan_map:27,chang:43,chani:[23,27,62],channel:[20,22,23,27,62],channel_map:[23,27,62],chanx:[21,23,27,62],chanx_l:27,chanx_left:[21,22],chanx_left_in:21,chanx_left_out:21,chanx_port:21,chanx_r:27,chanx_right:[21,22],chanx_right_in:21,chanx_right_out:21,chany_b:27,chany_bottom:22,chany_t:27,chany_top:22,check:[42,49],check_all_scalar_connect:[10,24],check_concat:42,checked_previous_inst:1,child:1,children:1,circl:21,circuit:[6,45],cl:60,clb:[9,60,63],clean_and_annotate_cb_graph:23,clean_and_annotate_sb_graph:23,clean_cb_graph:22,click:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27],clk:[1,16,33],clk_bottom_in:16,clk_cabl:16,clk_clk_ft_assign:16,clk_ft:16,clk_ibuf_bufg_inst:1,clk_ibuf_inst:1,clk_left_in:16,clk_left_out:16,clk_right_in:16,clk_right_out:16,clk_top_out:16,clock:[17,34],clock_tree_insert:[14,17],clockwis:26,clr:1,cluster:[6,21,22,23],code:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27],collect:18,color:[6,21,22,23],com:38,combin:[43,56],combine_c:[10,24,43],combine_port:[21,43],command:[38,39],compon:26,compos:[0,2,8,11,16,21,22,23,26],concaten:42,config_chain_simpl:21,configur:[22,23,60],conn:[18,25],connect:[0,1,2,8,17,18,19,20,21,28,38,42,43,49,56,60,62,63],connect_instance_port:42,connect_port:42,connection_pattern:[15,16,17],connectionpattern:[15,16],consid:[26,42,43,60],constraint:[43,63],contain:65,contracted_nod:[22,23],convert:[6,10,11,19,21,24,43,60,61,63],convert_node_labels_to_integ:[22,23],copi:48,corner:[56,63],corrospond:48,count:[1,11,20,24],crear:43,creat:[1,6,10,13,15,17,18,20,23,24,27,38,42,43,45,47,60,62,63,67],create_c:16,create_cb_bu:[10,11,24,60],create_clock_tre:[16,17],create_feedthrough:[8,43],create_feedthrough_multipl:43,create_feedthroughs_port:43,create_ft_connect:16,create_ft_multipl:43,create_ft_port:[16,43],create_grid_clb_bu:[10,11,24,60],create_grid_clb_feedthrough:[10,24,60],create_grid_io_bu:[10,11,24,60],create_librari:45,create_plac:[11,60],create_sb_bu:[10,11,24,60],create_til:[24,60,63],create_top_wrapp:47,create_unconn_wir:[2,8,16],creation:[24,60],crop_edg:15,cross:20,csr:[6,21,22,23],cur:20,current:[23,38,43,47],current_inst:1,current_netlist:1,custom:[43,67],custommodul:[10,21,22,23],cut:[6,20,21,22,23],d:1,data:[19,22,23],debug:[20,21,22,23,27],def:[1,10,11,16,20,21,22,23,24,27],definit:[1,2,8,16,26,42,45,47,60,64,65],definition_list:[21,22,23],definition_nam:43,demonst:[10,11,24],demonstr:[4,5,6,12,14,15,18,19,20,21,28],demostr:[0,2,8,27],depth:1,design:[1,3,5,7,8,11,23,24,36,60,63],design_top_stat:[11,24,60],desir:15,detail:[38,56],develop:38,dff:21,diagram:16,dict:43,diff:20,differ:[15,20,26,43],difffer:20,digon:60,dimens:[26,62],diment:21,dir:[22,23],direct:[1,26,43,62,67],directli:[38,48],disconnect:21,disconnect_pin:21,displai:[3,7],display_hierarchical_netlist:[0,7],display_info:[1,7],document:45,doe:43,dot:[21,22,23],down:21,download:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27],draw:[6,19,21,22,23],driver:43,dry_run:43,dryrun:43,dummi:16,dump:[22,23],duplic:43,duplicate_port:43,dwg:[11,16,26],e:[20,21],each:[1,6,19,20,21,43,60],each_fil:24,eachinst:24,eachv:[10,11,21,22,23,24],edf:45,edg:[6,19,21,22,23,38,43],edge_nam:[19,23],edif:45,element:[13,18,41,45,48],elif:[22,23],els:[6,21,23,27,43],embed:[17,34],empti:45,enabl:1,enable_file_log:[2,10,11,20,21,22,23,24,27],enable_ibuf_inst:1,encod:[10,11,21,22,23,24],end:48,endcelldefin:32,endmodul:[29,30,32,33],engin:23,enumer:[6,21,22,23,24,27],equal:[19,20],error:43,evalu:6,even:1,eweight:[6,21,22,23],exampl:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,35,45,60],exceed:1,execut:[6,7,13,17,25,28],exist:43,exist_ok:[23,24],expect:[23,43,61],experiment:[3,7],extend:[15,41,42,43,44,46,48,49],extern:[6,21,22,23,43],extract:[20,62],extract_info:62,f3cfcf:21,f:[6,10,11,16,19,20,21,22,23,24,27],f_str:[21,22,23],fabric:[18,25,56],fals:[11,19,20,21,42,43,49,62],fanout:43,fdce:1,featur:18,feedthough:[8,43],feedthrough:[0,2,3,7,43,60],few:43,figur:45,file:[6,7,10,11,13,17,21,22,23,24,25,28,38,45,60,62],file_out:0,filenam:[6,20,21,22,23,27,62],fill:[22,23],filter:[1,10,22,23,24,43],find:20,first:[21,26,43],fishbon:15,fishbone_pattern:[15,16],fix:[10,11,21,22,23,24],flag:20,flat:63,flatten:[21,23,24],flatten_inst:[2,21,22,23,24,43],flattern:[21,22,23,24,43],fllenam:[22,23],floorplan:[18,28],floorplanviz:[11,16,21,26],fn:[22,23],fnmatch:[21,22,23],follow:[6,16,21,38,43,45,60],form:63,format:[21,22,23,27,43,62],found:49,four_bit_count:45,fourbitcount:1,fp:[10,11,16,21,22,23,24,26],fpga44_gsb:[20,21,27],fpga44_task:[9,10],fpga44_verilog:10,fpga:[13,17,18,21,23,25,60],fpga_arch:9,fpga_arch_pars:[9,13],fpga_basic_el:[10,13],fpga_top:[10,11,21,22,23,24,60],fpv:[10,11,21,22,23,24],fro:43,from:[0,1,2,3,4,5,6,7,9,10,12,13,14,15,16,18,19,20,21,22,23,25,26,27,38,43,48,60,62],from_n:23,ft:43,fucntion:[42,60],full:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27],g:21,galleri:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27],ganeshgor:38,gener:[0,1,2,3,4,5,6,8,9,10,11,12,14,16,17,18,19,20,21,22,23,24,26,27,60,61,62,63],generate_edgelist:[19,22,23],genrat:[3,7,15],get:[21,22,23,36,60],get_bia:20,get_cabl:[8,16,21],get_cable_nam:43,get_connectivity_network:[19,21,22,23,43],get_definit:[1,10,16,21,22,23,24,26],get_edge_list:6,get_fishbon:[15,16],get_floorplan:[11,16,21,26],get_index:[41,44,48],get_inst:[1,2,8,10,16,21,22,23,24,26],get_label:21,get_layout:9,get_librari:1,get_nam:[21,23,24],get_nod:[6,21,22,23],get_node_attribut:[6,21,22,23],get_pin:1,get_pin_nam:43,get_port:[16,21,22,23,26],get_port_nam:43,get_refer:16,get_stat:[27,62],get_svg:[11,16,26],get_top_inst:16,get_verilog_index:[41,44],get_weight:[6,43],getlogg:[2,10,11,20,21,22,23,24,27],git:38,github:[1,38],given:[0,2,8,23,42,43,62,63],glob:[10,11,20,21,22,23,24,27],global:[15,21,23,38],gpio:61,gpmeti:[6,21,22,23],graph:[6,18,21,22,23,25,43],graph_dot2:6,graph_dot:[6,19,22,23],green:[6,21,22,23],grid:[10,11,17,18,22,23,24,60,63],grid_bottom_in:60,grid_bottom_out:60,grid_clb:[10,11,24,56,60],grid_exampl:31,grid_io:[10,24,60],grid_io_bottom:[11,24],grid_io_left:[11,24],grid_io_left_0__1_:11,grid_io_left_0__2_:11,grid_io_left_0__3_:11,grid_io_left_0__4_:11,grid_io_right:[11,24],grid_io_top:[11,24],grid_left_in:60,grid_left_out:60,grid_right_in:60,grid_right_out:60,grid_top_in:60,grid_top_out:60,group:[3,7,23,43],group_ungroup_cel:[2,7],gsb_xml:62,h:[17,18],h_chan:23,have:[43,48],hdi_primit:1,hdl:16,height:[11,16,26,63],help:43,here:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,45],hi:1,hierarch:[3,7],hierarchi:1,higher:[22,23,43],hmeti:6,homogen:[13,18],homogeneous_fabr:[9,10,11,20,21,22,23,24,27],horizont:[20,21,23,27,60],how:[0,2,4,5,6,8,10,11,12,14,15,18,19,20,21,23,24,27,28],html:0,htmlcompos:0,htree:15,http:38,i0:1,i1:1,i2:1,i3:1,i4:1,i:[1,10,20,21,22,23,24],ibuf:1,imag:1,in0:[16,19,26,29,30,32,33],in0_0:19,in1:[19,26,29,30,32],in1_0:19,in_0:16,in_1:16,in_2:16,in_3:16,in_coming_pin:1,in_edg:[22,23],in_indx:23,in_pin:23,inc_dec:1,inc_dec_ibuf_inst:1,includ:[10,21],incom:[27,62],indent:[1,11,15,16,22,23,26],independ:43,index:[6,20,21,22,23,27,35,41,44,46,48,62],individu:19,indx:[20,21,22,23,27,43],info:[2,10,11,21,22,23,24],inform:[3,7,20,22,27,38,60,62],initi:8,initial_plac:[11,13],initial_port:43,inlineconstraint:26,inner:48,inner_pin:[1,48],innerconnect:42,innerpin:[42,45,48],inport:43,input:[1,22,23,29,30,32,33,43,60,61],inputs1:[22,23],inputs2:[22,23],insert:[17,18],insform:62,inspect:43,inst1:[8,43],inst2:8,inst:2,inst_1:43,inst_1_0:[2,8,19,26,29,32],inst_1_0_module2_0:2,inst_1_0_module2_1:2,inst_1_11:[16,30,33],inst_1_12:[16,30,33],inst_1_13:[16,33],inst_1_14:[16,33],inst_1_1:[2,8,19,26,29,32],inst_1_1_module2_0:2,inst_1_1_module2_1:2,inst_1_21:[16,30,33],inst_1_22:[16,30,33],inst_1_23:[16,33],inst_1_24:[16,33],inst_1_31:[16,33],inst_1_32:[16,33],inst_1_33:[16,33],inst_1_34:[16,33],inst_1_41:[16,33],inst_1_42:[16,33],inst_1_43:[16,33],inst_1_44:[16,33],inst_1_:16,inst_2:43,inst_2_0:[8,19,26,29],inst_2_11:30,inst_2_12:30,inst_2_1:[8,19,26,29],inst_2_21:30,inst_2_22:30,inst_n:43,inst_nam:47,instal:[36,39,43],instanc:[1,2,3,7,10,11,16,21,22,23,24,26,42,43,47,48,60,63,64,65],instance_count:1,instance_list:[23,24,63],instance_nam:43,instances_list:43,instances_list_tupl:43,instead:38,instn:43,inter0:30,inter1:30,interfac:36,intermedi:45,intern:[32,42,43,63],introduc:18,introduct:35,inv:1,inv_buf_passg:10,io:9,io_bottom_in:60,io_bottom_out:60,io_left_in:60,io_left_out:60,io_right_in:60,io_right_out:60,io_top_in:60,io_top_out:60,ipin:21,ipin_b:27,ipin_l:27,ipin_r:27,ipin_t:27,ipynb:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27],ir:[2,8,10,16,41,42,43,44,45,46,47,48,49,60],is_connect:49,is_downto:42,is_leaf:1,is_port_c:42,is_scalar:42,isol:[22,23],item:23,itertool:[10,21,24],its:[1,26],jensrestemei:1,join:[9,10,11,19,21,22,23,24],json:[22,23,24],json_graph:[6,22,23],jupyt:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27],just:[16,43],k6_n10_openfpga:9,k6_n10_tileabl:9,kei:20,keyword:60,kwarg:[43,60],l0:27,l1:27,l2:27,l3:27,l4:27,l5:27,l6:27,l7:27,l8:27,l9:27,l:[20,21,23],label:[6,19,21,22,23],lambda:[1,10,20,24,27,43],larg:1,latest:38,launch_shel:[11,21,23],lb:[10,11,21,22,23,24],lbl:[23,27],left:[16,20,21,22,23,26,27,60,63],left_bottom_grid_top_width_0_height_0_subtile_:60,left_chan:20,left_grid_right_width_0_height_0_subtile_:60,left_pinmap:[20,21],left_top_grid_bottom_width_0_height_0_subtile_:60,left_tre:15,left_width_0_height_0_subtile_:60,len:[21,22,23],length:19,less:23,level:[1,10,24,60],librari:[1,6,10,15,21,45,60,63],libraries_definit:1,like:[15,38,39,45,61,63],linewidth:[20,27],list:[1,6,10,21,22,23,24,43,63,64,65],ll__________ll______:20,ll__________ll__________ll__ll__________:20,ll______ll__________:20,ll__ll______ll______:20,ll__ll______ll__ll__:20,ll__ll__ll______ll__:20,load:[24,39,43],load_example_netlist_by_nam:1,load_netlist_by_nam:[0,2,8,16,19,26],loc_i:[11,16,26],loc_x:[11,16,26],local:38,locat:[26,43,60],locatt:20,log:[2,6,10,11,20,21,22,23,24,27,67],log_level:[2,10,11,20,21,22,23,24,27],logger:[2,10,11,20,21,22,23,24,27],lower:[23,42],lower_index:42,lr:[21,22,23],lut1:1,lut3:1,lut4:1,lut5:1,m:38,made:[43,45],mai:1,main:[10,11,20,21,22,23,24,27,63],mani:19,manipul:63,map:[20,21,22,23,43],margin:15,matplotlib:[6,19,22,23],max:23,maximum:1,mb:[7,13,17,25,28],mem:[10,22,23],mem_bottom_ipin_0_ccdff_0_:24,mem_bottom_ipin_0_ccdff_1_:24,mem_bottom_ipin_0_ccdff_2_:24,mem_bottom_ipin_0_ccdff_3_:24,mem_bottom_ipin_1_ccdff_0_:24,mem_bottom_ipin_1_ccdff_1_:24,mem_bottom_ipin_1_ccdff_2_:24,mem_bottom_ipin_1_ccdff_3_:24,mem_bottom_ipin_2_ccdff_0_:24,mem_bottom_ipin_2_ccdff_1_:24,mem_bottom_ipin_2_ccdff_2_:24,mem_bottom_ipin_2_ccdff_3_:24,mem_bottom_ipin_3_ccdff_0_:24,mem_bottom_ipin_3_ccdff_1_:24,mem_bottom_ipin_3_ccdff_2_:24,mem_bottom_ipin_3_ccdff_3_:24,mem_bottom_ipin_4_ccdff_0_:24,mem_bottom_ipin_4_ccdff_1_:24,mem_bottom_ipin_4_ccdff_2_:24,mem_bottom_ipin_4_ccdff_3_:24,mem_bottom_ipin_5_ccdff_0_:24,mem_bottom_ipin_5_ccdff_1_:24,mem_bottom_ipin_5_ccdff_2_:24,mem_bottom_ipin_5_ccdff_3_:24,mem_bottom_ipin_6_ccdff_0_:24,mem_bottom_ipin_6_ccdff_1_:24,mem_bottom_ipin_6_ccdff_2_:24,mem_bottom_ipin_6_ccdff_3_:24,mem_bottom_ipin_7_ccdff_0_:24,mem_bottom_ipin_7_ccdff_1_:24,mem_bottom_ipin_7_ccdff_2_:24,mem_bottom_ipin_7_ccdff_3_:24,mem_bottom_ipin_8_ccdff_0_:24,mem_bottom_ipin_8_ccdff_1_:24,mem_bottom_ipin_8_ccdff_2_:24,mem_bottom_ipin_8_ccdff_3_:24,mem_bottom_ipin_9_ccdff_0_:24,mem_bottom_ipin_9_ccdff_1_:24,mem_bottom_ipin_9_ccdff_2_:24,mem_bottom_ipin_9_ccdff_3_:24,mem_top_ipin_0_ccdff_0_:24,mem_top_ipin_0_ccdff_1_:24,mem_top_ipin_0_ccdff_2_:24,mem_top_ipin_0_ccdff_3_:24,mem_top_ipin_1_ccdff_0_:24,mem_top_ipin_1_ccdff_1_:24,mem_top_ipin_1_ccdff_2_:24,mem_top_ipin_1_ccdff_3_:24,mem_top_ipin_2_ccdff_0_:24,mem_top_ipin_2_ccdff_1_:24,mem_top_ipin_2_ccdff_2_:24,mem_top_ipin_2_ccdff_3_:24,mem_top_ipin_3_ccdff_0_:24,mem_top_ipin_3_ccdff_1_:24,mem_top_ipin_3_ccdff_2_:24,mem_top_ipin_3_ccdff_3_:24,mem_top_ipin_4_ccdff_0_:24,mem_top_ipin_4_ccdff_1_:24,mem_top_ipin_4_ccdff_2_:24,mem_top_ipin_4_ccdff_3_:24,mem_top_ipin_5_ccdff_0_:24,mem_top_ipin_5_ccdff_1_:24,mem_top_ipin_5_ccdff_2_:24,mem_top_ipin_5_ccdff_3_:24,mem_top_ipin_6_ccdff_0_:24,mem_top_ipin_6_ccdff_1_:24,mem_top_ipin_6_ccdff_2_:24,mem_top_ipin_6_ccdff_3_:24,mem_top_ipin_7_ccdff_0_:24,mem_top_ipin_7_ccdff_1_:24,mem_top_ipin_7_ccdff_2_:24,mem_top_ipin_7_ccdff_3_:24,membership:[6,21],memori:[10,45],merg:[3,7,15,16,22,23,43,61,63],merge_and_upd:63,merge_inst:[4,7,23,24,43],merge_multiple_inst:[5,7,43],method:[6,43,60],meti:[6,21,22,23],mid11:30,mid12:30,mid21:30,mid22:30,minconn:[6,21,22,23],minim:[1,63],minut:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27],mkdir:[23,24],modif:63,modifi:48,modul:[2,11,13,16,20,21,22,23,24,26,27,29,30,32,33,34,35,38,43,60,61,63],module1:[8,16,26,29,30,32,33],module2:[2,8,26,29,30,32],module2_0:32,module2_1:32,module_partit:23,more:[16,38],multipl:[10,11,20,21,22,23,24,43],must:43,mux:[10,20,21,22,23,27,62],mux_bottom_ipin_0_buf_x1_0_:24,mux_bottom_ipin_0_const1_0_:24,mux_bottom_ipin_0_mux_l1_in_0_:24,mux_bottom_ipin_0_mux_l2_in_0_:24,mux_bottom_ipin_0_mux_l2_in_1_:24,mux_bottom_ipin_0_mux_l2_in_2_:24,mux_bottom_ipin_0_mux_l2_in_3_:24,mux_bottom_ipin_0_mux_l3_in_0_:24,mux_bottom_ipin_0_mux_l3_in_1_:24,mux_bottom_ipin_0_mux_l4_in_0_:24,mux_bottom_ipin_1_buf_x1_0_:24,mux_bottom_ipin_1_const1_0_:24,mux_bottom_ipin_1_mux_l1_in_0_:24,mux_bottom_ipin_1_mux_l2_in_0_:24,mux_bottom_ipin_1_mux_l2_in_1_:24,mux_bottom_ipin_1_mux_l2_in_2_:24,mux_bottom_ipin_1_mux_l2_in_3_:24,mux_bottom_ipin_1_mux_l3_in_0_:24,mux_bottom_ipin_1_mux_l3_in_1_:24,mux_bottom_ipin_1_mux_l4_in_0_:24,mux_bottom_ipin_2_buf_x1_0_:24,mux_bottom_ipin_2_const1_0_:24,mux_bottom_ipin_2_mux_l1_in_0_:24,mux_bottom_ipin_2_mux_l2_in_0_:24,mux_bottom_ipin_2_mux_l2_in_1_:24,mux_bottom_ipin_2_mux_l2_in_2_:24,mux_bottom_ipin_2_mux_l2_in_3_:24,mux_bottom_ipin_2_mux_l3_in_0_:24,mux_bottom_ipin_2_mux_l3_in_1_:24,mux_bottom_ipin_2_mux_l4_in_0_:24,mux_bottom_ipin_3_buf_x1_0_:24,mux_bottom_ipin_3_const1_0_:24,mux_bottom_ipin_3_mux_l1_in_0_:24,mux_bottom_ipin_3_mux_l2_in_0_:24,mux_bottom_ipin_3_mux_l2_in_1_:24,mux_bottom_ipin_3_mux_l2_in_2_:24,mux_bottom_ipin_3_mux_l2_in_3_:24,mux_bottom_ipin_3_mux_l3_in_0_:24,mux_bottom_ipin_3_mux_l3_in_1_:24,mux_bottom_ipin_3_mux_l4_in_0_:24,mux_bottom_ipin_4_buf_x1_0_:24,mux_bottom_ipin_4_const1_0_:24,mux_bottom_ipin_4_mux_l1_in_0_:24,mux_bottom_ipin_4_mux_l2_in_0_:24,mux_bottom_ipin_4_mux_l2_in_1_:24,mux_bottom_ipin_4_mux_l2_in_2_:24,mux_bottom_ipin_4_mux_l2_in_3_:24,mux_bottom_ipin_4_mux_l3_in_0_:24,mux_bottom_ipin_4_mux_l3_in_1_:24,mux_bottom_ipin_4_mux_l4_in_0_:24,mux_bottom_ipin_5_buf_x1_0_:24,mux_bottom_ipin_5_const1_0_:24,mux_bottom_ipin_5_mux_l1_in_0_:24,mux_bottom_ipin_5_mux_l2_in_0_:24,mux_bottom_ipin_5_mux_l2_in_1_:24,mux_bottom_ipin_5_mux_l2_in_2_:24,mux_bottom_ipin_5_mux_l2_in_3_:24,mux_bottom_ipin_5_mux_l3_in_0_:24,mux_bottom_ipin_5_mux_l3_in_1_:24,mux_bottom_ipin_5_mux_l4_in_0_:24,mux_bottom_ipin_6_buf_x1_0_:24,mux_bottom_ipin_6_const1_0_:24,mux_bottom_ipin_6_mux_l1_in_0_:24,mux_bottom_ipin_6_mux_l2_in_0_:24,mux_bottom_ipin_6_mux_l2_in_1_:24,mux_bottom_ipin_6_mux_l2_in_2_:24,mux_bottom_ipin_6_mux_l2_in_3_:24,mux_bottom_ipin_6_mux_l3_in_0_:24,mux_bottom_ipin_6_mux_l3_in_1_:24,mux_bottom_ipin_6_mux_l4_in_0_:24,mux_bottom_ipin_7_buf_x1_0_:24,mux_bottom_ipin_7_const1_0_:24,mux_bottom_ipin_7_mux_l1_in_0_:24,mux_bottom_ipin_7_mux_l2_in_0_:24,mux_bottom_ipin_7_mux_l2_in_1_:24,mux_bottom_ipin_7_mux_l2_in_2_:24,mux_bottom_ipin_7_mux_l2_in_3_:24,mux_bottom_ipin_7_mux_l3_in_0_:24,mux_bottom_ipin_7_mux_l3_in_1_:24,mux_bottom_ipin_7_mux_l4_in_0_:24,mux_bottom_ipin_8_buf_x1_0_:24,mux_bottom_ipin_8_const1_0_:24,mux_bottom_ipin_8_mux_l1_in_0_:24,mux_bottom_ipin_8_mux_l2_in_0_:24,mux_bottom_ipin_8_mux_l2_in_1_:24,mux_bottom_ipin_8_mux_l2_in_2_:24,mux_bottom_ipin_8_mux_l2_in_3_:24,mux_bottom_ipin_8_mux_l3_in_0_:24,mux_bottom_ipin_8_mux_l3_in_1_:24,mux_bottom_ipin_8_mux_l4_in_0_:24,mux_bottom_ipin_9_buf_x1_0_:24,mux_bottom_ipin_9_const1_0_:24,mux_bottom_ipin_9_mux_l1_in_0_:24,mux_bottom_ipin_9_mux_l2_in_0_:24,mux_bottom_ipin_9_mux_l2_in_1_:24,mux_bottom_ipin_9_mux_l2_in_2_:24,mux_bottom_ipin_9_mux_l2_in_3_:24,mux_bottom_ipin_9_mux_l3_in_0_:24,mux_bottom_ipin_9_mux_l3_in_1_:24,mux_bottom_ipin_9_mux_l4_in_0_:24,mux_top_ipin_0_buf_x1_0_:24,mux_top_ipin_0_const1_0_:24,mux_top_ipin_0_mux_l1_in_0_:24,mux_top_ipin_0_mux_l2_in_0_:24,mux_top_ipin_0_mux_l2_in_1_:24,mux_top_ipin_0_mux_l2_in_2_:24,mux_top_ipin_0_mux_l2_in_3_:24,mux_top_ipin_0_mux_l3_in_0_:24,mux_top_ipin_0_mux_l3_in_1_:24,mux_top_ipin_0_mux_l4_in_0_:24,mux_top_ipin_1_buf_x1_0_:24,mux_top_ipin_1_const1_0_:24,mux_top_ipin_1_mux_l1_in_0_:24,mux_top_ipin_1_mux_l2_in_0_:24,mux_top_ipin_1_mux_l2_in_1_:24,mux_top_ipin_1_mux_l2_in_2_:24,mux_top_ipin_1_mux_l2_in_3_:24,mux_top_ipin_1_mux_l3_in_0_:24,mux_top_ipin_1_mux_l3_in_1_:24,mux_top_ipin_1_mux_l4_in_0_:24,mux_top_ipin_2_buf_x1_0_:24,mux_top_ipin_2_const1_0_:24,mux_top_ipin_2_mux_l1_in_0_:24,mux_top_ipin_2_mux_l2_in_0_:24,mux_top_ipin_2_mux_l2_in_1_:24,mux_top_ipin_2_mux_l2_in_2_:24,mux_top_ipin_2_mux_l2_in_3_:24,mux_top_ipin_2_mux_l3_in_0_:24,mux_top_ipin_2_mux_l3_in_1_:24,mux_top_ipin_2_mux_l4_in_0_:24,mux_top_ipin_3_buf_x1_0_:24,mux_top_ipin_3_const1_0_:24,mux_top_ipin_3_mux_l1_in_0_:24,mux_top_ipin_3_mux_l2_in_0_:24,mux_top_ipin_3_mux_l2_in_1_:24,mux_top_ipin_3_mux_l2_in_2_:24,mux_top_ipin_3_mux_l2_in_3_:24,mux_top_ipin_3_mux_l3_in_0_:24,mux_top_ipin_3_mux_l3_in_1_:24,mux_top_ipin_3_mux_l4_in_0_:24,mux_top_ipin_4_buf_x1_0_:24,mux_top_ipin_4_const1_0_:24,mux_top_ipin_4_mux_l1_in_0_:24,mux_top_ipin_4_mux_l2_in_0_:24,mux_top_ipin_4_mux_l2_in_1_:24,mux_top_ipin_4_mux_l2_in_2_:24,mux_top_ipin_4_mux_l2_in_3_:24,mux_top_ipin_4_mux_l3_in_0_:24,mux_top_ipin_4_mux_l3_in_1_:24,mux_top_ipin_4_mux_l4_in_0_:24,mux_top_ipin_5_buf_x1_0_:24,mux_top_ipin_5_const1_0_:24,mux_top_ipin_5_mux_l1_in_0_:24,mux_top_ipin_5_mux_l2_in_0_:24,mux_top_ipin_5_mux_l2_in_1_:24,mux_top_ipin_5_mux_l2_in_2_:24,mux_top_ipin_5_mux_l2_in_3_:24,mux_top_ipin_5_mux_l3_in_0_:24,mux_top_ipin_5_mux_l3_in_1_:24,mux_top_ipin_5_mux_l4_in_0_:24,mux_top_ipin_6_buf_x1_0_:24,mux_top_ipin_6_const1_0_:24,mux_top_ipin_6_mux_l1_in_0_:24,mux_top_ipin_6_mux_l2_in_0_:24,mux_top_ipin_6_mux_l2_in_1_:24,mux_top_ipin_6_mux_l2_in_2_:24,mux_top_ipin_6_mux_l2_in_3_:24,mux_top_ipin_6_mux_l3_in_0_:24,mux_top_ipin_6_mux_l3_in_1_:24,mux_top_ipin_6_mux_l4_in_0_:24,mux_top_ipin_7_buf_x1_0_:24,mux_top_ipin_7_const1_0_:24,mux_top_ipin_7_mux_l1_in_0_:24,mux_top_ipin_7_mux_l2_in_0_:24,mux_top_ipin_7_mux_l2_in_1_:24,mux_top_ipin_7_mux_l2_in_2_:24,mux_top_ipin_7_mux_l2_in_3_:24,mux_top_ipin_7_mux_l3_in_0_:24,mux_top_ipin_7_mux_l3_in_1_:24,mux_top_ipin_7_mux_l4_in_0_:24,my_netlist:1,n:[10,19,21,22,23,27],n_cut:[6,21],name:[1,2,8,10,11,16,21,22,23,24,42,43,47,60,62,65],namedtemporaryfil:[10,11,21,22,23,24],nbottom:27,ncut:[6,21,22],need:[16,43],neighbor:[61,63],nested_hierarchi:[2,31],net:[10,23,24,43,60],netlist:[2,3,6,7,8,10,11,16,18,20,21,22,23,24,25,26,35,36,38,45,60,61,63],netlistsvg:16,netowrkx:[19,43],networkx:[6,18,21,22,23,25,43],new_cabl:43,new_cable_nam:43,new_definition_nam:[23,24,43],new_instance_nam:[23,24,43],new_port:43,newli:43,newport:43,next:[1,2,8,10,16,21,22,23,24,26],next_inst:1,nforamt:60,niter:[6,21,22,23],nleft:27,no_driv:43,no_load:43,node:[6,19,21,22,23,43],node_indx:[22,23],node_link_data:23,node_nam:[6,19,21,22,23],none:[1,20,21,22,23,27,42,43,47,48,62],noprint:62,note:1,notebook:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27],notimpl:[4,5,12,14],np:[20,21,27],nright:27,ntop:27,number:[1,20,42,46],numpi:[20,21,27],nx:[6,19,21,22,23],nx_agraph:21,nx_pydot:[6,19,21,22,23],o:1,object:[26,43,48,62,64,65],objtyp:[6,21,22,23],obtain:[10,11,24],obuf:1,offset:[16,26],one:[38,43],onl:60,onli:43,open:[0,10,11,21,22,23,24],openfpga:[10,13,16,21,22,23,25,34,50,63],openfpga_arch:9,openfpga_bas:61,opin_b:[27,62],opin_l:[27,62],opin_r:[27,62],opin_t:[27,62],opposit:20,optim:43,optimis:43,option:[6,15,16,21,22,23,43],optpin:43,optwir:43,order:43,origin:[15,26],os:[0,2,4,5,8,9,10,11,12,14,16,20,21,22,23,24,26,27],osid:23,other:[42,43],out0:[16,19,26,29,30,32,33],out0_0:19,out1:30,out:[1,2,4,5,6,8,9,11,12,14,16,19,20,21,22,23,24,26,27,29,30,32,33,43],out_0:16,out_1:16,out_2:16,out_3:16,out_going_pin:1,out_obuf:1,out_reg:1,outer:48,outerpin:45,outgo:27,outlin:56,outport:43,output1:[2,8],output2:8,output:[1,15,22,23,29,30,32,33,43,60],outputs1:[22,23],outputs2:[22,23],outsid:1,overrid:43,overview:45,p1:[21,22,23],p2:[21,22,23],p3:23,p4:23,p:[10,21,22,23,24],p_manag:[15,16],packag:38,page:35,pair:43,paramet:[42,43,47,63,64,65],parent:[2,8,16,23,24,46],parrent:26,pars:[10,11,13,18,21,22,23,24,45],parser:45,part1:[6,21,22,23],part2:[6,21,22,23],part:[21,23,24,48],part_graph:[6,21],partit:[3,7,23,25,34],partitioning_experi:[6,7],parts_fil:24,pass:[21,22,23,43,64,65],path:[0,2,4,5,8,9,10,11,12,14,16,20,22,23,24,26,27,63],pathlib:[23,24],patten:60,pattern:[16,17,18,20],pb_type:9,per:23,perform:[21,36,43,63],pformat:22,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],pin2:1,pin:[10,21,22,23,24,27,43,45,48,60],pin_i:[21,22,23],pin_map:43,pin_nam:43,pin_name_to_numb:21,pinmap:[20,21,27,62],pip:38,place:[23,26],place_pin:60,placement:60,placment:60,pleas:38,plt:[6,19,22,23],plugin:36,png:21,point:[20,26],port:[1,10,19,21,22,23,24,26,42,43,47,48,64,65],port_:21,port_map:47,port_nam:43,post:[6,43],pp:16,pprint:[16,21,22,23,26],pre:20,prepare_graph_from_nx:6,prepare_netlist:[22,23],pretti:[11,15,16,26],previous_inst:1,primit:1,primitives_librari:1,print:[1,4,5,6,9,12,14,16,19,20,21,22,23,24,27,62],print_connect:1,print_head:[27,62],print_partition_info:[22,23],prog_clk:[21,22,23],prog_reset:[21,22,23],proj:[10,11,20,21,22,23,24,27],project:36,properti:[16,26,41,42,43,44,47,48,49,60,65],propperti:65,provid:[23,42,43,61,62],proxi:60,py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28],pydot:[6,21,22,23],pymeti:[6,21],pyplot:[6,19,22,23],python3:38,python:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27,39,41,44,45,48],q:[1,21],quiet:43,r0:27,r1:27,r2:27,r3:27,r4:27,r5:27,r6:27,r7:27,r8:27,r9:27,r:[10,11,20,21,22,23,24],r_______________________________________:27,r___________r_____________r_____________:27,r_____r____lr____________lr__________l_l:27,r__l__r_____r__l_l________r__l__________:27,rais:43,rang:[16,20,21,23],rank:[22,23],read:[10,11,21,22,23,24],readlin:[10,11,21,22,23,24],readwrit:[6,22,23],rect:[19,21],rectangular:26,recurs:1,red:[6,21,22,23],refer:[0,1,2,8,10,11,16,19,24,26,35,43],regener:19,regist:[21,60],register_config_gener:60,register_placement_cr:60,register_tile_gener:[24,60],relabel:[22,23],relat:[34,36,38,61],releas:38,remain:43,remov:[10,21,23,24,43,60],remove_c:21,remove_child:10,remove_children_from:21,remove_config_chain:[10,24,60],remove_edges_from:[22,23],remove_nod:[22,23],remove_nodes_from:[22,23],remove_port:[21,43],remove_undriven_net:[10,24,60],renam:[13,18],rename_modul:[12,13],render:[6,13,20,21,28,34,38,60,61],render_connection_box:[20,21,27,62],render_floorplan:60,render_ipin:[20,21],render_pattern:[15,16],render_switch_pattern:[20,21,27,62],repeat:56,repo:38,report:27,report_incoming_channel:[27,62],report_ipin:[20,21],report_outgoing_channel:[27,62],repositori:1,repres:[19,43,45],represent:[19,43,45],reset:15,resourc:23,respect:26,restructur:34,result:67,reus:43,revers:42,right:[16,20,22,23,26,27,56,63],right_bottom_grid_top_width_0_height_0_subtile_:60,right_chan:20,right_grid_left_width_0_height_0_subtile_:60,right_top_grid_bottom_width_0_height_0_subtile_:60,right_tre:15,right_width_0_height_0_subtile_:60,rotat:15,rout:[10,11,15,20,21,22,23,24,27,61],routingrend:[20,21,27,62],row1:[16,33],row2:[16,33],row3:[16,33],row4:[16,33],rr__________rr__________rr__________rr__:20,rr__________rr__rr__________rr__________:20,rr______rr______rr__:20,rr______rr__rr__rr__:20,rr__rr__________rr__________rr__________:20,rr__rr__rr__rr______:20,rst:1,rst_ibuf_inst:1,run:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,38,60],run_meti:[6,21,22,23],s:1,same:[43,45],sampl:35,save:[11,22,23,24,27,60,62],save_graph:[22,23],save_netlist:[10,11,24,60],save_paritioned_graph:23,save_partitioned_graph:23,savea:[11,15,16,26],sb11_gsb:21,sb:[11,18,20,24,25,27,60,63],sb_0__0_:[11,24],sb_0__1_:[11,24],sb_0__2_:11,sb_0__3_:11,sb_0__4_:[11,24],sb_1__0_:[11,24],sb_1__1_:[11,20,21,24,27],sb_1__1__0:24,sb_1__1__1:24,sb_1__1__2:24,sb_1__1__3:24,sb_1__2_:24,sb_1__3_:24,sb_1__4_:[11,24],sb_2__1_:24,sb_2__2_:24,sb_2__3_:24,sb_3__1_:24,sb_3__2_:24,sb_3__3_:24,sb_4__0_:[11,24],sb_4__1_:[11,24],sb_4__4_:[11,24],sb_:[10,24],sb_bottom_l_in:60,sb_bottom_r_in:60,sb_left_b_in:60,sb_left_t_in:60,sb_render:[20,21,27],sb_right_b_in:60,sb_right_t_in:60,sb_top_l_in:60,sb_top_r_in:60,scalar:[0,2,8,43],scale:[15,20,27,62],scan_chain:21,schemat:[0,10],scheme:63,script:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27],sdn:[0,1,2,4,5,8,10,11,12,14,16,19,20,21,22,23,24,26,27,43,45],sdn_verilog_assignment_1:16,sdn_verilog_assignment_1_0:24,sdn_verilog_assignment_1_10:24,sdn_verilog_assignment_1_11:24,sdn_verilog_assignment_1_12:24,sdn_verilog_assignment_1_13:24,sdn_verilog_assignment_1_14:24,sdn_verilog_assignment_1_15:24,sdn_verilog_assignment_1_16:24,sdn_verilog_assignment_1_17:24,sdn_verilog_assignment_1_18:24,sdn_verilog_assignment_1_19:24,sdn_verilog_assignment_1_1:24,sdn_verilog_assignment_1_20:24,sdn_verilog_assignment_1_21:24,sdn_verilog_assignment_1_22:24,sdn_verilog_assignment_1_23:24,sdn_verilog_assignment_1_24:24,sdn_verilog_assignment_1_25:24,sdn_verilog_assignment_1_26:24,sdn_verilog_assignment_1_27:24,sdn_verilog_assignment_1_28:24,sdn_verilog_assignment_1_29:24,sdn_verilog_assignment_1_2:24,sdn_verilog_assignment_1_30:24,sdn_verilog_assignment_1_31:24,sdn_verilog_assignment_1_32:24,sdn_verilog_assignment_1_33:24,sdn_verilog_assignment_1_34:24,sdn_verilog_assignment_1_35:24,sdn_verilog_assignment_1_36:24,sdn_verilog_assignment_1_37:24,sdn_verilog_assignment_1_38:24,sdn_verilog_assignment_1_39:24,sdn_verilog_assignment_1_3:24,sdn_verilog_assignment_1_4:24,sdn_verilog_assignment_1_5:24,sdn_verilog_assignment_1_6:24,sdn_verilog_assignment_1_7:24,sdn_verilog_assignment_1_8:24,sdn_verilog_assignment_1_9:24,sdnphy:[0,2,4,5,8,12,14,16,19,26,39],search:35,second:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27],section:16,see:1,seek:[10,11,21,22,23,24],select:1,self:42,selfloop_edg:[22,23],separ:0,seq:20,set:[23,63],set_color:[6,21],set_label:6,set_printopt:[20,27],set_rankdir:[21,22,23],set_shap:21,shape:[19,20,60],shell:[11,21,23,36],shift:21,should:43,show:[20,21,45],show_graph_stat:[22,23],show_placement_data:11,shown:[60,63],side:[16,21,23,26,27,60,62,63],signal:[15,21,22,23],simpl:[6,45],simpler:1,simplifi:[16,18,21,25],singl:[3,7,19,43],sink:[22,23],size:[10,24,41,42],skip_connect:11,skip_constraint:[0,2,8,11,16,21,22,23,60],skip_pin:11,sklearn:23,some:1,sort:[20,21],sort_input_channel:20,sourc:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27,41,42,43,44,46,47,48,49,60,62,63,64,65],source_fil:[10,11,21,22,23,24],space:[20,27,62],specif:[43,64],sphinx:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,18,19,20,21,22,23,24,26,27],split:[16,18,19,20,21,22,25],split_port:[16,19,22,23,43],splitext:[20,27],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67],spydrnet_log:[2,10,11,20,21,22,23,24,27],spydrnet_phys:[0,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,38,41,42,43,44,46,47,48,49,60,62,63],square_grid:[16,31],standard_cell_primit:[10,21,23],standard_cell_wrapp:[10,22],start:36,startswith:[21,23],stat:[11,21,22,23,24,27],statist:[60,62],store:22,str:[1,6,10,11,21,22,23,24,27,43,47,64,65],strcutur:[10,11,24],strip:21,structur:[10,11,23,24,43,60,63],style:[22,23],sub_modul:[10,11,21,22,23,24],subgraph:[6,21],submodul:23,sufffix:43,suffix:[10,11,21,22,23,24,43],sum:[20,21],summari:50,support:15,svg:[6,11,15,16,19,20,21,22,23,26,27,38,62],svgwrite:38,sw:[20,21],sw_bottom:[20,21],sw_left:20,sw_right:20,sw_top:[20,21],switch_mat:20,switch_partition_03:22,system:6,t:[1,20,21,23],t______t____________:21,t____t______tt____tt:21,t____ttt______tt____:21,t__t________________:21,tag:21,target:21,task:[21,22,23],tech:[20,21],techmap:[6,21],tempfil:[10,11,21,22,23,24],temporari:[10,11,21,22,23,24],test:35,thei:43,them:20,thi:[0,2,4,5,6,8,10,11,14,15,19,20,21,22,23,24,27,41,42,43,44,45,46,48,49,60,61,62,63],thoguh:23,through:43,tighter:63,tilabl:[17,18],tile01:[10,63],tile02:24,tile:[10,13,18,25,60],tile_1__1_:30,tile_1__2_:30,tile_1__:33,tile_2__1_:30,tile_2__2_:30,tile_2__:33,tile_3__:33,tile_4__:33,tile_cr:60,tile_nam:63,tileabl:14,tiles_data:24,time:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,22,23,24,26,27,63],titl:[15,16],to_n:23,to_numpy_arrai:[6,21,22,23],to_pydot:[6,19,21,22,23],to_undirect:[22,23],todo:[4,5,12,14],togther:43,tool:[1,45],top:[0,2,8,10,16,19,20,21,22,23,24,26,27,29,30,32,33,47,56,60,63],top_chan:20,top_definit:16,top_grid:[21,22],top_grid_:21,top_grid_bottom_width_0_height_0_subtile_:60,top_inst:[0,1,2,8,16,19,21,26,47],top_ipin_0:21,top_ipin_1:21,top_ipin_2:21,top_ipin_3:21,top_ipin_4:21,top_ipin_5:21,top_ipin_6:21,top_ipin_7:21,top_ipin_8:21,top_ipin_9:21,top_left_grid_right_width_0_height_0_subtile_:60,top_modul:[10,11,24,60,63],top_pin_i:21,top_pinmap:20,top_right_grid_left_width_0_height_0_subtile_:60,top_width_0_height_0_subtile_:60,topsid:56,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28],toward:63,track:23,track_0:23,transal:15,transform:[15,36,45,50],translat:15,tree:[6,17,34],tt__________tt__________tt__________tt__:[20,21],tt__________tt__tt__________tt__________:[20,21],tt______tt__________:20,tt______tt______tt__:20,tt____tt______tt____:21,tt__tt______________:20,tt__tt__________tt__:20,tt__tt__________tt__________tt__________:[20,21],tupl:[23,43],two:[3,7,21,23,43],type:[16,42,43,47,64,65],unchang:43,under:38,undriven:[10,24,60],ungroup:[3,7],uniqu:43,unit:35,unwant:21,updat:[62,63],update_dimens:62,upper:[23,27,42],us:[1,6,18,21,22,23,43,45],user:[38,48],usign:10,usng:15,util:[1,6,9,10,11,15,16,20,21,22,23,24,26,27,50,60,62,63],v:[0,2,8,10,11,16,20,21,22,23,24,26,27],v_chan:23,valu:[21,22,23],variabl:23,vector:[0,2,8,43],verilog:[10,13,16,18,21,22,23,25,26,35,41,44,60],version:38,vertic:[20,23,27,60],viewbox:62,visit:38,visual:36,visualis:[3,7],vpr_arch:9,vstack:[20,21],vweight:[6,21,22,23],w:[10,21,22,23],wai:45,websock:38,websocket:38,weight:[6,19,21,22,23],weigt:21,what:1,where:20,which:[15,21,36,43],whihc:26,width:[11,16,26,63],window:0,wire0:[8,29,32],wire0_0:19,wire:[0,1,2,8,10,11,16,19,21,24,29,30,32,33,42,43,46,49,61,63],wire_bu:29,wire_bus_1:19,wire_feedthrough:[7,8],without:43,work:[1,60],would:45,wrapper:47,write:[10,11,21,22,23,24],write_blackbox:16,write_dot:[21,22,23],write_metis_graph:[6,21,22,23],write_png:21,write_svg:[6,19,21,22,23],written:56,x:[1,10,16,20,21,24,27],x____:27,x_margin:15,xadj:6,xml:[9,20,21,27],y:16,yaml:16,yosi:10,you:[39,45],zip:[3,18,23]},titles:["Visualise Hierarchical Netlist","Display Netlist Information Functions","Grouping ungrouping cells","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Partitions Experimentation","Computation times","Genrating feedthrough from single instance","OpenFPGA architecture Parsing","Render FPGA Basic Elements","Creating FPGA Tiles from OpenFPGA verilog","Renaming Homogeneous FPGA Modules","Computation times","H-Tree insertion in FPGA Tilable grid","Connection Pattern Generation","Create Clock Tree Embedding","Computation times","OpenFPGA Related Restructuring","Netlist to graph (networkx)","Partition Conn Box 01","Partition Conn Box 02","Partition Conn Box 02 - Simplified","Split CBs and SBs across fabric","FPGA Tiles from OpenFPGA Verilog","Computation times","Demonstrate how to render basic floorplan","Rendering Switch and Connection Boxes","Computation times","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Examples","SpyDrNet-Physical Documentation","Introduction","Getting Started","Install","Shell Interface","Visualization","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Library","OuterPin","Pin","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"01":[20,63],"02":[21,22],"function":[1,66],"switch":27,across:23,api:[45,50,61],architectur:9,base:[60,61],basic:[3,10,18,26,45],basic_hierarchi:29,bottom:[51,52,53],box:[20,21,22,27],bundl:41,cabl:42,cb:23,cell:2,clock:[16,18],comput:[7,13,17,25,28],configur:61,conn:[20,21,22],connect:[15,27],creat:[11,16],definit:43,demonstr:26,depend:38,descript:56,design:4,detail:63,displai:1,document:35,each:63,element:[10,44],embed:[16,18],exampl:[3,18,34],experiment:6,fabric:23,feedthrough:8,floorplan:26,fpga:[10,11,12,14,24],from:[8,11,24],gener:15,genrat:8,get:37,get_attr:64,get_nam:65,graph:19,grid:14,grid_exampl:30,group:[2,5],h:14,hierarch:0,homogen:12,how:26,indic:35,inform:1,innerpin:46,insert:14,instal:38,instanc:[4,5,8],interfac:39,introduct:36,io:56,left:[51,54,57],librari:47,merg:[4,5],method:63,modul:[12,18],nested_hierarchi:32,netlist:[0,1,19,31],networkx:19,object:45,openfpga:[9,11,18,24,60,61],outerpin:48,overview:[41,42,43,44,46,47,48,49,60,62,66],pars:9,partit:[6,18,20,21,22],pattern:15,physic:[35,45],pin:49,refer:50,relat:18,renam:12,render:[10,18,26,27,62],restructur:[3,18],right:[52,55,58],rout:62,sampl:31,sb:23,sdc:61,shell:39,simplifi:22,singl:8,split:23,spydrnet:[35,45],spydrnet_phys:[64,65],square_grid:33,start:37,summari:45,tabl:35,test:67,tilabl:14,tile:[11,24,51,52,53,54,55,56,57,58,59,61,63],time:[7,13,17,25,28],top:[57,58,59],transform:61,tree:[14,16,18],two:4,type:45,ungroup:2,unit:67,util:[64,65,66],verif:61,verilog:[11,24,31],visual:40,visualis:0}})