// Seed: 1296910183
module module_0;
  bit id_1;
  assign id_1 = 1'h0;
  always begin : LABEL_0
    if (1 | !1'b0) id_1 = -1;
    else id_1 = -1 & id_1;
  end
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    output supply1 id_4,
    input tri id_5,
    input tri id_6
);
  initial $clog2(75);
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    inout  wand  id_0,
    output logic id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  uwire id_4,
    output tri0  id_5
);
  wor id_7 = id_3 | -1;
  initial id_1 <= id_7;
  wire id_8;
  ;
  logic id_9;
  xnor primCall (id_0, id_2, id_3, id_4, id_7, id_8, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
