

================================================================
== Vitis HLS Report for 'Linear_layer_ds2_1_Pipeline_l_j1'
================================================================
* Date:           Thu Sep 14 04:35:07 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.230 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3075|     3075|  10.240 us|  10.240 us|  3075|  3075|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j1    |     3073|     3073|         3|          1|          1|  3072|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       35|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      169|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      169|       80|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln442_fu_360_p2        |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln442_fu_354_p2       |      icmp|   0|  0|  12|          12|          12|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  35|          26|          16|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j1_4    |   9|          2|   12|         24|
    |j1_fu_128                |   9|          2|   12|         24|
    |outp_gelu11_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   27|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |j1_4_reg_551                      |  12|   0|   12|          0|
    |j1_4_reg_551_pp0_iter1_reg        |  12|   0|   12|          0|
    |j1_fu_128                         |  12|   0|   12|          0|
    |tmp_2189_i_i_reg_585              |   8|   0|    8|          0|
    |tmp_2190_i_i_reg_590              |   8|   0|    8|          0|
    |tmp_2191_i_i_reg_595              |   8|   0|    8|          0|
    |tmp_2192_i_i_reg_600              |   8|   0|    8|          0|
    |tmp_2193_i_i_reg_605              |   8|   0|    8|          0|
    |tmp_2194_i_i_reg_610              |   8|   0|    8|          0|
    |tmp_2195_i_i_reg_615              |   8|   0|    8|          0|
    |tmp_2196_i_i_reg_620              |   8|   0|    8|          0|
    |tmp_2197_i_i_reg_625              |   8|   0|    8|          0|
    |tmp_2198_i_i_reg_630              |   8|   0|    8|          0|
    |tmp_2199_i_i_reg_635              |   8|   0|    8|          0|
    |tmp_i_i_3983_reg_580              |   8|   0|    8|          0|
    |tmp_i_i_reg_575                   |   8|   0|    8|          0|
    |trunc_ln145_61_i_reg_565          |   8|   0|    8|          0|
    |trunc_ln145_62_i_reg_570          |   8|   0|    8|          0|
    |trunc_ln145_reg_560               |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 169|   0|  169|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2.1_Pipeline_l_j1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2.1_Pipeline_l_j1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2.1_Pipeline_l_j1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2.1_Pipeline_l_j1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2.1_Pipeline_l_j1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2.1_Pipeline_l_j1|  return value|
|outp_gelu11_dout            |   in|  128|     ap_fifo|                       outp_gelu11|       pointer|
|outp_gelu11_num_data_valid  |   in|    3|     ap_fifo|                       outp_gelu11|       pointer|
|outp_gelu11_fifo_cap        |   in|    3|     ap_fifo|                       outp_gelu11|       pointer|
|outp_gelu11_empty_n         |   in|    1|     ap_fifo|                       outp_gelu11|       pointer|
|outp_gelu11_read            |  out|    1|     ap_fifo|                       outp_gelu11|       pointer|
|inp_buf_data_60_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_60_i|         array|
|inp_buf_data_60_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_60_i|         array|
|inp_buf_data_60_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_60_i|         array|
|inp_buf_data_60_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_60_i|         array|
|inp_buf_data_59_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_59_i|         array|
|inp_buf_data_59_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_59_i|         array|
|inp_buf_data_59_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_59_i|         array|
|inp_buf_data_59_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_59_i|         array|
|inp_buf_data_58_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_58_i|         array|
|inp_buf_data_58_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_58_i|         array|
|inp_buf_data_58_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_58_i|         array|
|inp_buf_data_58_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_58_i|         array|
|inp_buf_data_57_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_57_i|         array|
|inp_buf_data_57_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_57_i|         array|
|inp_buf_data_57_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_57_i|         array|
|inp_buf_data_57_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_57_i|         array|
|inp_buf_data_56_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_56_i|         array|
|inp_buf_data_56_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_56_i|         array|
|inp_buf_data_56_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_56_i|         array|
|inp_buf_data_56_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_56_i|         array|
|inp_buf_data_55_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_55_i|         array|
|inp_buf_data_55_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_55_i|         array|
|inp_buf_data_55_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_55_i|         array|
|inp_buf_data_55_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_55_i|         array|
|inp_buf_data_54_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_54_i|         array|
|inp_buf_data_54_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_54_i|         array|
|inp_buf_data_54_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_54_i|         array|
|inp_buf_data_54_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_54_i|         array|
|inp_buf_data_53_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_53_i|         array|
|inp_buf_data_53_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_53_i|         array|
|inp_buf_data_53_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_53_i|         array|
|inp_buf_data_53_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_53_i|         array|
|inp_buf_data_52_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_52_i|         array|
|inp_buf_data_52_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_52_i|         array|
|inp_buf_data_52_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_52_i|         array|
|inp_buf_data_52_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_52_i|         array|
|inp_buf_data_51_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_51_i|         array|
|inp_buf_data_51_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_51_i|         array|
|inp_buf_data_51_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_51_i|         array|
|inp_buf_data_51_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_51_i|         array|
|inp_buf_data_50_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_50_i|         array|
|inp_buf_data_50_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_50_i|         array|
|inp_buf_data_50_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_50_i|         array|
|inp_buf_data_50_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_50_i|         array|
|inp_buf_data_49_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_49_i|         array|
|inp_buf_data_49_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_49_i|         array|
|inp_buf_data_49_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_49_i|         array|
|inp_buf_data_49_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_49_i|         array|
|inp_buf_data_48_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_48_i|         array|
|inp_buf_data_48_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_48_i|         array|
|inp_buf_data_48_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_48_i|         array|
|inp_buf_data_48_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_48_i|         array|
|inp_buf_data_47_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_47_i|         array|
|inp_buf_data_47_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_47_i|         array|
|inp_buf_data_47_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_47_i|         array|
|inp_buf_data_47_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_47_i|         array|
|inp_buf_data_46_i_address0  |  out|   12|   ap_memory|                 inp_buf_data_46_i|         array|
|inp_buf_data_46_i_ce0       |  out|    1|   ap_memory|                 inp_buf_data_46_i|         array|
|inp_buf_data_46_i_we0       |  out|    1|   ap_memory|                 inp_buf_data_46_i|         array|
|inp_buf_data_46_i_d0        |  out|    8|   ap_memory|                 inp_buf_data_46_i|         array|
|inp_buf_data_i_address0     |  out|   12|   ap_memory|                    inp_buf_data_i|         array|
|inp_buf_data_i_ce0          |  out|    1|   ap_memory|                    inp_buf_data_i|         array|
|inp_buf_data_i_we0          |  out|    1|   ap_memory|                    inp_buf_data_i|         array|
|inp_buf_data_i_d0           |  out|    8|   ap_memory|                    inp_buf_data_i|         array|
+----------------------------+-----+-----+------------+----------------------------------+--------------+

