{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7600, "design__instance__area": 110618, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 178, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 15, "power__internal__total": 0.009478305466473103, "power__switching__total": 0.004544583149254322, "power__leakage__total": 1.819108433664951e-06, "power__total": 0.014024707488715649, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5776955743955474, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6328338032722493, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5878259156925477, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.35302095579325, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.587826, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 10, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 178, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 15, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8389853493855304, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.9279499653554896, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.314170143237648, "timing__setup__ws__corner:nom_ss_125C_4v50": 42.411913403933895, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.31417, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.73637, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 178, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 14, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4618895674448849, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.5007259193451815, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2663704887612675, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.8793238608362, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.26637, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 178, "design__max_cap_violation__count": 21, "clock__skew__worst_hold": -0.45785362908047217, "clock__skew__worst_setup": 0.491784737963489, "timing__hold__ws": 0.2646102301059408, "timing__setup__ws": 41.93654964212515, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.26461, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.240936, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7600, "design__instance__area__stdcell": 110618, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.388388, "design__instance__utilization__stdcell": 0.388388, "design__instance__count__class:tie_cell": 2, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 216, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2490, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 272, "design__instance__count__class:tap_cell": 1863, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 46669.3, "design__instance__displacement__mean": 6.1405, "design__instance__displacement__max": 136.64, "route__wirelength__estimated": 147699, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 271, "design__instance__count__class:clock_buffer": 132, "design__instance__count__class:clock_inverter": 66, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1880, "route__net": 3524, "route__net__special": 2, "route__drc_errors__iter:1": 780, "route__wirelength__iter:1": 180926, "route__drc_errors__iter:2": 143, "route__wirelength__iter:2": 179704, "route__drc_errors__iter:3": 118, "route__wirelength__iter:3": 179468, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 179320, "route__drc_errors": 0, "route__wirelength": 179320, "route__vias": 27391, "route__vias__singlecut": 27391, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1217.78, "design__instance__count__class:fill_cell": 11162, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 93, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 93, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 93, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 178, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 12, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5722871227781244, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6203768785390441, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5851301830902148, "timing__setup__ws__corner:min_tt_025C_5v00": 50.579978970154876, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.58513, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 93, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 178, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8290286469744923, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.9072791663645935, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3097243660321038, "timing__setup__ws__corner:min_ss_125C_4v50": 42.810755263650776, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.309724, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.151127, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 93, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 178, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.45785362908047217, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.491784737963489, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2646102301059408, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.02600475464126, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.26461, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 93, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 178, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 20, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.584182607711898, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6478016084689591, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5911438172954766, "timing__setup__ws__corner:max_tt_025C_5v00": 50.08098610900014, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.591144, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 93, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 10, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 178, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 21, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8505267841867378, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9522563007656432, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3196386579224018, "timing__setup__ws__corner:max_ss_125C_4v50": 41.93654964212515, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.319639, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.240936, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 93, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 178, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 19, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.46841409854495275, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.5114492307764045, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26853586780973754, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.703041755822206, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.268536, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 93, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 93, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99975, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.99995, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.000250138, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.000255774, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 4.94387e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.000255774, "design_powergrid__voltage__worst": 0.000255774, "design_powergrid__voltage__worst__net:VDD": 4.99975, "design_powergrid__drop__worst": 0.000255774, "design_powergrid__drop__worst__net:VDD": 0.000250138, "design_powergrid__voltage__worst__net:VSS": 0.000255774, "design_powergrid__drop__worst__net:VSS": 0.000255774, "ir__voltage__worst": 5, "ir__drop__avg": 4.87e-05, "ir__drop__worst": 0.00025, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}