// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_ToField (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        a1_strm_dout,
        a1_strm_empty_n,
        a1_strm_read,
        a1_strm_num_data_valid,
        a1_strm_fifo_cap,
        a0_strm_dout,
        a0_strm_empty_n,
        a0_strm_read,
        a0_strm_num_data_valid,
        a0_strm_fifo_cap,
        a_strm_din,
        a_strm_full_n,
        a_strm_write,
        a_strm_num_data_valid,
        a_strm_fifo_cap
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] a1_strm_dout;
input   a1_strm_empty_n;
output   a1_strm_read;
input  [2:0] a1_strm_num_data_valid;
input  [2:0] a1_strm_fifo_cap;
input  [255:0] a0_strm_dout;
input   a0_strm_empty_n;
output   a0_strm_read;
input  [2:0] a0_strm_num_data_valid;
input  [2:0] a0_strm_fifo_cap;
output  [255:0] a_strm_din;
input   a_strm_full_n;
output   a_strm_write;
input  [31:0] a_strm_num_data_valid;
input  [31:0] a_strm_fifo_cap;

reg ap_idle;
reg a1_strm_read;
reg a0_strm_read;
reg a_strm_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln138_fu_105_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    a0_strm_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    a1_strm_blk_n;
reg    a_strm_blk_n;
reg   [14:0] i_02_fu_74;
wire   [14:0] i_19_fu_111_p2;
wire    ap_loop_init;
reg    ap_block_pp0_stage0_11001;
reg   [14:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001_grp1;
reg    ap_block_pp0_stage0_01001_grp1;
wire   [127:0] high_fu_126_p3;
wire   [127:0] tmp_fu_138_p4;
wire   [128:0] r3_fu_164_p3;
wire   [128:0] zext_ln24_fu_134_p1;
wire   [128:0] xor_ln29_fu_172_p2;
wire   [129:0] r2_fu_156_p3;
wire   [129:0] zext_ln29_fu_178_p1;
wire   [129:0] xor_ln29_3_fu_182_p2;
wire   [134:0] r1_fu_148_p3;
wire   [134:0] zext_ln29_2_fu_188_p1;
wire   [134:0] temp_fu_192_p2;
wire   [6:0] overflow_fu_202_p3;
wire   [6:0] tmp_90_fu_214_p4;
wire   [13:0] o1_fu_224_p3;
wire   [127:0] low_fu_122_p1;
wire   [127:0] zext_ln35_1_fu_232_p1;
wire   [127:0] xor_ln40_fu_252_p2;
wire   [127:0] mid_fu_198_p1;
wire   [7:0] o3_fu_244_p3;
wire   [7:0] zext_ln35_fu_210_p1;
wire   [7:0] xor_ln40_6_fu_264_p2;
wire   [8:0] zext_ln40_fu_270_p1;
wire   [8:0] o2_fu_236_p3;
wire   [8:0] xor_ln40_7_fu_274_p2;
wire   [127:0] zext_ln40_2_fu_280_p1;
wire   [127:0] xor_ln40_5_fu_258_p2;
wire   [127:0] xor_ln40_8_fu_284_p2;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_98;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 i_02_fu_74 = 15'd0;
end

GenerateProof_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_98)) begin
        if ((icmp_ln138_fu_105_p2 == 1'd0)) begin
            i_02_fu_74 <= i_19_fu_111_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_02_fu_74 <= 15'd0;
        end
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a0_strm_blk_n = a0_strm_empty_n;
    end else begin
        a0_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a0_strm_read = 1'b1;
    end else begin
        a0_strm_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a1_strm_blk_n = a1_strm_empty_n;
    end else begin
        a1_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a1_strm_read = 1'b1;
    end else begin
        a1_strm_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_strm_blk_n = a_strm_full_n;
    end else begin
        a_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_strm_write = 1'b1;
    end else begin
        a_strm_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_105_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 15'd0;
    end else begin
        ap_sig_allocacmp_i = i_02_fu_74;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_strm_din = {{a1_strm_dout}, {xor_ln40_8_fu_284_p2}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_grp1 = ((1'b0 == a_strm_full_n) | (1'b0 == a0_strm_empty_n) | (1'b0 == a1_strm_empty_n));
end

always @ (*) begin
    ap_condition_98 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign high_fu_126_p3 = {{a0_strm_dout[255:128]}};

assign i_19_fu_111_p2 = (ap_sig_allocacmp_i + 15'd1);

assign icmp_ln138_fu_105_p2 = ((ap_sig_allocacmp_i == 15'd22573) ? 1'b1 : 1'b0);

assign low_fu_122_p1 = a0_strm_dout[127:0];

assign mid_fu_198_p1 = temp_fu_192_p2[127:0];

assign o1_fu_224_p3 = {{tmp_90_fu_214_p4}, {7'd0}};

assign o2_fu_236_p3 = {{tmp_90_fu_214_p4}, {2'd0}};

assign o3_fu_244_p3 = {{tmp_90_fu_214_p4}, {1'd0}};

assign overflow_fu_202_p3 = {{temp_fu_192_p2[134:128]}};

assign r1_fu_148_p3 = {{tmp_fu_138_p4}, {7'd0}};

assign r2_fu_156_p3 = {{tmp_fu_138_p4}, {2'd0}};

assign r3_fu_164_p3 = {{tmp_fu_138_p4}, {1'd0}};

assign temp_fu_192_p2 = (zext_ln29_2_fu_188_p1 ^ r1_fu_148_p3);

assign tmp_90_fu_214_p4 = {{temp_fu_192_p2[134:128]}};

assign tmp_fu_138_p4 = {{a0_strm_dout[255:128]}};

assign xor_ln29_3_fu_182_p2 = (zext_ln29_fu_178_p1 ^ r2_fu_156_p3);

assign xor_ln29_fu_172_p2 = (zext_ln24_fu_134_p1 ^ r3_fu_164_p3);

assign xor_ln40_5_fu_258_p2 = (xor_ln40_fu_252_p2 ^ mid_fu_198_p1);

assign xor_ln40_6_fu_264_p2 = (zext_ln35_fu_210_p1 ^ o3_fu_244_p3);

assign xor_ln40_7_fu_274_p2 = (zext_ln40_fu_270_p1 ^ o2_fu_236_p3);

assign xor_ln40_8_fu_284_p2 = (zext_ln40_2_fu_280_p1 ^ xor_ln40_5_fu_258_p2);

assign xor_ln40_fu_252_p2 = (zext_ln35_1_fu_232_p1 ^ low_fu_122_p1);

assign zext_ln24_fu_134_p1 = high_fu_126_p3;

assign zext_ln29_2_fu_188_p1 = xor_ln29_3_fu_182_p2;

assign zext_ln29_fu_178_p1 = xor_ln29_fu_172_p2;

assign zext_ln35_1_fu_232_p1 = o1_fu_224_p3;

assign zext_ln35_fu_210_p1 = overflow_fu_202_p3;

assign zext_ln40_2_fu_280_p1 = xor_ln40_7_fu_274_p2;

assign zext_ln40_fu_270_p1 = xor_ln40_6_fu_264_p2;

endmodule //GenerateProof_ToField
