// Seed: 98642628
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  assign module_1.id_1 = 0;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output tri id_2
);
  id_4 :
  assert property (@(posedge id_0++) id_4)
  else $unsigned(87);
  ;
  parameter id_5 = -1;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5
  );
  assign id_0 = -1;
endmodule
