[2025-09-18 08:51:23] START suite=qualcomm_srv trace=srv466_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv466_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2806158 heartbeat IPC: 3.564 cumulative IPC: 3.564 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5385303 heartbeat IPC: 3.877 cumulative IPC: 3.714 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5385303 cumulative IPC: 3.714 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5385303 cumulative IPC: 3.714 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14792840 heartbeat IPC: 1.063 cumulative IPC: 1.063 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 24160999 heartbeat IPC: 1.067 cumulative IPC: 1.065 (Simulation time: 00 hr 03 min 48 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 33782039 heartbeat IPC: 1.039 cumulative IPC: 1.056 (Simulation time: 00 hr 05 min 07 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 43170294 heartbeat IPC: 1.065 cumulative IPC: 1.059 (Simulation time: 00 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 52538251 heartbeat IPC: 1.067 cumulative IPC: 1.06 (Simulation time: 00 hr 07 min 38 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 62003080 heartbeat IPC: 1.057 cumulative IPC: 1.06 (Simulation time: 00 hr 08 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv466_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 71318502 heartbeat IPC: 1.073 cumulative IPC: 1.062 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 80644870 heartbeat IPC: 1.072 cumulative IPC: 1.063 (Simulation time: 00 hr 11 min 22 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 89913551 heartbeat IPC: 1.079 cumulative IPC: 1.065 (Simulation time: 00 hr 12 min 37 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 93753223 cumulative IPC: 1.067 (Simulation time: 00 hr 13 min 52 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 93753223 cumulative IPC: 1.067 (Simulation time: 00 hr 13 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv466_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.067 instructions: 100000000 cycles: 93753223
CPU 0 Branch Prediction Accuracy: 92.25% MPKI: 13.89 Average ROB Occupancy at Mispredict: 29.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06607
BRANCH_INDIRECT: 0.3364
BRANCH_CONDITIONAL: 12.22
BRANCH_DIRECT_CALL: 0.402
BRANCH_INDIRECT_CALL: 0.4858
BRANCH_RETURN: 0.379


====Backend Stall Breakdown====
ROB_STALL: 178511
LQ_STALL: 0
SQ_STALL: 958590


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 162.72192
REPLAY_LOAD: 60.535088
NON_REPLAY_LOAD: 24.731941

== Total ==
ADDR_TRANS: 60858
REPLAY_LOAD: 27604
NON_REPLAY_LOAD: 90049

== Counts ==
ADDR_TRANS: 374
REPLAY_LOAD: 456
NON_REPLAY_LOAD: 3641

cpu0->cpu0_STLB TOTAL        ACCESS:    2138619 HIT:    2109906 MISS:      28713 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2138619 HIT:    2109906 MISS:      28713 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 185.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9678936 HIT:    8593521 MISS:    1085415 MSHR_MERGE:      55595
cpu0->cpu0_L2C LOAD         ACCESS:    7548806 HIT:    6696092 MISS:     852714 MSHR_MERGE:       3846
cpu0->cpu0_L2C RFO          ACCESS:     588384 HIT:     517356 MISS:      71028 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     347264 HIT:     258319 MISS:      88945 MSHR_MERGE:      51749
cpu0->cpu0_L2C WRITE        ACCESS:    1127729 HIT:    1107001 MISS:      20728 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      66753 HIT:      14753 MISS:      52000 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     287364 ISSUED:     218463 USEFUL:       5301 USELESS:       9949
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.82 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15265678 HIT:    7643627 MISS:    7622051 MSHR_MERGE:    1858787
cpu0->cpu0_L1I LOAD         ACCESS:   15265678 HIT:    7643627 MISS:    7622051 MSHR_MERGE:    1858787
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30622564 HIT:   26239394 MISS:    4383170 MSHR_MERGE:    1789136
cpu0->cpu0_L1D LOAD         ACCESS:   16643718 HIT:   14325937 MISS:    2317781 MSHR_MERGE:     532222
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     481484 HIT:     243863 MISS:     237621 MSHR_MERGE:      84293
cpu0->cpu0_L1D WRITE        ACCESS:   13425346 HIT:   11664472 MISS:    1760874 MSHR_MERGE:    1172480
cpu0->cpu0_L1D TRANSLATION  ACCESS:      72016 HIT:       5122 MISS:      66894 MSHR_MERGE:        141
cpu0->cpu0_L1D PREFETCH REQUESTED:     705798 ISSUED:     481484 USEFUL:      40070 USELESS:      55293
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.88 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12551381 HIT:   10411775 MISS:    2139606 MSHR_MERGE:    1081249
cpu0->cpu0_ITLB LOAD         ACCESS:   12551381 HIT:   10411775 MISS:    2139606 MSHR_MERGE:    1081249
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.346 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28615906 HIT:   27164313 MISS:    1451593 MSHR_MERGE:     371331
cpu0->cpu0_DTLB LOAD         ACCESS:   28615906 HIT:   27164313 MISS:    1451593 MSHR_MERGE:     371331
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.541 cycles
cpu0->LLC TOTAL        ACCESS:    1145771 HIT:    1050436 MISS:      95335 MSHR_MERGE:       3231
cpu0->LLC LOAD         ACCESS:     848867 HIT:     792274 MISS:      56593 MSHR_MERGE:         46
cpu0->LLC RFO          ACCESS:      71028 HIT:      67195 MISS:       3833 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      37196 HIT:      20159 MISS:      17037 MSHR_MERGE:       3185
cpu0->LLC WRITE        ACCESS:     136680 HIT:     136274 MISS:        406 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      52000 HIT:      34534 MISS:      17466 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 97.75 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        571
  ROW_BUFFER_MISS:      91127
  AVG DBUS CONGESTED CYCLE: 3.75
Channel 0 WQ ROW_BUFFER_HIT:        480
  ROW_BUFFER_MISS:       4354
  FULL:          0
Channel 0 REFRESHES ISSUED:       7813

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       547670       547524        91431         9038
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           21         2021         4209         1979
  STLB miss resolved @ L2C                0          491         4326         7703         5230
  STLB miss resolved @ LLC                0          484         6331        17241        12090
  STLB miss resolved @ MEM                0            2         2552         9300        13644

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195368        52934      1424271       142631          336
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          653          750           36
  STLB miss resolved @ L2C                0          130         2685         1140           21
  STLB miss resolved @ LLC                0           98         2551         3111          100
  STLB miss resolved @ MEM                0            0          566          556          117
[2025-09-18 09:05:15] END   suite=qualcomm_srv trace=srv466_ap (rc=0)
