Loading plugins phase: Elapsed time ==> 0s.143ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\Complete.cyprj -d CY8C5888LTI-LP097 -s C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.276ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.110ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Complete.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\Complete.cyprj -dcpsoc3 Complete.v -verilog
======================================================================

======================================================================
Compiling:  Complete.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\Complete.cyprj -dcpsoc3 Complete.v -verilog
======================================================================

======================================================================
Compiling:  Complete.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\Complete.cyprj -dcpsoc3 -verilog Complete.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon May 04 14:34:11 2020


======================================================================
Compiling:  Complete.v
Program  :   vpp
Options  :    -yv2 -q10 Complete.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon May 04 14:34:11 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Complete.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Complete.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\Complete.cyprj -dcpsoc3 -verilog Complete.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon May 04 14:34:12 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\codegentemp\Complete.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\codegentemp\Complete.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Complete.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\Complete.cyprj -dcpsoc3 -verilog Complete.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon May 04 14:34:13 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\codegentemp\Complete.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\codegentemp\Complete.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\emFile:SPI0:BSPIM:mosi_after_ld\
	\emFile:SPI0:BSPIM:so_send\
	\emFile:SPI0:BSPIM:mosi_cpha_1\
	\emFile:SPI0:BSPIM:pre_mosi\
	\emFile:SPI0:BSPIM:dpcounter_zero\
	\emFile:SPI0:BSPIM:control_7\
	\emFile:SPI0:BSPIM:control_6\
	\emFile:SPI0:BSPIM:control_5\
	\emFile:SPI0:BSPIM:control_4\
	\emFile:SPI0:BSPIM:control_3\
	\emFile:SPI0:BSPIM:control_2\
	\emFile:SPI0:BSPIM:control_1\
	\emFile:SPI0:BSPIM:control_0\
	\emFile:SPI0:Net_253\
	\emFile:Net_2\
	\UART_1:BUART:reset_sr\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_3
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_7:lt\
	\UART_1:BUART:sRX:MODULE_7:eq\
	\UART_1:BUART:sRX:MODULE_7:gt\
	\UART_1:BUART:sRX:MODULE_7:gte\
	\UART_1:BUART:sRX:MODULE_7:lte\
	\Dial:Net_1123\
	\Dial:Cnt8:Net_82\
	\Dial:Cnt8:Net_95\
	\Dial:Cnt8:Net_91\
	\Dial:Cnt8:Net_102\
	\Dial:Cnt8:CounterUDB:ctrl_cmod_2\
	\Dial:Cnt8:CounterUDB:ctrl_cmod_1\
	\Dial:Cnt8:CounterUDB:ctrl_cmod_0\
	Net_23
	\PRS:ctrl_reset_common\
	\PRS:ctrl_reset_ci\
	\PRS:ctrl_reset_si\
	\PRS:ctrl_reset_so\
	\PRS:ctrl_reset_state_1\
	\PRS:ctrl_reset_state_0\
	\PRS:status_2\
	\PRS:status_1\
	\PRS:status_0\
	\PRS:status_3\
	\PRS:status_4\
	\PRS:status_5\
	\PRS:status_6\
	\PRS:status_7\
	\PRS:reset_final\
	\I2CRTC:bI2C_UDB:ctrl_hw_addr_en\
	\I2CRTC:bI2C_UDB:scl_went_high\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_29
	\I2CRTC:Net_973\
	Net_30
	\I2CRTC:Net_974\
	\I2CRTC:timeout_clk\
	Net_35
	\I2CRTC:Net_975\
	Net_33
	Net_34
	\I2COLED:udb_clk\
	Net_41
	\I2COLED:Net_973\
	Net_42
	\I2COLED:Net_974\
	\I2COLED:timeout_clk\
	Net_47
	\I2COLED:Net_975\
	Net_45
	Net_46
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\


Deleted 137 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \emFile:SPI0:BSPIM:tx_status_3\ to \emFile:SPI0:BSPIM:load_rx_data\
Aliasing \emFile:SPI0:BSPIM:tx_status_6\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \emFile:SPI0:BSPIM:tx_status_5\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \emFile:SPI0:BSPIM:rx_status_3\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \emFile:SPI0:BSPIM:rx_status_2\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \emFile:SPI0:BSPIM:rx_status_1\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \emFile:SPI0:BSPIM:rx_status_0\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing zero to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \emFile:SPI0:Net_274\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \emFile:tmpOE__mosi0_net_0\ to one
Aliasing \emFile:tmpOE__miso0_net_0\ to one
Aliasing \emFile:tmpOE__sclk0_net_0\ to one
Aliasing \emFile:tmpOE__SPI0_CS_net_0\ to one
Aliasing \UART_1:BUART:tx_hd_send_break\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:HalfDuplexSend\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:FinalParityType_1\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:FinalParityType_0\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:tx_status_6\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:tx_status_5\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:tx_status_4\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:rx_status_1\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__enc_a_net_0 to one
Aliasing tmpOE__enc_b_net_0 to one
Aliasing tmpOE__enc_sw_net_0 to one
Aliasing \Dial:Cnt8:CounterUDB:ctrl_capmode_1\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \Dial:Cnt8:CounterUDB:ctrl_capmode_0\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \Dial:Cnt8:CounterUDB:capt_rising\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \Dial:Cnt8:CounterUDB:underflow\ to \Dial:Cnt8:CounterUDB:status_1\
Aliasing \Dial:Cnt8:CounterUDB:tc_i\ to \Dial:Cnt8:CounterUDB:reload_tc\
Aliasing \Dial:bQuadDec:status_4\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \Dial:bQuadDec:status_5\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \Dial:bQuadDec:status_6\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \Dial:Net_1229\ to one
Aliasing tmpOE__LED_net_0 to one
Aliasing \PRS:cs_addr_2\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \PRS:cs_addr_1\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing Net_21 to one
Aliasing tmpOE__SDA_RTC_net_0 to one
Aliasing tmpOE__SCL_RTC_net_0 to one
Aliasing \I2CRTC:bI2C_UDB:status_6\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \I2CRTC:bI2C_UDB:cs_addr_shifter_2\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \I2CRTC:bI2C_UDB:cs_addr_clkgen_2\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \I2CRTC:bI2C_UDB:bus_busy\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \I2CRTC:bI2C_UDB:lost_arb\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2CRTC:sda_x_wire\
Aliasing \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2CRTC:scl_x_wire\ to \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2CRTC:Net_969\ to one
Aliasing \I2CRTC:Net_968\ to one
Aliasing \I2COLED:Net_969\ to one
Aliasing \I2COLED:Net_968\ to one
Aliasing tmpOE__SDA_OLED_net_0 to one
Aliasing tmpOE__SCL_OLED_net_0 to one
Aliasing tmpOE__sw1_net_0 to one
Aliasing \USBFS:tmpOE__Dm_net_0\ to one
Aliasing \USBFS:tmpOE__Dp_net_0\ to one
Aliasing \emFile:SPI0:BSPIM:so_send_reg\\D\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\ to \emFile:SPI0:BSPIM:load_rx_data\
Aliasing \UART_1:BUART:reset_reg\\D\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \Dial:Cnt8:CounterUDB:prevCapture\\D\ to \emFile:SPI0:BSPIM:pol_supprt\
Aliasing \Dial:Cnt8:CounterUDB:cmp_out_reg_i\\D\ to \Dial:Cnt8:CounterUDB:prevCompare\\D\
Aliasing \I2CRTC:bI2C_UDB:scl_in_reg\\D\ to \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2CRTC:bI2C_UDB:sda_in_last_reg\\D\ to \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Removing Lhs of wire \emFile:SPI0:Net_276\[0] = \emFile:Net_19\[1]
Removing Rhs of wire \emFile:SPI0:BSPIM:load_rx_data\[5] = \emFile:SPI0:BSPIM:dpcounter_one\[6]
Removing Lhs of wire \emFile:SPI0:BSPIM:miso_to_dp\[8] = \emFile:SPI0:Net_244\[9]
Removing Lhs of wire \emFile:SPI0:Net_244\[9] = \emFile:Net_16\[103]
Removing Rhs of wire \emFile:Net_10\[13] = \emFile:SPI0:BSPIM:mosi_fin\[14]
Removing Rhs of wire \emFile:Net_10\[13] = \emFile:SPI0:BSPIM:mosi_cpha_0\[15]
Removing Rhs of wire \emFile:SPI0:BSPIM:tx_status_1\[36] = \emFile:SPI0:BSPIM:dpMOSI_fifo_empty\[37]
Removing Rhs of wire \emFile:SPI0:BSPIM:tx_status_2\[38] = \emFile:SPI0:BSPIM:dpMOSI_fifo_not_full\[39]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_3\[40] = \emFile:SPI0:BSPIM:load_rx_data\[5]
Removing Rhs of wire \emFile:SPI0:BSPIM:rx_status_4\[42] = \emFile:SPI0:BSPIM:dpMISO_fifo_full\[43]
Removing Rhs of wire \emFile:SPI0:BSPIM:rx_status_5\[44] = \emFile:SPI0:BSPIM:dpMISO_fifo_not_empty\[45]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_6\[47] = \emFile:SPI0:BSPIM:pol_supprt\[7]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_5\[48] = \emFile:SPI0:BSPIM:pol_supprt\[7]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_3\[49] = \emFile:SPI0:BSPIM:pol_supprt\[7]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_2\[50] = \emFile:SPI0:BSPIM:pol_supprt\[7]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_1\[51] = \emFile:SPI0:BSPIM:pol_supprt\[7]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_0\[52] = \emFile:SPI0:BSPIM:pol_supprt\[7]
Removing Rhs of wire \emFile:SPI0:Net_273\[62] = \emFile:SPI0:BSPIM:pol_supprt\[7]
Removing Rhs of wire zero[67] = \emFile:SPI0:Net_273\[62]
Removing Lhs of wire \emFile:SPI0:Net_274\[104] = zero[67]
Removing Lhs of wire \emFile:tmpOE__mosi0_net_0\[106] = one[3]
Removing Lhs of wire \emFile:tmpOE__miso0_net_0\[113] = one[3]
Removing Lhs of wire \emFile:tmpOE__sclk0_net_0\[119] = one[3]
Removing Lhs of wire \emFile:tmpOE__SPI0_CS_net_0\[125] = one[3]
Removing Lhs of wire \UART_1:Net_61\[132] = \UART_1:Net_9\[131]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[136] = zero[67]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[137] = zero[67]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[138] = zero[67]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[139] = zero[67]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[140] = zero[67]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[141] = zero[67]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[142] = zero[67]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[143] = zero[67]
Removing Rhs of wire Net_8[148] = \UART_1:BUART:tx_interrupt_out\[149]
Removing Rhs of wire Net_9[150] = \UART_1:BUART:rx_interrupt_out\[151]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[155] = \UART_1:BUART:tx_bitclk_dp\[191]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[201] = \UART_1:BUART:tx_counter_dp\[192]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[202] = zero[67]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[203] = zero[67]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[204] = zero[67]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[206] = \UART_1:BUART:tx_fifo_empty\[169]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[208] = \UART_1:BUART:tx_fifo_notfull\[168]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[268] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[276] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[287]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[278] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[288]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[279] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[304]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[280] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[318]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[281] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[282]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[282] = \UART_1:BUART:pollcount_1\[274]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[283] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[284]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[284] = \UART_1:BUART:pollcount_0\[277]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[290] = one[3]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[291] = one[3]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[292] = \UART_1:BUART:pollcount_1\[274]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[293] = \UART_1:BUART:pollcount_1\[274]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[294] = \UART_1:BUART:pollcount_0\[277]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[295] = \UART_1:BUART:pollcount_0\[277]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[296] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[297] = one[3]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[298] = \UART_1:BUART:pollcount_1\[274]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[299] = \UART_1:BUART:pollcount_0\[277]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[300] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[301] = one[3]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[306] = \UART_1:BUART:pollcount_1\[274]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[307] = \UART_1:BUART:pollcount_1\[274]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[308] = \UART_1:BUART:pollcount_0\[277]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[309] = \UART_1:BUART:pollcount_0\[277]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[310] = one[3]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[311] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[312] = \UART_1:BUART:pollcount_1\[274]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[313] = \UART_1:BUART:pollcount_0\[277]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[314] = one[3]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[315] = zero[67]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[322] = zero[67]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[323] = \UART_1:BUART:rx_parity_error_status\[324]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[325] = \UART_1:BUART:rx_stop_bit_error\[326]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[336] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[385]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\[340] = \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\[407]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[341] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[342] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[343] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[344] = \UART_1:BUART:sRX:MODIN4_6\[345]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[345] = \UART_1:BUART:rx_count_6\[263]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[346] = \UART_1:BUART:sRX:MODIN4_5\[347]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[347] = \UART_1:BUART:rx_count_5\[264]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[348] = \UART_1:BUART:sRX:MODIN4_4\[349]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[349] = \UART_1:BUART:rx_count_4\[265]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[350] = \UART_1:BUART:sRX:MODIN4_3\[351]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[351] = \UART_1:BUART:rx_count_3\[266]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[352] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[353] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[354] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[355] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[356] = one[3]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[357] = one[3]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[358] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[359] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[360] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[361] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[362] = \UART_1:BUART:rx_count_6\[263]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[363] = \UART_1:BUART:rx_count_5\[264]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[364] = \UART_1:BUART:rx_count_4\[265]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[365] = \UART_1:BUART:rx_count_3\[266]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[366] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[367] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[368] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[369] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[370] = one[3]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[371] = one[3]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[372] = zero[67]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\[387] = \UART_1:BUART:rx_postpoll\[222]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\[388] = \UART_1:BUART:rx_parity_bit\[339]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\[389] = \UART_1:BUART:rx_postpoll\[222]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\[390] = \UART_1:BUART:rx_parity_bit\[339]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[391] = \UART_1:BUART:rx_postpoll\[222]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[392] = \UART_1:BUART:rx_parity_bit\[339]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[394] = one[3]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[395] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[393]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[396] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[393]
Removing Lhs of wire tmpOE__Rx_1_net_0[418] = one[3]
Removing Lhs of wire tmpOE__Tx_1_net_0[423] = one[3]
Removing Lhs of wire tmpOE__enc_a_net_0[429] = one[3]
Removing Lhs of wire tmpOE__enc_b_net_0[437] = one[3]
Removing Lhs of wire tmpOE__enc_sw_net_0[443] = one[3]
Removing Rhs of wire \Dial:Net_1276\[451] = \Dial:Cnt8:Net_49\[452]
Removing Rhs of wire \Dial:Net_1276\[451] = \Dial:Cnt8:CounterUDB:tc_reg_i\[508]
Removing Lhs of wire \Dial:Cnt8:Net_89\[454] = \Dial:Net_1251\[455]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:ctrl_capmode_1\[464] = zero[67]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:ctrl_capmode_0\[465] = zero[67]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:ctrl_enable\[477] = \Dial:Cnt8:CounterUDB:control_7\[469]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:capt_rising\[479] = zero[67]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:capt_falling\[480] = \Dial:Cnt8:CounterUDB:prevCapture\[478]
Removing Rhs of wire \Dial:Net_1260\[484] = \Dial:bQuadDec:state_2\[572]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:final_enable\[486] = \Dial:Cnt8:CounterUDB:control_7\[469]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:counter_enable\[487] = \Dial:Cnt8:CounterUDB:control_7\[469]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:status_0\[488] = \Dial:Cnt8:CounterUDB:cmp_out_status\[489]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:status_1\[490] = \Dial:Cnt8:CounterUDB:per_zero\[491]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:status_2\[492] = \Dial:Cnt8:CounterUDB:overflow_status\[493]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:status_3\[494] = \Dial:Cnt8:CounterUDB:underflow_status\[495]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:status_4\[496] = \Dial:Cnt8:CounterUDB:hwCapture\[482]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:status_5\[497] = \Dial:Cnt8:CounterUDB:fifo_full\[498]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:status_6\[499] = \Dial:Cnt8:CounterUDB:fifo_nempty\[500]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:overflow\[502] = \Dial:Cnt8:CounterUDB:per_FF\[503]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:underflow\[504] = \Dial:Cnt8:CounterUDB:status_1\[490]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:tc_i\[507] = \Dial:Cnt8:CounterUDB:reload_tc\[485]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:cmp_out_i\[509] = \Dial:Cnt8:CounterUDB:cmp_equal\[510]
Removing Rhs of wire \Dial:Net_1269\[513] = \Dial:Cnt8:CounterUDB:cmp_out_reg_i\[512]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:dp_dir\[517] = \Dial:Net_1251\[455]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:cs_addr_2\[518] = \Dial:Net_1251\[455]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:cs_addr_1\[519] = \Dial:Cnt8:CounterUDB:count_enable\[516]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:cs_addr_0\[520] = \Dial:Cnt8:CounterUDB:reload\[483]
Removing Lhs of wire \Dial:Net_1290\[549] = \Dial:Net_1276\[451]
Removing Lhs of wire \Dial:bQuadDec:index_filt\[570] = \Dial:Net_1232\[571]
Removing Lhs of wire \Dial:Net_1232\[571] = one[3]
Removing Rhs of wire \Dial:bQuadDec:error\[573] = \Dial:bQuadDec:state_3\[574]
Removing Lhs of wire \Dial:bQuadDec:status_0\[577] = \Dial:Net_530\[578]
Removing Lhs of wire \Dial:bQuadDec:status_1\[579] = \Dial:Net_611\[580]
Removing Lhs of wire \Dial:bQuadDec:status_2\[581] = \Dial:Net_1260\[484]
Removing Lhs of wire \Dial:bQuadDec:status_3\[582] = \Dial:bQuadDec:error\[573]
Removing Lhs of wire \Dial:bQuadDec:status_4\[583] = zero[67]
Removing Lhs of wire \Dial:bQuadDec:status_5\[584] = zero[67]
Removing Lhs of wire \Dial:bQuadDec:status_6\[585] = zero[67]
Removing Lhs of wire \Dial:Net_1229\[590] = one[3]
Removing Lhs of wire \Dial:Net_1272\[591] = \Dial:Net_1269\[513]
Removing Lhs of wire tmpOE__LED_net_0[594] = one[3]
Removing Rhs of wire \PRS:ctrl_api_clock\[600] = \PRS:control_1\[612]
Removing Lhs of wire \PRS:cs_addr_2\[615] = zero[67]
Removing Lhs of wire \PRS:cs_addr_1\[616] = zero[67]
Removing Lhs of wire \PRS:cs_addr_0\[617] = \PRS:enable_final\[601]
Removing Lhs of wire \PRS:ctrl_enable\[699] = \PRS:control_0\[613]
Removing Lhs of wire Net_21[719] = one[3]
Removing Lhs of wire tmpOE__SDA_RTC_net_0[722] = one[3]
Removing Lhs of wire tmpOE__SCL_RTC_net_0[728] = one[3]
Removing Rhs of wire \I2CRTC:sda_x_wire\[733] = \I2CRTC:Net_643_4\[734]
Removing Rhs of wire \I2CRTC:sda_x_wire\[733] = \I2CRTC:bI2C_UDB:m_sda_out_reg\[946]
Removing Rhs of wire \I2CRTC:Net_697\[736] = \I2CRTC:Net_643_5\[737]
Removing Rhs of wire \I2CRTC:Net_697\[736] = \I2CRTC:bI2C_UDB:sts_irq\[760]
Removing Lhs of wire \I2CRTC:udb_clk\[741] = \I2CRTC:Net_970\[739]
Removing Lhs of wire \I2CRTC:bI2C_UDB:status_6\[753] = zero[67]
Removing Rhs of wire \I2CRTC:bI2C_UDB:status_5\[754] = \I2CRTC:bI2C_UDB:stop_detect\[842]
Removing Rhs of wire \I2CRTC:bI2C_UDB:status_3\[756] = \I2CRTC:bI2C_UDB:m_address_reg\[848]
Removing Rhs of wire \I2CRTC:bI2C_UDB:status_2\[757] = \I2CRTC:bI2C_UDB:master_mode_reg\[849]
Removing Rhs of wire \I2CRTC:bI2C_UDB:status_1\[758] = \I2CRTC:bI2C_UDB:m_lrb_reg\[850]
Removing Rhs of wire \I2CRTC:bI2C_UDB:status_0\[759] = \I2CRTC:bI2C_UDB:m_byte_complete_reg\[851]
Removing Lhs of wire \I2CRTC:bI2C_UDB:cs_addr_shifter_2\[762] = zero[67]
Removing Rhs of wire \I2CRTC:bI2C_UDB:cs_addr_shifter_1\[763] = \I2CRTC:bI2C_UDB:m_load_dummy\[871]
Removing Rhs of wire \I2CRTC:bI2C_UDB:cs_addr_shifter_0\[764] = \I2CRTC:bI2C_UDB:m_shift_en\[884]
Removing Lhs of wire \I2CRTC:bI2C_UDB:cs_addr_clkgen_2\[799] = zero[67]
Removing Rhs of wire \I2CRTC:bI2C_UDB:cs_addr_clkgen_0\[801] = \I2CRTC:bI2C_UDB:clkgen_en\[883]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_start_gen\[834] = \I2CRTC:bI2C_UDB:control_7\[744]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_stop_gen\[835] = \I2CRTC:bI2C_UDB:control_6\[745]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_restart_gen\[836] = \I2CRTC:bI2C_UDB:control_5\[746]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_nack\[837] = \I2CRTC:bI2C_UDB:control_4\[747]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_transmit\[839] = \I2CRTC:bI2C_UDB:control_2\[749]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_master_en\[840] = \I2CRTC:bI2C_UDB:control_1\[750]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_slave_en\[841] = \I2CRTC:bI2C_UDB:control_0\[751]
Removing Rhs of wire \I2CRTC:Net_1109_0\[853] = \I2CRTC:scl_yfb\[957]
Removing Rhs of wire \I2CRTC:Net_1109_1\[856] = \I2CRTC:sda_yfb\[958]
Removing Rhs of wire \I2CRTC:bI2C_UDB:m_reset\[864] = \I2CRTC:bI2C_UDB:master_rst_reg\[948]
Removing Lhs of wire \I2CRTC:bI2C_UDB:bus_busy\[866] = zero[67]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[874] = \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[905]
Removing Lhs of wire \I2CRTC:bI2C_UDB:lost_arb\[876] = zero[67]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[881] = \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[934]
Removing Rhs of wire \I2CRTC:Net_643_3\[882] = \I2CRTC:bI2C_UDB:m_scl_out_reg\[945]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[885] = \I2CRTC:sda_x_wire\[733]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[886] = \I2CRTC:bI2C_UDB:sda_in_reg\[765]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[887] = \I2CRTC:sda_x_wire\[733]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[888] = \I2CRTC:bI2C_UDB:sda_in_reg\[765]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[889] = \I2CRTC:sda_x_wire\[733]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[890] = \I2CRTC:bI2C_UDB:sda_in_reg\[765]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[892] = one[3]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[893] = \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[891]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[894] = \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[891]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[915] = \I2CRTC:Net_643_3\[882]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[916] = \I2CRTC:Net_1109_0\[853]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[917] = \I2CRTC:Net_643_3\[882]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[918] = \I2CRTC:Net_1109_0\[853]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[919] = \I2CRTC:Net_643_3\[882]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[920] = \I2CRTC:Net_1109_0\[853]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[922] = one[3]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[923] = \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[921]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[924] = \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[921]
Removing Rhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[934] = \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[925]
Removing Lhs of wire \I2CRTC:scl_x_wire\[949] = \I2CRTC:Net_643_3\[882]
Removing Lhs of wire \I2CRTC:Net_969\[950] = one[3]
Removing Lhs of wire \I2CRTC:Net_968\[951] = one[3]
Removing Lhs of wire \I2CRTC:tmpOE__Bufoe_scl_net_0\[960] = one[3]
Removing Lhs of wire \I2CRTC:tmpOE__Bufoe_sda_net_0\[962] = one[3]
Removing Rhs of wire \I2COLED:sda_x_wire\[970] = \I2COLED:Net_643_1\[971]
Removing Rhs of wire \I2COLED:Net_697\[973] = \I2COLED:Net_643_2\[979]
Removing Rhs of wire \I2COLED:Net_1109_0\[976] = \I2COLED:scl_yfb\[989]
Removing Rhs of wire \I2COLED:Net_1109_1\[977] = \I2COLED:sda_yfb\[990]
Removing Lhs of wire \I2COLED:scl_x_wire\[980] = \I2COLED:Net_643_0\[978]
Removing Lhs of wire \I2COLED:Net_969\[981] = one[3]
Removing Lhs of wire \I2COLED:Net_968\[982] = one[3]
Removing Lhs of wire \I2COLED:tmpOE__Bufoe_scl_net_0\[992] = one[3]
Removing Lhs of wire \I2COLED:tmpOE__Bufoe_sda_net_0\[995] = one[3]
Removing Lhs of wire tmpOE__SDA_OLED_net_0[1003] = one[3]
Removing Lhs of wire tmpOE__SCL_OLED_net_0[1008] = one[3]
Removing Lhs of wire tmpOE__sw1_net_0[1013] = one[3]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[1022] = one[3]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[1029] = one[3]
Removing Lhs of wire \emFile:SPI0:BSPIM:so_send_reg\\D\[1082] = zero[67]
Removing Lhs of wire \emFile:SPI0:BSPIM:mosi_reg\\D\[1089] = \emFile:SPI0:BSPIM:mosi_pre_reg\[29]
Removing Lhs of wire \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\[1091] = \emFile:SPI0:BSPIM:load_rx_data\[5]
Removing Lhs of wire \emFile:SPI0:BSPIM:mosi_from_dp_reg\\D\[1092] = \emFile:SPI0:BSPIM:mosi_from_dp\[19]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1096] = zero[67]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1111] = \UART_1:BUART:rx_bitclk_pre\[257]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1120] = \UART_1:BUART:rx_parity_error_pre\[334]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1121] = zero[67]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:prevCapture\\D\[1126] = zero[67]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:overflow_reg_i\\D\[1127] = \Dial:Cnt8:CounterUDB:overflow\[502]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:underflow_reg_i\\D\[1128] = \Dial:Cnt8:CounterUDB:status_1\[490]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:tc_reg_i\\D\[1129] = \Dial:Cnt8:CounterUDB:reload_tc\[485]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:prevCompare\\D\[1130] = \Dial:Cnt8:CounterUDB:cmp_out_i\[509]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:cmp_out_reg_i\\D\[1131] = \Dial:Cnt8:CounterUDB:cmp_out_i\[509]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:count_stored_i\\D\[1132] = \Dial:Net_1203\[515]
Removing Lhs of wire \I2CRTC:bI2C_UDB:sda_in_reg\\D\[1140] = \I2CRTC:Net_1109_1\[856]
Removing Lhs of wire \I2CRTC:bI2C_UDB:scl_in_reg\\D\[1150] = \I2CRTC:Net_1109_0\[853]
Removing Lhs of wire \I2CRTC:bI2C_UDB:scl_in_last_reg\\D\[1151] = \I2CRTC:bI2C_UDB:scl_in_reg\[852]
Removing Lhs of wire \I2CRTC:bI2C_UDB:scl_in_last2_reg\\D\[1152] = \I2CRTC:bI2C_UDB:scl_in_last_reg\[854]
Removing Lhs of wire \I2CRTC:bI2C_UDB:sda_in_last_reg\\D\[1153] = \I2CRTC:bI2C_UDB:sda_in_reg\[765]
Removing Lhs of wire \I2CRTC:bI2C_UDB:sda_in_last2_reg\\D\[1154] = \I2CRTC:bI2C_UDB:sda_in_last_reg\[857]
Removing Lhs of wire \I2CRTC:bI2C_UDB:clk_eq_reg\\D\[1161] = \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[934]

------------------------------------------------------
Aliased 0 equations, 264 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\emFile:SPI0:BSPIM:load_rx_data\' (cost = 1):
\emFile:SPI0:BSPIM:load_rx_data\ <= ((not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_2\ and not \emFile:SPI0:BSPIM:count_1\ and \emFile:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Dial:Cnt8:CounterUDB:capt_either_edge\' (cost = 0):
\Dial:Cnt8:CounterUDB:capt_either_edge\ <= (\Dial:Cnt8:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Dial:Cnt8:CounterUDB:reload_tc\' (cost = 2):
\Dial:Cnt8:CounterUDB:reload_tc\ <= (\Dial:Cnt8:CounterUDB:status_1\
	OR \Dial:Cnt8:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Dial:bQuadDec:A_j\' (cost = 1):
\Dial:bQuadDec:A_j\ <= ((\Dial:bQuadDec:quad_A_delayed_0\ and \Dial:bQuadDec:quad_A_delayed_1\ and \Dial:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Dial:bQuadDec:A_k\' (cost = 3):
\Dial:bQuadDec:A_k\ <= ((not \Dial:bQuadDec:quad_A_delayed_0\ and not \Dial:bQuadDec:quad_A_delayed_1\ and not \Dial:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Dial:bQuadDec:B_j\' (cost = 1):
\Dial:bQuadDec:B_j\ <= ((\Dial:bQuadDec:quad_B_delayed_0\ and \Dial:bQuadDec:quad_B_delayed_1\ and \Dial:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Dial:bQuadDec:B_k\' (cost = 3):
\Dial:bQuadDec:B_k\ <= ((not \Dial:bQuadDec:quad_B_delayed_0\ and not \Dial:bQuadDec:quad_B_delayed_1\ and not \Dial:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Dial:Net_1151\' (cost = 0):
\Dial:Net_1151\ <= (not \Dial:Net_1251\);

Note:  Expanding virtual equation for '\Dial:Net_1287\' (cost = 0):
\Dial:Net_1287\ <= (not \Dial:Net_1269\);

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:sda_went_high\' (cost = 1):
\I2CRTC:bI2C_UDB:sda_went_high\ <= ((not \I2CRTC:bI2C_UDB:sda_in_last2_reg\ and \I2CRTC:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2CRTC:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2CRTC:bI2C_UDB:tx_reg_empty\ and \I2CRTC:bI2C_UDB:m_state_0\ and \I2CRTC:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CRTC:bI2C_UDB:tx_reg_empty\ and \I2CRTC:bI2C_UDB:m_state_1\ and \I2CRTC:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CRTC:bI2C_UDB:tx_reg_empty\ and \I2CRTC:bI2C_UDB:m_state_2\ and \I2CRTC:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CRTC:bI2C_UDB:tx_reg_empty\ and \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CRTC:bI2C_UDB:tx_reg_empty\ and \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:txdata\' (cost = 54):
\I2CRTC:bI2C_UDB:txdata\ <= ((not \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:rxdata\' (cost = 2):
\I2CRTC:bI2C_UDB:rxdata\ <= ((not \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:sda_went_low\' (cost = 1):
\I2CRTC:bI2C_UDB:sda_went_low\ <= ((not \I2CRTC:bI2C_UDB:sda_in_last_reg\ and \I2CRTC:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:scl_went_low\' (cost = 4):
\I2CRTC:bI2C_UDB:scl_went_low\ <= ((not \I2CRTC:bI2C_UDB:scl_in_reg\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:start_detect\' (cost = 2):
\I2CRTC:bI2C_UDB:start_detect\ <= ((not \I2CRTC:bI2C_UDB:sda_in_last_reg\ and \I2CRTC:bI2C_UDB:scl_in_reg\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\ and \I2CRTC:bI2C_UDB:scl_in_last2_reg\ and \I2CRTC:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:stalled\' (cost = 16):
\I2CRTC:bI2C_UDB:stalled\ <= ((not \I2CRTC:bI2C_UDB:m_state_4\ and not \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:m_state_2\ and \I2CRTC:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2CRTC:sda_x_wire\ and not \I2CRTC:bI2C_UDB:sda_in_reg\)
	OR (\I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2CRTC:sda_x_wire\ and not \I2CRTC:bI2C_UDB:sda_in_reg\)
	OR (\I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2CRTC:Net_1109_0\ and not \I2CRTC:Net_643_3\)
	OR (\I2CRTC:Net_1109_0\ and \I2CRTC:Net_643_3\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Dial:Net_1248\' (cost = 2):
\Dial:Net_1248\ <= ((not \Dial:Net_1269\ and \Dial:Net_1276\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:status_5\' (cost = 10):
\I2CRTC:bI2C_UDB:status_5\ <= ((not \I2CRTC:bI2C_UDB:sda_in_last2_reg\ and \I2CRTC:bI2C_UDB:scl_in_reg\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\ and \I2CRTC:bI2C_UDB:scl_in_last2_reg\ and \I2CRTC:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2CRTC:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2CRTC:bI2C_UDB:cnt_reset\ <= ((not \I2CRTC:bI2C_UDB:scl_in_reg\ and not \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ and \I2CRTC:bI2C_UDB:m_state_1\ and \I2CRTC:bI2C_UDB:m_state_0\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\ and \I2CRTC:Net_643_3\)
	OR (not \I2CRTC:bI2C_UDB:scl_in_reg\ and not \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ and \I2CRTC:bI2C_UDB:m_state_2\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\ and \I2CRTC:Net_643_3\)
	OR (not \I2CRTC:bI2C_UDB:scl_in_reg\ and not \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ and \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\ and \I2CRTC:Net_643_3\)
	OR (not \I2CRTC:bI2C_UDB:scl_in_reg\ and not \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ and \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\ and \I2CRTC:Net_643_3\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2CRTC:bI2C_UDB:sda_in_reg\ and \I2CRTC:sda_x_wire\)
	OR (not \I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:sda_in_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_7 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_7 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_7 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_7 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_7 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:contention\' (cost = 8):
\I2CRTC:bI2C_UDB:contention\ <= ((not \I2CRTC:bI2C_UDB:sda_in_reg\ and not \I2CRTC:bI2C_UDB:m_state_2\ and not \I2CRTC:bI2C_UDB:m_state_1\ and not \I2CRTC:bI2C_UDB:m_state_0\ and \I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:cnt_reset\)
	OR (not \I2CRTC:sda_x_wire\ and not \I2CRTC:bI2C_UDB:m_state_2\ and not \I2CRTC:bI2C_UDB:m_state_1\ and not \I2CRTC:bI2C_UDB:m_state_0\ and \I2CRTC:bI2C_UDB:sda_in_reg\ and \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:cnt_reset\)
	OR (not \I2CRTC:bI2C_UDB:sda_in_reg\ and not \I2CRTC:bI2C_UDB:m_state_2\ and not \I2CRTC:bI2C_UDB:m_state_1\ and not \I2CRTC:bI2C_UDB:m_state_0\ and \I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:clkgen_tc\ and \I2CRTC:bI2C_UDB:m_state_3\)
	OR (not \I2CRTC:sda_x_wire\ and not \I2CRTC:bI2C_UDB:m_state_2\ and not \I2CRTC:bI2C_UDB:m_state_1\ and not \I2CRTC:bI2C_UDB:m_state_0\ and \I2CRTC:bI2C_UDB:sda_in_reg\ and \I2CRTC:bI2C_UDB:clkgen_tc\ and \I2CRTC:bI2C_UDB:m_state_3\)
	OR (not \I2CRTC:bI2C_UDB:sda_in_reg\ and not \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:cnt_reset\)
	OR (not \I2CRTC:sda_x_wire\ and not \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:bI2C_UDB:sda_in_reg\ and \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:cnt_reset\)
	OR (not \I2CRTC:bI2C_UDB:sda_in_reg\ and not \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:clkgen_tc\ and \I2CRTC:bI2C_UDB:m_state_3\)
	OR (not \I2CRTC:sda_x_wire\ and not \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:bI2C_UDB:sda_in_reg\ and \I2CRTC:bI2C_UDB:clkgen_tc\ and \I2CRTC:bI2C_UDB:m_state_3\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 56 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \Dial:Cnt8:CounterUDB:hwCapture\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \I2CRTC:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[221] = \UART_1:BUART:rx_bitclk\[269]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[320] = zero[67]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[329] = zero[67]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:hwCapture\[482] = zero[67]
Removing Rhs of wire \PRS:enable_final\[601] = \PRS:control_0\[613]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1103] = \UART_1:BUART:tx_ctrl_mark_last\[212]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1115] = zero[67]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1116] = zero[67]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1118] = zero[67]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1119] = \UART_1:BUART:rx_markspace_pre\[333]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1124] = \UART_1:BUART:rx_parity_bit\[339]
Removing Lhs of wire \I2CRTC:bI2C_UDB:lost_arb2_reg\\D\[1157] = zero[67]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_7 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_7 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\Complete.cyprj" -dcpsoc3 Complete.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.452ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Monday, 04 May 2020 14:34:14
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\Complete.cydsn\Complete.cyprj -d CY8C5888LTI-LP097 Complete.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \emFile:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Dial:Cnt8:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \I2CRTC:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
Assigning clock I2COLED_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'emFile_Clock_1'. Fanout=1, Signal=\emFile:Net_19\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_15
    Digital Clock 2: Automatic-assigning  clock 'I2CRTC_IntClock'. Fanout=1, Signal=\I2CRTC:Net_970\
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \emFile:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: emFile_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: emFile_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Dial:Cnt8:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Dial:Cnt8:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Dial:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PRS:genblk2:Sync1\: with output requested to be synchronous
        ClockIn: \PRS:ClkSp:CtrlReg\:controlcell.control_1 was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: \PRS:ClkSp:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \PRS:genblk2:Sync1__AND\:macrocell.q
    UDB Clk/Enable \PRS:genblk2:Sync2\: with output requested to be synchronous
        ClockIn: \PRS:ClkSp:CtrlReg\:controlcell.control_1 was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \PRS:ClkSp:CtrlReg\:controlcell.control_1
    UDB Clk/Enable \I2CRTC:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2CRTC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2CRTC_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBFS:Dm(0)\, \USBFS:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Dial:Net_1269\, Duplicate of \Dial:Cnt8:CounterUDB:prevCompare\ 
    MacroCell: Name=\Dial:Net_1269\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \Dial:Net_1269\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \emFile:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:mosi0(0)\__PA ,
            pin_input => \emFile:Net_10\ ,
            pad => \emFile:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:miso0(0)\__PA ,
            fb => \emFile:Net_16\ ,
            pad => \emFile:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:sclk0(0)\__PA ,
            pin_input => \emFile:Net_22\ ,
            pad => \emFile:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:SPI0_CS(0)\__PA ,
            pad => \emFile:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_7 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_2 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = enc_a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => enc_a(0)__PA ,
            fb => Net_14 ,
            pad => enc_a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = enc_b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => enc_b(0)__PA ,
            fb => Net_17 ,
            pad => enc_b(0)_PAD );
        Properties:
        {
        }

    Pin : Name = enc_sw(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => enc_sw(0)__PA ,
            fb => Net_18 ,
            pad => enc_sw(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_RTC(0)__PA ,
            fb => \I2CRTC:Net_1109_1\ ,
            pin_input => \I2CRTC:sda_x_wire\ ,
            pad => SDA_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_RTC(0)__PA ,
            fb => \I2CRTC:Net_1109_0\ ,
            pin_input => \I2CRTC:Net_643_3\ ,
            pad => SCL_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_OLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_OLED(0)__PA ,
            fb => \I2COLED:Net_1109_1\ ,
            pin_input => \I2COLED:sda_x_wire\ ,
            pad => SDA_OLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_OLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_OLED(0)__PA ,
            fb => \I2COLED:Net_1109_0\ ,
            pin_input => \I2COLED:Net_643_0\ ,
            pad => SCL_OLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sw1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => sw1(0)__PA ,
            fb => Net_50 ,
            pad => sw1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:mosi_from_dp\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\
        );
        Output = \emFile:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\emFile:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:Net_10\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_7 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Dial:Net_1260\ * !\Dial:Cnt8:CounterUDB:status_1\ * 
              !\Dial:Cnt8:CounterUDB:overflow\
        );
        Output = \Dial:Cnt8:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:cmp_out_i\ * 
              !\Dial:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Dial:Cnt8:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:overflow\ * 
              !\Dial:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \Dial:Cnt8:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:status_1\ * 
              !\Dial:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \Dial:Cnt8:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:control_7\ * 
              !\Dial:Cnt8:CounterUDB:count_stored_i\ * \Dial:Net_1203\
        );
        Output = \Dial:Cnt8:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Dial:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Net_1276\ * \Dial:Net_1251\ * 
              !\Dial:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Dial:Net_530\ (fanout=1)

    MacroCell: Name=\Dial:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Net_1276\ * !\Dial:Net_1251\ * 
              !\Dial:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Dial:Net_611\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CRTC:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2CRTC:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\
        );
        Output = \I2CRTC:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
            + \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
            + \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
            + \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
        );
        Output = \I2CRTC:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:clkgen_tc\ * !\I2CRTC:bI2C_UDB:cnt_reset\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\
            + !\I2CRTC:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2CRTC:bI2C_UDB:tx_reg_empty\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\
            + !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2CRTC:bI2C_UDB:clkgen_tc\ * !\I2CRTC:bI2C_UDB:cnt_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\
            + \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\PRS:genblk2:Sync1__AND\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PRS:ctrl_api_clock\ * \PRS:enable_final\
        );
        Output = \PRS:genblk2:Sync1__AND_OUT\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CRTC:bI2C_UDB:control_7\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:control_5\ * \I2CRTC:bI2C_UDB:control_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\Dial:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = \Dial:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Dial:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_A_delayed_0\
        );
        Output = \Dial:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Dial:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_A_delayed_1\
        );
        Output = \Dial:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Dial:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17
        );
        Output = \Dial:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Dial:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_B_delayed_0\
        );
        Output = \Dial:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Dial:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_B_delayed_1\
        );
        Output = \Dial:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              \emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * \emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:tx_status_1\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:tx_status_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\emFile:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:Net_1\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\
        );
        Output = \emFile:Net_1\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\
            + !\emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
        );
        Output = \emFile:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * \emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\emFile:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\emFile:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:Net_22\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:Net_22\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:control_5\ * 
              !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:control_4\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_7 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_7 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_7
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_7 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_7 * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:control_5\ * 
              !\I2CRTC:bI2C_UDB:control_2\ * !\I2CRTC:bI2C_UDB:tx_reg_empty\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Dial:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              !\Dial:bQuadDec:quad_A_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              \Dial:bQuadDec:quad_A_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\
            + \Dial:Net_1251_split\
        );
        Output = \Dial:Net_1251\ (fanout=5)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:overflow\
        );
        Output = \Dial:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:status_1\
        );
        Output = \Dial:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Dial:Net_1276\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Dial:Cnt8:CounterUDB:status_1\ * 
              !\Dial:Cnt8:CounterUDB:overflow\
        );
        Output = \Dial:Net_1276\ (fanout=2)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \Dial:Cnt8:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_4\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_3\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_2\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile:SPI0:BSPIM:count_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Net_1203\
        );
        Output = \Dial:Cnt8:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Dial:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dial:Net_1260\ * \Dial:Net_1203\ * \Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:Net_1203\ (fanout=3)

    MacroCell: Name=\Dial:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dial:bQuadDec:quad_A_delayed_0\ * 
              !\Dial:bQuadDec:quad_A_delayed_1\ * 
              !\Dial:bQuadDec:quad_A_delayed_2\ * \Dial:bQuadDec:quad_A_filt\
            + \Dial:bQuadDec:quad_A_delayed_0\ * 
              \Dial:bQuadDec:quad_A_delayed_1\ * 
              \Dial:bQuadDec:quad_A_delayed_2\ * !\Dial:bQuadDec:quad_A_filt\
        );
        Output = \Dial:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\Dial:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dial:bQuadDec:quad_B_delayed_0\ * 
              !\Dial:bQuadDec:quad_B_delayed_1\ * 
              !\Dial:bQuadDec:quad_B_delayed_2\ * \Dial:bQuadDec:quad_B_filt\
            + \Dial:bQuadDec:quad_B_delayed_0\ * 
              \Dial:bQuadDec:quad_B_delayed_1\ * 
              \Dial:bQuadDec:quad_B_delayed_2\ * !\Dial:bQuadDec:quad_B_filt\
        );
        Output = \Dial:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\Dial:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Dial:Net_1260\ * !\Dial:bQuadDec:error\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:Net_1260\ (fanout=10)

    MacroCell: Name=\Dial:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + \Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\Dial:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:error\ * \Dial:bQuadDec:state_1\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + \Dial:bQuadDec:quad_A_filt\ * !\Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\Dial:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_B_filt\ * 
              \Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\I2CRTC:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:Net_1109_1\
        );
        Output = \I2CRTC:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CRTC:bI2C_UDB:control_4\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4_split\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:control_5\ * 
              \I2CRTC:bI2C_UDB:control_2\ * !\I2CRTC:bI2C_UDB:tx_reg_empty\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_2_split\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_0_split\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2CRTC:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CRTC:bI2C_UDB:status_3\ * 
              !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:status_3\ * 
              \I2CRTC:bI2C_UDB:cs_addr_shifter_1\
            + \I2CRTC:bI2C_UDB:status_3\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\
            + \I2CRTC:bI2C_UDB:status_3\ * \I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CRTC:bI2C_UDB:status_2\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:status_2\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\
            + \I2CRTC:bI2C_UDB:status_2\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\
            + \I2CRTC:bI2C_UDB:status_2\ * \I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2CRTC:bI2C_UDB:status_1\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              \I2CRTC:Net_1109_1\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:status_1\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:Net_1109_1\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:status_1\ * \I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2CRTC:bI2C_UDB:status_0\ * 
              !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:Net_1109_0\
        );
        Output = \I2CRTC:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2CRTC:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:scl_in_reg\
        );
        Output = \I2CRTC:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2CRTC:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2CRTC:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:sda_in_reg\
        );
        Output = \I2CRTC:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2CRTC:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2CRTC:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:clkgen_tc\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:cnt_reset\
        );
        Output = \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2CRTC:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2CRTC:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\Dial:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\
            + \Dial:Net_1251\ * !\Dial:Net_1260\ * \Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:Net_1251_split\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2CRTC:bI2C_UDB:sda_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:sda_in_last2_reg\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:bus_busy_reg\
            + \I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CRTC:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:sda_in_last2_reg\ * 
              \I2CRTC:bI2C_UDB:bus_busy_reg\
            + \I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2CRTC:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CRTC:Net_1109_0\ * !\I2CRTC:Net_643_3\
            + \I2CRTC:Net_1109_0\ * \I2CRTC:Net_643_3\
        );
        Output = \I2CRTC:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2CRTC:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:cnt_reset\
        );
        Output = \I2CRTC:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2CRTC:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2CRTC:sda_x_wire\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:control_4\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:lost_arb_reg\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:shift_data_out\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:lost_arb_reg\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2CRTC:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CRTC:bI2C_UDB:control_1\
        );
        Output = \I2CRTC:bI2C_UDB:m_reset\ (fanout=18)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\emFile:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            cs_addr_2 => \emFile:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \emFile:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \emFile:SPI0:BSPIM:state_0\ ,
            route_si => \emFile:Net_16\ ,
            f1_load => \emFile:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \emFile:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \emFile:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \emFile:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \emFile:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \emFile:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Dial:Cnt8:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_15 ,
            cs_addr_2 => \Dial:Net_1251\ ,
            cs_addr_1 => \Dial:Cnt8:CounterUDB:count_enable\ ,
            cs_addr_0 => \Dial:Cnt8:CounterUDB:reload\ ,
            z0_comb => \Dial:Cnt8:CounterUDB:status_1\ ,
            f0_comb => \Dial:Cnt8:CounterUDB:overflow\ ,
            ce1_comb => \Dial:Cnt8:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Dial:Cnt8:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Dial:Cnt8:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PRS:sC16:PRSdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_0 => \PRS:enable_final\ ,
            chain_out => \PRS:sC16:PRSdp:carry\ ,
            clk_en => \PRS:genblk2:Sync1__AND_OUT\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PRS:genblk2:Sync1__AND_OUT\)
        Next in chain : \PRS:sC16:PRSdp:u1\

    datapathcell: Name =\PRS:sC16:PRSdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_0 => \PRS:enable_final\ ,
            chain_in => \PRS:sC16:PRSdp:carry\ ,
            clk_en => \PRS:genblk2:Sync1__AND_OUT\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PRS:genblk2:Sync1__AND_OUT\)
        Previous in chain : \PRS:sC16:PRSdp:u0\

    datapathcell: Name =\I2CRTC:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2CRTC:Net_970\ ,
            cs_addr_1 => \I2CRTC:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2CRTC:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2CRTC:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2CRTC:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2CRTC:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2CRTC:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2CRTC:Net_970\ ,
            cs_addr_1 => \I2CRTC:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2CRTC:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2CRTC:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2CRTC:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\emFile:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            status_4 => \emFile:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \emFile:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \emFile:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \emFile:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \emFile:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            status_6 => \emFile:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \emFile:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \emFile:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            interrupt => Net_8 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_9 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Dial:Cnt8:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Dial:Net_1260\ ,
            clock => Net_15 ,
            status_6 => \Dial:Cnt8:CounterUDB:status_6\ ,
            status_5 => \Dial:Cnt8:CounterUDB:status_5\ ,
            status_3 => \Dial:Cnt8:CounterUDB:status_3\ ,
            status_2 => \Dial:Cnt8:CounterUDB:status_2\ ,
            status_1 => \Dial:Cnt8:CounterUDB:status_1\ ,
            status_0 => \Dial:Cnt8:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Dial:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_15 ,
            status_3 => \Dial:bQuadDec:error\ ,
            status_2 => \Dial:Net_1260\ ,
            status_1 => \Dial:Net_611\ ,
            status_0 => \Dial:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2CRTC:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2CRTC:Net_970\ ,
            status_5 => \I2CRTC:bI2C_UDB:status_5\ ,
            status_4 => \I2CRTC:bI2C_UDB:status_4\ ,
            status_3 => \I2CRTC:bI2C_UDB:status_3\ ,
            status_2 => \I2CRTC:bI2C_UDB:status_2\ ,
            status_1 => \I2CRTC:bI2C_UDB:status_1\ ,
            status_0 => \I2CRTC:bI2C_UDB:status_0\ ,
            interrupt => \I2CRTC:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Dial:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_15 ,
            control_7 => \Dial:Cnt8:CounterUDB:control_7\ ,
            control_6 => \Dial:Cnt8:CounterUDB:control_6\ ,
            control_5 => \Dial:Cnt8:CounterUDB:control_5\ ,
            control_4 => \Dial:Cnt8:CounterUDB:control_4\ ,
            control_3 => \Dial:Cnt8:CounterUDB:control_3\ ,
            control_2 => \Dial:Cnt8:CounterUDB:control_2\ ,
            control_1 => \Dial:Cnt8:CounterUDB:control_1\ ,
            control_0 => \Dial:Cnt8:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PRS:ClkSp:CtrlReg\
        PORT MAP (
            control_7 => \PRS:control_7\ ,
            control_6 => \PRS:control_6\ ,
            control_5 => \PRS:control_5\ ,
            control_4 => \PRS:control_4\ ,
            control_3 => \PRS:control_3\ ,
            control_2 => \PRS:control_2\ ,
            control_1 => \PRS:ctrl_api_clock\ ,
            control_0 => \PRS:enable_final\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\I2CRTC:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2CRTC:Net_970\ ,
            control_7 => \I2CRTC:bI2C_UDB:control_7\ ,
            control_6 => \I2CRTC:bI2C_UDB:control_6\ ,
            control_5 => \I2CRTC:bI2C_UDB:control_5\ ,
            control_4 => \I2CRTC:bI2C_UDB:control_4\ ,
            control_3 => \I2CRTC:bI2C_UDB:control_3\ ,
            control_2 => \I2CRTC:bI2C_UDB:control_2\ ,
            control_1 => \I2CRTC:bI2C_UDB:control_1\ ,
            control_0 => \I2CRTC:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\emFile:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            enable => \emFile:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \emFile:SPI0:BSPIM:count_6\ ,
            count_5 => \emFile:SPI0:BSPIM:count_5\ ,
            count_4 => \emFile:SPI0:BSPIM:count_4\ ,
            count_3 => \emFile:SPI0:BSPIM:count_3\ ,
            count_2 => \emFile:SPI0:BSPIM:count_2\ ,
            count_1 => \emFile:SPI0:BSPIM:count_1\ ,
            count_0 => \emFile:SPI0:BSPIM:count_0\ ,
            tc => \emFile:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =enc_sw_int
        PORT MAP (
            interrupt => Net_18 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2CRTC:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CRTC:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =tx_int
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2COLED:I2C_IRQ\
        PORT MAP (
            interrupt => \I2COLED:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =sw1_int
        PORT MAP (
            interrupt => Net_50 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_51 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_5\
        PORT MAP (
            interrupt => \USBFS:ep_int_5\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   16 :   16 :   32 : 50.00 %
IO                            :   20 :   28 :   48 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  103 :   89 :  192 : 53.65 %
  Unique P-terms              :  240 :  144 :  384 : 62.50 %
  Total P-terms               :  259 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    7 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.277ms
Tech Mapping phase: Elapsed time ==> 0s.349ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_OLED(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : SCL_RTC(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_OLED(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : SDA_RTC(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : \emFile:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \emFile:miso0(0)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \emFile:mosi0(0)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \emFile:sclk0(0)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : enc_a(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : enc_b(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : enc_sw(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : sw1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Analog Placement phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.268ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   42 :    6 :   48 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.07
                   Pterms :            5.98
               Macrocells :            2.45
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.166ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      11.86 :       4.68
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_7 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_7 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_7 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_7
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_7 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_7 * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\
            + !\emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile:Net_10\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:cmp_out_i\ * 
              !\Dial:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Dial:Cnt8:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \Dial:Cnt8:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dial:Net_611\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Net_1276\ * !\Dial:Net_1251\ * 
              !\Dial:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Dial:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Dial:Net_530\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Net_1276\ * \Dial:Net_1251\ * 
              !\Dial:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Dial:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        interrupt => Net_8 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Dial:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dial:bQuadDec:quad_B_delayed_0\ * 
              !\Dial:bQuadDec:quad_B_delayed_1\ * 
              !\Dial:bQuadDec:quad_B_delayed_2\ * \Dial:bQuadDec:quad_B_filt\
            + \Dial:bQuadDec:quad_B_delayed_0\ * 
              \Dial:bQuadDec:quad_B_delayed_1\ * 
              \Dial:bQuadDec:quad_B_delayed_2\ * !\Dial:bQuadDec:quad_B_filt\
        );
        Output = \Dial:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dial:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + \Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dial:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_B_delayed_0\
        );
        Output = \Dial:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Dial:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_B_delayed_1\
        );
        Output = \Dial:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Dial:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:error\ * \Dial:bQuadDec:state_1\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + \Dial:bQuadDec:quad_A_filt\ * !\Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dial:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_B_filt\ * 
              \Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Dial:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_15 ,
        status_3 => \Dial:bQuadDec:error\ ,
        status_2 => \Dial:Net_1260\ ,
        status_1 => \Dial:Net_611\ ,
        status_0 => \Dial:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile:Net_22\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:Net_22\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:Net_22\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\I2CRTC:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2CRTC:Net_970\ ,
        status_5 => \I2CRTC:bI2C_UDB:status_5\ ,
        status_4 => \I2CRTC:bI2C_UDB:status_4\ ,
        status_3 => \I2CRTC:bI2C_UDB:status_3\ ,
        status_2 => \I2CRTC:bI2C_UDB:status_2\ ,
        status_1 => \I2CRTC:bI2C_UDB:status_1\ ,
        status_0 => \I2CRTC:bI2C_UDB:status_0\ ,
        interrupt => \I2CRTC:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              \emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * \emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile:Net_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:Net_1\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\
        );
        Output = \emFile:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_9 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:control_5\ * 
              !\I2CRTC:bI2C_UDB:control_2\ * !\I2CRTC:bI2C_UDB:tx_reg_empty\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:sda_x_wire\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2CRTC:sda_x_wire\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:control_4\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:lost_arb_reg\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:shift_data_out\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:lost_arb_reg\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2CRTC:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CRTC:bI2C_UDB:control_4\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4_split\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\
        );
        Output = \I2CRTC:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2CRTC:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2CRTC:Net_970\ ,
        cs_addr_1 => \I2CRTC:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2CRTC:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2CRTC:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2CRTC:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2CRTC:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:control_5\ * 
              \I2CRTC:bI2C_UDB:control_2\ * !\I2CRTC:bI2C_UDB:tx_reg_empty\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:status_1\ * 
              !\Dial:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \Dial:Cnt8:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Dial:Net_1260\ * !\Dial:Cnt8:CounterUDB:status_1\ * 
              !\Dial:Cnt8:CounterUDB:overflow\
        );
        Output = \Dial:Cnt8:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Dial:Cnt8:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_15 ,
        cs_addr_2 => \Dial:Net_1251\ ,
        cs_addr_1 => \Dial:Cnt8:CounterUDB:count_enable\ ,
        cs_addr_0 => \Dial:Cnt8:CounterUDB:reload\ ,
        z0_comb => \Dial:Cnt8:CounterUDB:status_1\ ,
        f0_comb => \Dial:Cnt8:CounterUDB:overflow\ ,
        ce1_comb => \Dial:Cnt8:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Dial:Cnt8:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Dial:Cnt8:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\emFile:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        enable => \emFile:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \emFile:SPI0:BSPIM:count_6\ ,
        count_5 => \emFile:SPI0:BSPIM:count_5\ ,
        count_4 => \emFile:SPI0:BSPIM:count_4\ ,
        count_3 => \emFile:SPI0:BSPIM:count_3\ ,
        count_2 => \emFile:SPI0:BSPIM:count_2\ ,
        count_1 => \emFile:SPI0:BSPIM:count_1\ ,
        count_0 => \emFile:SPI0:BSPIM:count_0\ ,
        tc => \emFile:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CRTC:bI2C_UDB:status_3\ * 
              !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:status_3\ * 
              \I2CRTC:bI2C_UDB:cs_addr_shifter_1\
            + \I2CRTC:bI2C_UDB:status_3\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\
            + \I2CRTC:bI2C_UDB:status_3\ * \I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:overflow\
        );
        Output = \Dial:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dial:Net_1260\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Dial:Net_1260\ * !\Dial:bQuadDec:error\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:overflow\ * 
              !\Dial:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \Dial:Cnt8:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Dial:Cnt8:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Dial:Net_1260\ ,
        clock => Net_15 ,
        status_6 => \Dial:Cnt8:CounterUDB:status_6\ ,
        status_5 => \Dial:Cnt8:CounterUDB:status_5\ ,
        status_3 => \Dial:Cnt8:CounterUDB:status_3\ ,
        status_2 => \Dial:Cnt8:CounterUDB:status_2\ ,
        status_1 => \Dial:Cnt8:CounterUDB:status_1\ ,
        status_0 => \Dial:Cnt8:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Dial:Net_1203\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dial:Net_1260\ * \Dial:Net_1203\ * \Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dial:Net_1251\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              !\Dial:bQuadDec:quad_A_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              \Dial:bQuadDec:quad_A_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\
            + \Dial:Net_1251_split\
        );
        Output = \Dial:Net_1251\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Dial:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\
            + \Dial:Net_1251\ * !\Dial:Net_1260\ * \Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2CRTC:bI2C_UDB:sda_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:sda_in_last2_reg\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:bus_busy_reg\
            + \I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CRTC:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:sda_in_last2_reg\ * 
              \I2CRTC:bI2C_UDB:bus_busy_reg\
            + \I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2CRTC:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CRTC:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2CRTC:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CRTC:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2CRTC:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2CRTC:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\PRS:ClkSp:CtrlReg\
    PORT MAP (
        control_7 => \PRS:control_7\ ,
        control_6 => \PRS:control_6\ ,
        control_5 => \PRS:control_5\ ,
        control_4 => \PRS:control_4\ ,
        control_3 => \PRS:control_3\ ,
        control_2 => \PRS:control_2\ ,
        control_1 => \PRS:ctrl_api_clock\ ,
        control_0 => \PRS:enable_final\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:control_7\ * 
              !\Dial:Cnt8:CounterUDB:count_stored_i\ * \Dial:Net_1203\
        );
        Output = \Dial:Cnt8:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PRS:genblk2:Sync1__AND\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PRS:ctrl_api_clock\ * \PRS:enable_final\
        );
        Output = \PRS:genblk2:Sync1__AND_OUT\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CRTC:bI2C_UDB:control_1\
        );
        Output = \I2CRTC:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Net_1203\
        );
        Output = \Dial:Cnt8:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PRS:sC16:PRSdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_0 => \PRS:enable_final\ ,
        chain_in => \PRS:sC16:PRSdp:carry\ ,
        clk_en => \PRS:genblk2:Sync1__AND_OUT\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PRS:genblk2:Sync1__AND_OUT\)
    Previous in chain : \PRS:sC16:PRSdp:u0\

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2CRTC:bI2C_UDB:status_0\ * 
              !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CRTC:bI2C_UDB:status_2\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:status_2\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\
            + \I2CRTC:bI2C_UDB:status_2\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\
            + \I2CRTC:bI2C_UDB:status_2\ * \I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:control_5\ * 
              !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:control_4\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CRTC:bI2C_UDB:control_7\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:control_5\ * \I2CRTC:bI2C_UDB:control_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Dial:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dial:bQuadDec:quad_A_delayed_0\ * 
              !\Dial:bQuadDec:quad_A_delayed_1\ * 
              !\Dial:bQuadDec:quad_A_delayed_2\ * \Dial:bQuadDec:quad_A_filt\
            + \Dial:bQuadDec:quad_A_delayed_0\ * 
              \Dial:bQuadDec:quad_A_delayed_1\ * 
              \Dial:bQuadDec:quad_A_delayed_2\ * !\Dial:bQuadDec:quad_A_filt\
        );
        Output = \Dial:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dial:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_A_delayed_0\
        );
        Output = \Dial:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dial:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_A_delayed_1\
        );
        Output = \Dial:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\I2CRTC:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2CRTC:Net_970\ ,
        control_7 => \I2CRTC:bI2C_UDB:control_7\ ,
        control_6 => \I2CRTC:bI2C_UDB:control_6\ ,
        control_5 => \I2CRTC:bI2C_UDB:control_5\ ,
        control_4 => \I2CRTC:bI2C_UDB:control_4\ ,
        control_3 => \I2CRTC:bI2C_UDB:control_3\ ,
        control_2 => \I2CRTC:bI2C_UDB:control_2\ ,
        control_1 => \I2CRTC:bI2C_UDB:control_1\ ,
        control_0 => \I2CRTC:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2CRTC:bI2C_UDB:tx_reg_empty\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\
            + !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_2_split\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2CRTC:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:status_1\
        );
        Output = \Dial:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dial:Net_1276\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Dial:Cnt8:CounterUDB:status_1\ * 
              !\Dial:Cnt8:CounterUDB:overflow\
        );
        Output = \Dial:Net_1276\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dial:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17
        );
        Output = \Dial:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Dial:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_15 ,
        control_7 => \Dial:Cnt8:CounterUDB:control_7\ ,
        control_6 => \Dial:Cnt8:CounterUDB:control_6\ ,
        control_5 => \Dial:Cnt8:CounterUDB:control_5\ ,
        control_4 => \Dial:Cnt8:CounterUDB:control_4\ ,
        control_3 => \Dial:Cnt8:CounterUDB:control_3\ ,
        control_2 => \Dial:Cnt8:CounterUDB:control_2\ ,
        control_1 => \Dial:Cnt8:CounterUDB:control_1\ ,
        control_0 => \Dial:Cnt8:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
            + \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
            + \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
            + \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
        );
        Output = \I2CRTC:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2CRTC:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:sda_in_reg\
        );
        Output = \I2CRTC:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:scl_in_reg\
        );
        Output = \I2CRTC:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:Net_1109_0\
        );
        Output = \I2CRTC:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CRTC:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CRTC:Net_1109_0\ * !\I2CRTC:Net_643_3\
            + \I2CRTC:Net_1109_0\ * \I2CRTC:Net_643_3\
        );
        Output = \I2CRTC:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2CRTC:bI2C_UDB:status_1\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              \I2CRTC:Net_1109_1\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:status_1\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:Net_1109_1\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:status_1\ * \I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:Net_1109_1\
        );
        Output = \I2CRTC:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * \emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:tx_status_1\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:tx_status_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\
        );
        Output = \emFile:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
        );
        Output = \emFile:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PRS:sC16:PRSdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_0 => \PRS:enable_final\ ,
        chain_out => \PRS:sC16:PRSdp:carry\ ,
        clk_en => \PRS:genblk2:Sync1__AND_OUT\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PRS:genblk2:Sync1__AND_OUT\)
    Next in chain : \PRS:sC16:PRSdp:u1\

statusicell: Name =\emFile:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        status_4 => \emFile:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \emFile:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \emFile:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \emFile:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \emFile:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_4\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_3\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_2\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile:SPI0:BSPIM:count_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:mosi_from_dp\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\emFile:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        status_6 => \emFile:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \emFile:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \emFile:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Dial:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = \Dial:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:clkgen_tc\ * !\I2CRTC:bI2C_UDB:cnt_reset\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2CRTC:bI2C_UDB:clkgen_tc\ * !\I2CRTC:bI2C_UDB:cnt_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\
            + \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\emFile:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        cs_addr_2 => \emFile:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \emFile:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \emFile:SPI0:BSPIM:state_0\ ,
        route_si => \emFile:Net_16\ ,
        f1_load => \emFile:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \emFile:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \emFile:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \emFile:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \emFile:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \emFile:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_0_split\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\
            + !\I2CRTC:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:Net_643_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:cnt_reset\
        );
        Output = \I2CRTC:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CRTC:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:clkgen_tc\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:cnt_reset\
        );
        Output = \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2CRTC:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2CRTC:Net_970\ ,
        cs_addr_1 => \I2CRTC:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2CRTC:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2CRTC:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2CRTC:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\I2CRTC:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CRTC:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBFS:ep_5\
        PORT MAP (
            interrupt => \USBFS:ep_int_5\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =enc_sw_int
        PORT MAP (
            interrupt => Net_18 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =sw1_int
        PORT MAP (
            interrupt => Net_50 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =tx_int
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2COLED:I2C_IRQ\
        PORT MAP (
            interrupt => \I2COLED:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_51 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = enc_b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => enc_b(0)__PA ,
        fb => Net_17 ,
        pad => enc_b(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = enc_a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => enc_a(0)__PA ,
        fb => Net_14 ,
        pad => enc_a(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = enc_sw(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => enc_sw(0)__PA ,
        fb => Net_18 ,
        pad => enc_sw(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = sw1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => sw1(0)__PA ,
        fb => Net_50 ,
        pad => sw1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \emFile:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:sclk0(0)\__PA ,
        pin_input => \emFile:Net_22\ ,
        pad => \emFile:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \emFile:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:mosi0(0)\__PA ,
        pin_input => \emFile:Net_10\ ,
        pad => \emFile:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \emFile:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:miso0(0)\__PA ,
        fb => \emFile:Net_16\ ,
        pad => \emFile:miso0(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \emFile:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:SPI0_CS(0)\__PA ,
        pad => \emFile:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = SDA_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_RTC(0)__PA ,
        fb => \I2CRTC:Net_1109_1\ ,
        pin_input => \I2CRTC:sda_x_wire\ ,
        pad => SDA_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCL_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_RTC(0)__PA ,
        fb => \I2CRTC:Net_1109_0\ ,
        pin_input => \I2CRTC:Net_643_3\ ,
        pad => SCL_RTC(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_OLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_OLED(0)__PA ,
        fb => \I2COLED:Net_1109_0\ ,
        pin_input => \I2COLED:Net_643_0\ ,
        pad => SCL_OLED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_OLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_OLED(0)__PA ,
        fb => \I2COLED:Net_1109_1\ ,
        pin_input => \I2COLED:sda_x_wire\ ,
        pad => SDA_OLED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_7 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_2 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \emFile:Net_19\ ,
            dclk_0 => \emFile:Net_19_local\ ,
            dclk_glb_1 => Net_15 ,
            dclk_1 => Net_15_local ,
            dclk_glb_2 => \I2CRTC:Net_970\ ,
            dclk_2 => \I2CRTC:Net_970_local\ ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2COLED:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2COLED:Net_1109_0\ ,
            sda_in => \I2COLED:Net_1109_1\ ,
            scl_out => \I2COLED:Net_643_0\ ,
            sda_out => \I2COLED:sda_x_wire\ ,
            interrupt => \I2COLED:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_51 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+---------------------------------------------------
   0 |   6 |     * |      NONE |      RES_PULL_UP |            enc_b(0) | FB(Net_17)
     |   7 |     * |      NONE |      RES_PULL_UP |            enc_a(0) | FB(Net_14)
-----+-----+-------+-----------+------------------+---------------------+---------------------------------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |           enc_sw(0) | FB(Net_18)
     |   1 |     * |      NONE |         CMOS_OUT |              LED(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |              sw1(0) | FB(Net_50)
     |   4 |     * |      NONE |         CMOS_OUT |   \emFile:sclk0(0)\ | In(\emFile:Net_22\)
     |   5 |     * |      NONE |         CMOS_OUT |   \emFile:mosi0(0)\ | In(\emFile:Net_10\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   \emFile:miso0(0)\ | FB(\emFile:Net_16\)
     |   7 |     * |      NONE |         CMOS_OUT | \emFile:SPI0_CS(0)\ | 
-----+-----+-------+-----------+------------------+---------------------+---------------------------------------------------
   3 |   6 |     * |      NONE |      RES_PULL_UP |          SDA_RTC(0) | FB(\I2CRTC:Net_1109_1\), In(\I2CRTC:sda_x_wire\)
     |   7 |     * |      NONE |      RES_PULL_UP |          SCL_RTC(0) | FB(\I2CRTC:Net_1109_0\), In(\I2CRTC:Net_643_3\)
-----+-----+-------+-----------+------------------+---------------------+---------------------------------------------------
  12 |   0 |     * |      NONE |      RES_PULL_UP |         SCL_OLED(0) | FB(\I2COLED:Net_1109_0\), In(\I2COLED:Net_643_0\)
     |   1 |     * |      NONE |      RES_PULL_UP |         SDA_OLED(0) | FB(\I2COLED:Net_1109_1\), In(\I2COLED:sda_x_wire\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |             Rx_1(0) | FB(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |             Tx_1(0) | In(Net_2)
-----+-----+-------+-----------+------------------+---------------------+---------------------------------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |       \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |       \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
----------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.133ms
Digital Placement phase: Elapsed time ==> 2s.883ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Complete_r.vh2" --pcf-path "Complete.pco" --des-name "Complete" --dsf-path "Complete.dsf" --sdc-path "Complete.sdc" --lib-path "Complete_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.749ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.215ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Complete_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.649ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.251ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.504ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.504ms
API generation phase: Elapsed time ==> 2s.919ms
Dependency generation phase: Elapsed time ==> 0s.037ms
Cleanup phase: Elapsed time ==> 0s.001ms
