

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Tue Dec 31 16:01:06 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.69|     6.380|        3.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1971|  7851|  1971|  7851|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1969|  7849|        15|          5|          1| 392 ~ 1568 |    yes   |
        +----------+------+------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|    920|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    260|    -|
|Register         |        0|      -|    1138|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|    1138|   1212|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_5ns_7ns_4ns_11_1_1_U68  |network_mac_muladd_5ns_7ns_4ns_11_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_30_1_1_U69         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U70         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U71         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U72         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U73         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U74         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U75         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U76         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U77         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln40_18_fu_546_p2         |     *    |      0|  0|  26|           4|           6|
    |mul_ln40_fu_442_p2            |     *    |      0|  0|  26|           4|           6|
    |mul_ln48_2_fu_551_p2          |     *    |      0|  0|  17|           4|           5|
    |mul_ln48_fu_447_p2            |     *    |      0|  0|  17|           4|           5|
    |mul_ln4_fu_396_p2             |     *    |      0|  0|  13|           4|           4|
    |tmp10_0_0_mid2_fu_680_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp10_1_0_mid2_fu_722_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp10_2_0_mid2_fu_730_p2      |     *    |      0|  0|  33|           6|           7|
    |add_ln23_fu_504_p2            |     +    |      0|  0|  13|           1|          11|
    |add_ln24_10_fu_599_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln24_11_fu_667_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln24_12_fu_672_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln24_13_fu_703_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln24_14_fu_708_p2         |     +    |      0|  0|  15|           4|           7|
    |add_ln24_8_fu_534_p2          |     +    |      0|  0|  15|           2|           7|
    |add_ln24_9_fu_540_p2          |     +    |      0|  0|  15|           2|           7|
    |add_ln24_fu_586_p2            |     +    |      0|  0|  15|           1|           7|
    |add_ln27_2_fu_484_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln27_fu_436_p2            |     +    |      0|  0|  15|           6|           6|
    |add_ln32_2_fu_580_p2          |     +    |      0|  0|  15|           1|           8|
    |add_ln40_12_fu_789_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln40_13_fu_743_p2         |     +    |      0|  0|  13|           2|           4|
    |add_ln40_14_fu_752_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln40_15_fu_798_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln40_16_fu_817_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln40_17_fu_821_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln40_18_fu_825_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln40_19_fu_829_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln40_20_fu_833_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln40_fu_738_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln48_10_fu_940_p2         |     +    |      0|  0|  23|          16|          16|
    |add_ln48_11_fu_977_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln48_12_fu_981_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln48_13_fu_986_p2         |     +    |      0|  0|  23|          16|          16|
    |add_ln48_14_fu_1026_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln48_15_fu_1031_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln48_16_fu_1036_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln48_17_fu_1040_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln48_9_fu_899_p2          |     +    |      0|  0|  23|          16|          16|
    |out_d_fu_457_p2               |     +    |      0|  0|  13|           1|           4|
    |out_h_fu_624_p2               |     +    |      0|  0|  13|           1|           4|
    |out_w_fu_780_p2               |     +    |      0|  0|  13|           1|           4|
    |tmp10_1_0_mid2_v_v_fu_685_p2  |     +    |      0|  0|  15|           1|           7|
    |tmp10_2_0_mid2_v_v_fu_690_p2  |     +    |      0|  0|  15|           2|           7|
    |tmp11_fu_499_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp11_mid1_fu_646_p2          |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_fu_494_p2             |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_mid1_fu_633_p2        |     +    |      0|  0|  15|           7|           7|
    |icmp_ln23_fu_452_p2           |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln32_fu_463_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln33_2_fu_556_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln33_fu_410_p2           |   icmp   |      0|  0|   9|           4|           1|
    |empty_61_fu_567_p2            |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_572_p3        |  select  |      0|  0|   4|           1|           1|
    |select_ln24_10_fu_604_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln24_11_fu_609_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln24_12_fu_614_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln24_13_fu_619_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln24_14_fu_561_p3      |  select  |      0|  0|   2|           1|           1|
    |select_ln24_8_fu_520_p3       |  select  |      0|  0|   6|           1|           6|
    |select_ln24_9_fu_713_p3       |  select  |      0|  0|   4|           1|           4|
    |select_ln24_fu_510_p3         |  select  |      0|  0|   4|           1|           1|
    |select_ln32_14_fu_757_p3      |  select  |      0|  0|   8|           1|           1|
    |select_ln32_fu_771_p3         |  select  |      0|  0|   4|           1|           4|
    |tmp10_0_0_mid2_v_v_fu_639_p3  |  select  |      0|  0|   7|           1|           7|
    |tmp12_mid2_v_v_fu_652_p3      |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 920|         394|         522|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten48_phi_fu_302_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_326_p4    |   9|          2|    8|         16|
    |ap_phi_mux_out_d_0_phi_fu_314_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_h_0_phi_fu_338_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_349_p4           |   9|          2|    4|          8|
    |indvar_flatten48_reg_298                   |   9|          2|   11|         22|
    |indvar_flatten_reg_322                     |   9|          2|    8|         16|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |kernel_address0                            |  33|          6|    7|         42|
    |kernel_address1                            |  27|          5|    7|         35|
    |out_d_0_reg_310                            |   9|          2|    4|          8|
    |out_h_0_reg_334                            |   9|          2|    4|          8|
    |out_w_0_reg_345                            |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 260|         52|  106|        365|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln23_reg_1209                |  11|   0|   11|          0|
    |add_ln24_10_reg_1296             |   7|   0|    7|          0|
    |add_ln24_11_reg_1338             |   7|   0|    7|          0|
    |add_ln24_12_reg_1343             |   7|   0|    7|          0|
    |add_ln24_13_reg_1385             |   7|   0|    7|          0|
    |add_ln24_14_reg_1390             |   7|   0|    7|          0|
    |add_ln24_8_reg_1235              |   7|   0|    7|          0|
    |add_ln24_9_reg_1240              |   7|   0|    7|          0|
    |add_ln24_reg_1281                |   7|   0|    7|          0|
    |add_ln27_2_reg_1194              |   6|   0|    6|          0|
    |add_ln27_reg_1153                |   6|   0|    6|          0|
    |add_ln32_2_reg_1271              |   8|   0|    8|          0|
    |add_ln40_12_reg_1484             |  11|   0|   11|          0|
    |add_ln40_14_reg_1433             |  11|   0|   11|          0|
    |add_ln40_15_reg_1494             |  11|   0|   11|          0|
    |add_ln40_16_reg_1524             |  11|   0|   11|          0|
    |add_ln40_17_reg_1529             |  11|   0|   11|          0|
    |add_ln40_18_reg_1534             |  11|   0|   11|          0|
    |add_ln40_19_reg_1539             |  11|   0|   11|          0|
    |add_ln40_20_reg_1544             |  11|   0|   11|          0|
    |add_ln40_reg_1422                |  11|   0|   11|          0|
    |add_ln48_10_reg_1629             |  16|   0|   16|          0|
    |add_ln48_12_reg_1644             |  16|   0|   16|          0|
    |add_ln48_13_reg_1649             |  16|   0|   16|          0|
    |add_ln48_15_reg_1669             |  16|   0|   16|          0|
    |add_ln48_17_reg_1674             |  16|   0|   16|          0|
    |add_ln48_9_reg_1604              |  16|   0|   16|          0|
    |add_ln48_reg_1549                |  11|   0|   11|          0|
    |add_ln48_reg_1549_pp0_iter2_reg  |  11|   0|   11|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |bias_load_reg_1554               |  16|   0|   16|          0|
    |empty_reg_1133                   |   4|   0|    4|          0|
    |icmp_ln23_reg_1170               |   1|   0|    1|          0|
    |icmp_ln32_reg_1180               |   1|   0|    1|          0|
    |icmp_ln33_reg_1148               |   1|   0|    1|          0|
    |indvar_flatten48_reg_298         |  11|   0|   11|          0|
    |indvar_flatten_reg_322           |   8|   0|    8|          0|
    |kernel_load_10_reg_1323          |  16|   0|   16|          0|
    |kernel_load_11_reg_1328          |  16|   0|   16|          0|
    |kernel_load_12_reg_1370          |  16|   0|   16|          0|
    |kernel_load_13_reg_1443          |  16|   0|   16|          0|
    |kernel_load_14_reg_1448          |  16|   0|   16|          0|
    |kernel_load_15_reg_1499          |  16|   0|   16|          0|
    |kernel_load_16_reg_1504          |  16|   0|   16|          0|
    |kernel_load_9_reg_1365           |  16|   0|   16|          0|
    |kernel_load_reg_1276             |  16|   0|   16|          0|
    |mul_ln40_10_reg_1579             |  30|   0|   30|          0|
    |mul_ln40_11_reg_1564             |  30|   0|   30|          0|
    |mul_ln40_12_reg_1589             |  30|   0|   30|          0|
    |mul_ln40_13_reg_1614             |  30|   0|   30|          0|
    |mul_ln40_14_reg_1619             |  30|   0|   30|          0|
    |mul_ln40_15_reg_1634             |  30|   0|   30|          0|
    |mul_ln40_16_reg_1639             |  30|   0|   30|          0|
    |mul_ln40_17_reg_1664             |  30|   0|   30|          0|
    |mul_ln40_18_reg_1245             |   7|   0|    7|          0|
    |mul_ln40_9_reg_1559              |  30|   0|   30|          0|
    |mul_ln40_reg_1158                |   7|   0|    7|          0|
    |mul_ln48_2_reg_1251              |   7|   0|    7|          0|
    |mul_ln48_reg_1164                |   7|   0|    7|          0|
    |mul_ln4_reg_1138                 |   8|   0|    8|          0|
    |out_d_0_reg_310                  |   4|   0|    4|          0|
    |out_d_reg_1174                   |   4|   0|    4|          0|
    |out_h_0_reg_334                  |   4|   0|    4|          0|
    |out_h_reg_1301                   |   4|   0|    4|          0|
    |out_w_0_mid2_reg_1264            |   4|   0|    4|          0|
    |out_w_0_reg_345                  |   4|   0|    4|          0|
    |out_w_reg_1473                   |   4|   0|    4|          0|
    |reg_356                          |  16|   0|   16|          0|
    |reg_360                          |  16|   0|   16|          0|
    |select_ln24_14_reg_1257          |   1|   0|    1|          0|
    |select_ln24_9_reg_1395           |   4|   0|    4|          0|
    |select_ln24_reg_1214             |   4|   0|    4|          0|
    |select_ln32_14_reg_1438          |   8|   0|    8|          0|
    |select_ln32_reg_1463             |   4|   0|    4|          0|
    |tmp10_0_0_mid2_reg_1348          |  11|   0|   11|          0|
    |tmp10_0_0_mid2_v_v_reg_1306      |   7|   0|    7|          0|
    |tmp10_1_0_mid2_reg_1401          |  11|   0|   11|          0|
    |tmp10_1_0_mid2_v_v_reg_1355      |   7|   0|    7|          0|
    |tmp10_2_0_mid2_reg_1408          |  11|   0|   11|          0|
    |tmp10_2_0_mid2_v_v_reg_1360      |   7|   0|    7|          0|
    |tmp11_reg_1204                   |   7|   0|    7|          0|
    |tmp12_mid2_v_v_reg_1313          |   7|   0|    7|          0|
    |tmp_0_0_reg_1199                 |   7|   0|    7|          0|
    |tmp_2_reg_1143                   |   8|   0|   11|          3|
    |trunc_ln48_3_reg_1654            |  16|   0|   16|          0|
    |trunc_ln48_4_reg_1659            |  16|   0|   16|          0|
    |trunc_ln48_9_reg_1609            |  16|   0|   16|          0|
    |trunc_ln48_s_reg_1584            |  16|   0|   16|          0|
    |zext_ln24_19_reg_1225            |   6|   0|    7|          1|
    |zext_ln40_13_reg_1415            |   4|   0|   11|          7|
    |zext_ln40_15_reg_1478            |   4|   0|   11|          7|
    |zext_ln40_17_reg_1427            |   4|   0|   11|          7|
    |zext_ln40_1_cast14_reg_1115      |   6|   0|   11|          5|
    |zext_ln40_reg_1109               |   6|   0|    7|          1|
    |zext_ln48_1_cast_reg_1128        |   5|   0|   11|          6|
    |zext_ln48_reg_1122               |   5|   0|    7|          2|
    |icmp_ln23_reg_1170               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1138|  32| 1114|         39|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_address0    | out |    7|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel_address1    | out |    7|  ap_memory |         kernel         |     array    |
|kernel_ce1         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q1          |  in |   16|  ap_memory |         kernel         |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

