Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 01:40:22 2024
| Host         : DESKTOP-5CTLBIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-23  Warning           Combinational loop found                                          1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (402)
8. checking generated_clocks (0)
9. checking loops (8)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dataConsume1/cur_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dataConsume1/cur_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dataConsume1/cur_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dataConsume1/cur_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (402)
--------------------------------
 There are 402 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (8)
---------------------
 There are 8 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.692        0.000                      0                  962        0.049        0.000                      0                  962        4.500        0.000                       0                   408  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out_clk_wiz_0     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out_clk_wiz_0_1   {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out_clk_wiz_0           0.692        0.000                      0                  962        0.292        0.000                      0                  962        4.500        0.000                       0                   404  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out_clk_wiz_0_1         0.708        0.000                      0                  962        0.292        0.000                      0                  962        4.500        0.000                       0                   404  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          0.692        0.000                      0                  962        0.049        0.000                      0                  962  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        0.692        0.000                      0                  962        0.049        0.000                      0                  962  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out_clk_wiz_0                           
(none)                clk_out_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out_clk_wiz_0     
(none)                                      clk_out_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 3.528ns (38.895%)  route 5.543ns (61.105%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.688     5.231    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.299     5.530 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.530    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.108 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=7, routed)           0.852     6.960    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.301     7.261 r  dataConsume1/maxIndex[1][0]_i_4/O
                         net (fo=4, routed)           0.819     8.079    dataConsume1/maxIndex[1][0]_i_4_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.203 r  dataConsume1/maxIndex[1][0]_i_1/O
                         net (fo=1, routed)           0.000     8.203    dataConsume1/maxIndex[1][0]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.532    dataConsume1/CLK
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/C
                         clock pessimism              0.575     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.031     8.895    dataConsume1/maxIndex_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 3.528ns (38.916%)  route 5.538ns (61.084%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.688     5.231    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.299     5.530 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.530    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.108 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=7, routed)           0.852     6.960    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.301     7.261 r  dataConsume1/maxIndex[1][0]_i_4/O
                         net (fo=4, routed)           0.814     8.074    dataConsume1/maxIndex[1][0]_i_4_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.198 r  dataConsume1/maxIndex[0][3]_i_1/O
                         net (fo=1, routed)           0.000     8.198    dataConsume1/maxIndex[0][3]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.532    dataConsume1/CLK
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/C
                         clock pessimism              0.575     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.029     8.893    dataConsume1/maxIndex_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 3.599ns (40.036%)  route 5.390ns (59.964%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.351     4.895    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.299     5.194 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_4/O
                         net (fo=1, routed)           0.000     5.194    dataConsume1/maxIndex_reg[1]1__13_carry_i_4_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.837 r  dataConsume1/maxIndex_reg[1]1__13_carry/O[3]
                         net (fo=7, routed)           1.042     6.878    dataConsume1/maxIndex_reg[1]1__13_carry_n_4
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.307     7.185 r  dataConsume1/maxIndex[1][0]_i_3/O
                         net (fo=4, routed)           0.813     7.998    dataConsume1/maxIndex[1][0]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  dataConsume1/maxIndex[0][1]_i_1/O
                         net (fo=1, routed)           0.000     8.122    dataConsume1/maxIndex[0][1]_i_1_n_0
    SLICE_X1Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.507     8.531    dataConsume1/CLK
    SLICE_X1Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.242     8.863    
    SLICE_X1Y59          FDRE (Setup_fdre_C_D)        0.029     8.892    dataConsume1/maxIndex_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 3.528ns (39.392%)  route 5.428ns (60.608%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.688     5.231    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.299     5.530 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.530    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.108 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=7, routed)           0.852     6.960    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.301     7.261 r  dataConsume1/maxIndex[1][0]_i_4/O
                         net (fo=4, routed)           0.704     7.965    dataConsume1/maxIndex[1][0]_i_4_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.124     8.089 r  dataConsume1/maxIndex[0][2]_i_1/O
                         net (fo=1, routed)           0.000     8.089    dataConsume1/maxIndex[0][2]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.507     8.531    dataConsume1/CLK
    SLICE_X2Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.242     8.863    
    SLICE_X2Y59          FDRE (Setup_fdre_C_D)        0.077     8.940    dataConsume1/maxIndex_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 3.332ns (37.542%)  route 5.543ns (62.458%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.789     7.884    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.008 r  dataConsume1/maxIndex[2][0]_i_1/O
                         net (fo=1, routed)           0.000     8.008    dataConsume1/maxIndex[2][0]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.506     8.530    dataConsume1/CLK
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.077     8.925    dataConsume1/maxIndex_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 3.332ns (37.554%)  route 5.540ns (62.446%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.786     7.881    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  dataConsume1/maxIndex[2][1]_i_1/O
                         net (fo=1, routed)           0.000     8.005    dataConsume1/maxIndex[2][1]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.506     8.530    dataConsume1/CLK
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.081     8.929    dataConsume1/maxIndex_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 3.404ns (38.890%)  route 5.349ns (61.110%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.351     4.895    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.299     5.194 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_4/O
                         net (fo=1, routed)           0.000     5.194    dataConsume1/maxIndex_reg[1]1__13_carry_i_4_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.772 r  dataConsume1/maxIndex_reg[1]1__13_carry/O[2]
                         net (fo=7, routed)           1.138     6.910    dataConsume1/maxIndex_reg[1]1__13_carry_n_5
    SLICE_X1Y58          LUT6 (Prop_lut6_I2_O)        0.301     7.211 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=5, routed)           0.674     7.886    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.532    dataConsume1/CLK
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/C
                         clock pessimism              0.575     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)       -0.047     8.817    dataConsume1/maxIndex_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 3.332ns (38.163%)  route 5.399ns (61.837%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.645     7.740    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  dataConsume1/maxIndex[2][2]_i_1/O
                         net (fo=1, routed)           0.000     7.864    dataConsume1/maxIndex[2][2]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.507     8.531    dataConsume1/CLK
    SLICE_X3Y59          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.242     8.863    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.029     8.892    dataConsume1/maxIndex_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 3.332ns (38.134%)  route 5.406ns (61.866%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.651     7.746    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.870 r  dataConsume1/maxIndex[2][3]_i_2/O
                         net (fo=1, routed)           0.000     7.870    dataConsume1/maxIndex[2][3]_i_2_n_0
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.506     8.530    dataConsume1/CLK
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.079     8.927    dataConsume1/maxIndex_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 3.650ns (45.165%)  route 4.431ns (54.835%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[1]
                         net (fo=3, routed)           0.456     5.111    dataConsume1/maxIndex_reg[1]1_carry__1_n_6
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.303     5.414 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.414    dataConsume1/maxIndex_reg[1]1__13_carry_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.794 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.117 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=7, routed)           0.791     6.908    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.306     7.214 r  dataConsume1/maxIndex[1][2]_i_1/O
                         net (fo=1, routed)           0.000     7.214    dataConsume1/maxIndex[1][2]_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.532    dataConsume1/CLK
    SLICE_X1Y57          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/C
                         clock pessimism              0.575     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)        0.029     8.893    dataConsume1/maxIndex_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[4][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.836%)  route 0.178ns (58.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.594    -0.570    dataConsume1/CLK
    SLICE_X3Y52          FDRE                                         r  dataConsume1/dataResults_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  dataConsume1/dataResults_reg[4][7]/Q
                         net (fo=1, routed)           0.178    -0.264    cmdProc1/dataResults[4][7]
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    cmdProc1/clk
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[4][7]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X2Y53          FDSE (Hold_fdse_C_D)        -0.001    -0.556    cmdProc1/reg_dataResults_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[3][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (46.003%)  route 0.174ns (53.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X2Y54          FDRE                                         r  dataConsume1/dataResults_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  dataConsume1/dataResults_reg[3][3]/Q
                         net (fo=1, routed)           0.174    -0.249    cmdProc1/dataResults[3][3]
    SLICE_X3Y55          FDSE                                         r  cmdProc1/reg_dataResults_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    cmdProc1/clk
    SLICE_X3Y55          FDSE                                         r  cmdProc1/reg_dataResults_reg[3][3]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X3Y55          FDSE (Hold_fdse_C_D)         0.013    -0.542    cmdProc1/reg_dataResults_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.924%)  route 0.174ns (54.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDSE (Prop_fdse_C_Q)         0.148    -0.427 r  rx/rcvDataReg_reg[5]/Q
                         net (fo=1, routed)           0.174    -0.252    cmdProc1/rxData[5]
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    cmdProc1/clk
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X3Y63          FDSE (Hold_fdse_C_D)         0.012    -0.548    cmdProc1/byteNum_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.159%)  route 0.180ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDSE (Prop_fdse_C_Q)         0.148    -0.427 r  rx/rcvDataReg_reg[7]/Q
                         net (fo=1, routed)           0.180    -0.247    cmdProc1/rxData[7]
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    cmdProc1/clk
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][7]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X3Y63          FDSE (Hold_fdse_C_D)         0.017    -0.543    cmdProc1/byteNum_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.856%)  route 0.201ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X3Y54          FDRE                                         r  dataConsume1/dataResults_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  dataConsume1/dataResults_reg[6][6]/Q
                         net (fo=1, routed)           0.201    -0.241    cmdProc1/dataResults[6][6]
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    cmdProc1/clk
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][6]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X2Y53          FDSE (Hold_fdse_C_D)         0.010    -0.545    cmdProc1/reg_dataResults_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 cmdProc1/byteNum_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_numWords_bcd_reg[1][1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.696%)  route 0.211ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.591    -0.573    cmdProc1/clk
    SLICE_X2Y61          FDSE                                         r  cmdProc1/byteNum_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDSE (Prop_fdse_C_Q)         0.164    -0.409 r  cmdProc1/byteNum_reg[1][1]/Q
                         net (fo=4, routed)           0.211    -0.197    cmdProc1/p_0_in[9]
    SLICE_X1Y60          FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.861    -0.809    cmdProc1/clk
    SLICE_X1Y60          FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[1][1]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X1Y60          FDSE (Hold_fdse_C_D)         0.055    -0.502    cmdProc1/reg_numWords_bcd_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dataConsume1/reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.719%)  route 0.211ns (62.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X3Y53          FDRE                                         r  dataConsume1/reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  dataConsume1/reg5_reg[6]/Q
                         net (fo=2, routed)           0.211    -0.231    dataConsume1/reg5[6]
    SLICE_X3Y54          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    dataConsume1/CLK
    SLICE_X3Y54          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.018    -0.537    dataConsume1/dataResults_reg[5][6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.594    -0.570    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  dataConsume1/dataResults_reg[6][5]/Q
                         net (fo=1, routed)           0.176    -0.245    cmdProc1/dataResults[6][5]
    SLICE_X2Y51          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.864    -0.806    cmdProc1/clk
    SLICE_X2Y51          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][5]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X2Y51          FDSE (Hold_fdse_C_D)        -0.001    -0.555    cmdProc1/reg_dataResults_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.640%)  route 0.221ns (51.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.564    -0.600    dataGen1/CLK
    SLICE_X12Y56         FDRE                                         r  dataGen1/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  dataGen1/index_reg[1]/Q
                         net (fo=9, routed)           0.221    -0.215    dataGen1/index[1]
    SLICE_X12Y56         LUT2 (Prop_lut2_I1_O)        0.045    -0.170 r  dataGen1/index[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.170    dataGen1/index_0[1]
    SLICE_X12Y56         FDRE                                         r  dataGen1/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.833    -0.837    dataGen1/CLK
    SLICE_X12Y56         FDRE                                         r  dataGen1/index_reg[1]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.120    -0.480    dataGen1/index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.863%)  route 0.210ns (56.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    rx/CLK
    SLICE_X2Y65          FDSE                                         r  rx/rcvShiftReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDSE (Prop_fdse_C_Q)         0.164    -0.411 r  rx/rcvShiftReg_reg[8]/Q
                         net (fo=2, routed)           0.210    -0.201    rx/p_0_in__1[7]
    SLICE_X2Y65          FDSE                                         r  rx/rcvShiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.857    -0.813    rx/CLK
    SLICE_X2Y65          FDSE                                         r  rx/rcvShiftReg_reg[7]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X2Y65          FDSE (Hold_fdse_C_D)         0.063    -0.512    rx/rcvShiftReg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y62     cmdProc1/FSM_sequential_curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y61      cmdProc1/FSM_sequential_curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y61     cmdProc1/FSM_sequential_curState_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y55      cmdProc1/byteCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y55      cmdProc1/byteCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y55      cmdProc1/byteCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y62     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y62     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y61      cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y61      cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61     cmdProc1/FSM_sequential_curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y62     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y62     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y61      cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y61      cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61     cmdProc1/FSM_sequential_curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 3.528ns (38.895%)  route 5.543ns (61.105%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.688     5.231    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.299     5.530 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.530    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.108 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=7, routed)           0.852     6.960    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.301     7.261 r  dataConsume1/maxIndex[1][0]_i_4/O
                         net (fo=4, routed)           0.819     8.079    dataConsume1/maxIndex[1][0]_i_4_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.203 r  dataConsume1/maxIndex[1][0]_i_1/O
                         net (fo=1, routed)           0.000     8.203    dataConsume1/maxIndex[1][0]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.531    dataConsume1/CLK
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.226     8.881    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.031     8.912    dataConsume1/maxIndex_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 3.528ns (38.916%)  route 5.538ns (61.084%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.688     5.231    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.299     5.530 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.530    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.108 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=7, routed)           0.852     6.960    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.301     7.261 r  dataConsume1/maxIndex[1][0]_i_4/O
                         net (fo=4, routed)           0.814     8.074    dataConsume1/maxIndex[1][0]_i_4_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.198 r  dataConsume1/maxIndex[0][3]_i_1/O
                         net (fo=1, routed)           0.000     8.198    dataConsume1/maxIndex[0][3]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.531    dataConsume1/CLK
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.226     8.881    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.029     8.910    dataConsume1/maxIndex_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 3.599ns (40.036%)  route 5.390ns (59.964%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.351     4.895    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.299     5.194 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_4/O
                         net (fo=1, routed)           0.000     5.194    dataConsume1/maxIndex_reg[1]1__13_carry_i_4_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.837 r  dataConsume1/maxIndex_reg[1]1__13_carry/O[3]
                         net (fo=7, routed)           1.042     6.878    dataConsume1/maxIndex_reg[1]1__13_carry_n_4
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.307     7.185 r  dataConsume1/maxIndex[1][0]_i_3/O
                         net (fo=4, routed)           0.813     7.998    dataConsume1/maxIndex[1][0]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  dataConsume1/maxIndex[0][1]_i_1/O
                         net (fo=1, routed)           0.000     8.122    dataConsume1/maxIndex[0][1]_i_1_n_0
    SLICE_X1Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.507     8.530    dataConsume1/CLK
    SLICE_X1Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.226     8.880    
    SLICE_X1Y59          FDRE (Setup_fdre_C_D)        0.029     8.909    dataConsume1/maxIndex_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 3.528ns (39.392%)  route 5.428ns (60.608%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.688     5.231    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.299     5.530 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.530    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.108 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=7, routed)           0.852     6.960    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.301     7.261 r  dataConsume1/maxIndex[1][0]_i_4/O
                         net (fo=4, routed)           0.704     7.965    dataConsume1/maxIndex[1][0]_i_4_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.124     8.089 r  dataConsume1/maxIndex[0][2]_i_1/O
                         net (fo=1, routed)           0.000     8.089    dataConsume1/maxIndex[0][2]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.507     8.530    dataConsume1/CLK
    SLICE_X2Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.226     8.880    
    SLICE_X2Y59          FDRE (Setup_fdre_C_D)        0.077     8.957    dataConsume1/maxIndex_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 3.332ns (37.542%)  route 5.543ns (62.458%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.789     7.884    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.008 r  dataConsume1/maxIndex[2][0]_i_1/O
                         net (fo=1, routed)           0.000     8.008    dataConsume1/maxIndex[2][0]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.506     8.529    dataConsume1/CLK
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.226     8.865    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.077     8.942    dataConsume1/maxIndex_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 3.332ns (37.554%)  route 5.540ns (62.446%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.786     7.881    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  dataConsume1/maxIndex[2][1]_i_1/O
                         net (fo=1, routed)           0.000     8.005    dataConsume1/maxIndex[2][1]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.506     8.529    dataConsume1/CLK
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.226     8.865    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.081     8.946    dataConsume1/maxIndex_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 3.404ns (38.890%)  route 5.349ns (61.110%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.351     4.895    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.299     5.194 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_4/O
                         net (fo=1, routed)           0.000     5.194    dataConsume1/maxIndex_reg[1]1__13_carry_i_4_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.772 r  dataConsume1/maxIndex_reg[1]1__13_carry/O[2]
                         net (fo=7, routed)           1.138     6.910    dataConsume1/maxIndex_reg[1]1__13_carry_n_5
    SLICE_X1Y58          LUT6 (Prop_lut6_I2_O)        0.301     7.211 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=5, routed)           0.674     7.886    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.531    dataConsume1/CLK
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.226     8.881    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)       -0.047     8.834    dataConsume1/maxIndex_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 3.332ns (38.163%)  route 5.399ns (61.837%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.645     7.740    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  dataConsume1/maxIndex[2][2]_i_1/O
                         net (fo=1, routed)           0.000     7.864    dataConsume1/maxIndex[2][2]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.507     8.530    dataConsume1/CLK
    SLICE_X3Y59          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.226     8.880    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.029     8.909    dataConsume1/maxIndex_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 3.332ns (38.134%)  route 5.406ns (61.866%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.651     7.746    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.870 r  dataConsume1/maxIndex[2][3]_i_2/O
                         net (fo=1, routed)           0.000     7.870    dataConsume1/maxIndex[2][3]_i_2_n_0
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.506     8.529    dataConsume1/CLK
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.226     8.865    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.079     8.944    dataConsume1/maxIndex_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.944    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 3.650ns (45.165%)  route 4.431ns (54.835%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[1]
                         net (fo=3, routed)           0.456     5.111    dataConsume1/maxIndex_reg[1]1_carry__1_n_6
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.303     5.414 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.414    dataConsume1/maxIndex_reg[1]1__13_carry_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.794 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.117 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=7, routed)           0.791     6.908    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.306     7.214 r  dataConsume1/maxIndex[1][2]_i_1/O
                         net (fo=1, routed)           0.000     7.214    dataConsume1/maxIndex[1][2]_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.531    dataConsume1/CLK
    SLICE_X1Y57          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.226     8.881    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)        0.029     8.910    dataConsume1/maxIndex_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[4][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.836%)  route 0.178ns (58.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.594    -0.570    dataConsume1/CLK
    SLICE_X3Y52          FDRE                                         r  dataConsume1/dataResults_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  dataConsume1/dataResults_reg[4][7]/Q
                         net (fo=1, routed)           0.178    -0.264    cmdProc1/dataResults[4][7]
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    cmdProc1/clk
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[4][7]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X2Y53          FDSE (Hold_fdse_C_D)        -0.001    -0.556    cmdProc1/reg_dataResults_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[3][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (46.003%)  route 0.174ns (53.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X2Y54          FDRE                                         r  dataConsume1/dataResults_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  dataConsume1/dataResults_reg[3][3]/Q
                         net (fo=1, routed)           0.174    -0.249    cmdProc1/dataResults[3][3]
    SLICE_X3Y55          FDSE                                         r  cmdProc1/reg_dataResults_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    cmdProc1/clk
    SLICE_X3Y55          FDSE                                         r  cmdProc1/reg_dataResults_reg[3][3]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X3Y55          FDSE (Hold_fdse_C_D)         0.013    -0.542    cmdProc1/reg_dataResults_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.924%)  route 0.174ns (54.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDSE (Prop_fdse_C_Q)         0.148    -0.427 r  rx/rcvDataReg_reg[5]/Q
                         net (fo=1, routed)           0.174    -0.252    cmdProc1/rxData[5]
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    cmdProc1/clk
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X3Y63          FDSE (Hold_fdse_C_D)         0.012    -0.548    cmdProc1/byteNum_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.159%)  route 0.180ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDSE (Prop_fdse_C_Q)         0.148    -0.427 r  rx/rcvDataReg_reg[7]/Q
                         net (fo=1, routed)           0.180    -0.247    cmdProc1/rxData[7]
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    cmdProc1/clk
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][7]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X3Y63          FDSE (Hold_fdse_C_D)         0.017    -0.543    cmdProc1/byteNum_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.856%)  route 0.201ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X3Y54          FDRE                                         r  dataConsume1/dataResults_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  dataConsume1/dataResults_reg[6][6]/Q
                         net (fo=1, routed)           0.201    -0.241    cmdProc1/dataResults[6][6]
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    cmdProc1/clk
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][6]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X2Y53          FDSE (Hold_fdse_C_D)         0.010    -0.545    cmdProc1/reg_dataResults_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 cmdProc1/byteNum_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_numWords_bcd_reg[1][1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.696%)  route 0.211ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.591    -0.573    cmdProc1/clk
    SLICE_X2Y61          FDSE                                         r  cmdProc1/byteNum_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDSE (Prop_fdse_C_Q)         0.164    -0.409 r  cmdProc1/byteNum_reg[1][1]/Q
                         net (fo=4, routed)           0.211    -0.197    cmdProc1/p_0_in[9]
    SLICE_X1Y60          FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.861    -0.809    cmdProc1/clk
    SLICE_X1Y60          FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[1][1]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X1Y60          FDSE (Hold_fdse_C_D)         0.055    -0.502    cmdProc1/reg_numWords_bcd_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dataConsume1/reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.719%)  route 0.211ns (62.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X3Y53          FDRE                                         r  dataConsume1/reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  dataConsume1/reg5_reg[6]/Q
                         net (fo=2, routed)           0.211    -0.231    dataConsume1/reg5[6]
    SLICE_X3Y54          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    dataConsume1/CLK
    SLICE_X3Y54          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.018    -0.537    dataConsume1/dataResults_reg[5][6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.594    -0.570    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  dataConsume1/dataResults_reg[6][5]/Q
                         net (fo=1, routed)           0.176    -0.245    cmdProc1/dataResults[6][5]
    SLICE_X2Y51          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.864    -0.806    cmdProc1/clk
    SLICE_X2Y51          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][5]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X2Y51          FDSE (Hold_fdse_C_D)        -0.001    -0.555    cmdProc1/reg_dataResults_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.640%)  route 0.221ns (51.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.564    -0.600    dataGen1/CLK
    SLICE_X12Y56         FDRE                                         r  dataGen1/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  dataGen1/index_reg[1]/Q
                         net (fo=9, routed)           0.221    -0.215    dataGen1/index[1]
    SLICE_X12Y56         LUT2 (Prop_lut2_I1_O)        0.045    -0.170 r  dataGen1/index[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.170    dataGen1/index_0[1]
    SLICE_X12Y56         FDRE                                         r  dataGen1/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.833    -0.837    dataGen1/CLK
    SLICE_X12Y56         FDRE                                         r  dataGen1/index_reg[1]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.120    -0.480    dataGen1/index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.863%)  route 0.210ns (56.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    rx/CLK
    SLICE_X2Y65          FDSE                                         r  rx/rcvShiftReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDSE (Prop_fdse_C_Q)         0.164    -0.411 r  rx/rcvShiftReg_reg[8]/Q
                         net (fo=2, routed)           0.210    -0.201    rx/p_0_in__1[7]
    SLICE_X2Y65          FDSE                                         r  rx/rcvShiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.857    -0.813    rx/CLK
    SLICE_X2Y65          FDSE                                         r  rx/rcvShiftReg_reg[7]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X2Y65          FDSE (Hold_fdse_C_D)         0.063    -0.512    rx/rcvShiftReg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y62     cmdProc1/FSM_sequential_curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y61      cmdProc1/FSM_sequential_curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y61     cmdProc1/FSM_sequential_curState_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y55      cmdProc1/byteCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y55      cmdProc1/byteCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y55      cmdProc1/byteCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y62     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y62     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y61      cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y61      cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61     cmdProc1/FSM_sequential_curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y62     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y62     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y61      cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y61      cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62      cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61     cmdProc1/FSM_sequential_curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 3.528ns (38.895%)  route 5.543ns (61.105%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.688     5.231    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.299     5.530 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.530    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.108 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=7, routed)           0.852     6.960    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.301     7.261 r  dataConsume1/maxIndex[1][0]_i_4/O
                         net (fo=4, routed)           0.819     8.079    dataConsume1/maxIndex[1][0]_i_4_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.203 r  dataConsume1/maxIndex[1][0]_i_1/O
                         net (fo=1, routed)           0.000     8.203    dataConsume1/maxIndex[1][0]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.532    dataConsume1/CLK
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/C
                         clock pessimism              0.575     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.031     8.895    dataConsume1/maxIndex_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 3.528ns (38.916%)  route 5.538ns (61.084%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.688     5.231    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.299     5.530 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.530    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.108 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=7, routed)           0.852     6.960    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.301     7.261 r  dataConsume1/maxIndex[1][0]_i_4/O
                         net (fo=4, routed)           0.814     8.074    dataConsume1/maxIndex[1][0]_i_4_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.198 r  dataConsume1/maxIndex[0][3]_i_1/O
                         net (fo=1, routed)           0.000     8.198    dataConsume1/maxIndex[0][3]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.532    dataConsume1/CLK
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/C
                         clock pessimism              0.575     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.029     8.893    dataConsume1/maxIndex_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 3.599ns (40.036%)  route 5.390ns (59.964%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.351     4.895    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.299     5.194 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_4/O
                         net (fo=1, routed)           0.000     5.194    dataConsume1/maxIndex_reg[1]1__13_carry_i_4_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.837 r  dataConsume1/maxIndex_reg[1]1__13_carry/O[3]
                         net (fo=7, routed)           1.042     6.878    dataConsume1/maxIndex_reg[1]1__13_carry_n_4
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.307     7.185 r  dataConsume1/maxIndex[1][0]_i_3/O
                         net (fo=4, routed)           0.813     7.998    dataConsume1/maxIndex[1][0]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  dataConsume1/maxIndex[0][1]_i_1/O
                         net (fo=1, routed)           0.000     8.122    dataConsume1/maxIndex[0][1]_i_1_n_0
    SLICE_X1Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.507     8.531    dataConsume1/CLK
    SLICE_X1Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.242     8.863    
    SLICE_X1Y59          FDRE (Setup_fdre_C_D)        0.029     8.892    dataConsume1/maxIndex_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 3.528ns (39.392%)  route 5.428ns (60.608%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.688     5.231    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.299     5.530 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.530    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.108 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=7, routed)           0.852     6.960    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.301     7.261 r  dataConsume1/maxIndex[1][0]_i_4/O
                         net (fo=4, routed)           0.704     7.965    dataConsume1/maxIndex[1][0]_i_4_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.124     8.089 r  dataConsume1/maxIndex[0][2]_i_1/O
                         net (fo=1, routed)           0.000     8.089    dataConsume1/maxIndex[0][2]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.507     8.531    dataConsume1/CLK
    SLICE_X2Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.242     8.863    
    SLICE_X2Y59          FDRE (Setup_fdre_C_D)        0.077     8.940    dataConsume1/maxIndex_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 3.332ns (37.542%)  route 5.543ns (62.458%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.789     7.884    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.008 r  dataConsume1/maxIndex[2][0]_i_1/O
                         net (fo=1, routed)           0.000     8.008    dataConsume1/maxIndex[2][0]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.506     8.530    dataConsume1/CLK
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.077     8.925    dataConsume1/maxIndex_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 3.332ns (37.554%)  route 5.540ns (62.446%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.786     7.881    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  dataConsume1/maxIndex[2][1]_i_1/O
                         net (fo=1, routed)           0.000     8.005    dataConsume1/maxIndex[2][1]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.506     8.530    dataConsume1/CLK
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.081     8.929    dataConsume1/maxIndex_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 3.404ns (38.890%)  route 5.349ns (61.110%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.351     4.895    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.299     5.194 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_4/O
                         net (fo=1, routed)           0.000     5.194    dataConsume1/maxIndex_reg[1]1__13_carry_i_4_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.772 r  dataConsume1/maxIndex_reg[1]1__13_carry/O[2]
                         net (fo=7, routed)           1.138     6.910    dataConsume1/maxIndex_reg[1]1__13_carry_n_5
    SLICE_X1Y58          LUT6 (Prop_lut6_I2_O)        0.301     7.211 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=5, routed)           0.674     7.886    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.532    dataConsume1/CLK
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/C
                         clock pessimism              0.575     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)       -0.047     8.817    dataConsume1/maxIndex_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 3.332ns (38.163%)  route 5.399ns (61.837%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.645     7.740    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  dataConsume1/maxIndex[2][2]_i_1/O
                         net (fo=1, routed)           0.000     7.864    dataConsume1/maxIndex[2][2]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.507     8.531    dataConsume1/CLK
    SLICE_X3Y59          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.242     8.863    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.029     8.892    dataConsume1/maxIndex_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 3.332ns (38.134%)  route 5.406ns (61.866%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.651     7.746    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.870 r  dataConsume1/maxIndex[2][3]_i_2/O
                         net (fo=1, routed)           0.000     7.870    dataConsume1/maxIndex[2][3]_i_2_n_0
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.506     8.530    dataConsume1/CLK
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.079     8.927    dataConsume1/maxIndex_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 3.650ns (45.165%)  route 4.431ns (54.835%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[1]
                         net (fo=3, routed)           0.456     5.111    dataConsume1/maxIndex_reg[1]1_carry__1_n_6
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.303     5.414 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.414    dataConsume1/maxIndex_reg[1]1__13_carry_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.794 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.117 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=7, routed)           0.791     6.908    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.306     7.214 r  dataConsume1/maxIndex[1][2]_i_1/O
                         net (fo=1, routed)           0.000     7.214    dataConsume1/maxIndex[1][2]_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.532    dataConsume1/CLK
    SLICE_X1Y57          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/C
                         clock pessimism              0.575     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)        0.029     8.893    dataConsume1/maxIndex_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[4][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.836%)  route 0.178ns (58.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.594    -0.570    dataConsume1/CLK
    SLICE_X3Y52          FDRE                                         r  dataConsume1/dataResults_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  dataConsume1/dataResults_reg[4][7]/Q
                         net (fo=1, routed)           0.178    -0.264    cmdProc1/dataResults[4][7]
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    cmdProc1/clk
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[4][7]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.242    -0.312    
    SLICE_X2Y53          FDSE (Hold_fdse_C_D)        -0.001    -0.313    cmdProc1/reg_dataResults_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[3][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (46.003%)  route 0.174ns (53.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X2Y54          FDRE                                         r  dataConsume1/dataResults_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  dataConsume1/dataResults_reg[3][3]/Q
                         net (fo=1, routed)           0.174    -0.249    cmdProc1/dataResults[3][3]
    SLICE_X3Y55          FDSE                                         r  cmdProc1/reg_dataResults_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    cmdProc1/clk
    SLICE_X3Y55          FDSE                                         r  cmdProc1/reg_dataResults_reg[3][3]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.242    -0.312    
    SLICE_X3Y55          FDSE (Hold_fdse_C_D)         0.013    -0.299    cmdProc1/reg_dataResults_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.924%)  route 0.174ns (54.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDSE (Prop_fdse_C_Q)         0.148    -0.427 r  rx/rcvDataReg_reg[5]/Q
                         net (fo=1, routed)           0.174    -0.252    cmdProc1/rxData[5]
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    cmdProc1/clk
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.242    -0.317    
    SLICE_X3Y63          FDSE (Hold_fdse_C_D)         0.012    -0.305    cmdProc1/byteNum_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.159%)  route 0.180ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDSE (Prop_fdse_C_Q)         0.148    -0.427 r  rx/rcvDataReg_reg[7]/Q
                         net (fo=1, routed)           0.180    -0.247    cmdProc1/rxData[7]
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    cmdProc1/clk
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][7]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.242    -0.317    
    SLICE_X3Y63          FDSE (Hold_fdse_C_D)         0.017    -0.300    cmdProc1/byteNum_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.856%)  route 0.201ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X3Y54          FDRE                                         r  dataConsume1/dataResults_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  dataConsume1/dataResults_reg[6][6]/Q
                         net (fo=1, routed)           0.201    -0.241    cmdProc1/dataResults[6][6]
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    cmdProc1/clk
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][6]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.242    -0.312    
    SLICE_X2Y53          FDSE (Hold_fdse_C_D)         0.010    -0.302    cmdProc1/reg_dataResults_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cmdProc1/byteNum_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_numWords_bcd_reg[1][1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.696%)  route 0.211ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.591    -0.573    cmdProc1/clk
    SLICE_X2Y61          FDSE                                         r  cmdProc1/byteNum_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDSE (Prop_fdse_C_Q)         0.164    -0.409 r  cmdProc1/byteNum_reg[1][1]/Q
                         net (fo=4, routed)           0.211    -0.197    cmdProc1/p_0_in[9]
    SLICE_X1Y60          FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.861    -0.809    cmdProc1/clk
    SLICE_X1Y60          FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[1][1]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.242    -0.314    
    SLICE_X1Y60          FDSE (Hold_fdse_C_D)         0.055    -0.259    cmdProc1/reg_numWords_bcd_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dataConsume1/reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.719%)  route 0.211ns (62.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X3Y53          FDRE                                         r  dataConsume1/reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  dataConsume1/reg5_reg[6]/Q
                         net (fo=2, routed)           0.211    -0.231    dataConsume1/reg5[6]
    SLICE_X3Y54          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    dataConsume1/CLK
    SLICE_X3Y54          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.242    -0.312    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.018    -0.294    dataConsume1/dataResults_reg[5][6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.594    -0.570    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  dataConsume1/dataResults_reg[6][5]/Q
                         net (fo=1, routed)           0.176    -0.245    cmdProc1/dataResults[6][5]
    SLICE_X2Y51          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.864    -0.806    cmdProc1/clk
    SLICE_X2Y51          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][5]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.242    -0.311    
    SLICE_X2Y51          FDSE (Hold_fdse_C_D)        -0.001    -0.312    cmdProc1/reg_dataResults_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.640%)  route 0.221ns (51.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.564    -0.600    dataGen1/CLK
    SLICE_X12Y56         FDRE                                         r  dataGen1/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  dataGen1/index_reg[1]/Q
                         net (fo=9, routed)           0.221    -0.215    dataGen1/index[1]
    SLICE_X12Y56         LUT2 (Prop_lut2_I1_O)        0.045    -0.170 r  dataGen1/index[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.170    dataGen1/index_0[1]
    SLICE_X12Y56         FDRE                                         r  dataGen1/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.833    -0.837    dataGen1/CLK
    SLICE_X12Y56         FDRE                                         r  dataGen1/index_reg[1]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.120    -0.237    dataGen1/index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.863%)  route 0.210ns (56.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    rx/CLK
    SLICE_X2Y65          FDSE                                         r  rx/rcvShiftReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDSE (Prop_fdse_C_Q)         0.164    -0.411 r  rx/rcvShiftReg_reg[8]/Q
                         net (fo=2, routed)           0.210    -0.201    rx/p_0_in__1[7]
    SLICE_X2Y65          FDSE                                         r  rx/rcvShiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.857    -0.813    rx/CLK
    SLICE_X2Y65          FDSE                                         r  rx/rcvShiftReg_reg[7]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X2Y65          FDSE (Hold_fdse_C_D)         0.063    -0.269    rx/rcvShiftReg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 3.528ns (38.895%)  route 5.543ns (61.105%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.688     5.231    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.299     5.530 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.530    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.108 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=7, routed)           0.852     6.960    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.301     7.261 r  dataConsume1/maxIndex[1][0]_i_4/O
                         net (fo=4, routed)           0.819     8.079    dataConsume1/maxIndex[1][0]_i_4_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.203 r  dataConsume1/maxIndex[1][0]_i_1/O
                         net (fo=1, routed)           0.000     8.203    dataConsume1/maxIndex[1][0]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.531    dataConsume1/CLK
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.242     8.864    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.031     8.895    dataConsume1/maxIndex_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 3.528ns (38.916%)  route 5.538ns (61.084%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.688     5.231    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.299     5.530 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.530    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.108 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=7, routed)           0.852     6.960    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.301     7.261 r  dataConsume1/maxIndex[1][0]_i_4/O
                         net (fo=4, routed)           0.814     8.074    dataConsume1/maxIndex[1][0]_i_4_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.198 r  dataConsume1/maxIndex[0][3]_i_1/O
                         net (fo=1, routed)           0.000     8.198    dataConsume1/maxIndex[0][3]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.531    dataConsume1/CLK
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.242     8.864    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.029     8.893    dataConsume1/maxIndex_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 3.599ns (40.036%)  route 5.390ns (59.964%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.351     4.895    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.299     5.194 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_4/O
                         net (fo=1, routed)           0.000     5.194    dataConsume1/maxIndex_reg[1]1__13_carry_i_4_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.837 r  dataConsume1/maxIndex_reg[1]1__13_carry/O[3]
                         net (fo=7, routed)           1.042     6.878    dataConsume1/maxIndex_reg[1]1__13_carry_n_4
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.307     7.185 r  dataConsume1/maxIndex[1][0]_i_3/O
                         net (fo=4, routed)           0.813     7.998    dataConsume1/maxIndex[1][0]_i_3_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  dataConsume1/maxIndex[0][1]_i_1/O
                         net (fo=1, routed)           0.000     8.122    dataConsume1/maxIndex[0][1]_i_1_n_0
    SLICE_X1Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.507     8.530    dataConsume1/CLK
    SLICE_X1Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.242     8.863    
    SLICE_X1Y59          FDRE (Setup_fdre_C_D)        0.029     8.892    dataConsume1/maxIndex_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 3.528ns (39.392%)  route 5.428ns (60.608%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.688     5.231    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.299     5.530 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.530    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.108 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=7, routed)           0.852     6.960    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.301     7.261 r  dataConsume1/maxIndex[1][0]_i_4/O
                         net (fo=4, routed)           0.704     7.965    dataConsume1/maxIndex[1][0]_i_4_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.124     8.089 r  dataConsume1/maxIndex[0][2]_i_1/O
                         net (fo=1, routed)           0.000     8.089    dataConsume1/maxIndex[0][2]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.507     8.530    dataConsume1/CLK
    SLICE_X2Y59          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.242     8.863    
    SLICE_X2Y59          FDRE (Setup_fdre_C_D)        0.077     8.940    dataConsume1/maxIndex_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 3.332ns (37.542%)  route 5.543ns (62.458%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.789     7.884    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.008 r  dataConsume1/maxIndex[2][0]_i_1/O
                         net (fo=1, routed)           0.000     8.008    dataConsume1/maxIndex[2][0]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.506     8.529    dataConsume1/CLK
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.848    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.077     8.925    dataConsume1/maxIndex_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 3.332ns (37.554%)  route 5.540ns (62.446%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.786     7.881    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  dataConsume1/maxIndex[2][1]_i_1/O
                         net (fo=1, routed)           0.000     8.005    dataConsume1/maxIndex[2][1]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.506     8.529    dataConsume1/CLK
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.848    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.081     8.929    dataConsume1/maxIndex_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 3.404ns (38.890%)  route 5.349ns (61.110%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.544 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.351     4.895    dataConsume1/maxIndex_reg[1]1_carry__1_n_7
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.299     5.194 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_4/O
                         net (fo=1, routed)           0.000     5.194    dataConsume1/maxIndex_reg[1]1__13_carry_i_4_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.772 r  dataConsume1/maxIndex_reg[1]1__13_carry/O[2]
                         net (fo=7, routed)           1.138     6.910    dataConsume1/maxIndex_reg[1]1__13_carry_n_5
    SLICE_X1Y58          LUT6 (Prop_lut6_I2_O)        0.301     7.211 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=5, routed)           0.674     7.886    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.531    dataConsume1/CLK
    SLICE_X1Y58          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.242     8.864    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)       -0.047     8.817    dataConsume1/maxIndex_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 3.332ns (38.163%)  route 5.399ns (61.837%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.645     7.740    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  dataConsume1/maxIndex[2][2]_i_1/O
                         net (fo=1, routed)           0.000     7.864    dataConsume1/maxIndex[2][2]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.507     8.530    dataConsume1/CLK
    SLICE_X3Y59          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C
                         clock pessimism              0.575     9.105    
                         clock uncertainty           -0.242     8.863    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.029     8.892    dataConsume1/maxIndex_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 3.332ns (38.134%)  route 5.406ns (61.866%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.692     3.841    dataConsume1/maxIndex_int[4]
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.226 r  dataConsume1/maxIndex_reg[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.226    dataConsume1/maxIndex_reg[2]0_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.340    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          0.686     5.265    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.298     5.563 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     6.253    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.327     6.580 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.981 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.981    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.651     7.746    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.870 r  dataConsume1/maxIndex[2][3]_i_2/O
                         net (fo=1, routed)           0.000     7.870    dataConsume1/maxIndex[2][3]_i_2_n_0
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.506     8.529    dataConsume1/CLK
    SLICE_X6Y58          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.848    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.079     8.927    dataConsume1/maxIndex_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 3.650ns (45.165%)  route 4.431ns (54.835%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  dataConsume1/cur_state_reg[2]/Q
                         net (fo=22, routed)          0.707     0.296    dataConsume1/cur_state[2]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     0.420 f  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=95, routed)          0.566     0.986    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.149     1.135 r  dataConsume1/maxIndex_int1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.135    dataConsume1/maxIndex_int1_carry_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     1.488 r  dataConsume1/maxIndex_int1_carry/CO[3]
                         net (fo=38, routed)          0.850     2.338    dataConsume1/maxIndex_int1_carry_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.462 r  dataConsume1/maxIndex_reg[2]0_carry_i_8/O
                         net (fo=11, routed)          0.563     3.025    dataConsume1/maxIndex_reg[2]0_carry_i_8_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.149 r  dataConsume1/maxIndex_reg[2]0_carry_i_1/O
                         net (fo=8, routed)           0.498     3.648    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  dataConsume1/maxIndex_reg[1]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.772    dataConsume1/maxIndex_reg[1]1_carry__0_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.322 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.322    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.656 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[1]
                         net (fo=3, routed)           0.456     5.111    dataConsume1/maxIndex_reg[1]1_carry__1_n_6
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.303     5.414 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.414    dataConsume1/maxIndex_reg[1]1__13_carry_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.794 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.117 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=7, routed)           0.791     6.908    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.306     7.214 r  dataConsume1/maxIndex[1][2]_i_1/O
                         net (fo=1, routed)           0.000     7.214    dataConsume1/maxIndex[1][2]_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.508     8.531    dataConsume1/CLK
    SLICE_X1Y57          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.242     8.864    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)        0.029     8.893    dataConsume1/maxIndex_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[4][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.836%)  route 0.178ns (58.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.594    -0.570    dataConsume1/CLK
    SLICE_X3Y52          FDRE                                         r  dataConsume1/dataResults_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  dataConsume1/dataResults_reg[4][7]/Q
                         net (fo=1, routed)           0.178    -0.264    cmdProc1/dataResults[4][7]
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    cmdProc1/clk
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[4][7]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.242    -0.312    
    SLICE_X2Y53          FDSE (Hold_fdse_C_D)        -0.001    -0.313    cmdProc1/reg_dataResults_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[3][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (46.003%)  route 0.174ns (53.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X2Y54          FDRE                                         r  dataConsume1/dataResults_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  dataConsume1/dataResults_reg[3][3]/Q
                         net (fo=1, routed)           0.174    -0.249    cmdProc1/dataResults[3][3]
    SLICE_X3Y55          FDSE                                         r  cmdProc1/reg_dataResults_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    cmdProc1/clk
    SLICE_X3Y55          FDSE                                         r  cmdProc1/reg_dataResults_reg[3][3]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.242    -0.312    
    SLICE_X3Y55          FDSE (Hold_fdse_C_D)         0.013    -0.299    cmdProc1/reg_dataResults_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.924%)  route 0.174ns (54.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDSE (Prop_fdse_C_Q)         0.148    -0.427 r  rx/rcvDataReg_reg[5]/Q
                         net (fo=1, routed)           0.174    -0.252    cmdProc1/rxData[5]
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    cmdProc1/clk
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.242    -0.317    
    SLICE_X3Y63          FDSE (Hold_fdse_C_D)         0.012    -0.305    cmdProc1/byteNum_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rx/rcvDataReg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteNum_reg[0][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.159%)  route 0.180ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDSE (Prop_fdse_C_Q)         0.148    -0.427 r  rx/rcvDataReg_reg[7]/Q
                         net (fo=1, routed)           0.180    -0.247    cmdProc1/rxData[7]
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    cmdProc1/clk
    SLICE_X3Y63          FDSE                                         r  cmdProc1/byteNum_reg[0][7]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.242    -0.317    
    SLICE_X3Y63          FDSE (Hold_fdse_C_D)         0.017    -0.300    cmdProc1/byteNum_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.856%)  route 0.201ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X3Y54          FDRE                                         r  dataConsume1/dataResults_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  dataConsume1/dataResults_reg[6][6]/Q
                         net (fo=1, routed)           0.201    -0.241    cmdProc1/dataResults[6][6]
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    cmdProc1/clk
    SLICE_X2Y53          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][6]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.242    -0.312    
    SLICE_X2Y53          FDSE (Hold_fdse_C_D)         0.010    -0.302    cmdProc1/reg_dataResults_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cmdProc1/byteNum_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_numWords_bcd_reg[1][1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.696%)  route 0.211ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.591    -0.573    cmdProc1/clk
    SLICE_X2Y61          FDSE                                         r  cmdProc1/byteNum_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDSE (Prop_fdse_C_Q)         0.164    -0.409 r  cmdProc1/byteNum_reg[1][1]/Q
                         net (fo=4, routed)           0.211    -0.197    cmdProc1/p_0_in[9]
    SLICE_X1Y60          FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.861    -0.809    cmdProc1/clk
    SLICE_X1Y60          FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[1][1]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.242    -0.314    
    SLICE_X1Y60          FDSE (Hold_fdse_C_D)         0.055    -0.259    cmdProc1/reg_numWords_bcd_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dataConsume1/reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.719%)  route 0.211ns (62.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X3Y53          FDRE                                         r  dataConsume1/reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  dataConsume1/reg5_reg[6]/Q
                         net (fo=2, routed)           0.211    -0.231    dataConsume1/reg5[6]
    SLICE_X3Y54          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.863    -0.807    dataConsume1/CLK
    SLICE_X3Y54          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.242    -0.312    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.018    -0.294    dataConsume1/dataResults_reg[5][6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[6][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.640%)  route 0.176ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.594    -0.570    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  dataConsume1/dataResults_reg[6][5]/Q
                         net (fo=1, routed)           0.176    -0.245    cmdProc1/dataResults[6][5]
    SLICE_X2Y51          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.864    -0.806    cmdProc1/clk
    SLICE_X2Y51          FDSE                                         r  cmdProc1/reg_dataResults_reg[6][5]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.242    -0.311    
    SLICE_X2Y51          FDSE (Hold_fdse_C_D)        -0.001    -0.312    cmdProc1/reg_dataResults_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.640%)  route 0.221ns (51.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.564    -0.600    dataGen1/CLK
    SLICE_X12Y56         FDRE                                         r  dataGen1/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  dataGen1/index_reg[1]/Q
                         net (fo=9, routed)           0.221    -0.215    dataGen1/index[1]
    SLICE_X12Y56         LUT2 (Prop_lut2_I1_O)        0.045    -0.170 r  dataGen1/index[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.170    dataGen1/index_0[1]
    SLICE_X12Y56         FDRE                                         r  dataGen1/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.833    -0.837    dataGen1/CLK
    SLICE_X12Y56         FDRE                                         r  dataGen1/index_reg[1]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.120    -0.237    dataGen1/index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.863%)  route 0.210ns (56.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    rx/CLK
    SLICE_X2Y65          FDSE                                         r  rx/rcvShiftReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDSE (Prop_fdse_C_Q)         0.164    -0.411 r  rx/rcvShiftReg_reg[8]/Q
                         net (fo=2, routed)           0.210    -0.201    rx/p_0_in__1[7]
    SLICE_X2Y65          FDSE                                         r  rx/rcvShiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.857    -0.813    rx/CLK
    SLICE_X2Y65          FDSE                                         r  rx/rcvShiftReg_reg[7]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X2Y65          FDSE (Hold_fdse_C_D)         0.063    -0.269    rx/rcvShiftReg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.068    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/ctrlOut_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.307ns  (logic 0.675ns (51.641%)  route 0.632ns (48.359%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          LDCE                         0.000     0.000 r  dataConsume1/ctrlOut_reg_reg/G
    SLICE_X7Y56          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  dataConsume1/ctrlOut_reg_reg/Q
                         net (fo=2, routed)           0.289     0.848    dataConsume1/ctrlOut_reg__0
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.116     0.964 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.343     1.307    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X7Y56          LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/ctrlOut_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.206ns (48.689%)  route 0.217ns (51.311%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          LDCE                         0.000     0.000 r  dataConsume1/ctrlOut_reg_reg/G
    SLICE_X7Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  dataConsume1/ctrlOut_reg_reg/Q
                         net (fo=2, routed)           0.101     0.259    dataConsume1/ctrlOut_reg__0
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.048     0.307 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.116     0.423    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X7Y56          LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 3.981ns (61.148%)  route 2.529ns (38.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.621    -0.872    tx/clk_out
    SLICE_X7Y60          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDSE (Prop_fdse_C_Q)         0.456    -0.416 r  tx/txBit_reg/Q
                         net (fo=1, routed)           2.529     2.113    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.638 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     5.638    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 0.604ns (26.296%)  route 1.693ns (73.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=22, routed)          1.349     0.938    dataConsume1/cur_state[1]
    SLICE_X6Y56          LUT2 (Prop_lut2_I0_O)        0.148     1.086 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.343     1.430    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X7Y56          LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.838ns  (logic 0.184ns (21.960%)  route 0.654ns (78.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=22, routed)          0.537     0.108    dataConsume1/cur_state[1]
    SLICE_X6Y56          LUT2 (Prop_lut2_I0_O)        0.043     0.151 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.116     0.267    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X7Y56          LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.367ns (66.571%)  route 0.686ns (33.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    tx/clk_out
    SLICE_X7Y60          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDSE (Prop_fdse_C_Q)         0.141    -0.434 r  tx/txBit_reg/Q
                         net (fo=1, routed)           0.686     0.253    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.478 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     1.478    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 3.981ns (61.148%)  route 2.529ns (38.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.621    -0.872    tx/clk_out
    SLICE_X7Y60          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDSE (Prop_fdse_C_Q)         0.456    -0.416 r  tx/txBit_reg/Q
                         net (fo=1, routed)           2.529     2.113    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.638 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     5.638    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 0.604ns (26.296%)  route 1.693ns (73.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=22, routed)          1.349     0.938    dataConsume1/cur_state[1]
    SLICE_X6Y56          LUT2 (Prop_lut2_I0_O)        0.148     1.086 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.343     1.430    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X7Y56          LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.838ns  (logic 0.184ns (21.960%)  route 0.654ns (78.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X0Y55          FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=22, routed)          0.537     0.108    dataConsume1/cur_state[1]
    SLICE_X6Y56          LUT2 (Prop_lut2_I0_O)        0.043     0.151 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.116     0.267    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X7Y56          LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.367ns (66.571%)  route 0.686ns (33.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.589    -0.575    tx/clk_out
    SLICE_X7Y60          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDSE (Prop_fdse_C_Q)         0.141    -0.434 r  tx/txBit_reg/Q
                         net (fo=1, routed)           0.686     0.253    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.478 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     1.478    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           356 Endpoints
Min Delay           356 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.471ns  (logic 1.615ns (21.618%)  route 5.856ns (78.382%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         4.831     6.293    dataConsume1/reset_IBUF
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.152     6.445 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           1.025     7.471    dataConsume1/reg00
    SLICE_X8Y52          FDRE                                         r  dataConsume1/reg0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441    -1.535    dataConsume1/CLK
    SLICE_X8Y52          FDRE                                         r  dataConsume1/reg0_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[4][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.896%)  route 5.661ns (78.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         3.789     5.252    dataConsume1/reset_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=48, routed)          1.871     7.248    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.510    -1.466    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[4][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[5][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.896%)  route 5.661ns (78.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         3.789     5.252    dataConsume1/reset_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=48, routed)          1.871     7.248    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[5][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.510    -1.466    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[5][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[5][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.896%)  route 5.661ns (78.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         3.789     5.252    dataConsume1/reset_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=48, routed)          1.871     7.248    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[5][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.510    -1.466    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[5][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[6][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.896%)  route 5.661ns (78.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         3.789     5.252    dataConsume1/reset_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=48, routed)          1.871     7.248    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.510    -1.466    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[6][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.896%)  route 5.661ns (78.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         3.789     5.252    dataConsume1/reset_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=48, routed)          1.871     7.248    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.510    -1.466    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[6][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.896%)  route 5.661ns (78.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         3.789     5.252    dataConsume1/reset_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=48, routed)          1.871     7.248    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.510    -1.466    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.189ns  (logic 1.615ns (22.466%)  route 5.574ns (77.534%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         4.831     6.293    dataConsume1/reset_IBUF
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.152     6.445 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           0.743     7.189    dataConsume1/reg00
    SLICE_X8Y53          FDRE                                         r  dataConsume1/reg0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X8Y53          FDRE                                         r  dataConsume1/reg0_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.189ns  (logic 1.615ns (22.466%)  route 5.574ns (77.534%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         4.831     6.293    dataConsume1/reset_IBUF
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.152     6.445 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           0.743     7.189    dataConsume1/reg00
    SLICE_X8Y53          FDRE                                         r  dataConsume1/reg0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X8Y53          FDRE                                         r  dataConsume1/reg0_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.189ns  (logic 1.615ns (22.466%)  route 5.574ns (77.534%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         4.831     6.293    dataConsume1/reset_IBUF
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.152     6.445 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           0.743     7.189    dataConsume1/reg00
    SLICE_X8Y53          FDRE                                         r  dataConsume1/reg0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X8Y53          FDRE                                         r  dataConsume1/reg0_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/ctrlOut_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/ctrlOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.158ns (37.715%)  route 0.261ns (62.285%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          LDCE                         0.000     0.000 r  dataConsume1/ctrlOut_reg_reg/G
    SLICE_X7Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/ctrlOut_reg_reg/Q
                         net (fo=2, routed)           0.261     0.419    dataConsume1/ctrlOut_reg__0
    SLICE_X10Y56         FDRE                                         r  dataConsume1/ctrlOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X10Y56         FDRE                                         r  dataConsume1/ctrlOut_reg/C

Slack:                    inf
  Source:                 rxData
                            (input port)
  Destination:            rx/RxD_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.234ns (24.967%)  route 0.703ns (75.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  rxData (IN)
                         net (fo=0)                   0.000     0.000    rxData
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rxData_IBUF_inst/O
                         net (fo=1, routed)           0.703     0.937    rx/rxData_IBUF
    SLICE_X2Y66          FDSE                                         r  rx/RxD_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.856    -0.814    rx/CLK
    SLICE_X2Y66          FDSE                                         r  rx/RxD_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0_1

Max Delay           356 Endpoints
Min Delay           356 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.471ns  (logic 1.615ns (21.618%)  route 5.856ns (78.382%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         4.831     6.293    dataConsume1/reset_IBUF
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.152     6.445 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           1.025     7.471    dataConsume1/reg00
    SLICE_X8Y52          FDRE                                         r  dataConsume1/reg0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441    -1.535    dataConsume1/CLK
    SLICE_X8Y52          FDRE                                         r  dataConsume1/reg0_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[4][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.896%)  route 5.661ns (78.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         3.789     5.252    dataConsume1/reset_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=48, routed)          1.871     7.248    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.510    -1.466    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[4][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[5][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.896%)  route 5.661ns (78.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         3.789     5.252    dataConsume1/reset_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=48, routed)          1.871     7.248    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[5][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.510    -1.466    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[5][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[5][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.896%)  route 5.661ns (78.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         3.789     5.252    dataConsume1/reset_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=48, routed)          1.871     7.248    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[5][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.510    -1.466    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[5][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[6][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.896%)  route 5.661ns (78.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         3.789     5.252    dataConsume1/reset_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=48, routed)          1.871     7.248    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.510    -1.466    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[6][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.896%)  route 5.661ns (78.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         3.789     5.252    dataConsume1/reset_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=48, routed)          1.871     7.248    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.510    -1.466    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[6][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.896%)  route 5.661ns (78.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         3.789     5.252    dataConsume1/reset_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=48, routed)          1.871     7.248    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.510    -1.466    dataConsume1/CLK
    SLICE_X2Y50          FDRE                                         r  dataConsume1/dataResults_reg[6][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.189ns  (logic 1.615ns (22.466%)  route 5.574ns (77.534%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         4.831     6.293    dataConsume1/reset_IBUF
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.152     6.445 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           0.743     7.189    dataConsume1/reg00
    SLICE_X8Y53          FDRE                                         r  dataConsume1/reg0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X8Y53          FDRE                                         r  dataConsume1/reg0_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.189ns  (logic 1.615ns (22.466%)  route 5.574ns (77.534%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         4.831     6.293    dataConsume1/reset_IBUF
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.152     6.445 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           0.743     7.189    dataConsume1/reg00
    SLICE_X8Y53          FDRE                                         r  dataConsume1/reg0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X8Y53          FDRE                                         r  dataConsume1/reg0_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.189ns  (logic 1.615ns (22.466%)  route 5.574ns (77.534%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=173, routed)         4.831     6.293    dataConsume1/reset_IBUF
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.152     6.445 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           0.743     7.189    dataConsume1/reg00
    SLICE_X8Y53          FDRE                                         r  dataConsume1/reg0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X8Y53          FDRE                                         r  dataConsume1/reg0_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/ctrlOut_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/ctrlOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.158ns (37.715%)  route 0.261ns (62.285%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          LDCE                         0.000     0.000 r  dataConsume1/ctrlOut_reg_reg/G
    SLICE_X7Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/ctrlOut_reg_reg/Q
                         net (fo=2, routed)           0.261     0.419    dataConsume1/ctrlOut_reg__0
    SLICE_X10Y56         FDRE                                         r  dataConsume1/ctrlOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X10Y56         FDRE                                         r  dataConsume1/ctrlOut_reg/C

Slack:                    inf
  Source:                 rxData
                            (input port)
  Destination:            rx/RxD_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.234ns (24.967%)  route 0.703ns (75.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  rxData (IN)
                         net (fo=0)                   0.000     0.000    rxData
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rxData_IBUF_inst/O
                         net (fo=1, routed)           0.703     0.937    rx/rxData_IBUF
    SLICE_X2Y66          FDSE                                         r  rx/RxD_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.856    -0.814    rx/CLK
    SLICE_X2Y66          FDSE                                         r  rx/RxD_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.231ns (17.604%)  route 1.081ns (82.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         1.081     1.312    rx/reset_IBUF
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.858    -0.812    rx/CLK
    SLICE_X2Y64          FDSE                                         r  rx/rcvDataReg_reg[7]/C





