ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB239:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2026 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim3_ch1_trig;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f4xx_hal_msp.c ****                                                             /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 73 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 73 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 73 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 3


  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 73 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 73 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 74 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 74 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 74 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 74 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 74 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 81 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE239:
  82              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_ADC_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_ADC_MspInit:
  90              	.LVL0:
  91              	.LFB240:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c ****   * @brief ADC MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c ****   * @param hadc: ADC handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c ****   */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 90 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 90 1 is_stmt 0 view .LVU15
  97 0000 00B5     		push	{lr}
  98              		.cfi_def_cfa_offset 4
  99              		.cfi_offset 14, -4
 100 0002 89B0     		sub	sp, sp, #36
 101              		.cfi_def_cfa_offset 40
  91:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 91 3 is_stmt 1 view .LVU16
 103              		.loc 1 91 20 is_stmt 0 view .LVU17
 104 0004 0023     		movs	r3, #0
 105 0006 0393     		str	r3, [sp, #12]
 106 0008 0493     		str	r3, [sp, #16]
 107 000a 0593     		str	r3, [sp, #20]
 108 000c 0693     		str	r3, [sp, #24]
 109 000e 0793     		str	r3, [sp, #28]
  92:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 110              		.loc 1 92 3 is_stmt 1 view .LVU18
 111              		.loc 1 92 10 is_stmt 0 view .LVU19
 112 0010 0268     		ldr	r2, [r0]
 113              		.loc 1 92 5 view .LVU20
 114 0012 03F18043 		add	r3, r3, #1073741824
 115 0016 03F59033 		add	r3, r3, #73728
 116 001a 9A42     		cmp	r2, r3
 117 001c 02D0     		beq	.L8
 118              	.LVL1:
 119              	.L5:
  93:Core/Src/stm32f4xx_hal_msp.c ****   {
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 102:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = BAT_VSENCE_Pin;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(BAT_VSENCE_GPIO_Port, &GPIO_InitStruct);
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 5


 113:Core/Src/stm32f4xx_hal_msp.c ****   }
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c **** }
 120              		.loc 1 115 1 view .LVU21
 121 001e 09B0     		add	sp, sp, #36
 122              		.cfi_remember_state
 123              		.cfi_def_cfa_offset 4
 124              		@ sp needed
 125 0020 5DF804FB 		ldr	pc, [sp], #4
 126              	.LVL2:
 127              	.L8:
 128              		.cfi_restore_state
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 129              		.loc 1 98 5 is_stmt 1 view .LVU22
 130              	.LBB4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 131              		.loc 1 98 5 view .LVU23
 132 0024 0021     		movs	r1, #0
 133 0026 0191     		str	r1, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 134              		.loc 1 98 5 view .LVU24
 135 0028 03F58C33 		add	r3, r3, #71680
 136 002c 5A6C     		ldr	r2, [r3, #68]
 137 002e 42F48072 		orr	r2, r2, #256
 138 0032 5A64     		str	r2, [r3, #68]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 139              		.loc 1 98 5 view .LVU25
 140 0034 5A6C     		ldr	r2, [r3, #68]
 141 0036 02F48072 		and	r2, r2, #256
 142 003a 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 98 5 view .LVU26
 144 003c 019A     		ldr	r2, [sp, #4]
 145              	.LBE4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 146              		.loc 1 98 5 view .LVU27
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 147              		.loc 1 100 5 view .LVU28
 148              	.LBB5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 149              		.loc 1 100 5 view .LVU29
 150 003e 0291     		str	r1, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 151              		.loc 1 100 5 view .LVU30
 152 0040 1A6B     		ldr	r2, [r3, #48]
 153 0042 42F00102 		orr	r2, r2, #1
 154 0046 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 100 5 view .LVU31
 156 0048 1B6B     		ldr	r3, [r3, #48]
 157 004a 03F00103 		and	r3, r3, #1
 158 004e 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 100 5 view .LVU32
 160 0050 029B     		ldr	r3, [sp, #8]
 161              	.LBE5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 6


 162              		.loc 1 100 5 view .LVU33
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 163              		.loc 1 104 5 view .LVU34
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 164              		.loc 1 104 25 is_stmt 0 view .LVU35
 165 0052 1023     		movs	r3, #16
 166 0054 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167              		.loc 1 105 5 is_stmt 1 view .LVU36
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 105 26 is_stmt 0 view .LVU37
 169 0056 0323     		movs	r3, #3
 170 0058 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(BAT_VSENCE_GPIO_Port, &GPIO_InitStruct);
 171              		.loc 1 106 5 is_stmt 1 view .LVU38
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 172              		.loc 1 107 5 view .LVU39
 173 005a 03A9     		add	r1, sp, #12
 174 005c 0148     		ldr	r0, .L9
 175              	.LVL3:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 176              		.loc 1 107 5 is_stmt 0 view .LVU40
 177 005e FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.LVL4:
 179              		.loc 1 115 1 view .LVU41
 180 0062 DCE7     		b	.L5
 181              	.L10:
 182              		.align	2
 183              	.L9:
 184 0064 00000240 		.word	1073872896
 185              		.cfi_endproc
 186              	.LFE240:
 188              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 189              		.align	1
 190              		.global	HAL_ADC_MspDeInit
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	HAL_ADC_MspDeInit:
 196              	.LVL5:
 197              	.LFB241:
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** /**
 118:Core/Src/stm32f4xx_hal_msp.c ****   * @brief ADC MSP De-Initialization
 119:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f4xx_hal_msp.c ****   * @param hadc: ADC handle pointer
 121:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 122:Core/Src/stm32f4xx_hal_msp.c ****   */
 123:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 124:Core/Src/stm32f4xx_hal_msp.c **** {
 198              		.loc 1 124 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		.loc 1 124 1 is_stmt 0 view .LVU43
 203 0000 08B5     		push	{r3, lr}
 204              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 7


 205              		.cfi_offset 3, -8
 206              		.cfi_offset 14, -4
 125:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 207              		.loc 1 125 3 is_stmt 1 view .LVU44
 208              		.loc 1 125 10 is_stmt 0 view .LVU45
 209 0002 0268     		ldr	r2, [r0]
 210              		.loc 1 125 5 view .LVU46
 211 0004 064B     		ldr	r3, .L15
 212 0006 9A42     		cmp	r2, r3
 213 0008 00D0     		beq	.L14
 214              	.LVL6:
 215              	.L11:
 126:Core/Src/stm32f4xx_hal_msp.c ****   {
 127:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 134:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 135:Core/Src/stm32f4xx_hal_msp.c ****     */
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(BAT_VSENCE_GPIO_Port, BAT_VSENCE_Pin);
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 1 */
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c ****   }
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c **** }
 216              		.loc 1 143 1 view .LVU47
 217 000a 08BD     		pop	{r3, pc}
 218              	.LVL7:
 219              	.L14:
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 220              		.loc 1 131 5 is_stmt 1 view .LVU48
 221 000c 054A     		ldr	r2, .L15+4
 222 000e 536C     		ldr	r3, [r2, #68]
 223 0010 23F48073 		bic	r3, r3, #256
 224 0014 5364     		str	r3, [r2, #68]
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 225              		.loc 1 136 5 view .LVU49
 226 0016 1021     		movs	r1, #16
 227 0018 0348     		ldr	r0, .L15+8
 228              	.LVL8:
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 229              		.loc 1 136 5 is_stmt 0 view .LVU50
 230 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 231              	.LVL9:
 232              		.loc 1 143 1 view .LVU51
 233 001e F4E7     		b	.L11
 234              	.L16:
 235              		.align	2
 236              	.L15:
 237 0020 00200140 		.word	1073815552
 238 0024 00380240 		.word	1073887232
 239 0028 00000240 		.word	1073872896
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 8


 240              		.cfi_endproc
 241              	.LFE241:
 243              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
 244              		.align	1
 245              		.global	HAL_CRC_MspInit
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 250              	HAL_CRC_MspInit:
 251              	.LVL10:
 252              	.LFB242:
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** /**
 146:Core/Src/stm32f4xx_hal_msp.c ****   * @brief CRC MSP Initialization
 147:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 148:Core/Src/stm32f4xx_hal_msp.c ****   * @param hcrc: CRC handle pointer
 149:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 150:Core/Src/stm32f4xx_hal_msp.c ****   */
 151:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
 152:Core/Src/stm32f4xx_hal_msp.c **** {
 253              		.loc 1 152 1 is_stmt 1 view -0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 8
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 257              		@ link register save eliminated.
 153:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 258              		.loc 1 153 3 view .LVU53
 259              		.loc 1 153 10 is_stmt 0 view .LVU54
 260 0000 0268     		ldr	r2, [r0]
 261              		.loc 1 153 5 view .LVU55
 262 0002 094B     		ldr	r3, .L24
 263 0004 9A42     		cmp	r2, r3
 264 0006 00D0     		beq	.L23
 265 0008 7047     		bx	lr
 266              	.L23:
 152:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 267              		.loc 1 152 1 view .LVU56
 268 000a 82B0     		sub	sp, sp, #8
 269              		.cfi_def_cfa_offset 8
 154:Core/Src/stm32f4xx_hal_msp.c ****   {
 155:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN CRC_MspInit 0 */
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END CRC_MspInit 0 */
 158:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 159:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 270              		.loc 1 159 5 is_stmt 1 view .LVU57
 271              	.LBB6:
 272              		.loc 1 159 5 view .LVU58
 273 000c 0023     		movs	r3, #0
 274 000e 0193     		str	r3, [sp, #4]
 275              		.loc 1 159 5 view .LVU59
 276 0010 064B     		ldr	r3, .L24+4
 277 0012 1A6B     		ldr	r2, [r3, #48]
 278 0014 42F48052 		orr	r2, r2, #4096
 279 0018 1A63     		str	r2, [r3, #48]
 280              		.loc 1 159 5 view .LVU60
 281 001a 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 9


 282 001c 03F48053 		and	r3, r3, #4096
 283 0020 0193     		str	r3, [sp, #4]
 284              		.loc 1 159 5 view .LVU61
 285 0022 019B     		ldr	r3, [sp, #4]
 286              	.LBE6:
 287              		.loc 1 159 5 discriminator 1 view .LVU62
 160:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN CRC_MspInit 1 */
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END CRC_MspInit 1 */
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****   }
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c **** }
 288              		.loc 1 166 1 is_stmt 0 view .LVU63
 289 0024 02B0     		add	sp, sp, #8
 290              		.cfi_def_cfa_offset 0
 291              		@ sp needed
 292 0026 7047     		bx	lr
 293              	.L25:
 294              		.align	2
 295              	.L24:
 296 0028 00300240 		.word	1073885184
 297 002c 00380240 		.word	1073887232
 298              		.cfi_endproc
 299              	.LFE242:
 301              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 302              		.align	1
 303              		.global	HAL_CRC_MspDeInit
 304              		.syntax unified
 305              		.thumb
 306              		.thumb_func
 308              	HAL_CRC_MspDeInit:
 309              	.LVL11:
 310              	.LFB243:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c **** /**
 169:Core/Src/stm32f4xx_hal_msp.c ****   * @brief CRC MSP De-Initialization
 170:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 171:Core/Src/stm32f4xx_hal_msp.c ****   * @param hcrc: CRC handle pointer
 172:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 173:Core/Src/stm32f4xx_hal_msp.c ****   */
 174:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 175:Core/Src/stm32f4xx_hal_msp.c **** {
 311              		.loc 1 175 1 is_stmt 1 view -0
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315              		@ link register save eliminated.
 176:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 316              		.loc 1 176 3 view .LVU65
 317              		.loc 1 176 10 is_stmt 0 view .LVU66
 318 0000 0268     		ldr	r2, [r0]
 319              		.loc 1 176 5 view .LVU67
 320 0002 054B     		ldr	r3, .L29
 321 0004 9A42     		cmp	r2, r3
 322 0006 00D0     		beq	.L28
 323              	.L26:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 10


 177:Core/Src/stm32f4xx_hal_msp.c ****   {
 178:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN CRC_MspDeInit 0 */
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END CRC_MspDeInit 0 */
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 182:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 183:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN CRC_MspDeInit 1 */
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END CRC_MspDeInit 1 */
 186:Core/Src/stm32f4xx_hal_msp.c ****   }
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c **** }
 324              		.loc 1 188 1 view .LVU68
 325 0008 7047     		bx	lr
 326              	.L28:
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN CRC_MspDeInit 1 */
 327              		.loc 1 182 5 is_stmt 1 view .LVU69
 328 000a 044A     		ldr	r2, .L29+4
 329 000c 136B     		ldr	r3, [r2, #48]
 330 000e 23F48053 		bic	r3, r3, #4096
 331 0012 1363     		str	r3, [r2, #48]
 332              		.loc 1 188 1 is_stmt 0 view .LVU70
 333 0014 F8E7     		b	.L26
 334              	.L30:
 335 0016 00BF     		.align	2
 336              	.L29:
 337 0018 00300240 		.word	1073885184
 338 001c 00380240 		.word	1073887232
 339              		.cfi_endproc
 340              	.LFE243:
 342              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 343              		.align	1
 344              		.global	HAL_I2C_MspInit
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 349              	HAL_I2C_MspInit:
 350              	.LVL12:
 351              	.LFB244:
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c **** /**
 191:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2C MSP Initialization
 192:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 193:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
 194:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 195:Core/Src/stm32f4xx_hal_msp.c ****   */
 196:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 197:Core/Src/stm32f4xx_hal_msp.c **** {
 352              		.loc 1 197 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 48
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356              		.loc 1 197 1 is_stmt 0 view .LVU72
 357 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 358              		.cfi_def_cfa_offset 28
 359              		.cfi_offset 4, -28
 360              		.cfi_offset 5, -24
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 11


 361              		.cfi_offset 6, -20
 362              		.cfi_offset 7, -16
 363              		.cfi_offset 8, -12
 364              		.cfi_offset 9, -8
 365              		.cfi_offset 14, -4
 366 0004 8DB0     		sub	sp, sp, #52
 367              		.cfi_def_cfa_offset 80
 198:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 368              		.loc 1 198 3 is_stmt 1 view .LVU73
 369              		.loc 1 198 20 is_stmt 0 view .LVU74
 370 0006 0023     		movs	r3, #0
 371 0008 0793     		str	r3, [sp, #28]
 372 000a 0893     		str	r3, [sp, #32]
 373 000c 0993     		str	r3, [sp, #36]
 374 000e 0A93     		str	r3, [sp, #40]
 375 0010 0B93     		str	r3, [sp, #44]
 199:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 376              		.loc 1 199 3 is_stmt 1 view .LVU75
 377              		.loc 1 199 10 is_stmt 0 view .LVU76
 378 0012 0368     		ldr	r3, [r0]
 379              		.loc 1 199 5 view .LVU77
 380 0014 4B4A     		ldr	r2, .L39
 381 0016 9342     		cmp	r3, r2
 382 0018 08D0     		beq	.L36
 200:Core/Src/stm32f4xx_hal_msp.c ****   {
 201:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 0 */
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 0 */
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 206:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 207:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 208:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 209:Core/Src/stm32f4xx_hal_msp.c ****     */
 210:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = EEP_SCL_Pin|EEP_SDA_Pin;
 211:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 212:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 213:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 215:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 218:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 219:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 1 */
 222:Core/Src/stm32f4xx_hal_msp.c ****   }
 223:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 383              		.loc 1 223 8 is_stmt 1 view .LVU78
 384              		.loc 1 223 10 is_stmt 0 view .LVU79
 385 001a 4B4A     		ldr	r2, .L39+4
 386 001c 9342     		cmp	r3, r2
 387 001e 2AD0     		beq	.L37
 224:Core/Src/stm32f4xx_hal_msp.c ****   {
 225:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 0 */
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 227:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C2_MspInit 0 */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 12


 228:Core/Src/stm32f4xx_hal_msp.c **** 
 229:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 230:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 231:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 232:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 233:Core/Src/stm32f4xx_hal_msp.c ****     */
 234:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = BMP_SCL_Pin|BMP_SDA_Pin;
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 239:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 241:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 242:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 243:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 245:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C2_MspInit 1 */
 246:Core/Src/stm32f4xx_hal_msp.c ****   }
 247:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 388              		.loc 1 247 8 is_stmt 1 view .LVU80
 389              		.loc 1 247 10 is_stmt 0 view .LVU81
 390 0020 4A4A     		ldr	r2, .L39+8
 391 0022 9342     		cmp	r3, r2
 392 0024 4DD0     		beq	.L38
 393              	.LVL13:
 394              	.L31:
 248:Core/Src/stm32f4xx_hal_msp.c ****   {
 249:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 0 */
 250:Core/Src/stm32f4xx_hal_msp.c **** 
 251:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C3_MspInit 0 */
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 254:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 255:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 256:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> I2C3_SDA
 257:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 258:Core/Src/stm32f4xx_hal_msp.c ****     */
 259:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPS_SDA_Pin;
 260:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 264:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPS_SDA_GPIO_Port, &GPIO_InitStruct);
 265:Core/Src/stm32f4xx_hal_msp.c **** 
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPS_SCL_Pin;
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 271:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPS_SCL_GPIO_Port, &GPIO_InitStruct);
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 273:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 274:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
 275:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 277:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C3_MspInit 1 */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 13


 278:Core/Src/stm32f4xx_hal_msp.c ****   }
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 280:Core/Src/stm32f4xx_hal_msp.c **** }
 395              		.loc 1 280 1 view .LVU82
 396 0026 0DB0     		add	sp, sp, #52
 397              		.cfi_remember_state
 398              		.cfi_def_cfa_offset 28
 399              		@ sp needed
 400 0028 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 401              	.LVL14:
 402              	.L36:
 403              		.cfi_restore_state
 205:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 404              		.loc 1 205 5 is_stmt 1 view .LVU83
 405              	.LBB7:
 205:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 406              		.loc 1 205 5 view .LVU84
 407 002c 0025     		movs	r5, #0
 408 002e 0095     		str	r5, [sp]
 205:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 409              		.loc 1 205 5 view .LVU85
 410 0030 474C     		ldr	r4, .L39+12
 411 0032 236B     		ldr	r3, [r4, #48]
 412 0034 43F00203 		orr	r3, r3, #2
 413 0038 2363     		str	r3, [r4, #48]
 205:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 414              		.loc 1 205 5 view .LVU86
 415 003a 236B     		ldr	r3, [r4, #48]
 416 003c 03F00203 		and	r3, r3, #2
 417 0040 0093     		str	r3, [sp]
 205:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 418              		.loc 1 205 5 view .LVU87
 419 0042 009B     		ldr	r3, [sp]
 420              	.LBE7:
 205:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 421              		.loc 1 205 5 view .LVU88
 210:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 422              		.loc 1 210 5 view .LVU89
 210:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 423              		.loc 1 210 25 is_stmt 0 view .LVU90
 424 0044 C023     		movs	r3, #192
 425 0046 0793     		str	r3, [sp, #28]
 211:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 426              		.loc 1 211 5 is_stmt 1 view .LVU91
 211:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 427              		.loc 1 211 26 is_stmt 0 view .LVU92
 428 0048 1223     		movs	r3, #18
 429 004a 0893     		str	r3, [sp, #32]
 212:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 430              		.loc 1 212 5 is_stmt 1 view .LVU93
 212:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 431              		.loc 1 212 26 is_stmt 0 view .LVU94
 432 004c 0123     		movs	r3, #1
 433 004e 0993     		str	r3, [sp, #36]
 213:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 434              		.loc 1 213 5 is_stmt 1 view .LVU95
 213:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 14


 435              		.loc 1 213 27 is_stmt 0 view .LVU96
 436 0050 0323     		movs	r3, #3
 437 0052 0A93     		str	r3, [sp, #40]
 214:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 438              		.loc 1 214 5 is_stmt 1 view .LVU97
 214:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 439              		.loc 1 214 31 is_stmt 0 view .LVU98
 440 0054 0423     		movs	r3, #4
 441 0056 0B93     		str	r3, [sp, #44]
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 442              		.loc 1 215 5 is_stmt 1 view .LVU99
 443 0058 07A9     		add	r1, sp, #28
 444 005a 3E48     		ldr	r0, .L39+16
 445              	.LVL15:
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 446              		.loc 1 215 5 is_stmt 0 view .LVU100
 447 005c FFF7FEFF 		bl	HAL_GPIO_Init
 448              	.LVL16:
 218:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 449              		.loc 1 218 5 is_stmt 1 view .LVU101
 450              	.LBB8:
 218:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 451              		.loc 1 218 5 view .LVU102
 452 0060 0195     		str	r5, [sp, #4]
 218:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 453              		.loc 1 218 5 view .LVU103
 454 0062 236C     		ldr	r3, [r4, #64]
 455 0064 43F40013 		orr	r3, r3, #2097152
 456 0068 2364     		str	r3, [r4, #64]
 218:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 457              		.loc 1 218 5 view .LVU104
 458 006a 236C     		ldr	r3, [r4, #64]
 459 006c 03F40013 		and	r3, r3, #2097152
 460 0070 0193     		str	r3, [sp, #4]
 218:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 461              		.loc 1 218 5 view .LVU105
 462 0072 019B     		ldr	r3, [sp, #4]
 463              	.LBE8:
 218:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 464              		.loc 1 218 5 view .LVU106
 465 0074 D7E7     		b	.L31
 466              	.LVL17:
 467              	.L37:
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 468              		.loc 1 229 5 view .LVU107
 469              	.LBB9:
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 470              		.loc 1 229 5 view .LVU108
 471 0076 0025     		movs	r5, #0
 472 0078 0295     		str	r5, [sp, #8]
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 473              		.loc 1 229 5 view .LVU109
 474 007a 354C     		ldr	r4, .L39+12
 475 007c 236B     		ldr	r3, [r4, #48]
 476 007e 43F00203 		orr	r3, r3, #2
 477 0082 2363     		str	r3, [r4, #48]
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 15


 478              		.loc 1 229 5 view .LVU110
 479 0084 236B     		ldr	r3, [r4, #48]
 480 0086 03F00203 		and	r3, r3, #2
 481 008a 0293     		str	r3, [sp, #8]
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 482              		.loc 1 229 5 view .LVU111
 483 008c 029B     		ldr	r3, [sp, #8]
 484              	.LBE9:
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 485              		.loc 1 229 5 view .LVU112
 234:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 486              		.loc 1 234 5 view .LVU113
 234:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 487              		.loc 1 234 25 is_stmt 0 view .LVU114
 488 008e 4FF44063 		mov	r3, #3072
 489 0092 0793     		str	r3, [sp, #28]
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 490              		.loc 1 235 5 is_stmt 1 view .LVU115
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 491              		.loc 1 235 26 is_stmt 0 view .LVU116
 492 0094 1223     		movs	r3, #18
 493 0096 0893     		str	r3, [sp, #32]
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 494              		.loc 1 236 5 is_stmt 1 view .LVU117
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 495              		.loc 1 236 26 is_stmt 0 view .LVU118
 496 0098 0123     		movs	r3, #1
 497 009a 0993     		str	r3, [sp, #36]
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 498              		.loc 1 237 5 is_stmt 1 view .LVU119
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 499              		.loc 1 237 27 is_stmt 0 view .LVU120
 500 009c 0323     		movs	r3, #3
 501 009e 0A93     		str	r3, [sp, #40]
 238:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 502              		.loc 1 238 5 is_stmt 1 view .LVU121
 238:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 503              		.loc 1 238 31 is_stmt 0 view .LVU122
 504 00a0 0423     		movs	r3, #4
 505 00a2 0B93     		str	r3, [sp, #44]
 239:Core/Src/stm32f4xx_hal_msp.c **** 
 506              		.loc 1 239 5 is_stmt 1 view .LVU123
 507 00a4 07A9     		add	r1, sp, #28
 508 00a6 2B48     		ldr	r0, .L39+16
 509              	.LVL18:
 239:Core/Src/stm32f4xx_hal_msp.c **** 
 510              		.loc 1 239 5 is_stmt 0 view .LVU124
 511 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 512              	.LVL19:
 242:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 513              		.loc 1 242 5 is_stmt 1 view .LVU125
 514              	.LBB10:
 242:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 515              		.loc 1 242 5 view .LVU126
 516 00ac 0395     		str	r5, [sp, #12]
 242:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 517              		.loc 1 242 5 view .LVU127
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 16


 518 00ae 236C     		ldr	r3, [r4, #64]
 519 00b0 43F48003 		orr	r3, r3, #4194304
 520 00b4 2364     		str	r3, [r4, #64]
 242:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 521              		.loc 1 242 5 view .LVU128
 522 00b6 236C     		ldr	r3, [r4, #64]
 523 00b8 03F48003 		and	r3, r3, #4194304
 524 00bc 0393     		str	r3, [sp, #12]
 242:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 525              		.loc 1 242 5 view .LVU129
 526 00be 039B     		ldr	r3, [sp, #12]
 527              	.LBE10:
 242:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 528              		.loc 1 242 5 view .LVU130
 529 00c0 B1E7     		b	.L31
 530              	.LVL20:
 531              	.L38:
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 532              		.loc 1 253 5 view .LVU131
 533              	.LBB11:
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 534              		.loc 1 253 5 view .LVU132
 535 00c2 0025     		movs	r5, #0
 536 00c4 0495     		str	r5, [sp, #16]
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 537              		.loc 1 253 5 view .LVU133
 538 00c6 224C     		ldr	r4, .L39+12
 539 00c8 236B     		ldr	r3, [r4, #48]
 540 00ca 43F00403 		orr	r3, r3, #4
 541 00ce 2363     		str	r3, [r4, #48]
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 542              		.loc 1 253 5 view .LVU134
 543 00d0 236B     		ldr	r3, [r4, #48]
 544 00d2 03F00403 		and	r3, r3, #4
 545 00d6 0493     		str	r3, [sp, #16]
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 546              		.loc 1 253 5 view .LVU135
 547 00d8 049B     		ldr	r3, [sp, #16]
 548              	.LBE11:
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 549              		.loc 1 253 5 view .LVU136
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 550              		.loc 1 254 5 view .LVU137
 551              	.LBB12:
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 552              		.loc 1 254 5 view .LVU138
 553 00da 0595     		str	r5, [sp, #20]
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 554              		.loc 1 254 5 view .LVU139
 555 00dc 236B     		ldr	r3, [r4, #48]
 556 00de 43F00103 		orr	r3, r3, #1
 557 00e2 2363     		str	r3, [r4, #48]
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 558              		.loc 1 254 5 view .LVU140
 559 00e4 236B     		ldr	r3, [r4, #48]
 560 00e6 03F00103 		and	r3, r3, #1
 561 00ea 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 17


 254:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 562              		.loc 1 254 5 view .LVU141
 563 00ec 059B     		ldr	r3, [sp, #20]
 564              	.LBE12:
 254:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 565              		.loc 1 254 5 view .LVU142
 259:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 566              		.loc 1 259 5 view .LVU143
 259:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 567              		.loc 1 259 25 is_stmt 0 view .LVU144
 568 00ee 4FF40073 		mov	r3, #512
 569 00f2 0793     		str	r3, [sp, #28]
 260:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 570              		.loc 1 260 5 is_stmt 1 view .LVU145
 260:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 571              		.loc 1 260 26 is_stmt 0 view .LVU146
 572 00f4 4FF01209 		mov	r9, #18
 573 00f8 CDF82090 		str	r9, [sp, #32]
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 574              		.loc 1 261 5 is_stmt 1 view .LVU147
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 575              		.loc 1 261 26 is_stmt 0 view .LVU148
 576 00fc 4FF00108 		mov	r8, #1
 577 0100 CDF82480 		str	r8, [sp, #36]
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 578              		.loc 1 262 5 is_stmt 1 view .LVU149
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 579              		.loc 1 262 27 is_stmt 0 view .LVU150
 580 0104 0327     		movs	r7, #3
 581 0106 0A97     		str	r7, [sp, #40]
 263:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPS_SDA_GPIO_Port, &GPIO_InitStruct);
 582              		.loc 1 263 5 is_stmt 1 view .LVU151
 263:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPS_SDA_GPIO_Port, &GPIO_InitStruct);
 583              		.loc 1 263 31 is_stmt 0 view .LVU152
 584 0108 0426     		movs	r6, #4
 585 010a 0B96     		str	r6, [sp, #44]
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 586              		.loc 1 264 5 is_stmt 1 view .LVU153
 587 010c 07A9     		add	r1, sp, #28
 588 010e 1248     		ldr	r0, .L39+20
 589              	.LVL21:
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 590              		.loc 1 264 5 is_stmt 0 view .LVU154
 591 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 592              	.LVL22:
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 593              		.loc 1 266 5 is_stmt 1 view .LVU155
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 594              		.loc 1 266 25 is_stmt 0 view .LVU156
 595 0114 4FF48073 		mov	r3, #256
 596 0118 0793     		str	r3, [sp, #28]
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 597              		.loc 1 267 5 is_stmt 1 view .LVU157
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 598              		.loc 1 267 26 is_stmt 0 view .LVU158
 599 011a CDF82090 		str	r9, [sp, #32]
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 18


 600              		.loc 1 268 5 is_stmt 1 view .LVU159
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 601              		.loc 1 268 26 is_stmt 0 view .LVU160
 602 011e CDF82480 		str	r8, [sp, #36]
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 603              		.loc 1 269 5 is_stmt 1 view .LVU161
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 604              		.loc 1 269 27 is_stmt 0 view .LVU162
 605 0122 0A97     		str	r7, [sp, #40]
 270:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPS_SCL_GPIO_Port, &GPIO_InitStruct);
 606              		.loc 1 270 5 is_stmt 1 view .LVU163
 270:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPS_SCL_GPIO_Port, &GPIO_InitStruct);
 607              		.loc 1 270 31 is_stmt 0 view .LVU164
 608 0124 0B96     		str	r6, [sp, #44]
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 609              		.loc 1 271 5 is_stmt 1 view .LVU165
 610 0126 07A9     		add	r1, sp, #28
 611 0128 0C48     		ldr	r0, .L39+24
 612 012a FFF7FEFF 		bl	HAL_GPIO_Init
 613              	.LVL23:
 274:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 614              		.loc 1 274 5 view .LVU166
 615              	.LBB13:
 274:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 616              		.loc 1 274 5 view .LVU167
 617 012e 0695     		str	r5, [sp, #24]
 274:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 618              		.loc 1 274 5 view .LVU168
 619 0130 236C     		ldr	r3, [r4, #64]
 620 0132 43F40003 		orr	r3, r3, #8388608
 621 0136 2364     		str	r3, [r4, #64]
 274:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 622              		.loc 1 274 5 view .LVU169
 623 0138 236C     		ldr	r3, [r4, #64]
 624 013a 03F40003 		and	r3, r3, #8388608
 625 013e 0693     		str	r3, [sp, #24]
 274:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 626              		.loc 1 274 5 view .LVU170
 627 0140 069B     		ldr	r3, [sp, #24]
 628              	.LBE13:
 274:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 629              		.loc 1 274 5 discriminator 1 view .LVU171
 630              		.loc 1 280 1 is_stmt 0 view .LVU172
 631 0142 70E7     		b	.L31
 632              	.L40:
 633              		.align	2
 634              	.L39:
 635 0144 00540040 		.word	1073763328
 636 0148 00580040 		.word	1073764352
 637 014c 005C0040 		.word	1073765376
 638 0150 00380240 		.word	1073887232
 639 0154 00040240 		.word	1073873920
 640 0158 00080240 		.word	1073874944
 641 015c 00000240 		.word	1073872896
 642              		.cfi_endproc
 643              	.LFE244:
 645              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 19


 646              		.align	1
 647              		.global	HAL_I2C_MspDeInit
 648              		.syntax unified
 649              		.thumb
 650              		.thumb_func
 652              	HAL_I2C_MspDeInit:
 653              	.LVL24:
 654              	.LFB245:
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c **** /**
 283:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2C MSP De-Initialization
 284:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 285:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
 286:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 287:Core/Src/stm32f4xx_hal_msp.c ****   */
 288:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 289:Core/Src/stm32f4xx_hal_msp.c **** {
 655              		.loc 1 289 1 is_stmt 1 view -0
 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 0
 658              		@ frame_needed = 0, uses_anonymous_args = 0
 659              		.loc 1 289 1 is_stmt 0 view .LVU174
 660 0000 10B5     		push	{r4, lr}
 661              		.cfi_def_cfa_offset 8
 662              		.cfi_offset 4, -8
 663              		.cfi_offset 14, -4
 290:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 664              		.loc 1 290 3 is_stmt 1 view .LVU175
 665              		.loc 1 290 10 is_stmt 0 view .LVU176
 666 0002 0368     		ldr	r3, [r0]
 667              		.loc 1 290 5 view .LVU177
 668 0004 1E4A     		ldr	r2, .L49
 669 0006 9342     		cmp	r3, r2
 670 0008 06D0     		beq	.L46
 291:Core/Src/stm32f4xx_hal_msp.c ****   {
 292:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 0 */
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 0 */
 295:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 296:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 298:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 299:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 300:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 301:Core/Src/stm32f4xx_hal_msp.c ****     */
 302:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(EEP_SCL_GPIO_Port, EEP_SCL_Pin);
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 304:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(EEP_SDA_GPIO_Port, EEP_SDA_Pin);
 305:Core/Src/stm32f4xx_hal_msp.c **** 
 306:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 1 */
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 1 */
 309:Core/Src/stm32f4xx_hal_msp.c ****   }
 310:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 671              		.loc 1 310 8 is_stmt 1 view .LVU178
 672              		.loc 1 310 10 is_stmt 0 view .LVU179
 673 000a 1E4A     		ldr	r2, .L49+4
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 20


 674 000c 9342     		cmp	r3, r2
 675 000e 13D0     		beq	.L47
 311:Core/Src/stm32f4xx_hal_msp.c ****   {
 312:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspDeInit 0 */
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 314:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C2_MspDeInit 0 */
 315:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 316:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 317:Core/Src/stm32f4xx_hal_msp.c **** 
 318:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 319:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 320:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 321:Core/Src/stm32f4xx_hal_msp.c ****     */
 322:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(BMP_SCL_GPIO_Port, BMP_SCL_Pin);
 323:Core/Src/stm32f4xx_hal_msp.c **** 
 324:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(BMP_SDA_GPIO_Port, BMP_SDA_Pin);
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspDeInit 1 */
 327:Core/Src/stm32f4xx_hal_msp.c **** 
 328:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C2_MspDeInit 1 */
 329:Core/Src/stm32f4xx_hal_msp.c ****   }
 330:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 676              		.loc 1 330 8 is_stmt 1 view .LVU180
 677              		.loc 1 330 10 is_stmt 0 view .LVU181
 678 0010 1D4A     		ldr	r2, .L49+8
 679 0012 9342     		cmp	r3, r2
 680 0014 22D0     		beq	.L48
 681              	.LVL25:
 682              	.L41:
 331:Core/Src/stm32f4xx_hal_msp.c ****   {
 332:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspDeInit 0 */
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 334:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C3_MspDeInit 0 */
 335:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 336:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 338:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 339:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> I2C3_SDA
 340:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 341:Core/Src/stm32f4xx_hal_msp.c ****     */
 342:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPS_SDA_GPIO_Port, GPS_SDA_Pin);
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 344:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPS_SCL_GPIO_Port, GPS_SCL_Pin);
 345:Core/Src/stm32f4xx_hal_msp.c **** 
 346:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspDeInit 1 */
 347:Core/Src/stm32f4xx_hal_msp.c **** 
 348:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C3_MspDeInit 1 */
 349:Core/Src/stm32f4xx_hal_msp.c ****   }
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 351:Core/Src/stm32f4xx_hal_msp.c **** }
 683              		.loc 1 351 1 view .LVU182
 684 0016 10BD     		pop	{r4, pc}
 685              	.LVL26:
 686              	.L46:
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 687              		.loc 1 296 5 is_stmt 1 view .LVU183
 688 0018 02F5F232 		add	r2, r2, #123904
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 21


 689 001c 136C     		ldr	r3, [r2, #64]
 690 001e 23F40013 		bic	r3, r3, #2097152
 691 0022 1364     		str	r3, [r2, #64]
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 692              		.loc 1 302 5 view .LVU184
 693 0024 194C     		ldr	r4, .L49+12
 694 0026 4021     		movs	r1, #64
 695 0028 2046     		mov	r0, r4
 696              	.LVL27:
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 697              		.loc 1 302 5 is_stmt 0 view .LVU185
 698 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 699              	.LVL28:
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 700              		.loc 1 304 5 is_stmt 1 view .LVU186
 701 002e 8021     		movs	r1, #128
 702 0030 2046     		mov	r0, r4
 703 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 704              	.LVL29:
 705 0036 EEE7     		b	.L41
 706              	.LVL30:
 707              	.L47:
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 708              		.loc 1 316 5 view .LVU187
 709 0038 02F5F032 		add	r2, r2, #122880
 710 003c 136C     		ldr	r3, [r2, #64]
 711 003e 23F48003 		bic	r3, r3, #4194304
 712 0042 1364     		str	r3, [r2, #64]
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 713              		.loc 1 322 5 view .LVU188
 714 0044 114C     		ldr	r4, .L49+12
 715 0046 4FF48061 		mov	r1, #1024
 716 004a 2046     		mov	r0, r4
 717              	.LVL31:
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 718              		.loc 1 322 5 is_stmt 0 view .LVU189
 719 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 720              	.LVL32:
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 721              		.loc 1 324 5 is_stmt 1 view .LVU190
 722 0050 4FF40061 		mov	r1, #2048
 723 0054 2046     		mov	r0, r4
 724 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 725              	.LVL33:
 726 005a DCE7     		b	.L41
 727              	.LVL34:
 728              	.L48:
 336:Core/Src/stm32f4xx_hal_msp.c **** 
 729              		.loc 1 336 5 view .LVU191
 730 005c 02F5EE32 		add	r2, r2, #121856
 731 0060 136C     		ldr	r3, [r2, #64]
 732 0062 23F40003 		bic	r3, r3, #8388608
 733 0066 1364     		str	r3, [r2, #64]
 342:Core/Src/stm32f4xx_hal_msp.c **** 
 734              		.loc 1 342 5 view .LVU192
 735 0068 4FF40071 		mov	r1, #512
 736 006c 0848     		ldr	r0, .L49+16
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 22


 737              	.LVL35:
 342:Core/Src/stm32f4xx_hal_msp.c **** 
 738              		.loc 1 342 5 is_stmt 0 view .LVU193
 739 006e FFF7FEFF 		bl	HAL_GPIO_DeInit
 740              	.LVL36:
 344:Core/Src/stm32f4xx_hal_msp.c **** 
 741              		.loc 1 344 5 is_stmt 1 view .LVU194
 742 0072 4FF48071 		mov	r1, #256
 743 0076 0748     		ldr	r0, .L49+20
 744 0078 FFF7FEFF 		bl	HAL_GPIO_DeInit
 745              	.LVL37:
 746              		.loc 1 351 1 is_stmt 0 view .LVU195
 747 007c CBE7     		b	.L41
 748              	.L50:
 749 007e 00BF     		.align	2
 750              	.L49:
 751 0080 00540040 		.word	1073763328
 752 0084 00580040 		.word	1073764352
 753 0088 005C0040 		.word	1073765376
 754 008c 00040240 		.word	1073873920
 755 0090 00080240 		.word	1073874944
 756 0094 00000240 		.word	1073872896
 757              		.cfi_endproc
 758              	.LFE245:
 760              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 761              		.align	1
 762              		.global	HAL_RTC_MspInit
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 767              	HAL_RTC_MspInit:
 768              	.LVL38:
 769              	.LFB246:
 352:Core/Src/stm32f4xx_hal_msp.c **** 
 353:Core/Src/stm32f4xx_hal_msp.c **** /**
 354:Core/Src/stm32f4xx_hal_msp.c ****   * @brief RTC MSP Initialization
 355:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 356:Core/Src/stm32f4xx_hal_msp.c ****   * @param hrtc: RTC handle pointer
 357:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 358:Core/Src/stm32f4xx_hal_msp.c ****   */
 359:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 360:Core/Src/stm32f4xx_hal_msp.c **** {
 770              		.loc 1 360 1 is_stmt 1 view -0
 771              		.cfi_startproc
 772              		@ args = 0, pretend = 0, frame = 16
 773              		@ frame_needed = 0, uses_anonymous_args = 0
 774              		.loc 1 360 1 is_stmt 0 view .LVU197
 775 0000 00B5     		push	{lr}
 776              		.cfi_def_cfa_offset 4
 777              		.cfi_offset 14, -4
 778 0002 85B0     		sub	sp, sp, #20
 779              		.cfi_def_cfa_offset 24
 361:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 780              		.loc 1 361 3 is_stmt 1 view .LVU198
 781              		.loc 1 361 28 is_stmt 0 view .LVU199
 782 0004 0023     		movs	r3, #0
 783 0006 0093     		str	r3, [sp]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 23


 784 0008 0193     		str	r3, [sp, #4]
 785 000a 0293     		str	r3, [sp, #8]
 786 000c 0393     		str	r3, [sp, #12]
 362:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 787              		.loc 1 362 3 is_stmt 1 view .LVU200
 788              		.loc 1 362 10 is_stmt 0 view .LVU201
 789 000e 0268     		ldr	r2, [r0]
 790              		.loc 1 362 5 view .LVU202
 791 0010 0B4B     		ldr	r3, .L57
 792 0012 9A42     		cmp	r2, r3
 793 0014 02D0     		beq	.L55
 794              	.LVL39:
 795              	.L51:
 363:Core/Src/stm32f4xx_hal_msp.c ****   {
 364:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspInit 0 */
 365:Core/Src/stm32f4xx_hal_msp.c **** 
 366:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END RTC_MspInit 0 */
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 368:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 369:Core/Src/stm32f4xx_hal_msp.c ****   */
 370:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 371:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 372:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 373:Core/Src/stm32f4xx_hal_msp.c ****     {
 374:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 375:Core/Src/stm32f4xx_hal_msp.c ****     }
 376:Core/Src/stm32f4xx_hal_msp.c **** 
 377:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 378:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 379:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspInit 1 */
 380:Core/Src/stm32f4xx_hal_msp.c **** 
 381:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END RTC_MspInit 1 */
 382:Core/Src/stm32f4xx_hal_msp.c **** 
 383:Core/Src/stm32f4xx_hal_msp.c ****   }
 384:Core/Src/stm32f4xx_hal_msp.c **** 
 385:Core/Src/stm32f4xx_hal_msp.c **** }
 796              		.loc 1 385 1 view .LVU203
 797 0016 05B0     		add	sp, sp, #20
 798              		.cfi_remember_state
 799              		.cfi_def_cfa_offset 4
 800              		@ sp needed
 801 0018 5DF804FB 		ldr	pc, [sp], #4
 802              	.LVL40:
 803              	.L55:
 804              		.cfi_restore_state
 370:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 805              		.loc 1 370 5 is_stmt 1 view .LVU204
 370:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 806              		.loc 1 370 46 is_stmt 0 view .LVU205
 807 001c 0223     		movs	r3, #2
 808 001e 0093     		str	r3, [sp]
 371:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 809              		.loc 1 371 5 is_stmt 1 view .LVU206
 371:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810              		.loc 1 371 43 is_stmt 0 view .LVU207
 811 0020 4FF40073 		mov	r3, #512
 812 0024 0393     		str	r3, [sp, #12]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 24


 372:Core/Src/stm32f4xx_hal_msp.c ****     {
 813              		.loc 1 372 5 is_stmt 1 view .LVU208
 372:Core/Src/stm32f4xx_hal_msp.c ****     {
 814              		.loc 1 372 9 is_stmt 0 view .LVU209
 815 0026 6846     		mov	r0, sp
 816              	.LVL41:
 372:Core/Src/stm32f4xx_hal_msp.c ****     {
 817              		.loc 1 372 9 view .LVU210
 818 0028 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 819              	.LVL42:
 372:Core/Src/stm32f4xx_hal_msp.c ****     {
 820              		.loc 1 372 8 discriminator 1 view .LVU211
 821 002c 20B9     		cbnz	r0, .L56
 822              	.L53:
 378:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspInit 1 */
 823              		.loc 1 378 5 is_stmt 1 view .LVU212
 824 002e 054B     		ldr	r3, .L57+4
 825 0030 0122     		movs	r2, #1
 826 0032 C3F83C2E 		str	r2, [r3, #3644]
 827              		.loc 1 385 1 is_stmt 0 view .LVU213
 828 0036 EEE7     		b	.L51
 829              	.L56:
 374:Core/Src/stm32f4xx_hal_msp.c ****     }
 830              		.loc 1 374 7 is_stmt 1 view .LVU214
 831 0038 FFF7FEFF 		bl	Error_Handler
 832              	.LVL43:
 833 003c F7E7     		b	.L53
 834              	.L58:
 835 003e 00BF     		.align	2
 836              	.L57:
 837 0040 00280040 		.word	1073752064
 838 0044 00004742 		.word	1111949312
 839              		.cfi_endproc
 840              	.LFE246:
 842              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 843              		.align	1
 844              		.global	HAL_RTC_MspDeInit
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 849              	HAL_RTC_MspDeInit:
 850              	.LVL44:
 851              	.LFB247:
 386:Core/Src/stm32f4xx_hal_msp.c **** 
 387:Core/Src/stm32f4xx_hal_msp.c **** /**
 388:Core/Src/stm32f4xx_hal_msp.c ****   * @brief RTC MSP De-Initialization
 389:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 390:Core/Src/stm32f4xx_hal_msp.c ****   * @param hrtc: RTC handle pointer
 391:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 392:Core/Src/stm32f4xx_hal_msp.c ****   */
 393:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 394:Core/Src/stm32f4xx_hal_msp.c **** {
 852              		.loc 1 394 1 view -0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856              		@ link register save eliminated.
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 25


 395:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 857              		.loc 1 395 3 view .LVU216
 858              		.loc 1 395 10 is_stmt 0 view .LVU217
 859 0000 0268     		ldr	r2, [r0]
 860              		.loc 1 395 5 view .LVU218
 861 0002 044B     		ldr	r3, .L62
 862 0004 9A42     		cmp	r2, r3
 863 0006 00D0     		beq	.L61
 864              	.L59:
 396:Core/Src/stm32f4xx_hal_msp.c ****   {
 397:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspDeInit 0 */
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 399:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END RTC_MspDeInit 0 */
 400:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 401:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 402:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspDeInit 1 */
 403:Core/Src/stm32f4xx_hal_msp.c **** 
 404:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END RTC_MspDeInit 1 */
 405:Core/Src/stm32f4xx_hal_msp.c ****   }
 406:Core/Src/stm32f4xx_hal_msp.c **** 
 407:Core/Src/stm32f4xx_hal_msp.c **** }
 865              		.loc 1 407 1 view .LVU219
 866 0008 7047     		bx	lr
 867              	.L61:
 401:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspDeInit 1 */
 868              		.loc 1 401 5 is_stmt 1 view .LVU220
 869 000a 034B     		ldr	r3, .L62+4
 870 000c 0022     		movs	r2, #0
 871 000e C3F83C2E 		str	r2, [r3, #3644]
 872              		.loc 1 407 1 is_stmt 0 view .LVU221
 873 0012 F9E7     		b	.L59
 874              	.L63:
 875              		.align	2
 876              	.L62:
 877 0014 00280040 		.word	1073752064
 878 0018 00004742 		.word	1111949312
 879              		.cfi_endproc
 880              	.LFE247:
 882              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 883              		.align	1
 884              		.global	HAL_SPI_MspInit
 885              		.syntax unified
 886              		.thumb
 887              		.thumb_func
 889              	HAL_SPI_MspInit:
 890              	.LVL45:
 891              	.LFB248:
 408:Core/Src/stm32f4xx_hal_msp.c **** 
 409:Core/Src/stm32f4xx_hal_msp.c **** /**
 410:Core/Src/stm32f4xx_hal_msp.c ****   * @brief SPI MSP Initialization
 411:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 412:Core/Src/stm32f4xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 413:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 414:Core/Src/stm32f4xx_hal_msp.c ****   */
 415:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 416:Core/Src/stm32f4xx_hal_msp.c **** {
 892              		.loc 1 416 1 is_stmt 1 view -0
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 26


 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 48
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896              		.loc 1 416 1 is_stmt 0 view .LVU223
 897 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 898              		.cfi_def_cfa_offset 20
 899              		.cfi_offset 4, -20
 900              		.cfi_offset 5, -16
 901              		.cfi_offset 6, -12
 902              		.cfi_offset 7, -8
 903              		.cfi_offset 14, -4
 904 0002 8DB0     		sub	sp, sp, #52
 905              		.cfi_def_cfa_offset 72
 417:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 906              		.loc 1 417 3 is_stmt 1 view .LVU224
 907              		.loc 1 417 20 is_stmt 0 view .LVU225
 908 0004 0023     		movs	r3, #0
 909 0006 0793     		str	r3, [sp, #28]
 910 0008 0893     		str	r3, [sp, #32]
 911 000a 0993     		str	r3, [sp, #36]
 912 000c 0A93     		str	r3, [sp, #40]
 913 000e 0B93     		str	r3, [sp, #44]
 418:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 914              		.loc 1 418 3 is_stmt 1 view .LVU226
 915              		.loc 1 418 10 is_stmt 0 view .LVU227
 916 0010 0368     		ldr	r3, [r0]
 917              		.loc 1 418 5 view .LVU228
 918 0012 454A     		ldr	r2, .L72
 919 0014 9342     		cmp	r3, r2
 920 0016 07D0     		beq	.L69
 419:Core/Src/stm32f4xx_hal_msp.c ****   {
 420:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 0 */
 421:Core/Src/stm32f4xx_hal_msp.c **** 
 422:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 0 */
 423:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 424:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 425:Core/Src/stm32f4xx_hal_msp.c **** 
 426:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 427:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 428:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 429:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 430:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 431:Core/Src/stm32f4xx_hal_msp.c ****     */
 432:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 433:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 434:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 435:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 436:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 437:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 438:Core/Src/stm32f4xx_hal_msp.c **** 
 439:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 1 */
 440:Core/Src/stm32f4xx_hal_msp.c **** 
 441:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 1 */
 442:Core/Src/stm32f4xx_hal_msp.c ****   }
 443:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 921              		.loc 1 443 8 is_stmt 1 view .LVU229
 922              		.loc 1 443 10 is_stmt 0 view .LVU230
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 27


 923 0018 444A     		ldr	r2, .L72+4
 924 001a 9342     		cmp	r3, r2
 925 001c 27D0     		beq	.L70
 444:Core/Src/stm32f4xx_hal_msp.c ****   {
 445:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspInit 0 */
 446:Core/Src/stm32f4xx_hal_msp.c **** 
 447:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI2_MspInit 0 */
 448:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 449:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 450:Core/Src/stm32f4xx_hal_msp.c **** 
 451:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 452:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 453:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 454:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 455:Core/Src/stm32f4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 456:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 457:Core/Src/stm32f4xx_hal_msp.c ****     */
 458:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = IMU_NSS_Pin|IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 459:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 460:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 461:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 462:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 463:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 464:Core/Src/stm32f4xx_hal_msp.c **** 
 465:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspInit 1 */
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 467:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI2_MspInit 1 */
 468:Core/Src/stm32f4xx_hal_msp.c ****   }
 469:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 926              		.loc 1 469 8 is_stmt 1 view .LVU231
 927              		.loc 1 469 10 is_stmt 0 view .LVU232
 928 001e 444A     		ldr	r2, .L72+8
 929 0020 9342     		cmp	r3, r2
 930 0022 48D0     		beq	.L71
 931              	.LVL46:
 932              	.L64:
 470:Core/Src/stm32f4xx_hal_msp.c ****   {
 471:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI3_MspInit 0 */
 472:Core/Src/stm32f4xx_hal_msp.c **** 
 473:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI3_MspInit 0 */
 474:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 475:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 476:Core/Src/stm32f4xx_hal_msp.c **** 
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 478:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 480:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> SPI3_NSS
 481:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 482:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 483:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 484:Core/Src/stm32f4xx_hal_msp.c ****     */
 485:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = LORA_NSS_Pin;
 486:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 487:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 488:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 489:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 490:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 28


 491:Core/Src/stm32f4xx_hal_msp.c **** 
 492:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = LORA_SCK_Pin|LORA_MISO_Pin|LORA_MOSI_Pin;
 493:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 494:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 495:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 496:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 497:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 498:Core/Src/stm32f4xx_hal_msp.c **** 
 499:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI3_MspInit 1 */
 500:Core/Src/stm32f4xx_hal_msp.c **** 
 501:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI3_MspInit 1 */
 502:Core/Src/stm32f4xx_hal_msp.c ****   }
 503:Core/Src/stm32f4xx_hal_msp.c **** 
 504:Core/Src/stm32f4xx_hal_msp.c **** }
 933              		.loc 1 504 1 view .LVU233
 934 0024 0DB0     		add	sp, sp, #52
 935              		.cfi_remember_state
 936              		.cfi_def_cfa_offset 20
 937              		@ sp needed
 938 0026 F0BD     		pop	{r4, r5, r6, r7, pc}
 939              	.LVL47:
 940              	.L69:
 941              		.cfi_restore_state
 424:Core/Src/stm32f4xx_hal_msp.c **** 
 942              		.loc 1 424 5 is_stmt 1 view .LVU234
 943              	.LBB14:
 424:Core/Src/stm32f4xx_hal_msp.c **** 
 944              		.loc 1 424 5 view .LVU235
 945 0028 0021     		movs	r1, #0
 946 002a 0091     		str	r1, [sp]
 424:Core/Src/stm32f4xx_hal_msp.c **** 
 947              		.loc 1 424 5 view .LVU236
 948 002c 414B     		ldr	r3, .L72+12
 949 002e 5A6C     		ldr	r2, [r3, #68]
 950 0030 42F48052 		orr	r2, r2, #4096
 951 0034 5A64     		str	r2, [r3, #68]
 424:Core/Src/stm32f4xx_hal_msp.c **** 
 952              		.loc 1 424 5 view .LVU237
 953 0036 5A6C     		ldr	r2, [r3, #68]
 954 0038 02F48052 		and	r2, r2, #4096
 955 003c 0092     		str	r2, [sp]
 424:Core/Src/stm32f4xx_hal_msp.c **** 
 956              		.loc 1 424 5 view .LVU238
 957 003e 009A     		ldr	r2, [sp]
 958              	.LBE14:
 424:Core/Src/stm32f4xx_hal_msp.c **** 
 959              		.loc 1 424 5 view .LVU239
 426:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 960              		.loc 1 426 5 view .LVU240
 961              	.LBB15:
 426:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 962              		.loc 1 426 5 view .LVU241
 963 0040 0191     		str	r1, [sp, #4]
 426:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 964              		.loc 1 426 5 view .LVU242
 965 0042 1A6B     		ldr	r2, [r3, #48]
 966 0044 42F00102 		orr	r2, r2, #1
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 29


 967 0048 1A63     		str	r2, [r3, #48]
 426:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 968              		.loc 1 426 5 view .LVU243
 969 004a 1B6B     		ldr	r3, [r3, #48]
 970 004c 03F00103 		and	r3, r3, #1
 971 0050 0193     		str	r3, [sp, #4]
 426:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 972              		.loc 1 426 5 view .LVU244
 973 0052 019B     		ldr	r3, [sp, #4]
 974              	.LBE15:
 426:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 975              		.loc 1 426 5 view .LVU245
 432:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 976              		.loc 1 432 5 view .LVU246
 432:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 977              		.loc 1 432 25 is_stmt 0 view .LVU247
 978 0054 E023     		movs	r3, #224
 979 0056 0793     		str	r3, [sp, #28]
 433:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 980              		.loc 1 433 5 is_stmt 1 view .LVU248
 433:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 981              		.loc 1 433 26 is_stmt 0 view .LVU249
 982 0058 0223     		movs	r3, #2
 983 005a 0893     		str	r3, [sp, #32]
 434:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 984              		.loc 1 434 5 is_stmt 1 view .LVU250
 435:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 985              		.loc 1 435 5 view .LVU251
 435:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 986              		.loc 1 435 27 is_stmt 0 view .LVU252
 987 005c 0323     		movs	r3, #3
 988 005e 0A93     		str	r3, [sp, #40]
 436:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 989              		.loc 1 436 5 is_stmt 1 view .LVU253
 436:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 990              		.loc 1 436 31 is_stmt 0 view .LVU254
 991 0060 0523     		movs	r3, #5
 992 0062 0B93     		str	r3, [sp, #44]
 437:Core/Src/stm32f4xx_hal_msp.c **** 
 993              		.loc 1 437 5 is_stmt 1 view .LVU255
 994 0064 07A9     		add	r1, sp, #28
 995 0066 3448     		ldr	r0, .L72+16
 996              	.LVL48:
 437:Core/Src/stm32f4xx_hal_msp.c **** 
 997              		.loc 1 437 5 is_stmt 0 view .LVU256
 998 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 999              	.LVL49:
 1000 006c DAE7     		b	.L64
 1001              	.LVL50:
 1002              	.L70:
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 1003              		.loc 1 449 5 is_stmt 1 view .LVU257
 1004              	.LBB16:
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 1005              		.loc 1 449 5 view .LVU258
 1006 006e 0021     		movs	r1, #0
 1007 0070 0291     		str	r1, [sp, #8]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 30


 449:Core/Src/stm32f4xx_hal_msp.c **** 
 1008              		.loc 1 449 5 view .LVU259
 1009 0072 304B     		ldr	r3, .L72+12
 1010 0074 1A6C     		ldr	r2, [r3, #64]
 1011 0076 42F48042 		orr	r2, r2, #16384
 1012 007a 1A64     		str	r2, [r3, #64]
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 1013              		.loc 1 449 5 view .LVU260
 1014 007c 1A6C     		ldr	r2, [r3, #64]
 1015 007e 02F48042 		and	r2, r2, #16384
 1016 0082 0292     		str	r2, [sp, #8]
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 1017              		.loc 1 449 5 view .LVU261
 1018 0084 029A     		ldr	r2, [sp, #8]
 1019              	.LBE16:
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 1020              		.loc 1 449 5 view .LVU262
 451:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1021              		.loc 1 451 5 view .LVU263
 1022              	.LBB17:
 451:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1023              		.loc 1 451 5 view .LVU264
 1024 0086 0391     		str	r1, [sp, #12]
 451:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1025              		.loc 1 451 5 view .LVU265
 1026 0088 1A6B     		ldr	r2, [r3, #48]
 1027 008a 42F00202 		orr	r2, r2, #2
 1028 008e 1A63     		str	r2, [r3, #48]
 451:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1029              		.loc 1 451 5 view .LVU266
 1030 0090 1B6B     		ldr	r3, [r3, #48]
 1031 0092 03F00203 		and	r3, r3, #2
 1032 0096 0393     		str	r3, [sp, #12]
 451:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1033              		.loc 1 451 5 view .LVU267
 1034 0098 039B     		ldr	r3, [sp, #12]
 1035              	.LBE17:
 451:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1036              		.loc 1 451 5 view .LVU268
 458:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1037              		.loc 1 458 5 view .LVU269
 458:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1038              		.loc 1 458 25 is_stmt 0 view .LVU270
 1039 009a 4FF47043 		mov	r3, #61440
 1040 009e 0793     		str	r3, [sp, #28]
 459:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1041              		.loc 1 459 5 is_stmt 1 view .LVU271
 459:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1042              		.loc 1 459 26 is_stmt 0 view .LVU272
 1043 00a0 0223     		movs	r3, #2
 1044 00a2 0893     		str	r3, [sp, #32]
 460:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1045              		.loc 1 460 5 is_stmt 1 view .LVU273
 461:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1046              		.loc 1 461 5 view .LVU274
 461:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1047              		.loc 1 461 27 is_stmt 0 view .LVU275
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 31


 1048 00a4 0323     		movs	r3, #3
 1049 00a6 0A93     		str	r3, [sp, #40]
 462:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1050              		.loc 1 462 5 is_stmt 1 view .LVU276
 462:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1051              		.loc 1 462 31 is_stmt 0 view .LVU277
 1052 00a8 0523     		movs	r3, #5
 1053 00aa 0B93     		str	r3, [sp, #44]
 463:Core/Src/stm32f4xx_hal_msp.c **** 
 1054              		.loc 1 463 5 is_stmt 1 view .LVU278
 1055 00ac 07A9     		add	r1, sp, #28
 1056 00ae 2348     		ldr	r0, .L72+20
 1057              	.LVL51:
 463:Core/Src/stm32f4xx_hal_msp.c **** 
 1058              		.loc 1 463 5 is_stmt 0 view .LVU279
 1059 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 1060              	.LVL52:
 1061 00b4 B6E7     		b	.L64
 1062              	.LVL53:
 1063              	.L71:
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1064              		.loc 1 475 5 is_stmt 1 view .LVU280
 1065              	.LBB18:
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1066              		.loc 1 475 5 view .LVU281
 1067 00b6 0024     		movs	r4, #0
 1068 00b8 0494     		str	r4, [sp, #16]
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1069              		.loc 1 475 5 view .LVU282
 1070 00ba 1E4B     		ldr	r3, .L72+12
 1071 00bc 1A6C     		ldr	r2, [r3, #64]
 1072 00be 42F40042 		orr	r2, r2, #32768
 1073 00c2 1A64     		str	r2, [r3, #64]
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1074              		.loc 1 475 5 view .LVU283
 1075 00c4 1A6C     		ldr	r2, [r3, #64]
 1076 00c6 02F40042 		and	r2, r2, #32768
 1077 00ca 0492     		str	r2, [sp, #16]
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1078              		.loc 1 475 5 view .LVU284
 1079 00cc 049A     		ldr	r2, [sp, #16]
 1080              	.LBE18:
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1081              		.loc 1 475 5 view .LVU285
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1082              		.loc 1 477 5 view .LVU286
 1083              	.LBB19:
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1084              		.loc 1 477 5 view .LVU287
 1085 00ce 0594     		str	r4, [sp, #20]
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1086              		.loc 1 477 5 view .LVU288
 1087 00d0 1A6B     		ldr	r2, [r3, #48]
 1088 00d2 42F00102 		orr	r2, r2, #1
 1089 00d6 1A63     		str	r2, [r3, #48]
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1090              		.loc 1 477 5 view .LVU289
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 32


 1091 00d8 1A6B     		ldr	r2, [r3, #48]
 1092 00da 02F00102 		and	r2, r2, #1
 1093 00de 0592     		str	r2, [sp, #20]
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1094              		.loc 1 477 5 view .LVU290
 1095 00e0 059A     		ldr	r2, [sp, #20]
 1096              	.LBE19:
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1097              		.loc 1 477 5 view .LVU291
 478:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1098              		.loc 1 478 5 view .LVU292
 1099              	.LBB20:
 478:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1100              		.loc 1 478 5 view .LVU293
 1101 00e2 0694     		str	r4, [sp, #24]
 478:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1102              		.loc 1 478 5 view .LVU294
 1103 00e4 1A6B     		ldr	r2, [r3, #48]
 1104 00e6 42F00402 		orr	r2, r2, #4
 1105 00ea 1A63     		str	r2, [r3, #48]
 478:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1106              		.loc 1 478 5 view .LVU295
 1107 00ec 1B6B     		ldr	r3, [r3, #48]
 1108 00ee 03F00403 		and	r3, r3, #4
 1109 00f2 0693     		str	r3, [sp, #24]
 478:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1110              		.loc 1 478 5 view .LVU296
 1111 00f4 069B     		ldr	r3, [sp, #24]
 1112              	.LBE20:
 478:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1113              		.loc 1 478 5 view .LVU297
 485:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1114              		.loc 1 485 5 view .LVU298
 485:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1115              		.loc 1 485 25 is_stmt 0 view .LVU299
 1116 00f6 4FF40043 		mov	r3, #32768
 1117 00fa 0793     		str	r3, [sp, #28]
 486:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1118              		.loc 1 486 5 is_stmt 1 view .LVU300
 486:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1119              		.loc 1 486 26 is_stmt 0 view .LVU301
 1120 00fc 0227     		movs	r7, #2
 1121 00fe 0897     		str	r7, [sp, #32]
 487:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1122              		.loc 1 487 5 is_stmt 1 view .LVU302
 488:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 1123              		.loc 1 488 5 view .LVU303
 488:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 1124              		.loc 1 488 27 is_stmt 0 view .LVU304
 1125 0100 0326     		movs	r6, #3
 1126 0102 0A96     		str	r6, [sp, #40]
 489:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 1127              		.loc 1 489 5 is_stmt 1 view .LVU305
 489:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 1128              		.loc 1 489 31 is_stmt 0 view .LVU306
 1129 0104 0625     		movs	r5, #6
 1130 0106 0B95     		str	r5, [sp, #44]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 33


 490:Core/Src/stm32f4xx_hal_msp.c **** 
 1131              		.loc 1 490 5 is_stmt 1 view .LVU307
 1132 0108 07A9     		add	r1, sp, #28
 1133 010a 0B48     		ldr	r0, .L72+16
 1134              	.LVL54:
 490:Core/Src/stm32f4xx_hal_msp.c **** 
 1135              		.loc 1 490 5 is_stmt 0 view .LVU308
 1136 010c FFF7FEFF 		bl	HAL_GPIO_Init
 1137              	.LVL55:
 492:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1138              		.loc 1 492 5 is_stmt 1 view .LVU309
 492:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1139              		.loc 1 492 25 is_stmt 0 view .LVU310
 1140 0110 4FF4E053 		mov	r3, #7168
 1141 0114 0793     		str	r3, [sp, #28]
 493:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1142              		.loc 1 493 5 is_stmt 1 view .LVU311
 493:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1143              		.loc 1 493 26 is_stmt 0 view .LVU312
 1144 0116 0897     		str	r7, [sp, #32]
 494:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1145              		.loc 1 494 5 is_stmt 1 view .LVU313
 494:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1146              		.loc 1 494 26 is_stmt 0 view .LVU314
 1147 0118 0994     		str	r4, [sp, #36]
 495:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 1148              		.loc 1 495 5 is_stmt 1 view .LVU315
 495:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 1149              		.loc 1 495 27 is_stmt 0 view .LVU316
 1150 011a 0A96     		str	r6, [sp, #40]
 496:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1151              		.loc 1 496 5 is_stmt 1 view .LVU317
 496:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1152              		.loc 1 496 31 is_stmt 0 view .LVU318
 1153 011c 0B95     		str	r5, [sp, #44]
 497:Core/Src/stm32f4xx_hal_msp.c **** 
 1154              		.loc 1 497 5 is_stmt 1 view .LVU319
 1155 011e 07A9     		add	r1, sp, #28
 1156 0120 0748     		ldr	r0, .L72+24
 1157 0122 FFF7FEFF 		bl	HAL_GPIO_Init
 1158              	.LVL56:
 1159              		.loc 1 504 1 is_stmt 0 view .LVU320
 1160 0126 7DE7     		b	.L64
 1161              	.L73:
 1162              		.align	2
 1163              	.L72:
 1164 0128 00300140 		.word	1073819648
 1165 012c 00380040 		.word	1073756160
 1166 0130 003C0040 		.word	1073757184
 1167 0134 00380240 		.word	1073887232
 1168 0138 00000240 		.word	1073872896
 1169 013c 00040240 		.word	1073873920
 1170 0140 00080240 		.word	1073874944
 1171              		.cfi_endproc
 1172              	.LFE248:
 1174              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1175              		.align	1
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 34


 1176              		.global	HAL_SPI_MspDeInit
 1177              		.syntax unified
 1178              		.thumb
 1179              		.thumb_func
 1181              	HAL_SPI_MspDeInit:
 1182              	.LVL57:
 1183              	.LFB249:
 505:Core/Src/stm32f4xx_hal_msp.c **** 
 506:Core/Src/stm32f4xx_hal_msp.c **** /**
 507:Core/Src/stm32f4xx_hal_msp.c ****   * @brief SPI MSP De-Initialization
 508:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 509:Core/Src/stm32f4xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 510:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 511:Core/Src/stm32f4xx_hal_msp.c ****   */
 512:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 513:Core/Src/stm32f4xx_hal_msp.c **** {
 1184              		.loc 1 513 1 is_stmt 1 view -0
 1185              		.cfi_startproc
 1186              		@ args = 0, pretend = 0, frame = 0
 1187              		@ frame_needed = 0, uses_anonymous_args = 0
 1188              		.loc 1 513 1 is_stmt 0 view .LVU322
 1189 0000 08B5     		push	{r3, lr}
 1190              		.cfi_def_cfa_offset 8
 1191              		.cfi_offset 3, -8
 1192              		.cfi_offset 14, -4
 514:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1193              		.loc 1 514 3 is_stmt 1 view .LVU323
 1194              		.loc 1 514 10 is_stmt 0 view .LVU324
 1195 0002 0368     		ldr	r3, [r0]
 1196              		.loc 1 514 5 view .LVU325
 1197 0004 184A     		ldr	r2, .L82
 1198 0006 9342     		cmp	r3, r2
 1199 0008 06D0     		beq	.L79
 515:Core/Src/stm32f4xx_hal_msp.c ****   {
 516:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 0 */
 517:Core/Src/stm32f4xx_hal_msp.c **** 
 518:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 0 */
 519:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 520:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 521:Core/Src/stm32f4xx_hal_msp.c **** 
 522:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 523:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 524:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 525:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 526:Core/Src/stm32f4xx_hal_msp.c ****     */
 527:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin);
 528:Core/Src/stm32f4xx_hal_msp.c **** 
 529:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 1 */
 530:Core/Src/stm32f4xx_hal_msp.c **** 
 531:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 1 */
 532:Core/Src/stm32f4xx_hal_msp.c ****   }
 533:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 1200              		.loc 1 533 8 is_stmt 1 view .LVU326
 1201              		.loc 1 533 10 is_stmt 0 view .LVU327
 1202 000a 184A     		ldr	r2, .L82+4
 1203 000c 9342     		cmp	r3, r2
 1204 000e 0ED0     		beq	.L80
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 35


 534:Core/Src/stm32f4xx_hal_msp.c ****   {
 535:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspDeInit 0 */
 536:Core/Src/stm32f4xx_hal_msp.c **** 
 537:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI2_MspDeInit 0 */
 538:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 539:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 540:Core/Src/stm32f4xx_hal_msp.c **** 
 541:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 542:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 543:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 544:Core/Src/stm32f4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 545:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 546:Core/Src/stm32f4xx_hal_msp.c ****     */
 547:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, IMU_NSS_Pin|IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin);
 548:Core/Src/stm32f4xx_hal_msp.c **** 
 549:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspDeInit 1 */
 550:Core/Src/stm32f4xx_hal_msp.c **** 
 551:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI2_MspDeInit 1 */
 552:Core/Src/stm32f4xx_hal_msp.c ****   }
 553:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 1205              		.loc 1 553 8 is_stmt 1 view .LVU328
 1206              		.loc 1 553 10 is_stmt 0 view .LVU329
 1207 0010 174A     		ldr	r2, .L82+8
 1208 0012 9342     		cmp	r3, r2
 1209 0014 17D0     		beq	.L81
 1210              	.LVL58:
 1211              	.L74:
 554:Core/Src/stm32f4xx_hal_msp.c ****   {
 555:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI3_MspDeInit 0 */
 556:Core/Src/stm32f4xx_hal_msp.c **** 
 557:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI3_MspDeInit 0 */
 558:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 559:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 560:Core/Src/stm32f4xx_hal_msp.c **** 
 561:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 562:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> SPI3_NSS
 563:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 564:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 565:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 566:Core/Src/stm32f4xx_hal_msp.c ****     */
 567:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(LORA_NSS_GPIO_Port, LORA_NSS_Pin);
 568:Core/Src/stm32f4xx_hal_msp.c **** 
 569:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, LORA_SCK_Pin|LORA_MISO_Pin|LORA_MOSI_Pin);
 570:Core/Src/stm32f4xx_hal_msp.c **** 
 571:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI3_MspDeInit 1 */
 572:Core/Src/stm32f4xx_hal_msp.c **** 
 573:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI3_MspDeInit 1 */
 574:Core/Src/stm32f4xx_hal_msp.c ****   }
 575:Core/Src/stm32f4xx_hal_msp.c **** 
 576:Core/Src/stm32f4xx_hal_msp.c **** }
 1212              		.loc 1 576 1 view .LVU330
 1213 0016 08BD     		pop	{r3, pc}
 1214              	.LVL59:
 1215              	.L79:
 520:Core/Src/stm32f4xx_hal_msp.c **** 
 1216              		.loc 1 520 5 is_stmt 1 view .LVU331
 1217 0018 02F58432 		add	r2, r2, #67584
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 36


 1218 001c 536C     		ldr	r3, [r2, #68]
 1219 001e 23F48053 		bic	r3, r3, #4096
 1220 0022 5364     		str	r3, [r2, #68]
 527:Core/Src/stm32f4xx_hal_msp.c **** 
 1221              		.loc 1 527 5 view .LVU332
 1222 0024 E021     		movs	r1, #224
 1223 0026 1348     		ldr	r0, .L82+12
 1224              	.LVL60:
 527:Core/Src/stm32f4xx_hal_msp.c **** 
 1225              		.loc 1 527 5 is_stmt 0 view .LVU333
 1226 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1227              	.LVL61:
 1228 002c F3E7     		b	.L74
 1229              	.LVL62:
 1230              	.L80:
 539:Core/Src/stm32f4xx_hal_msp.c **** 
 1231              		.loc 1 539 5 is_stmt 1 view .LVU334
 1232 002e 02F50032 		add	r2, r2, #131072
 1233 0032 136C     		ldr	r3, [r2, #64]
 1234 0034 23F48043 		bic	r3, r3, #16384
 1235 0038 1364     		str	r3, [r2, #64]
 547:Core/Src/stm32f4xx_hal_msp.c **** 
 1236              		.loc 1 547 5 view .LVU335
 1237 003a 4FF47041 		mov	r1, #61440
 1238 003e 0E48     		ldr	r0, .L82+16
 1239              	.LVL63:
 547:Core/Src/stm32f4xx_hal_msp.c **** 
 1240              		.loc 1 547 5 is_stmt 0 view .LVU336
 1241 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1242              	.LVL64:
 1243 0044 E7E7     		b	.L74
 1244              	.LVL65:
 1245              	.L81:
 559:Core/Src/stm32f4xx_hal_msp.c **** 
 1246              		.loc 1 559 5 is_stmt 1 view .LVU337
 1247 0046 02F5FE32 		add	r2, r2, #130048
 1248 004a 136C     		ldr	r3, [r2, #64]
 1249 004c 23F40043 		bic	r3, r3, #32768
 1250 0050 1364     		str	r3, [r2, #64]
 567:Core/Src/stm32f4xx_hal_msp.c **** 
 1251              		.loc 1 567 5 view .LVU338
 1252 0052 4FF40041 		mov	r1, #32768
 1253 0056 0748     		ldr	r0, .L82+12
 1254              	.LVL66:
 567:Core/Src/stm32f4xx_hal_msp.c **** 
 1255              		.loc 1 567 5 is_stmt 0 view .LVU339
 1256 0058 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1257              	.LVL67:
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 1258              		.loc 1 569 5 is_stmt 1 view .LVU340
 1259 005c 4FF4E051 		mov	r1, #7168
 1260 0060 0648     		ldr	r0, .L82+20
 1261 0062 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1262              	.LVL68:
 1263              		.loc 1 576 1 is_stmt 0 view .LVU341
 1264 0066 D6E7     		b	.L74
 1265              	.L83:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 37


 1266              		.align	2
 1267              	.L82:
 1268 0068 00300140 		.word	1073819648
 1269 006c 00380040 		.word	1073756160
 1270 0070 003C0040 		.word	1073757184
 1271 0074 00000240 		.word	1073872896
 1272 0078 00040240 		.word	1073873920
 1273 007c 00080240 		.word	1073874944
 1274              		.cfi_endproc
 1275              	.LFE249:
 1277              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1278              		.align	1
 1279              		.global	HAL_TIM_Base_MspInit
 1280              		.syntax unified
 1281              		.thumb
 1282              		.thumb_func
 1284              	HAL_TIM_Base_MspInit:
 1285              	.LVL69:
 1286              	.LFB250:
 577:Core/Src/stm32f4xx_hal_msp.c **** 
 578:Core/Src/stm32f4xx_hal_msp.c **** /**
 579:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
 580:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 581:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 582:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 583:Core/Src/stm32f4xx_hal_msp.c ****   */
 584:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 585:Core/Src/stm32f4xx_hal_msp.c **** {
 1287              		.loc 1 585 1 is_stmt 1 view -0
 1288              		.cfi_startproc
 1289              		@ args = 0, pretend = 0, frame = 16
 1290              		@ frame_needed = 0, uses_anonymous_args = 0
 1291              		.loc 1 585 1 is_stmt 0 view .LVU343
 1292 0000 10B5     		push	{r4, lr}
 1293              		.cfi_def_cfa_offset 8
 1294              		.cfi_offset 4, -8
 1295              		.cfi_offset 14, -4
 1296 0002 84B0     		sub	sp, sp, #16
 1297              		.cfi_def_cfa_offset 24
 586:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1298              		.loc 1 586 3 is_stmt 1 view .LVU344
 1299              		.loc 1 586 15 is_stmt 0 view .LVU345
 1300 0004 0368     		ldr	r3, [r0]
 1301              		.loc 1 586 5 view .LVU346
 1302 0006 2B4A     		ldr	r2, .L94
 1303 0008 9342     		cmp	r3, r2
 1304 000a 07D0     		beq	.L90
 587:Core/Src/stm32f4xx_hal_msp.c ****   {
 588:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 0 */
 589:Core/Src/stm32f4xx_hal_msp.c **** 
 590:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 0 */
 591:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 592:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 593:Core/Src/stm32f4xx_hal_msp.c **** 
 594:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 DMA Init */
 595:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3_CH1_TRIG Init */
 596:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 38


 597:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 598:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 599:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 600:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 601:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 602:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 603:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 604:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 605:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 606:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 607:Core/Src/stm32f4xx_hal_msp.c ****     {
 608:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 609:Core/Src/stm32f4xx_hal_msp.c ****     }
 610:Core/Src/stm32f4xx_hal_msp.c **** 
 611:Core/Src/stm32f4xx_hal_msp.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 612:Core/Src/stm32f4xx_hal_msp.c ****      Be aware that there is only one stream to perform all the requested DMAs. */
 613:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 614:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 615:Core/Src/stm32f4xx_hal_msp.c **** 
 616:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 617:Core/Src/stm32f4xx_hal_msp.c **** 
 618:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 1 */
 619:Core/Src/stm32f4xx_hal_msp.c ****   }
 620:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 1305              		.loc 1 620 8 is_stmt 1 view .LVU347
 1306              		.loc 1 620 10 is_stmt 0 view .LVU348
 1307 000c 2A4A     		ldr	r2, .L94+4
 1308 000e 9342     		cmp	r3, r2
 1309 0010 35D0     		beq	.L91
 621:Core/Src/stm32f4xx_hal_msp.c ****   {
 622:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 0 */
 623:Core/Src/stm32f4xx_hal_msp.c **** 
 624:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspInit 0 */
 625:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 626:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 627:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 628:Core/Src/stm32f4xx_hal_msp.c **** 
 629:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspInit 1 */
 630:Core/Src/stm32f4xx_hal_msp.c ****   }
 631:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 1310              		.loc 1 631 8 is_stmt 1 view .LVU349
 1311              		.loc 1 631 10 is_stmt 0 view .LVU350
 1312 0012 2A4A     		ldr	r2, .L94+8
 1313 0014 9342     		cmp	r3, r2
 1314 0016 3FD0     		beq	.L92
 1315              	.LVL70:
 1316              	.L84:
 632:Core/Src/stm32f4xx_hal_msp.c ****   {
 633:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 0 */
 634:Core/Src/stm32f4xx_hal_msp.c **** 
 635:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM5_MspInit 0 */
 636:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 637:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 638:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 639:Core/Src/stm32f4xx_hal_msp.c **** 
 640:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM5_MspInit 1 */
 641:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 39


 642:Core/Src/stm32f4xx_hal_msp.c **** 
 643:Core/Src/stm32f4xx_hal_msp.c **** }
 1317              		.loc 1 643 1 view .LVU351
 1318 0018 04B0     		add	sp, sp, #16
 1319              		.cfi_remember_state
 1320              		.cfi_def_cfa_offset 8
 1321              		@ sp needed
 1322 001a 10BD     		pop	{r4, pc}
 1323              	.LVL71:
 1324              	.L90:
 1325              		.cfi_restore_state
 1326              		.loc 1 643 1 view .LVU352
 1327 001c 0446     		mov	r4, r0
 592:Core/Src/stm32f4xx_hal_msp.c **** 
 1328              		.loc 1 592 5 is_stmt 1 view .LVU353
 1329              	.LBB21:
 592:Core/Src/stm32f4xx_hal_msp.c **** 
 1330              		.loc 1 592 5 view .LVU354
 1331 001e 0023     		movs	r3, #0
 1332 0020 0193     		str	r3, [sp, #4]
 592:Core/Src/stm32f4xx_hal_msp.c **** 
 1333              		.loc 1 592 5 view .LVU355
 1334 0022 02F50D32 		add	r2, r2, #144384
 1335 0026 116C     		ldr	r1, [r2, #64]
 1336 0028 41F00201 		orr	r1, r1, #2
 1337 002c 1164     		str	r1, [r2, #64]
 592:Core/Src/stm32f4xx_hal_msp.c **** 
 1338              		.loc 1 592 5 view .LVU356
 1339 002e 126C     		ldr	r2, [r2, #64]
 1340 0030 02F00202 		and	r2, r2, #2
 1341 0034 0192     		str	r2, [sp, #4]
 592:Core/Src/stm32f4xx_hal_msp.c **** 
 1342              		.loc 1 592 5 view .LVU357
 1343 0036 019A     		ldr	r2, [sp, #4]
 1344              	.LBE21:
 592:Core/Src/stm32f4xx_hal_msp.c **** 
 1345              		.loc 1 592 5 view .LVU358
 596:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 1346              		.loc 1 596 5 view .LVU359
 596:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 1347              		.loc 1 596 33 is_stmt 0 view .LVU360
 1348 0038 2148     		ldr	r0, .L94+12
 1349              	.LVL72:
 596:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 1350              		.loc 1 596 33 view .LVU361
 1351 003a 224A     		ldr	r2, .L94+16
 1352 003c 0260     		str	r2, [r0]
 597:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1353              		.loc 1 597 5 is_stmt 1 view .LVU362
 597:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1354              		.loc 1 597 37 is_stmt 0 view .LVU363
 1355 003e 4FF02062 		mov	r2, #167772160
 1356 0042 4260     		str	r2, [r0, #4]
 598:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 1357              		.loc 1 598 5 is_stmt 1 view .LVU364
 598:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 1358              		.loc 1 598 39 is_stmt 0 view .LVU365
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 40


 1359 0044 4022     		movs	r2, #64
 1360 0046 8260     		str	r2, [r0, #8]
 599:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 1361              		.loc 1 599 5 is_stmt 1 view .LVU366
 599:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 1362              		.loc 1 599 39 is_stmt 0 view .LVU367
 1363 0048 C360     		str	r3, [r0, #12]
 600:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1364              		.loc 1 600 5 is_stmt 1 view .LVU368
 600:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1365              		.loc 1 600 36 is_stmt 0 view .LVU369
 1366 004a 4FF48062 		mov	r2, #1024
 1367 004e 0261     		str	r2, [r0, #16]
 601:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1368              		.loc 1 601 5 is_stmt 1 view .LVU370
 601:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1369              		.loc 1 601 49 is_stmt 0 view .LVU371
 1370 0050 4FF48052 		mov	r2, #4096
 1371 0054 4261     		str	r2, [r0, #20]
 602:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 1372              		.loc 1 602 5 is_stmt 1 view .LVU372
 602:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 1373              		.loc 1 602 46 is_stmt 0 view .LVU373
 1374 0056 4FF48042 		mov	r2, #16384
 1375 005a 8261     		str	r2, [r0, #24]
 603:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 1376              		.loc 1 603 5 is_stmt 1 view .LVU374
 603:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 1377              		.loc 1 603 34 is_stmt 0 view .LVU375
 1378 005c C361     		str	r3, [r0, #28]
 604:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1379              		.loc 1 604 5 is_stmt 1 view .LVU376
 604:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1380              		.loc 1 604 38 is_stmt 0 view .LVU377
 1381 005e 4FF44032 		mov	r2, #196608
 1382 0062 0262     		str	r2, [r0, #32]
 605:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 1383              		.loc 1 605 5 is_stmt 1 view .LVU378
 605:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 1384              		.loc 1 605 38 is_stmt 0 view .LVU379
 1385 0064 4362     		str	r3, [r0, #36]
 606:Core/Src/stm32f4xx_hal_msp.c ****     {
 1386              		.loc 1 606 5 is_stmt 1 view .LVU380
 606:Core/Src/stm32f4xx_hal_msp.c ****     {
 1387              		.loc 1 606 9 is_stmt 0 view .LVU381
 1388 0066 FFF7FEFF 		bl	HAL_DMA_Init
 1389              	.LVL73:
 606:Core/Src/stm32f4xx_hal_msp.c ****     {
 1390              		.loc 1 606 8 discriminator 1 view .LVU382
 1391 006a 28B9     		cbnz	r0, .L93
 1392              	.L86:
 613:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 1393              		.loc 1 613 5 is_stmt 1 view .LVU383
 613:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 1394              		.loc 1 613 5 view .LVU384
 1395 006c 144B     		ldr	r3, .L94+12
 1396 006e 6362     		str	r3, [r4, #36]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 41


 613:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 1397              		.loc 1 613 5 view .LVU385
 1398 0070 9C63     		str	r4, [r3, #56]
 613:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 1399              		.loc 1 613 5 view .LVU386
 614:Core/Src/stm32f4xx_hal_msp.c **** 
 1400              		.loc 1 614 5 view .LVU387
 614:Core/Src/stm32f4xx_hal_msp.c **** 
 1401              		.loc 1 614 5 view .LVU388
 1402 0072 A363     		str	r3, [r4, #56]
 614:Core/Src/stm32f4xx_hal_msp.c **** 
 1403              		.loc 1 614 5 view .LVU389
 1404 0074 9C63     		str	r4, [r3, #56]
 614:Core/Src/stm32f4xx_hal_msp.c **** 
 1405              		.loc 1 614 5 view .LVU390
 1406 0076 CFE7     		b	.L84
 1407              	.L93:
 608:Core/Src/stm32f4xx_hal_msp.c ****     }
 1408              		.loc 1 608 7 view .LVU391
 1409 0078 FFF7FEFF 		bl	Error_Handler
 1410              	.LVL74:
 1411 007c F6E7     		b	.L86
 1412              	.LVL75:
 1413              	.L91:
 626:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 1414              		.loc 1 626 5 view .LVU392
 1415              	.LBB22:
 626:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 1416              		.loc 1 626 5 view .LVU393
 1417 007e 0023     		movs	r3, #0
 1418 0080 0293     		str	r3, [sp, #8]
 626:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 1419              		.loc 1 626 5 view .LVU394
 1420 0082 114B     		ldr	r3, .L94+20
 1421 0084 1A6C     		ldr	r2, [r3, #64]
 1422 0086 42F00402 		orr	r2, r2, #4
 1423 008a 1A64     		str	r2, [r3, #64]
 626:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 1424              		.loc 1 626 5 view .LVU395
 1425 008c 1B6C     		ldr	r3, [r3, #64]
 1426 008e 03F00403 		and	r3, r3, #4
 1427 0092 0293     		str	r3, [sp, #8]
 626:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 1428              		.loc 1 626 5 view .LVU396
 1429 0094 029B     		ldr	r3, [sp, #8]
 1430              	.LBE22:
 626:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 1431              		.loc 1 626 5 view .LVU397
 1432 0096 BFE7     		b	.L84
 1433              	.L92:
 637:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 1434              		.loc 1 637 5 view .LVU398
 1435              	.LBB23:
 637:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 1436              		.loc 1 637 5 view .LVU399
 1437 0098 0023     		movs	r3, #0
 1438 009a 0393     		str	r3, [sp, #12]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 42


 637:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 1439              		.loc 1 637 5 view .LVU400
 1440 009c 0A4B     		ldr	r3, .L94+20
 1441 009e 1A6C     		ldr	r2, [r3, #64]
 1442 00a0 42F00802 		orr	r2, r2, #8
 1443 00a4 1A64     		str	r2, [r3, #64]
 637:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 1444              		.loc 1 637 5 view .LVU401
 1445 00a6 1B6C     		ldr	r3, [r3, #64]
 1446 00a8 03F00803 		and	r3, r3, #8
 1447 00ac 0393     		str	r3, [sp, #12]
 637:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 1448              		.loc 1 637 5 view .LVU402
 1449 00ae 039B     		ldr	r3, [sp, #12]
 1450              	.LBE23:
 637:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 1451              		.loc 1 637 5 discriminator 1 view .LVU403
 1452              		.loc 1 643 1 is_stmt 0 view .LVU404
 1453 00b0 B2E7     		b	.L84
 1454              	.L95:
 1455 00b2 00BF     		.align	2
 1456              	.L94:
 1457 00b4 00040040 		.word	1073742848
 1458 00b8 00080040 		.word	1073743872
 1459 00bc 000C0040 		.word	1073744896
 1460 00c0 00000000 		.word	hdma_tim3_ch1_trig
 1461 00c4 70600240 		.word	1073897584
 1462 00c8 00380240 		.word	1073887232
 1463              		.cfi_endproc
 1464              	.LFE250:
 1466              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1467              		.align	1
 1468              		.global	HAL_TIM_MspPostInit
 1469              		.syntax unified
 1470              		.thumb
 1471              		.thumb_func
 1473              	HAL_TIM_MspPostInit:
 1474              	.LVL76:
 1475              	.LFB251:
 644:Core/Src/stm32f4xx_hal_msp.c **** 
 645:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 646:Core/Src/stm32f4xx_hal_msp.c **** {
 1476              		.loc 1 646 1 is_stmt 1 view -0
 1477              		.cfi_startproc
 1478              		@ args = 0, pretend = 0, frame = 32
 1479              		@ frame_needed = 0, uses_anonymous_args = 0
 1480              		.loc 1 646 1 is_stmt 0 view .LVU406
 1481 0000 00B5     		push	{lr}
 1482              		.cfi_def_cfa_offset 4
 1483              		.cfi_offset 14, -4
 1484 0002 89B0     		sub	sp, sp, #36
 1485              		.cfi_def_cfa_offset 40
 647:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1486              		.loc 1 647 3 is_stmt 1 view .LVU407
 1487              		.loc 1 647 20 is_stmt 0 view .LVU408
 1488 0004 0023     		movs	r3, #0
 1489 0006 0393     		str	r3, [sp, #12]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 43


 1490 0008 0493     		str	r3, [sp, #16]
 1491 000a 0593     		str	r3, [sp, #20]
 1492 000c 0693     		str	r3, [sp, #24]
 1493 000e 0793     		str	r3, [sp, #28]
 648:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 1494              		.loc 1 648 3 is_stmt 1 view .LVU409
 1495              		.loc 1 648 10 is_stmt 0 view .LVU410
 1496 0010 0368     		ldr	r3, [r0]
 1497              		.loc 1 648 5 view .LVU411
 1498 0012 274A     		ldr	r2, .L104
 1499 0014 9342     		cmp	r3, r2
 1500 0016 08D0     		beq	.L101
 649:Core/Src/stm32f4xx_hal_msp.c ****   {
 650:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspPostInit 0 */
 651:Core/Src/stm32f4xx_hal_msp.c **** 
 652:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspPostInit 0 */
 653:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 654:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 655:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> TIM3_CH1
 656:Core/Src/stm32f4xx_hal_msp.c ****     */
 657:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = LED_Pin;
 658:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 659:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 660:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 661:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 662:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 663:Core/Src/stm32f4xx_hal_msp.c **** 
 664:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspPostInit 1 */
 665:Core/Src/stm32f4xx_hal_msp.c **** 
 666:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspPostInit 1 */
 667:Core/Src/stm32f4xx_hal_msp.c ****   }
 668:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM4)
 1501              		.loc 1 668 8 is_stmt 1 view .LVU412
 1502              		.loc 1 668 10 is_stmt 0 view .LVU413
 1503 0018 264A     		ldr	r2, .L104+4
 1504 001a 9342     		cmp	r3, r2
 1505 001c 1BD0     		beq	.L102
 669:Core/Src/stm32f4xx_hal_msp.c ****   {
 670:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspPostInit 0 */
 671:Core/Src/stm32f4xx_hal_msp.c **** 
 672:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspPostInit 0 */
 673:Core/Src/stm32f4xx_hal_msp.c **** 
 674:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 675:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 676:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> TIM4_CH3
 677:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> TIM4_CH4
 678:Core/Src/stm32f4xx_hal_msp.c ****     */
 679:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SERVO5_Pin|SERVO6_Pin;
 680:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 681:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 682:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 683:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 684:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 685:Core/Src/stm32f4xx_hal_msp.c **** 
 686:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspPostInit 1 */
 687:Core/Src/stm32f4xx_hal_msp.c **** 
 688:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspPostInit 1 */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 44


 689:Core/Src/stm32f4xx_hal_msp.c ****   }
 690:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM5)
 1506              		.loc 1 690 8 is_stmt 1 view .LVU414
 1507              		.loc 1 690 10 is_stmt 0 view .LVU415
 1508 001e 264A     		ldr	r2, .L104+8
 1509 0020 9342     		cmp	r3, r2
 1510 0022 2FD0     		beq	.L103
 1511              	.LVL77:
 1512              	.L96:
 691:Core/Src/stm32f4xx_hal_msp.c ****   {
 692:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspPostInit 0 */
 693:Core/Src/stm32f4xx_hal_msp.c **** 
 694:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM5_MspPostInit 0 */
 695:Core/Src/stm32f4xx_hal_msp.c **** 
 696:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 697:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 698:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM5_CH1
 699:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM5_CH2
 700:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> TIM5_CH3
 701:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> TIM5_CH4
 702:Core/Src/stm32f4xx_hal_msp.c ****     */
 703:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin|SERVO3_Pin|SERVO4_Pin;
 704:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 705:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 706:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 707:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 708:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 709:Core/Src/stm32f4xx_hal_msp.c **** 
 710:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspPostInit 1 */
 711:Core/Src/stm32f4xx_hal_msp.c **** 
 712:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM5_MspPostInit 1 */
 713:Core/Src/stm32f4xx_hal_msp.c ****   }
 714:Core/Src/stm32f4xx_hal_msp.c **** 
 715:Core/Src/stm32f4xx_hal_msp.c **** }
 1513              		.loc 1 715 1 view .LVU416
 1514 0024 09B0     		add	sp, sp, #36
 1515              		.cfi_remember_state
 1516              		.cfi_def_cfa_offset 4
 1517              		@ sp needed
 1518 0026 5DF804FB 		ldr	pc, [sp], #4
 1519              	.LVL78:
 1520              	.L101:
 1521              		.cfi_restore_state
 653:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1522              		.loc 1 653 5 is_stmt 1 view .LVU417
 1523              	.LBB24:
 653:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1524              		.loc 1 653 5 view .LVU418
 1525 002a 0023     		movs	r3, #0
 1526 002c 0093     		str	r3, [sp]
 653:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1527              		.loc 1 653 5 view .LVU419
 1528 002e 234B     		ldr	r3, .L104+12
 1529 0030 1A6B     		ldr	r2, [r3, #48]
 1530 0032 42F00202 		orr	r2, r2, #2
 1531 0036 1A63     		str	r2, [r3, #48]
 653:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 45


 1532              		.loc 1 653 5 view .LVU420
 1533 0038 1B6B     		ldr	r3, [r3, #48]
 1534 003a 03F00203 		and	r3, r3, #2
 1535 003e 0093     		str	r3, [sp]
 653:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1536              		.loc 1 653 5 view .LVU421
 1537 0040 009B     		ldr	r3, [sp]
 1538              	.LBE24:
 653:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1539              		.loc 1 653 5 view .LVU422
 657:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1540              		.loc 1 657 5 view .LVU423
 657:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1541              		.loc 1 657 25 is_stmt 0 view .LVU424
 1542 0042 1023     		movs	r3, #16
 1543 0044 0393     		str	r3, [sp, #12]
 658:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1544              		.loc 1 658 5 is_stmt 1 view .LVU425
 658:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1545              		.loc 1 658 26 is_stmt 0 view .LVU426
 1546 0046 0223     		movs	r3, #2
 1547 0048 0493     		str	r3, [sp, #16]
 659:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1548              		.loc 1 659 5 is_stmt 1 view .LVU427
 660:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1549              		.loc 1 660 5 view .LVU428
 661:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 1550              		.loc 1 661 5 view .LVU429
 661:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 1551              		.loc 1 661 31 is_stmt 0 view .LVU430
 1552 004a 0793     		str	r3, [sp, #28]
 662:Core/Src/stm32f4xx_hal_msp.c **** 
 1553              		.loc 1 662 5 is_stmt 1 view .LVU431
 1554 004c 03A9     		add	r1, sp, #12
 1555 004e 1C48     		ldr	r0, .L104+16
 1556              	.LVL79:
 662:Core/Src/stm32f4xx_hal_msp.c **** 
 1557              		.loc 1 662 5 is_stmt 0 view .LVU432
 1558 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 1559              	.LVL80:
 1560 0054 E6E7     		b	.L96
 1561              	.LVL81:
 1562              	.L102:
 674:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1563              		.loc 1 674 5 is_stmt 1 view .LVU433
 1564              	.LBB25:
 674:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1565              		.loc 1 674 5 view .LVU434
 1566 0056 0023     		movs	r3, #0
 1567 0058 0193     		str	r3, [sp, #4]
 674:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1568              		.loc 1 674 5 view .LVU435
 1569 005a 184B     		ldr	r3, .L104+12
 1570 005c 1A6B     		ldr	r2, [r3, #48]
 1571 005e 42F00202 		orr	r2, r2, #2
 1572 0062 1A63     		str	r2, [r3, #48]
 674:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 46


 1573              		.loc 1 674 5 view .LVU436
 1574 0064 1B6B     		ldr	r3, [r3, #48]
 1575 0066 03F00203 		and	r3, r3, #2
 1576 006a 0193     		str	r3, [sp, #4]
 674:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1577              		.loc 1 674 5 view .LVU437
 1578 006c 019B     		ldr	r3, [sp, #4]
 1579              	.LBE25:
 674:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1580              		.loc 1 674 5 view .LVU438
 679:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1581              		.loc 1 679 5 view .LVU439
 679:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1582              		.loc 1 679 25 is_stmt 0 view .LVU440
 1583 006e 4FF44073 		mov	r3, #768
 1584 0072 0393     		str	r3, [sp, #12]
 680:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1585              		.loc 1 680 5 is_stmt 1 view .LVU441
 680:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1586              		.loc 1 680 26 is_stmt 0 view .LVU442
 1587 0074 0223     		movs	r3, #2
 1588 0076 0493     		str	r3, [sp, #16]
 681:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1589              		.loc 1 681 5 is_stmt 1 view .LVU443
 682:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1590              		.loc 1 682 5 view .LVU444
 683:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1591              		.loc 1 683 5 view .LVU445
 683:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1592              		.loc 1 683 31 is_stmt 0 view .LVU446
 1593 0078 0793     		str	r3, [sp, #28]
 684:Core/Src/stm32f4xx_hal_msp.c **** 
 1594              		.loc 1 684 5 is_stmt 1 view .LVU447
 1595 007a 03A9     		add	r1, sp, #12
 1596 007c 1048     		ldr	r0, .L104+16
 1597              	.LVL82:
 684:Core/Src/stm32f4xx_hal_msp.c **** 
 1598              		.loc 1 684 5 is_stmt 0 view .LVU448
 1599 007e FFF7FEFF 		bl	HAL_GPIO_Init
 1600              	.LVL83:
 1601 0082 CFE7     		b	.L96
 1602              	.LVL84:
 1603              	.L103:
 696:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1604              		.loc 1 696 5 is_stmt 1 view .LVU449
 1605              	.LBB26:
 696:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1606              		.loc 1 696 5 view .LVU450
 1607 0084 0023     		movs	r3, #0
 1608 0086 0293     		str	r3, [sp, #8]
 696:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1609              		.loc 1 696 5 view .LVU451
 1610 0088 0C4B     		ldr	r3, .L104+12
 1611 008a 1A6B     		ldr	r2, [r3, #48]
 1612 008c 42F00102 		orr	r2, r2, #1
 1613 0090 1A63     		str	r2, [r3, #48]
 696:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 47


 1614              		.loc 1 696 5 view .LVU452
 1615 0092 1B6B     		ldr	r3, [r3, #48]
 1616 0094 03F00103 		and	r3, r3, #1
 1617 0098 0293     		str	r3, [sp, #8]
 696:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1618              		.loc 1 696 5 view .LVU453
 1619 009a 029B     		ldr	r3, [sp, #8]
 1620              	.LBE26:
 696:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1621              		.loc 1 696 5 view .LVU454
 703:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1622              		.loc 1 703 5 view .LVU455
 703:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1623              		.loc 1 703 25 is_stmt 0 view .LVU456
 1624 009c 0F23     		movs	r3, #15
 1625 009e 0393     		str	r3, [sp, #12]
 704:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1626              		.loc 1 704 5 is_stmt 1 view .LVU457
 704:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1627              		.loc 1 704 26 is_stmt 0 view .LVU458
 1628 00a0 0223     		movs	r3, #2
 1629 00a2 0493     		str	r3, [sp, #16]
 705:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1630              		.loc 1 705 5 is_stmt 1 view .LVU459
 706:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 1631              		.loc 1 706 5 view .LVU460
 707:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1632              		.loc 1 707 5 view .LVU461
 707:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1633              		.loc 1 707 31 is_stmt 0 view .LVU462
 1634 00a4 0793     		str	r3, [sp, #28]
 708:Core/Src/stm32f4xx_hal_msp.c **** 
 1635              		.loc 1 708 5 is_stmt 1 view .LVU463
 1636 00a6 03A9     		add	r1, sp, #12
 1637 00a8 0648     		ldr	r0, .L104+20
 1638              	.LVL85:
 708:Core/Src/stm32f4xx_hal_msp.c **** 
 1639              		.loc 1 708 5 is_stmt 0 view .LVU464
 1640 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 1641              	.LVL86:
 1642              		.loc 1 715 1 view .LVU465
 1643 00ae B9E7     		b	.L96
 1644              	.L105:
 1645              		.align	2
 1646              	.L104:
 1647 00b0 00040040 		.word	1073742848
 1648 00b4 00080040 		.word	1073743872
 1649 00b8 000C0040 		.word	1073744896
 1650 00bc 00380240 		.word	1073887232
 1651 00c0 00040240 		.word	1073873920
 1652 00c4 00000240 		.word	1073872896
 1653              		.cfi_endproc
 1654              	.LFE251:
 1656              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1657              		.align	1
 1658              		.global	HAL_TIM_Base_MspDeInit
 1659              		.syntax unified
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 48


 1660              		.thumb
 1661              		.thumb_func
 1663              	HAL_TIM_Base_MspDeInit:
 1664              	.LVL87:
 1665              	.LFB252:
 716:Core/Src/stm32f4xx_hal_msp.c **** /**
 717:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 718:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 719:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 720:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 721:Core/Src/stm32f4xx_hal_msp.c ****   */
 722:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 723:Core/Src/stm32f4xx_hal_msp.c **** {
 1666              		.loc 1 723 1 is_stmt 1 view -0
 1667              		.cfi_startproc
 1668              		@ args = 0, pretend = 0, frame = 0
 1669              		@ frame_needed = 0, uses_anonymous_args = 0
 724:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1670              		.loc 1 724 3 view .LVU467
 1671              		.loc 1 724 15 is_stmt 0 view .LVU468
 1672 0000 0368     		ldr	r3, [r0]
 1673              		.loc 1 724 5 view .LVU469
 1674 0002 134A     		ldr	r2, .L117
 1675 0004 9342     		cmp	r3, r2
 1676 0006 06D0     		beq	.L114
 725:Core/Src/stm32f4xx_hal_msp.c ****   {
 726:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 0 */
 727:Core/Src/stm32f4xx_hal_msp.c **** 
 728:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 0 */
 729:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 730:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 731:Core/Src/stm32f4xx_hal_msp.c **** 
 732:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 DMA DeInit */
 733:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 734:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_TRIGGER]);
 735:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 736:Core/Src/stm32f4xx_hal_msp.c **** 
 737:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 1 */
 738:Core/Src/stm32f4xx_hal_msp.c ****   }
 739:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 1677              		.loc 1 739 8 is_stmt 1 view .LVU470
 1678              		.loc 1 739 10 is_stmt 0 view .LVU471
 1679 0008 124A     		ldr	r2, .L117+4
 1680 000a 9342     		cmp	r3, r2
 1681 000c 12D0     		beq	.L115
 740:Core/Src/stm32f4xx_hal_msp.c ****   {
 741:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 0 */
 742:Core/Src/stm32f4xx_hal_msp.c **** 
 743:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspDeInit 0 */
 744:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 745:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 746:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 747:Core/Src/stm32f4xx_hal_msp.c **** 
 748:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspDeInit 1 */
 749:Core/Src/stm32f4xx_hal_msp.c ****   }
 750:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 1682              		.loc 1 750 8 is_stmt 1 view .LVU472
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 49


 1683              		.loc 1 750 10 is_stmt 0 view .LVU473
 1684 000e 124A     		ldr	r2, .L117+8
 1685 0010 9342     		cmp	r3, r2
 1686 0012 16D0     		beq	.L116
 1687 0014 7047     		bx	lr
 1688              	.L114:
 723:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1689              		.loc 1 723 1 view .LVU474
 1690 0016 10B5     		push	{r4, lr}
 1691              		.cfi_def_cfa_offset 8
 1692              		.cfi_offset 4, -8
 1693              		.cfi_offset 14, -4
 1694 0018 0446     		mov	r4, r0
 730:Core/Src/stm32f4xx_hal_msp.c **** 
 1695              		.loc 1 730 5 is_stmt 1 view .LVU475
 1696 001a 02F50D32 		add	r2, r2, #144384
 1697 001e 136C     		ldr	r3, [r2, #64]
 1698 0020 23F00203 		bic	r3, r3, #2
 1699 0024 1364     		str	r3, [r2, #64]
 733:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_TRIGGER]);
 1700              		.loc 1 733 5 view .LVU476
 1701 0026 406A     		ldr	r0, [r0, #36]
 1702              	.LVL88:
 733:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_TRIGGER]);
 1703              		.loc 1 733 5 is_stmt 0 view .LVU477
 1704 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 1705              	.LVL89:
 734:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1706              		.loc 1 734 5 is_stmt 1 view .LVU478
 1707 002c A06B     		ldr	r0, [r4, #56]
 1708 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 1709              	.LVL90:
 751:Core/Src/stm32f4xx_hal_msp.c ****   {
 752:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspDeInit 0 */
 753:Core/Src/stm32f4xx_hal_msp.c **** 
 754:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM5_MspDeInit 0 */
 755:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 756:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 757:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspDeInit 1 */
 758:Core/Src/stm32f4xx_hal_msp.c **** 
 759:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM5_MspDeInit 1 */
 760:Core/Src/stm32f4xx_hal_msp.c ****   }
 761:Core/Src/stm32f4xx_hal_msp.c **** 
 762:Core/Src/stm32f4xx_hal_msp.c **** }
 1710              		.loc 1 762 1 is_stmt 0 view .LVU479
 1711 0032 10BD     		pop	{r4, pc}
 1712              	.LVL91:
 1713              	.L115:
 1714              		.cfi_def_cfa_offset 0
 1715              		.cfi_restore 4
 1716              		.cfi_restore 14
 745:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1717              		.loc 1 745 5 is_stmt 1 view .LVU480
 1718 0034 02F50C32 		add	r2, r2, #143360
 1719 0038 136C     		ldr	r3, [r2, #64]
 1720 003a 23F00403 		bic	r3, r3, #4
 1721 003e 1364     		str	r3, [r2, #64]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 50


 1722 0040 7047     		bx	lr
 1723              	.L116:
 756:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1724              		.loc 1 756 5 view .LVU481
 1725 0042 02F50B32 		add	r2, r2, #142336
 1726 0046 136C     		ldr	r3, [r2, #64]
 1727 0048 23F00803 		bic	r3, r3, #8
 1728 004c 1364     		str	r3, [r2, #64]
 1729              		.loc 1 762 1 is_stmt 0 view .LVU482
 1730 004e 7047     		bx	lr
 1731              	.L118:
 1732              		.align	2
 1733              	.L117:
 1734 0050 00040040 		.word	1073742848
 1735 0054 00080040 		.word	1073743872
 1736 0058 000C0040 		.word	1073744896
 1737              		.cfi_endproc
 1738              	.LFE252:
 1740              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1741              		.align	1
 1742              		.global	HAL_UART_MspInit
 1743              		.syntax unified
 1744              		.thumb
 1745              		.thumb_func
 1747              	HAL_UART_MspInit:
 1748              	.LVL92:
 1749              	.LFB253:
 763:Core/Src/stm32f4xx_hal_msp.c **** 
 764:Core/Src/stm32f4xx_hal_msp.c **** /**
 765:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP Initialization
 766:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 767:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 768:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 769:Core/Src/stm32f4xx_hal_msp.c ****   */
 770:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 771:Core/Src/stm32f4xx_hal_msp.c **** {
 1750              		.loc 1 771 1 is_stmt 1 view -0
 1751              		.cfi_startproc
 1752              		@ args = 0, pretend = 0, frame = 32
 1753              		@ frame_needed = 0, uses_anonymous_args = 0
 1754              		.loc 1 771 1 is_stmt 0 view .LVU484
 1755 0000 00B5     		push	{lr}
 1756              		.cfi_def_cfa_offset 4
 1757              		.cfi_offset 14, -4
 1758 0002 89B0     		sub	sp, sp, #36
 1759              		.cfi_def_cfa_offset 40
 772:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1760              		.loc 1 772 3 is_stmt 1 view .LVU485
 1761              		.loc 1 772 20 is_stmt 0 view .LVU486
 1762 0004 0023     		movs	r3, #0
 1763 0006 0393     		str	r3, [sp, #12]
 1764 0008 0493     		str	r3, [sp, #16]
 1765 000a 0593     		str	r3, [sp, #20]
 1766 000c 0693     		str	r3, [sp, #24]
 1767 000e 0793     		str	r3, [sp, #28]
 773:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1768              		.loc 1 773 3 is_stmt 1 view .LVU487
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 51


 1769              		.loc 1 773 11 is_stmt 0 view .LVU488
 1770 0010 0268     		ldr	r2, [r0]
 1771              		.loc 1 773 5 view .LVU489
 1772 0012 03F18043 		add	r3, r3, #1073741824
 1773 0016 03F58833 		add	r3, r3, #69632
 1774 001a 9A42     		cmp	r2, r3
 1775 001c 02D0     		beq	.L122
 1776              	.LVL93:
 1777              	.L119:
 774:Core/Src/stm32f4xx_hal_msp.c ****   {
 775:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 0 */
 776:Core/Src/stm32f4xx_hal_msp.c **** 
 777:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 0 */
 778:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 779:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 780:Core/Src/stm32f4xx_hal_msp.c **** 
 781:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 782:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 783:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 784:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 785:Core/Src/stm32f4xx_hal_msp.c ****     */
 786:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 787:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 788:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 789:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 790:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 791:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 792:Core/Src/stm32f4xx_hal_msp.c **** 
 793:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 1 */
 794:Core/Src/stm32f4xx_hal_msp.c **** 
 795:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 1 */
 796:Core/Src/stm32f4xx_hal_msp.c **** 
 797:Core/Src/stm32f4xx_hal_msp.c ****   }
 798:Core/Src/stm32f4xx_hal_msp.c **** 
 799:Core/Src/stm32f4xx_hal_msp.c **** }
 1778              		.loc 1 799 1 view .LVU490
 1779 001e 09B0     		add	sp, sp, #36
 1780              		.cfi_remember_state
 1781              		.cfi_def_cfa_offset 4
 1782              		@ sp needed
 1783 0020 5DF804FB 		ldr	pc, [sp], #4
 1784              	.LVL94:
 1785              	.L122:
 1786              		.cfi_restore_state
 779:Core/Src/stm32f4xx_hal_msp.c **** 
 1787              		.loc 1 779 5 is_stmt 1 view .LVU491
 1788              	.LBB27:
 779:Core/Src/stm32f4xx_hal_msp.c **** 
 1789              		.loc 1 779 5 view .LVU492
 1790 0024 0021     		movs	r1, #0
 1791 0026 0191     		str	r1, [sp, #4]
 779:Core/Src/stm32f4xx_hal_msp.c **** 
 1792              		.loc 1 779 5 view .LVU493
 1793 0028 03F59433 		add	r3, r3, #75776
 1794 002c 5A6C     		ldr	r2, [r3, #68]
 1795 002e 42F01002 		orr	r2, r2, #16
 1796 0032 5A64     		str	r2, [r3, #68]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 52


 779:Core/Src/stm32f4xx_hal_msp.c **** 
 1797              		.loc 1 779 5 view .LVU494
 1798 0034 5A6C     		ldr	r2, [r3, #68]
 1799 0036 02F01002 		and	r2, r2, #16
 1800 003a 0192     		str	r2, [sp, #4]
 779:Core/Src/stm32f4xx_hal_msp.c **** 
 1801              		.loc 1 779 5 view .LVU495
 1802 003c 019A     		ldr	r2, [sp, #4]
 1803              	.LBE27:
 779:Core/Src/stm32f4xx_hal_msp.c **** 
 1804              		.loc 1 779 5 view .LVU496
 781:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1805              		.loc 1 781 5 view .LVU497
 1806              	.LBB28:
 781:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1807              		.loc 1 781 5 view .LVU498
 1808 003e 0291     		str	r1, [sp, #8]
 781:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1809              		.loc 1 781 5 view .LVU499
 1810 0040 1A6B     		ldr	r2, [r3, #48]
 1811 0042 42F00102 		orr	r2, r2, #1
 1812 0046 1A63     		str	r2, [r3, #48]
 781:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1813              		.loc 1 781 5 view .LVU500
 1814 0048 1B6B     		ldr	r3, [r3, #48]
 1815 004a 03F00103 		and	r3, r3, #1
 1816 004e 0293     		str	r3, [sp, #8]
 781:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1817              		.loc 1 781 5 view .LVU501
 1818 0050 029B     		ldr	r3, [sp, #8]
 1819              	.LBE28:
 781:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1820              		.loc 1 781 5 view .LVU502
 786:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1821              		.loc 1 786 5 view .LVU503
 786:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1822              		.loc 1 786 25 is_stmt 0 view .LVU504
 1823 0052 4FF4C063 		mov	r3, #1536
 1824 0056 0393     		str	r3, [sp, #12]
 787:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1825              		.loc 1 787 5 is_stmt 1 view .LVU505
 787:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1826              		.loc 1 787 26 is_stmt 0 view .LVU506
 1827 0058 0223     		movs	r3, #2
 1828 005a 0493     		str	r3, [sp, #16]
 788:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1829              		.loc 1 788 5 is_stmt 1 view .LVU507
 789:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1830              		.loc 1 789 5 view .LVU508
 789:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1831              		.loc 1 789 27 is_stmt 0 view .LVU509
 1832 005c 0323     		movs	r3, #3
 1833 005e 0693     		str	r3, [sp, #24]
 790:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1834              		.loc 1 790 5 is_stmt 1 view .LVU510
 790:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1835              		.loc 1 790 31 is_stmt 0 view .LVU511
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 53


 1836 0060 0723     		movs	r3, #7
 1837 0062 0793     		str	r3, [sp, #28]
 791:Core/Src/stm32f4xx_hal_msp.c **** 
 1838              		.loc 1 791 5 is_stmt 1 view .LVU512
 1839 0064 03A9     		add	r1, sp, #12
 1840 0066 0248     		ldr	r0, .L123
 1841              	.LVL95:
 791:Core/Src/stm32f4xx_hal_msp.c **** 
 1842              		.loc 1 791 5 is_stmt 0 view .LVU513
 1843 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 1844              	.LVL96:
 1845              		.loc 1 799 1 view .LVU514
 1846 006c D7E7     		b	.L119
 1847              	.L124:
 1848 006e 00BF     		.align	2
 1849              	.L123:
 1850 0070 00000240 		.word	1073872896
 1851              		.cfi_endproc
 1852              	.LFE253:
 1854              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1855              		.align	1
 1856              		.global	HAL_UART_MspDeInit
 1857              		.syntax unified
 1858              		.thumb
 1859              		.thumb_func
 1861              	HAL_UART_MspDeInit:
 1862              	.LVL97:
 1863              	.LFB254:
 800:Core/Src/stm32f4xx_hal_msp.c **** 
 801:Core/Src/stm32f4xx_hal_msp.c **** /**
 802:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 803:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 804:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 805:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 806:Core/Src/stm32f4xx_hal_msp.c ****   */
 807:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 808:Core/Src/stm32f4xx_hal_msp.c **** {
 1864              		.loc 1 808 1 is_stmt 1 view -0
 1865              		.cfi_startproc
 1866              		@ args = 0, pretend = 0, frame = 0
 1867              		@ frame_needed = 0, uses_anonymous_args = 0
 1868              		.loc 1 808 1 is_stmt 0 view .LVU516
 1869 0000 08B5     		push	{r3, lr}
 1870              		.cfi_def_cfa_offset 8
 1871              		.cfi_offset 3, -8
 1872              		.cfi_offset 14, -4
 809:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1873              		.loc 1 809 3 is_stmt 1 view .LVU517
 1874              		.loc 1 809 11 is_stmt 0 view .LVU518
 1875 0002 0268     		ldr	r2, [r0]
 1876              		.loc 1 809 5 view .LVU519
 1877 0004 074B     		ldr	r3, .L129
 1878 0006 9A42     		cmp	r2, r3
 1879 0008 00D0     		beq	.L128
 1880              	.LVL98:
 1881              	.L125:
 810:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 54


 811:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 0 */
 812:Core/Src/stm32f4xx_hal_msp.c **** 
 813:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 0 */
 814:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 815:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 816:Core/Src/stm32f4xx_hal_msp.c **** 
 817:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 818:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 819:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 820:Core/Src/stm32f4xx_hal_msp.c ****     */
 821:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPS_TX_Pin|GPS_RX_Pin);
 822:Core/Src/stm32f4xx_hal_msp.c **** 
 823:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 1 */
 824:Core/Src/stm32f4xx_hal_msp.c **** 
 825:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 1 */
 826:Core/Src/stm32f4xx_hal_msp.c ****   }
 827:Core/Src/stm32f4xx_hal_msp.c **** 
 828:Core/Src/stm32f4xx_hal_msp.c **** }
 1882              		.loc 1 828 1 view .LVU520
 1883 000a 08BD     		pop	{r3, pc}
 1884              	.LVL99:
 1885              	.L128:
 815:Core/Src/stm32f4xx_hal_msp.c **** 
 1886              		.loc 1 815 5 is_stmt 1 view .LVU521
 1887 000c 064A     		ldr	r2, .L129+4
 1888 000e 536C     		ldr	r3, [r2, #68]
 1889 0010 23F01003 		bic	r3, r3, #16
 1890 0014 5364     		str	r3, [r2, #68]
 821:Core/Src/stm32f4xx_hal_msp.c **** 
 1891              		.loc 1 821 5 view .LVU522
 1892 0016 4FF4C061 		mov	r1, #1536
 1893 001a 0448     		ldr	r0, .L129+8
 1894              	.LVL100:
 821:Core/Src/stm32f4xx_hal_msp.c **** 
 1895              		.loc 1 821 5 is_stmt 0 view .LVU523
 1896 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1897              	.LVL101:
 1898              		.loc 1 828 1 view .LVU524
 1899 0020 F3E7     		b	.L125
 1900              	.L130:
 1901 0022 00BF     		.align	2
 1902              	.L129:
 1903 0024 00100140 		.word	1073811456
 1904 0028 00380240 		.word	1073887232
 1905 002c 00000240 		.word	1073872896
 1906              		.cfi_endproc
 1907              	.LFE254:
 1909              		.text
 1910              	.Letext0:
 1911              		.file 2 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 1912              		.file 3 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 1913              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1914              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1915              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1916              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1917              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1918              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 55


 1919              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1920              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 1921              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1922              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1923              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1924              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1925              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1926              		.file 17 "Core/Inc/main.h"
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 56


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:21     .text.HAL_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:78     .text.HAL_MspInit:00000034 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:83     .text.HAL_ADC_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:89     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:184    .text.HAL_ADC_MspInit:00000064 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:189    .text.HAL_ADC_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:195    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:237    .text.HAL_ADC_MspDeInit:00000020 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:244    .text.HAL_CRC_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:250    .text.HAL_CRC_MspInit:00000000 HAL_CRC_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:296    .text.HAL_CRC_MspInit:00000028 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:302    .text.HAL_CRC_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:308    .text.HAL_CRC_MspDeInit:00000000 HAL_CRC_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:337    .text.HAL_CRC_MspDeInit:00000018 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:343    .text.HAL_I2C_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:349    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:635    .text.HAL_I2C_MspInit:00000144 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:646    .text.HAL_I2C_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:652    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:751    .text.HAL_I2C_MspDeInit:00000080 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:761    .text.HAL_RTC_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:767    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:837    .text.HAL_RTC_MspInit:00000040 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:843    .text.HAL_RTC_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:849    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:877    .text.HAL_RTC_MspDeInit:00000014 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:883    .text.HAL_SPI_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:889    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1164   .text.HAL_SPI_MspInit:00000128 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1175   .text.HAL_SPI_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1181   .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1268   .text.HAL_SPI_MspDeInit:00000068 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1278   .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1284   .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1457   .text.HAL_TIM_Base_MspInit:000000b4 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1467   .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1473   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1647   .text.HAL_TIM_MspPostInit:000000b0 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1657   .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1663   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1734   .text.HAL_TIM_Base_MspDeInit:00000050 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1741   .text.HAL_UART_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1747   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1850   .text.HAL_UART_MspInit:00000070 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1855   .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1861   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s:1903   .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_DMA_Init
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccb35J3G.s 			page 57


hdma_tim3_ch1_trig
HAL_DMA_DeInit
