# ðŸ“˜ OpenRAM SRAM Integration Project

## ðŸ”¹ Overview
This project uses **OpenRAM** to generate a custom SRAM macro and integrates it into a small SoC design.

## ðŸ”¹ Objectives
- Generate SRAM using OpenRAM.
- Integrate SRAM into RTL design.
- Run backend flow in OpenLANE.
- Verify LVS & timing.

## ðŸ”¹ Tools Used
- OpenRAM
- Yosys
- OpenLANE, Magic, Netgen
- OpenSTA
- PDK: Sky130

## ðŸ”¹ Workflow
1. Run OpenRAM to generate SRAM.  
2. Add SRAM to RTL design.  
3. Synthesis.  
4. Backend flow.  
5. DRC/LVS clean GDSII.  

## ðŸ”¹ Results
- Custom SRAM block âœ…  
- Integrated SoC layout âœ…  

## ðŸ”¹ Learnings
- Memory compiler basics.  
- Integration of hard macros.  

## ðŸ”¹ Future Improvements
- Explore larger SRAMs.  
- Optimize timing closure.  
