$date
	Sun Oct 23 08:26:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#804368
b11000 !
1"
#804370
b11000 &
b11000 %
1$
#804371
0"
#804374
b1100 &
b1100 %
#804378
b110 &
b110 %
#804382
b11 &
b11 %
#804386
b1010 &
b1010 %
#804390
b101 &
b101 %
#804394
b10000 &
b10000 %
#804398
b1000 &
b1000 %
#804402
b100 &
b100 %
#804406
b10 &
b10 %
#804410
b1 &
b1 %
1#
#804414
b0 &
0#
b0 %
0$
#1770607
b1101 !
1"
#1770610
b1101 &
b1101 %
1$
#1770611
0"
#1770614
b101000 &
b101000 %
#1770618
b10100 &
b10100 %
#1770622
b1010 &
b1010 %
#1770626
b101 &
b101 %
#1770630
b10000 &
b10000 %
#1770634
b1000 &
b1000 %
#1770638
b100 &
b100 %
#1770642
b10 &
b10 %
#1770646
b1 &
1#
b1 %
#1770650
b0 &
b0 %
0#
0$
#2804820
b1100 !
1"
#2804822
b1100 &
b1100 %
1$
#2804823
0"
#2804826
b110 &
b110 %
#2804830
b11 &
b11 %
#2804834
b1010 &
b1010 %
#2804838
b101 &
b101 %
#2804842
b10000 &
b10000 %
#2804846
b1000 &
b1000 %
#2804850
b100 &
b100 %
#2804854
b10 &
b10 %
#2804858
b1 &
b1 %
1#
#2804862
b0 &
0#
b0 %
0$
#4500012
