Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_Top_Tb_behav xil_defaultlib.Single_Cycle_Top_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'WE3' [C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Single_Cycle_Top.v:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/saksham rawat/RISC_V/RISC_V.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/saksham rawat/RISC_V/RISC_V.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.P_C
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Single_Cycle_Top
Compiling module xil_defaultlib.Single_Cycle_Top_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Single_Cycle_Top_Tb_behav
