Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 152d3d8f4f2346a3adf73d8e0305dfa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ge...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ge...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_fm...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ss...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_in...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_sp...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_dd...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_oc...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_oc...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_re...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_in...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7(C_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling architecture behavioral of entity xil_defaultlib.ws2812b [ws2812b_default]
Compiling architecture design_1_ws2812b_0_0_arch of entity xil_defaultlib.design_1_ws2812b_0_0 [design_1_ws2812b_0_0_default]
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav
