/*
 * Copyright (C) 2012 Boundary Devices Inc.
 *
 * Licensed under the GPL-2 or later.
 */
#ifndef __ASM_ARCH_MX6_DDR_H__
#define __ASM_ARCH_MX6_DDR_H__

#ifdef CONFIG_MX6Q
#include "mx6q-ddr.h"
#else
#ifdef CONFIG_MX6DL
#include "mx6dl-ddr.h"
#else
#ifdef CONFIG_MX6S
#include "mx6dl-ddr.h"
#else
#error "Please select cpu"
#endif	/* CONFIG_MX6S */
#endif	/* CONFIG_MX6DL */
#endif	/* CONFIG_MX6Q */

#define MMDC_P0_MDCTL		0x021b0000
#define MMDC_P0_MDPDC		0x021b0004
#define MMDC_P0_MDOTC		0x021b0008
#define MMDC_P0_MDCFG0		0x021b000c
#define MMDC_P0_MDCFG1		0x021b0010
#define MMDC_P0_MDCFG2		0x021b0014
#define MMDC_P0_MDMISC		0x021b0018
#define MMDC_P0_MDSCR		0x021b001c
#define MMDC_P0_MDREF		0x021b0020
#define MMDC_P0_MDRWD		0x021b002c
#define MMDC_P0_MDOR		0x021b0030
#define MMDC_P0_MDASP		0x021b0040
#define MMDC_P0_MAPSR		0x021b0404
#define MMDC_P0_MPZQHWCTRL	0x021b0800
#define MMDC_P0_MPWLDECTRL0	0x021b080c
#define MMDC_P0_MPWLDECTRL1	0x021b0810
#define MMDC_P0_MPODTCTRL	0x021b0818
#define MMDC_P0_MPRDDQBY0DL	0x021b081c
#define MMDC_P0_MPRDDQBY1DL	0x021b0820
#define MMDC_P0_MPRDDQBY2DL	0x021b0824
#define MMDC_P0_MPRDDQBY3DL	0x021b0828
#define MMDC_P0_MPDGCTRL0	0x021b083c
#define MMDC_P0_MPDGCTRL1	0x021b0840
#define MMDC_P0_MPRDDLCTL	0x021b0848
#define MMDC_P0_MPWRDLCTL	0x021b0850
#define MMDC_P0_MPMUR0		0x021b08b8

#define MMDC_P1_MDCTL		0x021b4000
#define MMDC_P1_MDPDC		0x021b4004
#define MMDC_P1_MDOTC		0x021b4008
#define MMDC_P1_MDCFG0		0x021b400c
#define MMDC_P1_MDCFG1		0x021b4010
#define MMDC_P1_MDCFG2		0x021b4014
#define MMDC_P1_MDMISC		0x021b4018
#define MMDC_P1_MDSCR		0x021b401c
#define MMDC_P1_MDREF		0x021b4020
#define MMDC_P1_MDRWD		0x021b402c
#define MMDC_P1_MDOR		0x021b4030
#define MMDC_P1_MDASP		0x021b4040
#define MMDC_P1_MAPSR		0x021b4404
#define MMDC_P1_MPZQHWCTRL	0x021b4800
#define MMDC_P1_MPWLDECTRL0	0x021b480c
#define MMDC_P1_MPWLDECTRL1	0x021b4810
#define MMDC_P1_MPODTCTRL	0x021b4818
#define MMDC_P1_MPRDDQBY0DL	0x021b481c
#define MMDC_P1_MPRDDQBY1DL	0x021b4820
#define MMDC_P1_MPRDDQBY2DL	0x021b4824
#define MMDC_P1_MPRDDQBY3DL	0x021b4828
#define MMDC_P1_MPDGCTRL0	0x021b483c
#define MMDC_P1_MPDGCTRL1	0x021b4840
#define MMDC_P1_MPRDDLCTL	0x021b4848
#define MMDC_P1_MPWRDLCTL	0x021b4850
#define MMDC_P1_MPMUR0		0x021b48b8

#endif	/*__ASM_ARCH_MX6_DDR_H__ */
