# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:


f1:

![Exp2codei](https://github.com/23004345/Experiment--02-Implementation-of-combinational-logic-/assets/138849203/4591eb20-1b1e-4503-bb20-48774215aefe)

f2:

![Exp2codeii](https://github.com/23004345/Experiment--02-Implementation-of-combinational-logic-/assets/138849203/39cc162f-ea2f-470b-a99b-c708f7b1ace8)

Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by:  Prasanna A

RegisterNumber:  23005675

## RTL
f1:

![Exp2 f1](https://github.com/23004345/Experiment--02-Implementation-of-combinational-logic-/assets/138849203/4a788492-ef47-46cc-aa2b-a29b7341f3f4)

f2:

![Exp2 f2](https://github.com/23004345/Experiment--02-Implementation-of-combinational-logic-/assets/138849203/af490fb6-b8c1-4eb7-bf85-876f84d88fcd)

## Timing Diagram

f1:

![Exp2 f1 timing](https://github.com/23004345/Experiment--02-Implementation-of-combinational-logic-/assets/138849203/9aff67ce-022a-406d-901e-707c9b3e6830)

f2:

![Exp2 f2 timing](https://github.com/23004345/Experiment--02-Implementation-of-combinational-logic-/assets/138849203/a73872d5-035a-44f2-bd1e-28d94b1e3e66)

## Result:

Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
