/* Automatically generated by Amaranth 0.3. Do not edit. */
/* Generated by Yosys 0.30+25 (git sha1 104edb458, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* \amaranth.hierarchy  = "top.cd_sync" *)
(* generator = "Amaranth" *)
module cd_sync(clk, clk12_0__i, rst);
  reg \$auto$verilog_backend.cc:2097:dump_module$6  = 0;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:418" *)
  wire \$1 ;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:418" *)
  wire \$3 ;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:421" *)
  wire [8:0] \$5 ;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:421" *)
  wire [8:0] \$6 ;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:429" *)
  wire \$8 ;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:424" *)
  output clk;
  wire clk;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:143" *)
  input clk12_0__i;
  wire clk12_0__i;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:414" *)
  wire por_clk;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:416" *)
  reg ready = 1'h0;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:416" *)
  reg \ready$next ;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:424" *)
  output rst;
  wire rst;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:415" *)
  reg [7:0] timer = 8'h00;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:415" *)
  reg [7:0] \timer$next ;
  assign \$1  = timer == (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:418" *) 8'hb4;
  assign \$3  = timer == (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:418" *) 8'hb4;
  assign \$6  = timer + (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:421" *) 1'h1;
  assign \$8  = ~ (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:429" *) ready;
  always @(posedge por_clk)
    timer <= \timer$next ;
  always @(posedge por_clk)
    ready <= \ready$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$6 ) begin end
    \ready$next  = ready;
    (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:418" *)
    casez (\$1 )
      /* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:418" */
      1'h1:
          \ready$next  = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$6 ) begin end
    \timer$next  = timer;
    (* full_case = 32'd1 *)
    (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:418" *)
    casez (\$3 )
      /* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:418" */
      1'h1:
          /* empty */;
      /* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:420" */
      default:
          \timer$next  = \$6 [7:0];
    endcase
  end
  assign \$5  = \$6 ;
  assign rst = \$8 ;
  assign clk = clk12_0__i;
  assign por_clk = clk12_0__i;
endmodule

(* \amaranth.hierarchy  = "top.pin_clk12_0" *)
(* generator = "Amaranth" *)
module pin_clk12_0(clk12_0__io, clk12_0__i);
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:143" *)
  output clk12_0__i;
  wire clk12_0__i;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:129" *)
  inout clk12_0__io;
  wire clk12_0__io;
  SB_GB_IO #(
    .IO_STANDARD("LVCMOS33"),
    .PIN_TYPE(6'h01)
  ) clk12_0_0 (
    .GLOBAL_BUFFER_OUTPUT(clk12_0__i),
    .PACKAGE_PIN(clk12_0__io)
  );
endmodule

(* \amaranth.hierarchy  = "top.pin_ledarray_0" *)
(* generator = "Amaranth" *)
module pin_ledarray_0(ledarray_0__io, ledarray_0__o);
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:486" *)
  wire [7:0] \$1 ;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:129" *)
  inout [7:0] ledarray_0__io;
  wire [7:0] ledarray_0__io;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:143" *)
  input [7:0] ledarray_0__o;
  wire [7:0] ledarray_0__o;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:485" *)
  wire [7:0] ledarray_0__o_n;
  assign \$1  = ~ (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:486" *) ledarray_0__o;
  SB_IO #(
    .PIN_TYPE(6'h19)
  ) ledarray_0_0 (
    .D_OUT_0(ledarray_0__o_n[0]),
    .PACKAGE_PIN(ledarray_0__io[0])
  );
  SB_IO #(
    .PIN_TYPE(6'h19)
  ) ledarray_0_1 (
    .D_OUT_0(ledarray_0__o_n[1]),
    .PACKAGE_PIN(ledarray_0__io[1])
  );
  SB_IO #(
    .PIN_TYPE(6'h19)
  ) ledarray_0_2 (
    .D_OUT_0(ledarray_0__o_n[2]),
    .PACKAGE_PIN(ledarray_0__io[2])
  );
  SB_IO #(
    .PIN_TYPE(6'h19)
  ) ledarray_0_3 (
    .D_OUT_0(ledarray_0__o_n[3]),
    .PACKAGE_PIN(ledarray_0__io[3])
  );
  SB_IO #(
    .PIN_TYPE(6'h19)
  ) ledarray_0_4 (
    .D_OUT_0(ledarray_0__o_n[4]),
    .PACKAGE_PIN(ledarray_0__io[4])
  );
  SB_IO #(
    .PIN_TYPE(6'h19)
  ) ledarray_0_5 (
    .D_OUT_0(ledarray_0__o_n[5]),
    .PACKAGE_PIN(ledarray_0__io[5])
  );
  SB_IO #(
    .PIN_TYPE(6'h19)
  ) ledarray_0_6 (
    .D_OUT_0(ledarray_0__o_n[6]),
    .PACKAGE_PIN(ledarray_0__io[6])
  );
  SB_IO #(
    .PIN_TYPE(6'h19)
  ) ledarray_0_7 (
    .D_OUT_0(ledarray_0__o_n[7]),
    .PACKAGE_PIN(ledarray_0__io[7])
  );
  assign ledarray_0__o_n = \$1 ;
endmodule

(* \amaranth.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "Amaranth" *)
module top(clk12_0__io, ledarray_0__io);
  reg \$auto$verilog_backend.cc:2097:dump_module$7  = 0;
  (* src = "/Users/mateijordache/Desktop/rider.py:17" *)
  wire \$1 ;
  (* src = "/Users/mateijordache/Desktop/rider.py:17" *)
  wire \$10 ;
  (* src = "/Users/mateijordache/Desktop/rider.py:33" *)
  wire [21:0] \$12 ;
  (* src = "/Users/mateijordache/Desktop/rider.py:33" *)
  wire [21:0] \$13 ;
  (* src = "/Users/mateijordache/Desktop/rider.py:20" *)
  wire [8:0] \$3 ;
  (* src = "/Users/mateijordache/Desktop/rider.py:20" *)
  wire [8:0] \$4 ;
  (* src = "/Users/mateijordache/Desktop/rider.py:22" *)
  wire [7:0] \$6 ;
  (* src = "/Users/mateijordache/Desktop/rider.py:17" *)
  wire \$8 ;
  (* src = "/Users/mateijordache/Desktop/rider.py:14" *)
  reg [7:0] array = 8'h01;
  (* src = "/Users/mateijordache/Desktop/rider.py:14" *)
  reg [7:0] \array$next ;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:143" *)
  wire cd_sync_clk12_0__i;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:424" *)
  wire clk;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:129" *)
  inout clk12_0__io;
  wire clk12_0__io;
  (* src = "/Users/mateijordache/Desktop/rider.py:15" *)
  reg [20:0] counter = 21'h000000;
  (* src = "/Users/mateijordache/Desktop/rider.py:15" *)
  reg [20:0] \counter$next ;
  (* src = "/Users/mateijordache/Desktop/rider.py:13" *)
  reg dir = 1'h0;
  (* src = "/Users/mateijordache/Desktop/rider.py:13" *)
  reg \dir$next ;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:129" *)
  inout [7:0] ledarray_0__io;
  wire [7:0] ledarray_0__io;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:143" *)
  wire [7:0] pin_ledarray_0_ledarray_0__o;
  (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/lattice_ice40.py:424" *)
  wire rst;
  assign \$10  = counter == (* src = "/Users/mateijordache/Desktop/rider.py:17" *) 21'h1e8480;
  assign \$13  = counter + (* src = "/Users/mateijordache/Desktop/rider.py:33" *) 1'h1;
  assign \$1  = counter == (* src = "/Users/mateijordache/Desktop/rider.py:17" *) 21'h1e8480;
  assign \$8  = counter == (* src = "/Users/mateijordache/Desktop/rider.py:17" *) 21'h1e8480;
  always @(posedge clk)
    counter <= \counter$next ;
  always @(posedge clk)
    dir <= \dir$next ;
  always @(posedge clk)
    array <= \array$next ;
  cd_sync cd_sync (
    .clk(clk),
    .clk12_0__i(cd_sync_clk12_0__i),
    .rst(rst)
  );
  pin_clk12_0 pin_clk12_0 (
    .clk12_0__i(cd_sync_clk12_0__i),
    .clk12_0__io(clk12_0__io)
  );
  pin_ledarray_0 pin_ledarray_0 (
    .ledarray_0__io(ledarray_0__io),
    .ledarray_0__o(pin_ledarray_0_ledarray_0__o)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$7 ) begin end
    \array$next  = array;
    (* src = "/Users/mateijordache/Desktop/rider.py:17" *)
    casez (\$1 )
      /* src = "/Users/mateijordache/Desktop/rider.py:17" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/Users/mateijordache/Desktop/rider.py:18" *)
          casez (dir)
            /* src = "/Users/mateijordache/Desktop/rider.py:19" */
            1'h0:
                \array$next  = \$4 [7:0];
            /* src = "/Users/mateijordache/Desktop/rider.py:21" */
            1'h1:
                \array$next  = \$6 ;
          endcase
    endcase
    (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \array$next  = 8'h01;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$7 ) begin end
    \dir$next  = dir;
    (* src = "/Users/mateijordache/Desktop/rider.py:17" *)
    casez (\$8 )
      /* src = "/Users/mateijordache/Desktop/rider.py:17" */
      1'h1:
          (* src = "/Users/mateijordache/Desktop/rider.py:24" *)
          casez (array)
            /* src = "/Users/mateijordache/Desktop/rider.py:25" */
            8'h40:
                \dir$next  = 1'h1;
            /* src = "/Users/mateijordache/Desktop/rider.py:27" */
            8'h02:
                \dir$next  = 1'h0;
          endcase
    endcase
    (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \dir$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/Users/mateijordache/Desktop/rider.py:17" *)
    casez (\$10 )
      /* src = "/Users/mateijordache/Desktop/rider.py:17" */
      1'h1:
          \counter$next  = 21'h000000;
      /* src = "/Users/mateijordache/Desktop/rider.py:32" */
      default:
          \counter$next  = \$13 [20:0];
    endcase
    (* src = "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \counter$next  = 21'h000000;
    endcase
  end
  assign \$3  = \$4 ;
  assign \$12  = \$13 ;
  assign pin_ledarray_0_ledarray_0__o = array;
  assign \$6  = { 1'h0, array[7:1] };
  assign \$4  = { array, 1'h0 };
endmodule
