// Seed: 465372427
macromodule module_0 (
    input  tri0  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    output tri0  id_4,
    output wor   id_5
    , id_13,
    input  wire  id_6,
    output wor   id_7,
    input  wand  id_8,
    output uwire id_9,
    input  wire  id_10,
    output tri   id_11
);
  wire id_14, id_15;
  initial id_11 = id_0 - 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wire id_4,
    input wor id_5,
    output wire id_6,
    output tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    output logic id_10,
    output logic id_11,
    output uwire id_12,
    input supply1 id_13,
    output tri id_14,
    input tri0 id_15,
    input tri id_16,
    output wor id_17,
    input supply0 id_18
);
  assign id_17 = id_9;
  initial id_11 <= 1;
  module_0(
      id_4, id_18, id_1, id_5, id_17, id_6, id_4, id_14, id_2, id_17, id_9, id_17
  );
  always id_10 <= id_5 == 1;
endmodule
