[Inputs]
rst
clk
w_enable
wxfc
rxfc
=addr[10:0]=
=wdata[7:0]=
[Outputs]
[BiDir]
[ATTRIBUTES]
VeriModel register

