<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p280" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_280{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_280{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_280{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_280{left:69px;bottom:783px;letter-spacing:0.17px;}
#t5_280{left:150px;bottom:783px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t6_280{left:149px;bottom:757px;letter-spacing:0.21px;word-spacing:-0.04px;}
#t7_280{left:69px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t8_280{left:130px;bottom:738px;}
#t9_280{left:146px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ta_280{left:471px;bottom:738px;}
#tb_280{left:486px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_280{left:707px;bottom:738px;}
#td_280{left:722px;bottom:732px;letter-spacing:-0.28px;}
#te_280{left:757px;bottom:738px;}
#tf_280{left:772px;bottom:732px;letter-spacing:-0.13px;}
#tg_280{left:69px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#th_280{left:553px;bottom:722px;}
#ti_280{left:568px;bottom:715px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#tj_280{left:69px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tk_280{left:140px;bottom:705px;}
#tl_280{left:155px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tm_280{left:835px;bottom:705px;}
#tn_280{left:69px;bottom:681px;letter-spacing:-0.31px;}
#to_280{left:103px;bottom:688px;}
#tp_280{left:118px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_280{left:487px;bottom:688px;}
#tr_280{left:502px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ts_280{left:69px;bottom:664px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tt_280{left:69px;bottom:648px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#tu_280{left:69px;bottom:631px;letter-spacing:-0.23px;word-spacing:-0.63px;}
#tv_280{left:69px;bottom:614px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tw_280{left:69px;bottom:590px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#tx_280{left:69px;bottom:573px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ty_280{left:80px;bottom:998px;letter-spacing:-0.16px;}
#tz_280{left:136px;bottom:998px;letter-spacing:-0.16px;}
#t10_280{left:187px;bottom:998px;letter-spacing:-0.14px;}
#t11_280{left:461px;bottom:998px;letter-spacing:-0.14px;}
#t12_280{left:543px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_280{left:80px;bottom:973px;letter-spacing:-0.16px;}
#t14_280{left:136px;bottom:973px;letter-spacing:-0.16px;}
#t15_280{left:187px;bottom:973px;letter-spacing:-0.14px;}
#t16_280{left:461px;bottom:973px;letter-spacing:-0.14px;}
#t17_280{left:543px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_280{left:80px;bottom:949px;letter-spacing:-0.16px;}
#t19_280{left:136px;bottom:949px;letter-spacing:-0.16px;}
#t1a_280{left:187px;bottom:949px;letter-spacing:-0.15px;}
#t1b_280{left:461px;bottom:949px;letter-spacing:-0.13px;}
#t1c_280{left:543px;bottom:949px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_280{left:80px;bottom:924px;letter-spacing:-0.16px;}
#t1e_280{left:136px;bottom:924px;letter-spacing:-0.16px;}
#t1f_280{left:187px;bottom:924px;letter-spacing:-0.15px;}
#t1g_280{left:461px;bottom:924px;letter-spacing:-0.13px;}
#t1h_280{left:543px;bottom:924px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_280{left:80px;bottom:900px;letter-spacing:-0.16px;}
#t1j_280{left:136px;bottom:900px;letter-spacing:-0.16px;}
#t1k_280{left:187px;bottom:900px;letter-spacing:-0.15px;}
#t1l_280{left:461px;bottom:900px;letter-spacing:-0.13px;}
#t1m_280{left:543px;bottom:900px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_280{left:80px;bottom:875px;letter-spacing:-0.14px;}
#t1o_280{left:136px;bottom:875px;letter-spacing:-0.16px;}
#t1p_280{left:187px;bottom:875px;letter-spacing:-0.15px;}
#t1q_280{left:461px;bottom:875px;letter-spacing:-0.13px;}
#t1r_280{left:543px;bottom:875px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_280{left:80px;bottom:851px;letter-spacing:-0.16px;}
#t1t_280{left:136px;bottom:851px;letter-spacing:-0.16px;}
#t1u_280{left:187px;bottom:851px;letter-spacing:-0.15px;}
#t1v_280{left:461px;bottom:851px;letter-spacing:-0.13px;}
#t1w_280{left:543px;bottom:851px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_280{left:145px;bottom:528px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1y_280{left:231px;bottom:528px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1z_280{left:100px;bottom:506px;letter-spacing:-0.12px;}
#t20_280{left:101px;bottom:489px;letter-spacing:-0.13px;}
#t21_280{left:226px;bottom:489px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t22_280{left:459px;bottom:489px;letter-spacing:-0.16px;}
#t23_280{left:642px;bottom:489px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t24_280{left:87px;bottom:464px;letter-spacing:-0.18px;}
#t25_280{left:143px;bottom:464px;letter-spacing:-0.14px;}
#t26_280{left:81px;bottom:440px;letter-spacing:-0.17px;}
#t27_280{left:142px;bottom:440px;letter-spacing:-0.17px;}
#t28_280{left:189px;bottom:440px;letter-spacing:-0.15px;}
#t29_280{left:437px;bottom:440px;letter-spacing:-0.14px;}
#t2a_280{left:531px;bottom:440px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2b_280{left:531px;bottom:423px;letter-spacing:-0.09px;}
#t2c_280{left:189px;bottom:399px;}
#t2d_280{left:531px;bottom:399px;letter-spacing:-0.14px;}
#t2e_280{left:189px;bottom:374px;}
#t2f_280{left:531px;bottom:374px;letter-spacing:-0.14px;}
#t2g_280{left:189px;bottom:350px;}
#t2h_280{left:531px;bottom:350px;letter-spacing:-0.14px;}
#t2i_280{left:189px;bottom:325px;}
#t2j_280{left:531px;bottom:325px;letter-spacing:-0.14px;}
#t2k_280{left:189px;bottom:301px;letter-spacing:-0.14px;}
#t2l_280{left:531px;bottom:301px;letter-spacing:-0.14px;}
#t2m_280{left:189px;bottom:276px;letter-spacing:-0.13px;}
#t2n_280{left:531px;bottom:276px;letter-spacing:-0.12px;}
#t2o_280{left:189px;bottom:252px;letter-spacing:-0.13px;}
#t2p_280{left:531px;bottom:252px;letter-spacing:-0.12px;}
#t2q_280{left:189px;bottom:228px;letter-spacing:-0.13px;}
#t2r_280{left:531px;bottom:228px;letter-spacing:-0.12px;}
#t2s_280{left:189px;bottom:203px;letter-spacing:-0.14px;}
#t2t_280{left:531px;bottom:203px;letter-spacing:-0.14px;}
#t2u_280{left:189px;bottom:179px;letter-spacing:-0.13px;}
#t2v_280{left:531px;bottom:179px;letter-spacing:-0.14px;}
#t2w_280{left:531px;bottom:157px;letter-spacing:-0.11px;}
#t2x_280{left:531px;bottom:140px;letter-spacing:-0.12px;}
#t2y_280{left:189px;bottom:116px;letter-spacing:-0.14px;}
#t2z_280{left:531px;bottom:116px;letter-spacing:-0.14px;}
#t30_280{left:180px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t31_280{left:266px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t32_280{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t33_280{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t34_280{left:237px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t35_280{left:477px;bottom:1046px;letter-spacing:-0.16px;}
#t36_280{left:649px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t37_280{left:86px;bottom:1022px;letter-spacing:-0.16px;}
#t38_280{left:141px;bottom:1022px;letter-spacing:-0.15px;}

.s1_280{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_280{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_280{font-size:21px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_280{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_280{font-size:11px;font-family:Verdana_156;color:#000;}
.s6_280{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s7_280{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s8_280{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts280" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg280Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg280" style="-webkit-user-select: none;"><object width="935" height="1210" data="280/280.svg" type="image/svg+xml" id="pdf280" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_280" class="t s1_280">2-264 </span><span id="t2_280" class="t s1_280">Vol. 4 </span>
<span id="t3_280" class="t s2_280">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_280" class="t s3_280">2.15 </span><span id="t5_280" class="t s3_280">MSRS IN THE INTEL® CORE™ M PROCESSORS AND THE 5TH GENERATION </span>
<span id="t6_280" class="t s3_280">INTEL® CORE™ PROCESSORS </span>
<span id="t7_280" class="t s4_280">The Intel </span>
<span id="t8_280" class="t s5_280">® </span>
<span id="t9_280" class="t s4_280">Core™ M-5xxx processors, 5th generation Intel </span>
<span id="ta_280" class="t s5_280">® </span>
<span id="tb_280" class="t s4_280">Core™ Processors, and the Intel </span>
<span id="tc_280" class="t s5_280">® </span>
<span id="td_280" class="t s4_280">Xeon </span>
<span id="te_280" class="t s5_280">® </span>
<span id="tf_280" class="t s4_280">Processor </span>
<span id="tg_280" class="t s4_280">E3-1200 v4 family are based on Broadwell microarchitecture. The Intel </span>
<span id="th_280" class="t s5_280">® </span>
<span id="ti_280" class="t s4_280">Core™ M-5xxx processors and 5th gener- </span>
<span id="tj_280" class="t s4_280">ation Intel </span>
<span id="tk_280" class="t s5_280">® </span>
<span id="tl_280" class="t s4_280">Core™ Processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3DH. The Intel </span>
<span id="tm_280" class="t s5_280">® </span>
<span id="tn_280" class="t s4_280">Xeon </span>
<span id="to_280" class="t s5_280">® </span>
<span id="tp_280" class="t s4_280">Processor E3-1200 v4 family and 5th generation Intel </span>
<span id="tq_280" class="t s5_280">® </span>
<span id="tr_280" class="t s4_280">Core™ Processors have a CPUID Signature </span>
<span id="ts_280" class="t s4_280">DisplayFamily_DisplayModel value of 06_47H. Processors with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="tt_280" class="t s4_280">value of 06_3DH or 06_47H support the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-22, Table 2-25, </span>
<span id="tu_280" class="t s4_280">Table 2-29, Table 2-30, Table 2-34, and Table 2-35. For an MSR listed in Table 2-35 that also appears in the model- </span>
<span id="tv_280" class="t s4_280">specific tables of prior generations, Table 2-35 supersedes prior generation tables. </span>
<span id="tw_280" class="t s4_280">Table 2-34 lists MSRs that are common to processors based on the Broadwell microarchitectures (including CPUID </span>
<span id="tx_280" class="t s4_280">Signature DisplayFamily_DisplayModel values of 06_3DH, 06_47H, 06_4FH, and 06_56H). </span>
<span id="ty_280" class="t s6_280">F15H </span><span id="tz_280" class="t s6_280">3861 </span><span id="t10_280" class="t s6_280">MSR_C17_PMON_BOX_FILTER0 </span><span id="t11_280" class="t s6_280">Package </span><span id="t12_280" class="t s6_280">Uncore C-Box 17 Perfmon Box Wide Filter 0 </span>
<span id="t13_280" class="t s6_280">F16H </span><span id="t14_280" class="t s6_280">3862 </span><span id="t15_280" class="t s6_280">MSR_C17_PMON_BOX_FILTER1 </span><span id="t16_280" class="t s6_280">Package </span><span id="t17_280" class="t s6_280">Uncore C-Box 17 Perfmon Box Wide Filter1 </span>
<span id="t18_280" class="t s6_280">F17H </span><span id="t19_280" class="t s6_280">3863 </span><span id="t1a_280" class="t s6_280">MSR_C17_PMON_BOX_STATUS </span><span id="t1b_280" class="t s6_280">Package </span><span id="t1c_280" class="t s6_280">Uncore C-Box 17 Perfmon Box Wide Status </span>
<span id="t1d_280" class="t s6_280">F18H </span><span id="t1e_280" class="t s6_280">3864 </span><span id="t1f_280" class="t s6_280">MSR_C17_PMON_CTR0 </span><span id="t1g_280" class="t s6_280">Package </span><span id="t1h_280" class="t s6_280">Uncore C-Box 17 Perfmon Counter 0 </span>
<span id="t1i_280" class="t s6_280">F19H </span><span id="t1j_280" class="t s6_280">3865 </span><span id="t1k_280" class="t s6_280">MSR_C17_PMON_CTR1 </span><span id="t1l_280" class="t s6_280">Package </span><span id="t1m_280" class="t s6_280">Uncore C-Box 17 Perfmon Counter 1 </span>
<span id="t1n_280" class="t s6_280">F1AH </span><span id="t1o_280" class="t s6_280">3866 </span><span id="t1p_280" class="t s6_280">MSR_C17_PMON_CTR2 </span><span id="t1q_280" class="t s6_280">Package </span><span id="t1r_280" class="t s6_280">Uncore C-Box 17 Perfmon Counter 2 </span>
<span id="t1s_280" class="t s6_280">F1BH </span><span id="t1t_280" class="t s6_280">3867 </span><span id="t1u_280" class="t s6_280">MSR_C17_PMON_CTR3 </span><span id="t1v_280" class="t s6_280">Package </span><span id="t1w_280" class="t s6_280">Uncore C-Box 17 Perfmon Counter 3 </span>
<span id="t1x_280" class="t s7_280">Table 2-34. </span><span id="t1y_280" class="t s7_280">Additional MSRs Common to Processors Based on Broadwell Microarchitectures </span>
<span id="t1z_280" class="t s8_280">Register </span>
<span id="t20_280" class="t s8_280">Address </span><span id="t21_280" class="t s8_280">Register Name / Bit Fields </span><span id="t22_280" class="t s8_280">Scope </span><span id="t23_280" class="t s8_280">Bit Description </span>
<span id="t24_280" class="t s8_280">Hex </span><span id="t25_280" class="t s8_280">Dec </span>
<span id="t26_280" class="t s6_280">38EH </span><span id="t27_280" class="t s6_280">910 </span><span id="t28_280" class="t s6_280">IA32_PERF_GLOBAL_STATUS </span><span id="t29_280" class="t s6_280">Thread </span><span id="t2a_280" class="t s6_280">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t2b_280" class="t s6_280">Control Facilities.” </span>
<span id="t2c_280" class="t s6_280">0 </span><span id="t2d_280" class="t s6_280">Ovf_PMC0 </span>
<span id="t2e_280" class="t s6_280">1 </span><span id="t2f_280" class="t s6_280">Ovf_PMC1 </span>
<span id="t2g_280" class="t s6_280">2 </span><span id="t2h_280" class="t s6_280">Ovf_PMC2 </span>
<span id="t2i_280" class="t s6_280">3 </span><span id="t2j_280" class="t s6_280">Ovf_PMC3 </span>
<span id="t2k_280" class="t s6_280">31:4 </span><span id="t2l_280" class="t s6_280">Reserved </span>
<span id="t2m_280" class="t s6_280">32 </span><span id="t2n_280" class="t s6_280">Ovf_FixedCtr0 </span>
<span id="t2o_280" class="t s6_280">33 </span><span id="t2p_280" class="t s6_280">Ovf_FixedCtr1 </span>
<span id="t2q_280" class="t s6_280">34 </span><span id="t2r_280" class="t s6_280">Ovf_FixedCtr2 </span>
<span id="t2s_280" class="t s6_280">54:35 </span><span id="t2t_280" class="t s6_280">Reserved </span>
<span id="t2u_280" class="t s6_280">55 </span><span id="t2v_280" class="t s6_280">Trace_ToPA_PMI </span>
<span id="t2w_280" class="t s6_280">See Section 33.2.7.2, “Table of Physical Addresses </span>
<span id="t2x_280" class="t s6_280">(ToPA).” </span>
<span id="t2y_280" class="t s6_280">60:56 </span><span id="t2z_280" class="t s6_280">Reserved </span>
<span id="t30_280" class="t s7_280">Table 2-33. </span><span id="t31_280" class="t s7_280">Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family (Contd.) </span>
<span id="t32_280" class="t s8_280">Register </span>
<span id="t33_280" class="t s8_280">Address </span><span id="t34_280" class="t s8_280">Register Name / Bit Fields </span><span id="t35_280" class="t s8_280">Scope </span><span id="t36_280" class="t s8_280">Bit Description </span>
<span id="t37_280" class="t s8_280">Hex </span><span id="t38_280" class="t s8_280">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
