v 20130925 2
C 43100 58900 1 90 0 capacitor-1.sym
{
T 42600 59500 5 10 1 1 180 0 1
refdes=C1
T 42200 59100 5 10 0 0 90 0 1
symversion=0.1
T 42400 59000 5 10 1 1 0 0 1
value=1nF
}
C 41500 59800 1 0 0 coil-1.sym
{
T 41700 60000 5 10 1 1 0 0 1
refdes=L1
T 41700 60400 5 10 0 0 0 0 1
symversion=0.1
T 41800 59600 5 10 1 1 0 0 1
value=1mH
}
C 43900 58900 1 90 0 resistor-1.sym
{
T 43600 59600 5 10 1 1 180 0 1
refdes=R1
T 43900 59200 5 10 1 1 0 0 1
value=10k
}
C 43700 58600 1 0 0 gnd-1.sym
C 40300 58600 1 0 0 vac-1.sym
{
T 41000 59250 5 10 1 1 0 0 1
refdes=V1
T 41000 59050 5 10 1 1 0 0 1
value=dc 0 ac 1
}
N 42500 59800 44000 59800 4
{
T 44100 59800 5 10 1 1 0 0 1
netname=out
}
C 42800 58600 1 0 0 gnd-1.sym
C 40500 58300 1 0 0 gnd-1.sym
N 41500 59800 40600 59800 4
T 41000 60500 9 10 1 0 0 0 1
"Hello World" Circuit
T 41100 57600 9 10 1 0 0 0 5
spice-epilog=
.control
ac dec 100 20k 500k
plot db(out)
.endc
