#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jan 13 01:50:25 2024
# Process ID: 21888
# Current directory: C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.runs/synth_1/TOP.vds
# Journal file: C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.runs/synth_1\vivado.jou
# Running On: tuankiet, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 8259 MB
#-----------------------------------------------------------
source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 442.438 ; gain = 162.578
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/utils_1/imports/synth_1/TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/utils_1/imports/synth_1/TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19236
WARNING: [Synth 8-10714] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/TOP.v:79]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.367 ; gain = 408.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_wizard_wrapper' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/hdl/clock_wizard_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'clock_wizard' [c:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:13]
INFO: [Synth 8-6157] synthesizing module 'clock_wizard_clk_wiz_0_0' [c:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'clock_wizard_clk_wiz_0_0_clk_wiz' [c:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 25.500000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 127.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Users/tuankiet/App/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard_clk_wiz_0_0_clk_wiz' (0#1) [c:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard_clk_wiz_0_0' (0#1) [c:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard' (0#1) [c:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:13]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard_wrapper' (0#1) [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/hdl/clock_wizard_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'Receiver' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/Receiver.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Receiver' (0#1) [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/Receiver.v:2]
INFO: [Synth 8-6157] synthesizing module 'fifo_buffer' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/fifo_mem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fifo_buffer' (0#1) [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/fifo_mem.v:9]
WARNING: [Synth 8-7071] port 'full' of module 'fifo_buffer' is unconnected for instance 'receive_data_buffer' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/TOP.v:67]
WARNING: [Synth 8-7071] port 'empty' of module 'fifo_buffer' is unconnected for instance 'receive_data_buffer' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/TOP.v:67]
WARNING: [Synth 8-7023] instance 'receive_data_buffer' of module 'fifo_buffer' has 9 connections declared, but only 7 given [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/TOP.v:67]
WARNING: [Synth 8-7071] port 'full' of module 'fifo_buffer' is unconnected for instance 'receive_instruction_buffer' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/TOP.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'fifo_buffer' is unconnected for instance 'receive_instruction_buffer' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/TOP.v:81]
WARNING: [Synth 8-7023] instance 'receive_instruction_buffer' of module 'fifo_buffer' has 9 connections declared, but only 7 given [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/TOP.v:81]
INFO: [Synth 8-6157] synthesizing module 'RISCV_CPU' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/CPU.v:4]
INFO: [Synth 8-6157] synthesizing module 'DATA_MEMORY' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/D_MEM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DATA_MEMORY' (0#1) [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/D_MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'INS_MEMORY' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/I_MEM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'INS_MEMORY' (0#1) [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/I_MEM.v:2]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_FILE' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/REGISTER_FILE.v:2]
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_FILE' (0#1) [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/REGISTER_FILE.v:2]
INFO: [Synth 8-6157] synthesizing module 'DATA_PATH' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/CPU.v:149]
INFO: [Synth 8-226] default block is never used [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/CPU.v:258]
INFO: [Synth 8-6155] done synthesizing module 'DATA_PATH' (0#1) [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/CPU.v:149]
WARNING: [Synth 8-7071] port 'terminate_interrupt' of module 'DATA_PATH' is unconnected for instance 'DATA_PATH' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/CPU.v:118]
WARNING: [Synth 8-7023] instance 'DATA_PATH' of module 'DATA_PATH' has 20 connections declared, but only 19 given [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/CPU.v:118]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_CPU' (0#1) [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/CPU.v:4]
INFO: [Synth 8-6157] synthesizing module 'Transmitter' [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/Transmitter.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Transmitter' (0#1) [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/Transmitter.v:77]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/TOP.v:1]
WARNING: [Synth 8-7129] Port data_valid in module Transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[31] in module INS_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[30] in module INS_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[29] in module INS_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[28] in module INS_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[27] in module INS_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[26] in module INS_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[25] in module INS_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[24] in module INS_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC[23] in module INS_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[31] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[30] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[29] in module DATA_MEMORY is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1785.008 ; gain = 894.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1785.008 ; gain = 894.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1785.008 ; gain = 894.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1785.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0_board.xdc] for cell 'clock_generator/clock_wizard_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0_board.xdc] for cell 'clock_generator/clock_wizard_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0.xdc] for cell 'clock_generator/clock_wizard_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0.xdc] for cell 'clock_generator/clock_wizard_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/constrs_1/imports/DATKLL/constraint.xdc]
Finished Parsing XDC File [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/constrs_1/imports/DATKLL/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/constrs_1/imports/DATKLL/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1891.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1891.652 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1891.652 ; gain = 1001.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1891.652 ; gain = 1001.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for clock_generator/clock_wizard_i/clk_wiz_0/inst. (constraint file  C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property KEEP_HIERARCHY = SOFT for clock_generator/clock_wizard_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clock_generator/clock_wizard_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP = true for SYS_clk. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1891.652 ; gain = 1001.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch DATA_PATH
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1891.652 ; gain = 1001.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1891.652 ; gain = 1001.023
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
                 iSTATE0 |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
                 iSTATE2 |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                             0000
                 iSTATE3 |                              001 |                             0100
                  iSTATE |                              010 |                             0001
                 iSTATE0 |                              011 |                             0010
                 iSTATE1 |                              100 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1891.652 ; gain = 1001.023
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 35    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1119  
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Multipliers : 
	              32x64  Multipliers := 1     
	              32x32  Multipliers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   7 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 1     
	1001 Input   10 Bit        Muxes := 3     
	   5 Input   10 Bit        Muxes := 1     
	1001 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 90    
	   3 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 23    
	  10 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 270   
	   7 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 22    
	   5 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "invalid_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "REG_write_enable" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/CPU.v:229]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/CPU.v:228]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/CPU.v:227]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/CPU.v:226]
INFO: [Synth 8-5546] ROM "invalid_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "REG_write_enable" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP REG_write_value1, operation Mode is: A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: PCIN+A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: Generating DSP REG_write_value1, operation Mode is: PCIN+A*B.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
DSP Report: operator REG_write_value1 is absorbed into DSP REG_write_value1.
WARNING: [Synth 8-7129] Port MEM_read_address[31] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[30] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[29] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[28] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[27] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[26] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[25] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[24] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[23] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[22] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[21] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[20] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[19] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[18] in module DATA_MEMORY is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_read_address[17] in module DATA_MEMORY is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'DMEM/initialize_address_reg[29]' (FDRE) to 'DMEM/initialize_address_reg[30]'
INFO: [Synth 8-3886] merging instance 'DMEM/initialize_address_reg[30]' (FDRE) to 'DMEM/initialize_address_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMEM/\initialize_address_reg[31] )
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][0]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][1]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][2]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][3]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][4]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][5]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][6]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][7]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][8]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][9]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][10]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][11]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][12]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][13]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][14]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][15]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][16]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][17]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][18]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][19]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][20]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][21]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][22]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][23]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][24]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][25]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][26]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][27]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][28]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][29]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'register_file/register_reg[0][30]' (FD) to 'register_file/register_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file/register_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'DMEM/DMEM_transmit_address_reg[29]' (FDRE) to 'DMEM/DMEM_transmit_address_reg[30]'
INFO: [Synth 8-3886] merging instance 'DMEM/DMEM_transmit_address_reg[30]' (FDRE) to 'DMEM/DMEM_transmit_address_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMEM/\DMEM_transmit_address_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:02:10 . Memory (MB): peak = 1891.652 ; gain = 1001.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DATA_PATH__GB0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | (PCIN>>17)+A*B | 16     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:02:37 . Memory (MB): peak = 1891.652 ; gain = 1001.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:36 ; elapsed = 00:14:28 . Memory (MB): peak = 3208.000 ; gain = 2317.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:54 ; elapsed = 00:18:16 . Memory (MB): peak = 3208.000 ; gain = 2317.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:12:05 ; elapsed = 00:18:39 . Memory (MB): peak = 3208.000 ; gain = 2317.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:12:05 ; elapsed = 00:18:39 . Memory (MB): peak = 3208.000 ; gain = 2317.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:11 ; elapsed = 00:18:51 . Memory (MB): peak = 3208.000 ; gain = 2317.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:11 ; elapsed = 00:18:51 . Memory (MB): peak = 3208.000 ; gain = 2317.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:11 ; elapsed = 00:18:52 . Memory (MB): peak = 3208.000 ; gain = 2317.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:11 ; elapsed = 00:18:52 . Memory (MB): peak = 3208.000 ; gain = 2317.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DATA_PATH__GB0 | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | PCIN>>17+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | A*B          | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_PATH__GB0 | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |  1342|
|3     |DSP48E1    |    15|
|4     |LUT1       |   346|
|5     |LUT2       |   796|
|6     |LUT3       |  4035|
|7     |LUT4       |   574|
|8     |LUT5       |  1373|
|9     |LUT6       | 12105|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |  4628|
|12    |MUXF8      |  1991|
|13    |FDRE       | 10300|
|14    |FDSE       |    10|
|15    |IBUF       |     6|
|16    |OBUF       |     5|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:11 ; elapsed = 00:18:52 . Memory (MB): peak = 3208.000 ; gain = 2317.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:59 ; elapsed = 00:19:16 . Memory (MB): peak = 3208.000 ; gain = 2210.727
Synthesis Optimization Complete : Time (s): cpu = 00:12:12 ; elapsed = 00:19:21 . Memory (MB): peak = 3208.000 ; gain = 2317.371
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.621 . Memory (MB): peak = 3208.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7977 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3208.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bc4d9504
INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:21 ; elapsed = 00:19:49 . Memory (MB): peak = 3208.000 ; gain = 2727.488
INFO: [Common 17-1381] The checkpoint 'C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.runs/synth_1/TOP.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3208.000 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 02:10:42 2024...
