xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
DPRAM.v,verilog,xil_defaultlib,../../../../platform_100t.srcs/sources_1/ip/DPRAM/sim/DPRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
