set ::env(PROJECT_NAME) 10_100m_ethernet-fifo_convertor
set ::env(DESIGN_TOP) test_feedback
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/10_100m_ethernet-fifo_convertor/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/10_100m_ethernet-fifo_convertor/verilog/test_feedback.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) controller






