
trial_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007268  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  080073f8  080073f8  000173f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075ac  080075ac  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  080075ac  080075ac  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080075ac  080075ac  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075ac  080075ac  000175ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075b0  080075b0  000175b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080075b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000144a0  20000078  0800762c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20014518  0800762c  00024518  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000157d3  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f7f  00000000  00000000  0003587b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a8  00000000  00000000  00038800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001320  00000000  00000000  00039ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028d8d  00000000  00000000  0003afc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016614  00000000  00000000  00063d55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb81c  00000000  00000000  0007a369  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00175b85  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a18  00000000  00000000  00175bd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080073e0 	.word	0x080073e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	080073e0 	.word	0x080073e0

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012f30 	.word	0x20012f30
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b088      	sub	sp, #32
 8000314:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000316:	f000 fa6b 	bl	80007f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800031a:	f000 f851 	bl	80003c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800031e:	f000 f8a1 	bl	8000464 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  DWT_CTRL |= (1<<0);
 8000322:	4b20      	ldr	r3, [pc, #128]	; (80003a4 <main+0x94>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	4a1f      	ldr	r2, [pc, #124]	; (80003a4 <main+0x94>)
 8000328:	f043 0301 	orr.w	r3, r3, #1
 800032c:	6013      	str	r3, [r2, #0]
  SEGGER_SYSVIEW_Conf();
 800032e:	f004 fae1 	bl	80048f4 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 8000332:	f005 fda9 	bl	8005e88 <SEGGER_SYSVIEW_Start>
  status  = xTaskCreate(task1_handler, "Task1", 200, "Hello from RTOS T1", 2, &task1_handle);
 8000336:	f107 0308 	add.w	r3, r7, #8
 800033a:	9301      	str	r3, [sp, #4]
 800033c:	2302      	movs	r3, #2
 800033e:	9300      	str	r3, [sp, #0]
 8000340:	4b19      	ldr	r3, [pc, #100]	; (80003a8 <main+0x98>)
 8000342:	22c8      	movs	r2, #200	; 0xc8
 8000344:	4919      	ldr	r1, [pc, #100]	; (80003ac <main+0x9c>)
 8000346:	481a      	ldr	r0, [pc, #104]	; (80003b0 <main+0xa0>)
 8000348:	f002 fc68 	bl	8002c1c <xTaskCreate>
 800034c:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 800034e:	697b      	ldr	r3, [r7, #20]
 8000350:	2b01      	cmp	r3, #1
 8000352:	d00a      	beq.n	800036a <main+0x5a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000358:	f383 8811 	msr	BASEPRI, r3
 800035c:	f3bf 8f6f 	isb	sy
 8000360:	f3bf 8f4f 	dsb	sy
 8000364:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000366:	bf00      	nop
 8000368:	e7fe      	b.n	8000368 <main+0x58>
  status = xTaskCreate(task2_handler, "Task2", 200, "Hello from RTOS T2", 2, &task2_handle);
 800036a:	1d3b      	adds	r3, r7, #4
 800036c:	9301      	str	r3, [sp, #4]
 800036e:	2302      	movs	r3, #2
 8000370:	9300      	str	r3, [sp, #0]
 8000372:	4b10      	ldr	r3, [pc, #64]	; (80003b4 <main+0xa4>)
 8000374:	22c8      	movs	r2, #200	; 0xc8
 8000376:	4910      	ldr	r1, [pc, #64]	; (80003b8 <main+0xa8>)
 8000378:	4810      	ldr	r0, [pc, #64]	; (80003bc <main+0xac>)
 800037a:	f002 fc4f 	bl	8002c1c <xTaskCreate>
 800037e:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 8000380:	697b      	ldr	r3, [r7, #20]
 8000382:	2b01      	cmp	r3, #1
 8000384:	d00a      	beq.n	800039c <main+0x8c>
        __asm volatile
 8000386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800038a:	f383 8811 	msr	BASEPRI, r3
 800038e:	f3bf 8f6f 	isb	sy
 8000392:	f3bf 8f4f 	dsb	sy
 8000396:	60fb      	str	r3, [r7, #12]
    }
 8000398:	bf00      	nop
 800039a:	e7fe      	b.n	800039a <main+0x8a>
  vTaskStartScheduler();
 800039c:	f002 fd94 	bl	8002ec8 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80003a0:	e7fe      	b.n	80003a0 <main+0x90>
 80003a2:	bf00      	nop
 80003a4:	e0001000 	.word	0xe0001000
 80003a8:	080073f8 	.word	0x080073f8
 80003ac:	0800740c 	.word	0x0800740c
 80003b0:	08000555 	.word	0x08000555
 80003b4:	08007414 	.word	0x08007414
 80003b8:	08007428 	.word	0x08007428
 80003bc:	08000591 	.word	0x08000591

080003c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b096      	sub	sp, #88	; 0x58
 80003c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003c6:	f107 0314 	add.w	r3, r7, #20
 80003ca:	2244      	movs	r2, #68	; 0x44
 80003cc:	2100      	movs	r1, #0
 80003ce:	4618      	mov	r0, r3
 80003d0:	f006 fb7c 	bl	8006acc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003d4:	463b      	mov	r3, r7
 80003d6:	2200      	movs	r2, #0
 80003d8:	601a      	str	r2, [r3, #0]
 80003da:	605a      	str	r2, [r3, #4]
 80003dc:	609a      	str	r2, [r3, #8]
 80003de:	60da      	str	r2, [r3, #12]
 80003e0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80003e2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80003e6:	f000 fcf5 	bl	8000dd4 <HAL_PWREx_ControlVoltageScaling>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80003f0:	f000 f8fe 	bl	80005f0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003f4:	2302      	movs	r3, #2
 80003f6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003fc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003fe:	2310      	movs	r3, #16
 8000400:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000402:	2302      	movs	r3, #2
 8000404:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000406:	2302      	movs	r3, #2
 8000408:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800040a:	2301      	movs	r3, #1
 800040c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800040e:	230a      	movs	r3, #10
 8000410:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000412:	2307      	movs	r3, #7
 8000414:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000416:	2302      	movs	r3, #2
 8000418:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800041a:	2302      	movs	r3, #2
 800041c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800041e:	f107 0314 	add.w	r3, r7, #20
 8000422:	4618      	mov	r0, r3
 8000424:	f000 fd2c 	bl	8000e80 <HAL_RCC_OscConfig>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800042e:	f000 f8df 	bl	80005f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000432:	230f      	movs	r3, #15
 8000434:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000436:	2303      	movs	r3, #3
 8000438:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800043a:	2300      	movs	r3, #0
 800043c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800043e:	2300      	movs	r3, #0
 8000440:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000442:	2300      	movs	r3, #0
 8000444:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000446:	463b      	mov	r3, r7
 8000448:	2104      	movs	r1, #4
 800044a:	4618      	mov	r0, r3
 800044c:	f001 f8f4 	bl	8001638 <HAL_RCC_ClockConfig>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d001      	beq.n	800045a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000456:	f000 f8cb 	bl	80005f0 <Error_Handler>
  }
}
 800045a:	bf00      	nop
 800045c:	3758      	adds	r7, #88	; 0x58
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
	...

08000464 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b08a      	sub	sp, #40	; 0x28
 8000468:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800046a:	f107 0314 	add.w	r3, r7, #20
 800046e:	2200      	movs	r2, #0
 8000470:	601a      	str	r2, [r3, #0]
 8000472:	605a      	str	r2, [r3, #4]
 8000474:	609a      	str	r2, [r3, #8]
 8000476:	60da      	str	r2, [r3, #12]
 8000478:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800047a:	4b34      	ldr	r3, [pc, #208]	; (800054c <MX_GPIO_Init+0xe8>)
 800047c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800047e:	4a33      	ldr	r2, [pc, #204]	; (800054c <MX_GPIO_Init+0xe8>)
 8000480:	f043 0304 	orr.w	r3, r3, #4
 8000484:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000486:	4b31      	ldr	r3, [pc, #196]	; (800054c <MX_GPIO_Init+0xe8>)
 8000488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800048a:	f003 0304 	and.w	r3, r3, #4
 800048e:	613b      	str	r3, [r7, #16]
 8000490:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000492:	4b2e      	ldr	r3, [pc, #184]	; (800054c <MX_GPIO_Init+0xe8>)
 8000494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000496:	4a2d      	ldr	r2, [pc, #180]	; (800054c <MX_GPIO_Init+0xe8>)
 8000498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800049c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800049e:	4b2b      	ldr	r3, [pc, #172]	; (800054c <MX_GPIO_Init+0xe8>)
 80004a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004a6:	60fb      	str	r3, [r7, #12]
 80004a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004aa:	4b28      	ldr	r3, [pc, #160]	; (800054c <MX_GPIO_Init+0xe8>)
 80004ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004ae:	4a27      	ldr	r2, [pc, #156]	; (800054c <MX_GPIO_Init+0xe8>)
 80004b0:	f043 0301 	orr.w	r3, r3, #1
 80004b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004b6:	4b25      	ldr	r3, [pc, #148]	; (800054c <MX_GPIO_Init+0xe8>)
 80004b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004ba:	f003 0301 	and.w	r3, r3, #1
 80004be:	60bb      	str	r3, [r7, #8]
 80004c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004c2:	4b22      	ldr	r3, [pc, #136]	; (800054c <MX_GPIO_Init+0xe8>)
 80004c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004c6:	4a21      	ldr	r2, [pc, #132]	; (800054c <MX_GPIO_Init+0xe8>)
 80004c8:	f043 0302 	orr.w	r3, r3, #2
 80004cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004ce:	4b1f      	ldr	r3, [pc, #124]	; (800054c <MX_GPIO_Init+0xe8>)
 80004d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004d2:	f003 0302 	and.w	r3, r3, #2
 80004d6:	607b      	str	r3, [r7, #4]
 80004d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80004da:	2200      	movs	r2, #0
 80004dc:	2120      	movs	r1, #32
 80004de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004e2:	f000 fc51 	bl	8000d88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004ec:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80004f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f2:	2300      	movs	r3, #0
 80004f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004f6:	f107 0314 	add.w	r3, r7, #20
 80004fa:	4619      	mov	r1, r3
 80004fc:	4814      	ldr	r0, [pc, #80]	; (8000550 <MX_GPIO_Init+0xec>)
 80004fe:	f000 fa99 	bl	8000a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000502:	230c      	movs	r3, #12
 8000504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000506:	2302      	movs	r3, #2
 8000508:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050a:	2300      	movs	r3, #0
 800050c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800050e:	2303      	movs	r3, #3
 8000510:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000512:	2307      	movs	r3, #7
 8000514:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000516:	f107 0314 	add.w	r3, r7, #20
 800051a:	4619      	mov	r1, r3
 800051c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000520:	f000 fa88 	bl	8000a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000524:	2320      	movs	r3, #32
 8000526:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000528:	2301      	movs	r3, #1
 800052a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052c:	2300      	movs	r3, #0
 800052e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000530:	2300      	movs	r3, #0
 8000532:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000534:	f107 0314 	add.w	r3, r7, #20
 8000538:	4619      	mov	r1, r3
 800053a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800053e:	f000 fa79 	bl	8000a34 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000542:	bf00      	nop
 8000544:	3728      	adds	r7, #40	; 0x28
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	40021000 	.word	0x40021000
 8000550:	48000800 	.word	0x48000800

08000554 <task1_handler>:

/* USER CODE BEGIN 4 */
void task1_handler(void *parameter)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b09c      	sub	sp, #112	; 0x70
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1){
		//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
		//printf("%s\n",(char*)parameter);
		snprintf(msg,100,"%s\n",(char*)parameter);
 800055c:	f107 000c 	add.w	r0, r7, #12
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	4a09      	ldr	r2, [pc, #36]	; (8000588 <task1_handler+0x34>)
 8000564:	2164      	movs	r1, #100	; 0x64
 8000566:	f006 fab9 	bl	8006adc <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);
 800056a:	f107 030c 	add.w	r3, r7, #12
 800056e:	4618      	mov	r0, r3
 8000570:	f006 f9fa 	bl	8006968 <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 8000574:	4b05      	ldr	r3, [pc, #20]	; (800058c <task1_handler+0x38>)
 8000576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	f3bf 8f4f 	dsb	sy
 8000580:	f3bf 8f6f 	isb	sy
		snprintf(msg,100,"%s\n",(char*)parameter);
 8000584:	e7ea      	b.n	800055c <task1_handler+0x8>
 8000586:	bf00      	nop
 8000588:	08007430 	.word	0x08007430
 800058c:	e000ed04 	.word	0xe000ed04

08000590 <task2_handler>:
		//HAL_Delay(500);
	}
}

void task2_handler(void *parameter)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b09c      	sub	sp, #112	; 0x70
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1)
	{
		//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
		//printf("%s\n",(char*)parameter);
		snprintf(msg,100,"%s\n",(char*)parameter);
 8000598:	f107 000c 	add.w	r0, r7, #12
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4a09      	ldr	r2, [pc, #36]	; (80005c4 <task2_handler+0x34>)
 80005a0:	2164      	movs	r1, #100	; 0x64
 80005a2:	f006 fa9b 	bl	8006adc <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);
 80005a6:	f107 030c 	add.w	r3, r7, #12
 80005aa:	4618      	mov	r0, r3
 80005ac:	f006 f9dc 	bl	8006968 <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 80005b0:	4b05      	ldr	r3, [pc, #20]	; (80005c8 <task2_handler+0x38>)
 80005b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	f3bf 8f4f 	dsb	sy
 80005bc:	f3bf 8f6f 	isb	sy
		snprintf(msg,100,"%s\n",(char*)parameter);
 80005c0:	e7ea      	b.n	8000598 <task2_handler+0x8>
 80005c2:	bf00      	nop
 80005c4:	08007430 	.word	0x08007430
 80005c8:	e000ed04 	.word	0xe000ed04

080005cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a04      	ldr	r2, [pc, #16]	; (80005ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d101      	bne.n	80005e2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80005de:	f000 f927 	bl	8000830 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80005e2:	bf00      	nop
 80005e4:	3708      	adds	r7, #8
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	40001000 	.word	0x40001000

080005f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f4:	b672      	cpsid	i
}
 80005f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005f8:	e7fe      	b.n	80005f8 <Error_Handler+0x8>
	...

080005fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000602:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <HAL_MspInit+0x44>)
 8000604:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000606:	4a0e      	ldr	r2, [pc, #56]	; (8000640 <HAL_MspInit+0x44>)
 8000608:	f043 0301 	orr.w	r3, r3, #1
 800060c:	6613      	str	r3, [r2, #96]	; 0x60
 800060e:	4b0c      	ldr	r3, [pc, #48]	; (8000640 <HAL_MspInit+0x44>)
 8000610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000612:	f003 0301 	and.w	r3, r3, #1
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800061a:	4b09      	ldr	r3, [pc, #36]	; (8000640 <HAL_MspInit+0x44>)
 800061c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800061e:	4a08      	ldr	r2, [pc, #32]	; (8000640 <HAL_MspInit+0x44>)
 8000620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000624:	6593      	str	r3, [r2, #88]	; 0x58
 8000626:	4b06      	ldr	r3, [pc, #24]	; (8000640 <HAL_MspInit+0x44>)
 8000628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800062a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800062e:	603b      	str	r3, [r7, #0]
 8000630:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000632:	f003 fdb1 	bl	8004198 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000636:	bf00      	nop
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40021000 	.word	0x40021000

08000644 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b08e      	sub	sp, #56	; 0x38
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800064c:	2300      	movs	r3, #0
 800064e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000652:	4b34      	ldr	r3, [pc, #208]	; (8000724 <HAL_InitTick+0xe0>)
 8000654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000656:	4a33      	ldr	r2, [pc, #204]	; (8000724 <HAL_InitTick+0xe0>)
 8000658:	f043 0310 	orr.w	r3, r3, #16
 800065c:	6593      	str	r3, [r2, #88]	; 0x58
 800065e:	4b31      	ldr	r3, [pc, #196]	; (8000724 <HAL_InitTick+0xe0>)
 8000660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000662:	f003 0310 	and.w	r3, r3, #16
 8000666:	60fb      	str	r3, [r7, #12]
 8000668:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800066a:	f107 0210 	add.w	r2, r7, #16
 800066e:	f107 0314 	add.w	r3, r7, #20
 8000672:	4611      	mov	r1, r2
 8000674:	4618      	mov	r0, r3
 8000676:	f001 f98d 	bl	8001994 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800067a:	6a3b      	ldr	r3, [r7, #32]
 800067c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800067e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000680:	2b00      	cmp	r3, #0
 8000682:	d103      	bne.n	800068c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000684:	f001 f970 	bl	8001968 <HAL_RCC_GetPCLK1Freq>
 8000688:	6378      	str	r0, [r7, #52]	; 0x34
 800068a:	e004      	b.n	8000696 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800068c:	f001 f96c 	bl	8001968 <HAL_RCC_GetPCLK1Freq>
 8000690:	4603      	mov	r3, r0
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000698:	4a23      	ldr	r2, [pc, #140]	; (8000728 <HAL_InitTick+0xe4>)
 800069a:	fba2 2303 	umull	r2, r3, r2, r3
 800069e:	0c9b      	lsrs	r3, r3, #18
 80006a0:	3b01      	subs	r3, #1
 80006a2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80006a4:	4b21      	ldr	r3, [pc, #132]	; (800072c <HAL_InitTick+0xe8>)
 80006a6:	4a22      	ldr	r2, [pc, #136]	; (8000730 <HAL_InitTick+0xec>)
 80006a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80006aa:	4b20      	ldr	r3, [pc, #128]	; (800072c <HAL_InitTick+0xe8>)
 80006ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 80006b0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80006b2:	4a1e      	ldr	r2, [pc, #120]	; (800072c <HAL_InitTick+0xe8>)
 80006b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006b6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80006b8:	4b1c      	ldr	r3, [pc, #112]	; (800072c <HAL_InitTick+0xe8>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006be:	4b1b      	ldr	r3, [pc, #108]	; (800072c <HAL_InitTick+0xe8>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006c4:	4b19      	ldr	r3, [pc, #100]	; (800072c <HAL_InitTick+0xe8>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80006ca:	4818      	ldr	r0, [pc, #96]	; (800072c <HAL_InitTick+0xe8>)
 80006cc:	f001 f9f4 	bl	8001ab8 <HAL_TIM_Base_Init>
 80006d0:	4603      	mov	r3, r0
 80006d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80006d6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d11b      	bne.n	8000716 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80006de:	4813      	ldr	r0, [pc, #76]	; (800072c <HAL_InitTick+0xe8>)
 80006e0:	f001 fa4c 	bl	8001b7c <HAL_TIM_Base_Start_IT>
 80006e4:	4603      	mov	r3, r0
 80006e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80006ea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d111      	bne.n	8000716 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80006f2:	2036      	movs	r0, #54	; 0x36
 80006f4:	f000 f990 	bl	8000a18 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2b0f      	cmp	r3, #15
 80006fc:	d808      	bhi.n	8000710 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80006fe:	2200      	movs	r2, #0
 8000700:	6879      	ldr	r1, [r7, #4]
 8000702:	2036      	movs	r0, #54	; 0x36
 8000704:	f000 f96c 	bl	80009e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000708:	4a0a      	ldr	r2, [pc, #40]	; (8000734 <HAL_InitTick+0xf0>)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	6013      	str	r3, [r2, #0]
 800070e:	e002      	b.n	8000716 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000710:	2301      	movs	r3, #1
 8000712:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000716:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800071a:	4618      	mov	r0, r3
 800071c:	3738      	adds	r7, #56	; 0x38
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40021000 	.word	0x40021000
 8000728:	431bde83 	.word	0x431bde83
 800072c:	20000094 	.word	0x20000094
 8000730:	40001000 	.word	0x40001000
 8000734:	20000004 	.word	0x20000004

08000738 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800073c:	e7fe      	b.n	800073c <NMI_Handler+0x4>

0800073e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800073e:	b480      	push	{r7}
 8000740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000742:	e7fe      	b.n	8000742 <HardFault_Handler+0x4>

08000744 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000748:	e7fe      	b.n	8000748 <MemManage_Handler+0x4>

0800074a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800074a:	b480      	push	{r7}
 800074c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800074e:	e7fe      	b.n	800074e <BusFault_Handler+0x4>

08000750 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000754:	e7fe      	b.n	8000754 <UsageFault_Handler+0x4>

08000756 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000756:	b480      	push	{r7}
 8000758:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800075a:	bf00      	nop
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr

08000764 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000768:	4802      	ldr	r0, [pc, #8]	; (8000774 <TIM6_DAC_IRQHandler+0x10>)
 800076a:	f001 fa77 	bl	8001c5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800076e:	bf00      	nop
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	20000094 	.word	0x20000094

08000778 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <SystemInit+0x20>)
 800077e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000782:	4a05      	ldr	r2, [pc, #20]	; (8000798 <SystemInit+0x20>)
 8000784:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000788:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	e000ed00 	.word	0xe000ed00

0800079c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800079c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007d4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007a0:	f7ff ffea 	bl	8000778 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a4:	480c      	ldr	r0, [pc, #48]	; (80007d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80007a6:	490d      	ldr	r1, [pc, #52]	; (80007dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80007a8:	4a0d      	ldr	r2, [pc, #52]	; (80007e0 <LoopForever+0xe>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007ac:	e002      	b.n	80007b4 <LoopCopyDataInit>

080007ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b2:	3304      	adds	r3, #4

080007b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007b8:	d3f9      	bcc.n	80007ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ba:	4a0a      	ldr	r2, [pc, #40]	; (80007e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007bc:	4c0a      	ldr	r4, [pc, #40]	; (80007e8 <LoopForever+0x16>)
  movs r3, #0
 80007be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c0:	e001      	b.n	80007c6 <LoopFillZerobss>

080007c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c4:	3204      	adds	r2, #4

080007c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007c8:	d3fb      	bcc.n	80007c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ca:	f006 f93d 	bl	8006a48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007ce:	f7ff fd9f 	bl	8000310 <main>

080007d2 <LoopForever>:

LoopForever:
    b LoopForever
 80007d2:	e7fe      	b.n	80007d2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80007d4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80007d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007dc:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80007e0:	080075b4 	.word	0x080075b4
  ldr r2, =_sbss
 80007e4:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80007e8:	20014518 	.word	0x20014518

080007ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007ec:	e7fe      	b.n	80007ec <ADC1_2_IRQHandler>
	...

080007f0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007f6:	2300      	movs	r3, #0
 80007f8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007fa:	4b0c      	ldr	r3, [pc, #48]	; (800082c <HAL_Init+0x3c>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	4a0b      	ldr	r2, [pc, #44]	; (800082c <HAL_Init+0x3c>)
 8000800:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000804:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000806:	2003      	movs	r0, #3
 8000808:	f000 f8df 	bl	80009ca <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800080c:	200f      	movs	r0, #15
 800080e:	f7ff ff19 	bl	8000644 <HAL_InitTick>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d002      	beq.n	800081e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000818:	2301      	movs	r3, #1
 800081a:	71fb      	strb	r3, [r7, #7]
 800081c:	e001      	b.n	8000822 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800081e:	f7ff feed 	bl	80005fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000822:	79fb      	ldrb	r3, [r7, #7]
}
 8000824:	4618      	mov	r0, r3
 8000826:	3708      	adds	r7, #8
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	40022000 	.word	0x40022000

08000830 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <HAL_IncTick+0x20>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	461a      	mov	r2, r3
 800083a:	4b06      	ldr	r3, [pc, #24]	; (8000854 <HAL_IncTick+0x24>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4413      	add	r3, r2
 8000840:	4a04      	ldr	r2, [pc, #16]	; (8000854 <HAL_IncTick+0x24>)
 8000842:	6013      	str	r3, [r2, #0]
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	20000008 	.word	0x20000008
 8000854:	200000e0 	.word	0x200000e0

08000858 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  return uwTick;
 800085c:	4b03      	ldr	r3, [pc, #12]	; (800086c <HAL_GetTick+0x14>)
 800085e:	681b      	ldr	r3, [r3, #0]
}
 8000860:	4618      	mov	r0, r3
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	200000e0 	.word	0x200000e0

08000870 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000870:	b480      	push	{r7}
 8000872:	b085      	sub	sp, #20
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	f003 0307 	and.w	r3, r3, #7
 800087e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000880:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <__NVIC_SetPriorityGrouping+0x44>)
 8000882:	68db      	ldr	r3, [r3, #12]
 8000884:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000886:	68ba      	ldr	r2, [r7, #8]
 8000888:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800088c:	4013      	ands	r3, r2
 800088e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000898:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800089c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008a2:	4a04      	ldr	r2, [pc, #16]	; (80008b4 <__NVIC_SetPriorityGrouping+0x44>)
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	60d3      	str	r3, [r2, #12]
}
 80008a8:	bf00      	nop
 80008aa:	3714      	adds	r7, #20
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	e000ed00 	.word	0xe000ed00

080008b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008bc:	4b04      	ldr	r3, [pc, #16]	; (80008d0 <__NVIC_GetPriorityGrouping+0x18>)
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	0a1b      	lsrs	r3, r3, #8
 80008c2:	f003 0307 	and.w	r3, r3, #7
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr
 80008d0:	e000ed00 	.word	0xe000ed00

080008d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	4603      	mov	r3, r0
 80008dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	db0b      	blt.n	80008fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	f003 021f 	and.w	r2, r3, #31
 80008ec:	4907      	ldr	r1, [pc, #28]	; (800090c <__NVIC_EnableIRQ+0x38>)
 80008ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f2:	095b      	lsrs	r3, r3, #5
 80008f4:	2001      	movs	r0, #1
 80008f6:	fa00 f202 	lsl.w	r2, r0, r2
 80008fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008fe:	bf00      	nop
 8000900:	370c      	adds	r7, #12
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	e000e100 	.word	0xe000e100

08000910 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	4603      	mov	r3, r0
 8000918:	6039      	str	r1, [r7, #0]
 800091a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800091c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000920:	2b00      	cmp	r3, #0
 8000922:	db0a      	blt.n	800093a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	b2da      	uxtb	r2, r3
 8000928:	490c      	ldr	r1, [pc, #48]	; (800095c <__NVIC_SetPriority+0x4c>)
 800092a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092e:	0112      	lsls	r2, r2, #4
 8000930:	b2d2      	uxtb	r2, r2
 8000932:	440b      	add	r3, r1
 8000934:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000938:	e00a      	b.n	8000950 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	b2da      	uxtb	r2, r3
 800093e:	4908      	ldr	r1, [pc, #32]	; (8000960 <__NVIC_SetPriority+0x50>)
 8000940:	79fb      	ldrb	r3, [r7, #7]
 8000942:	f003 030f 	and.w	r3, r3, #15
 8000946:	3b04      	subs	r3, #4
 8000948:	0112      	lsls	r2, r2, #4
 800094a:	b2d2      	uxtb	r2, r2
 800094c:	440b      	add	r3, r1
 800094e:	761a      	strb	r2, [r3, #24]
}
 8000950:	bf00      	nop
 8000952:	370c      	adds	r7, #12
 8000954:	46bd      	mov	sp, r7
 8000956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095a:	4770      	bx	lr
 800095c:	e000e100 	.word	0xe000e100
 8000960:	e000ed00 	.word	0xe000ed00

08000964 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000964:	b480      	push	{r7}
 8000966:	b089      	sub	sp, #36	; 0x24
 8000968:	af00      	add	r7, sp, #0
 800096a:	60f8      	str	r0, [r7, #12]
 800096c:	60b9      	str	r1, [r7, #8]
 800096e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	f003 0307 	and.w	r3, r3, #7
 8000976:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000978:	69fb      	ldr	r3, [r7, #28]
 800097a:	f1c3 0307 	rsb	r3, r3, #7
 800097e:	2b04      	cmp	r3, #4
 8000980:	bf28      	it	cs
 8000982:	2304      	movcs	r3, #4
 8000984:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000986:	69fb      	ldr	r3, [r7, #28]
 8000988:	3304      	adds	r3, #4
 800098a:	2b06      	cmp	r3, #6
 800098c:	d902      	bls.n	8000994 <NVIC_EncodePriority+0x30>
 800098e:	69fb      	ldr	r3, [r7, #28]
 8000990:	3b03      	subs	r3, #3
 8000992:	e000      	b.n	8000996 <NVIC_EncodePriority+0x32>
 8000994:	2300      	movs	r3, #0
 8000996:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000998:	f04f 32ff 	mov.w	r2, #4294967295
 800099c:	69bb      	ldr	r3, [r7, #24]
 800099e:	fa02 f303 	lsl.w	r3, r2, r3
 80009a2:	43da      	mvns	r2, r3
 80009a4:	68bb      	ldr	r3, [r7, #8]
 80009a6:	401a      	ands	r2, r3
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009ac:	f04f 31ff 	mov.w	r1, #4294967295
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	fa01 f303 	lsl.w	r3, r1, r3
 80009b6:	43d9      	mvns	r1, r3
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009bc:	4313      	orrs	r3, r2
         );
}
 80009be:	4618      	mov	r0, r3
 80009c0:	3724      	adds	r7, #36	; 0x24
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr

080009ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b082      	sub	sp, #8
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009d2:	6878      	ldr	r0, [r7, #4]
 80009d4:	f7ff ff4c 	bl	8000870 <__NVIC_SetPriorityGrouping>
}
 80009d8:	bf00      	nop
 80009da:	3708      	adds	r7, #8
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}

080009e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4603      	mov	r3, r0
 80009e8:	60b9      	str	r1, [r7, #8]
 80009ea:	607a      	str	r2, [r7, #4]
 80009ec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80009ee:	2300      	movs	r3, #0
 80009f0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009f2:	f7ff ff61 	bl	80008b8 <__NVIC_GetPriorityGrouping>
 80009f6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009f8:	687a      	ldr	r2, [r7, #4]
 80009fa:	68b9      	ldr	r1, [r7, #8]
 80009fc:	6978      	ldr	r0, [r7, #20]
 80009fe:	f7ff ffb1 	bl	8000964 <NVIC_EncodePriority>
 8000a02:	4602      	mov	r2, r0
 8000a04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a08:	4611      	mov	r1, r2
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f7ff ff80 	bl	8000910 <__NVIC_SetPriority>
}
 8000a10:	bf00      	nop
 8000a12:	3718      	adds	r7, #24
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a26:	4618      	mov	r0, r3
 8000a28:	f7ff ff54 	bl	80008d4 <__NVIC_EnableIRQ>
}
 8000a2c:	bf00      	nop
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b087      	sub	sp, #28
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
 8000a3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a42:	e17f      	b.n	8000d44 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	2101      	movs	r1, #1
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a50:	4013      	ands	r3, r2
 8000a52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	f000 8171 	beq.w	8000d3e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	f003 0303 	and.w	r3, r3, #3
 8000a64:	2b01      	cmp	r3, #1
 8000a66:	d005      	beq.n	8000a74 <HAL_GPIO_Init+0x40>
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	f003 0303 	and.w	r3, r3, #3
 8000a70:	2b02      	cmp	r3, #2
 8000a72:	d130      	bne.n	8000ad6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	689b      	ldr	r3, [r3, #8]
 8000a78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	2203      	movs	r2, #3
 8000a80:	fa02 f303 	lsl.w	r3, r2, r3
 8000a84:	43db      	mvns	r3, r3
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	4013      	ands	r3, r2
 8000a8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	68da      	ldr	r2, [r3, #12]
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	fa02 f303 	lsl.w	r3, r2, r3
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	4313      	orrs	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	693a      	ldr	r2, [r7, #16]
 8000aa2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	685b      	ldr	r3, [r3, #4]
 8000aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000aaa:	2201      	movs	r2, #1
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab2:	43db      	mvns	r3, r3
 8000ab4:	693a      	ldr	r2, [r7, #16]
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	091b      	lsrs	r3, r3, #4
 8000ac0:	f003 0201 	and.w	r2, r3, #1
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	4313      	orrs	r3, r2
 8000ace:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	f003 0303 	and.w	r3, r3, #3
 8000ade:	2b03      	cmp	r3, #3
 8000ae0:	d118      	bne.n	8000b14 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000ae8:	2201      	movs	r2, #1
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	fa02 f303 	lsl.w	r3, r2, r3
 8000af0:	43db      	mvns	r3, r3
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	4013      	ands	r3, r2
 8000af6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	08db      	lsrs	r3, r3, #3
 8000afe:	f003 0201 	and.w	r2, r3, #1
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	fa02 f303 	lsl.w	r3, r2, r3
 8000b08:	693a      	ldr	r2, [r7, #16]
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	f003 0303 	and.w	r3, r3, #3
 8000b1c:	2b03      	cmp	r3, #3
 8000b1e:	d017      	beq.n	8000b50 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	68db      	ldr	r3, [r3, #12]
 8000b24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	2203      	movs	r2, #3
 8000b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b30:	43db      	mvns	r3, r3
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	4013      	ands	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	689a      	ldr	r2, [r3, #8]
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	fa02 f303 	lsl.w	r3, r2, r3
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	693a      	ldr	r2, [r7, #16]
 8000b4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f003 0303 	and.w	r3, r3, #3
 8000b58:	2b02      	cmp	r3, #2
 8000b5a:	d123      	bne.n	8000ba4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	08da      	lsrs	r2, r3, #3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	3208      	adds	r2, #8
 8000b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b68:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	f003 0307 	and.w	r3, r3, #7
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	220f      	movs	r2, #15
 8000b74:	fa02 f303 	lsl.w	r3, r2, r3
 8000b78:	43db      	mvns	r3, r3
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	691a      	ldr	r2, [r3, #16]
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	f003 0307 	and.w	r3, r3, #7
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b90:	693a      	ldr	r2, [r7, #16]
 8000b92:	4313      	orrs	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	08da      	lsrs	r2, r3, #3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	3208      	adds	r2, #8
 8000b9e:	6939      	ldr	r1, [r7, #16]
 8000ba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	2203      	movs	r2, #3
 8000bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb4:	43db      	mvns	r3, r3
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	4013      	ands	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	f003 0203 	and.w	r2, r3, #3
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	693a      	ldr	r2, [r7, #16]
 8000bd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	f000 80ac 	beq.w	8000d3e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000be6:	4b5f      	ldr	r3, [pc, #380]	; (8000d64 <HAL_GPIO_Init+0x330>)
 8000be8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bea:	4a5e      	ldr	r2, [pc, #376]	; (8000d64 <HAL_GPIO_Init+0x330>)
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	6613      	str	r3, [r2, #96]	; 0x60
 8000bf2:	4b5c      	ldr	r3, [pc, #368]	; (8000d64 <HAL_GPIO_Init+0x330>)
 8000bf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bf6:	f003 0301 	and.w	r3, r3, #1
 8000bfa:	60bb      	str	r3, [r7, #8]
 8000bfc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000bfe:	4a5a      	ldr	r2, [pc, #360]	; (8000d68 <HAL_GPIO_Init+0x334>)
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	089b      	lsrs	r3, r3, #2
 8000c04:	3302      	adds	r3, #2
 8000c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	f003 0303 	and.w	r3, r3, #3
 8000c12:	009b      	lsls	r3, r3, #2
 8000c14:	220f      	movs	r2, #15
 8000c16:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1a:	43db      	mvns	r3, r3
 8000c1c:	693a      	ldr	r2, [r7, #16]
 8000c1e:	4013      	ands	r3, r2
 8000c20:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c28:	d025      	beq.n	8000c76 <HAL_GPIO_Init+0x242>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4a4f      	ldr	r2, [pc, #316]	; (8000d6c <HAL_GPIO_Init+0x338>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d01f      	beq.n	8000c72 <HAL_GPIO_Init+0x23e>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4a4e      	ldr	r2, [pc, #312]	; (8000d70 <HAL_GPIO_Init+0x33c>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d019      	beq.n	8000c6e <HAL_GPIO_Init+0x23a>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4a4d      	ldr	r2, [pc, #308]	; (8000d74 <HAL_GPIO_Init+0x340>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d013      	beq.n	8000c6a <HAL_GPIO_Init+0x236>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4a4c      	ldr	r2, [pc, #304]	; (8000d78 <HAL_GPIO_Init+0x344>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d00d      	beq.n	8000c66 <HAL_GPIO_Init+0x232>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4a4b      	ldr	r2, [pc, #300]	; (8000d7c <HAL_GPIO_Init+0x348>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d007      	beq.n	8000c62 <HAL_GPIO_Init+0x22e>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4a4a      	ldr	r2, [pc, #296]	; (8000d80 <HAL_GPIO_Init+0x34c>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d101      	bne.n	8000c5e <HAL_GPIO_Init+0x22a>
 8000c5a:	2306      	movs	r3, #6
 8000c5c:	e00c      	b.n	8000c78 <HAL_GPIO_Init+0x244>
 8000c5e:	2307      	movs	r3, #7
 8000c60:	e00a      	b.n	8000c78 <HAL_GPIO_Init+0x244>
 8000c62:	2305      	movs	r3, #5
 8000c64:	e008      	b.n	8000c78 <HAL_GPIO_Init+0x244>
 8000c66:	2304      	movs	r3, #4
 8000c68:	e006      	b.n	8000c78 <HAL_GPIO_Init+0x244>
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	e004      	b.n	8000c78 <HAL_GPIO_Init+0x244>
 8000c6e:	2302      	movs	r3, #2
 8000c70:	e002      	b.n	8000c78 <HAL_GPIO_Init+0x244>
 8000c72:	2301      	movs	r3, #1
 8000c74:	e000      	b.n	8000c78 <HAL_GPIO_Init+0x244>
 8000c76:	2300      	movs	r3, #0
 8000c78:	697a      	ldr	r2, [r7, #20]
 8000c7a:	f002 0203 	and.w	r2, r2, #3
 8000c7e:	0092      	lsls	r2, r2, #2
 8000c80:	4093      	lsls	r3, r2
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c88:	4937      	ldr	r1, [pc, #220]	; (8000d68 <HAL_GPIO_Init+0x334>)
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	089b      	lsrs	r3, r3, #2
 8000c8e:	3302      	adds	r3, #2
 8000c90:	693a      	ldr	r2, [r7, #16]
 8000c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000c96:	4b3b      	ldr	r3, [pc, #236]	; (8000d84 <HAL_GPIO_Init+0x350>)
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	43db      	mvns	r3, r3
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d003      	beq.n	8000cba <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000cba:	4a32      	ldr	r2, [pc, #200]	; (8000d84 <HAL_GPIO_Init+0x350>)
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000cc0:	4b30      	ldr	r3, [pc, #192]	; (8000d84 <HAL_GPIO_Init+0x350>)
 8000cc2:	68db      	ldr	r3, [r3, #12]
 8000cc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	43db      	mvns	r3, r3
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	4013      	ands	r3, r2
 8000cce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d003      	beq.n	8000ce4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000cdc:	693a      	ldr	r2, [r7, #16]
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ce4:	4a27      	ldr	r2, [pc, #156]	; (8000d84 <HAL_GPIO_Init+0x350>)
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000cea:	4b26      	ldr	r3, [pc, #152]	; (8000d84 <HAL_GPIO_Init+0x350>)
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	43db      	mvns	r3, r3
 8000cf4:	693a      	ldr	r2, [r7, #16]
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d003      	beq.n	8000d0e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000d0e:	4a1d      	ldr	r2, [pc, #116]	; (8000d84 <HAL_GPIO_Init+0x350>)
 8000d10:	693b      	ldr	r3, [r7, #16]
 8000d12:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000d14:	4b1b      	ldr	r3, [pc, #108]	; (8000d84 <HAL_GPIO_Init+0x350>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	43db      	mvns	r3, r3
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	4013      	ands	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d003      	beq.n	8000d38 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	4313      	orrs	r3, r2
 8000d36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d38:	4a12      	ldr	r2, [pc, #72]	; (8000d84 <HAL_GPIO_Init+0x350>)
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	3301      	adds	r3, #1
 8000d42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f47f ae78 	bne.w	8000a44 <HAL_GPIO_Init+0x10>
  }
}
 8000d54:	bf00      	nop
 8000d56:	bf00      	nop
 8000d58:	371c      	adds	r7, #28
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	40021000 	.word	0x40021000
 8000d68:	40010000 	.word	0x40010000
 8000d6c:	48000400 	.word	0x48000400
 8000d70:	48000800 	.word	0x48000800
 8000d74:	48000c00 	.word	0x48000c00
 8000d78:	48001000 	.word	0x48001000
 8000d7c:	48001400 	.word	0x48001400
 8000d80:	48001800 	.word	0x48001800
 8000d84:	40010400 	.word	0x40010400

08000d88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	460b      	mov	r3, r1
 8000d92:	807b      	strh	r3, [r7, #2]
 8000d94:	4613      	mov	r3, r2
 8000d96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d98:	787b      	ldrb	r3, [r7, #1]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d003      	beq.n	8000da6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d9e:	887a      	ldrh	r2, [r7, #2]
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000da4:	e002      	b.n	8000dac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000da6:	887a      	ldrh	r2, [r7, #2]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000dac:	bf00      	nop
 8000dae:	370c      	adds	r7, #12
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr

08000db8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000dbc:	4b04      	ldr	r3, [pc, #16]	; (8000dd0 <HAL_PWREx_GetVoltageRange+0x18>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	40007000 	.word	0x40007000

08000dd4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000de2:	d130      	bne.n	8000e46 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000de4:	4b23      	ldr	r3, [pc, #140]	; (8000e74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000dec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000df0:	d038      	beq.n	8000e64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000df2:	4b20      	ldr	r3, [pc, #128]	; (8000e74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000dfa:	4a1e      	ldr	r2, [pc, #120]	; (8000e74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000dfc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e00:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000e02:	4b1d      	ldr	r3, [pc, #116]	; (8000e78 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	2232      	movs	r2, #50	; 0x32
 8000e08:	fb02 f303 	mul.w	r3, r2, r3
 8000e0c:	4a1b      	ldr	r2, [pc, #108]	; (8000e7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e12:	0c9b      	lsrs	r3, r3, #18
 8000e14:	3301      	adds	r3, #1
 8000e16:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e18:	e002      	b.n	8000e20 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	3b01      	subs	r3, #1
 8000e1e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e20:	4b14      	ldr	r3, [pc, #80]	; (8000e74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e22:	695b      	ldr	r3, [r3, #20]
 8000e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e2c:	d102      	bne.n	8000e34 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d1f2      	bne.n	8000e1a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000e34:	4b0f      	ldr	r3, [pc, #60]	; (8000e74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e36:	695b      	ldr	r3, [r3, #20]
 8000e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e40:	d110      	bne.n	8000e64 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000e42:	2303      	movs	r3, #3
 8000e44:	e00f      	b.n	8000e66 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000e46:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000e4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e52:	d007      	beq.n	8000e64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e54:	4b07      	ldr	r3, [pc, #28]	; (8000e74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000e5c:	4a05      	ldr	r2, [pc, #20]	; (8000e74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e62:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000e64:	2300      	movs	r3, #0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3714      	adds	r7, #20
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	40007000 	.word	0x40007000
 8000e78:	20000000 	.word	0x20000000
 8000e7c:	431bde83 	.word	0x431bde83

08000e80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b088      	sub	sp, #32
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d101      	bne.n	8000e92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	e3ca      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e92:	4b97      	ldr	r3, [pc, #604]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	f003 030c 	and.w	r3, r3, #12
 8000e9a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e9c:	4b94      	ldr	r3, [pc, #592]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	f003 0303 	and.w	r3, r3, #3
 8000ea4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f003 0310 	and.w	r3, r3, #16
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	f000 80e4 	beq.w	800107c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000eb4:	69bb      	ldr	r3, [r7, #24]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d007      	beq.n	8000eca <HAL_RCC_OscConfig+0x4a>
 8000eba:	69bb      	ldr	r3, [r7, #24]
 8000ebc:	2b0c      	cmp	r3, #12
 8000ebe:	f040 808b 	bne.w	8000fd8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	f040 8087 	bne.w	8000fd8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000eca:	4b89      	ldr	r3, [pc, #548]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f003 0302 	and.w	r3, r3, #2
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d005      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x62>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	699b      	ldr	r3, [r3, #24]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d101      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e3a2      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6a1a      	ldr	r2, [r3, #32]
 8000ee6:	4b82      	ldr	r3, [pc, #520]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f003 0308 	and.w	r3, r3, #8
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d004      	beq.n	8000efc <HAL_RCC_OscConfig+0x7c>
 8000ef2:	4b7f      	ldr	r3, [pc, #508]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000efa:	e005      	b.n	8000f08 <HAL_RCC_OscConfig+0x88>
 8000efc:	4b7c      	ldr	r3, [pc, #496]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000efe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f02:	091b      	lsrs	r3, r3, #4
 8000f04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d223      	bcs.n	8000f54 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6a1b      	ldr	r3, [r3, #32]
 8000f10:	4618      	mov	r0, r3
 8000f12:	f000 fd71 	bl	80019f8 <RCC_SetFlashLatencyFromMSIRange>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e383      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f20:	4b73      	ldr	r3, [pc, #460]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a72      	ldr	r2, [pc, #456]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000f26:	f043 0308 	orr.w	r3, r3, #8
 8000f2a:	6013      	str	r3, [r2, #0]
 8000f2c:	4b70      	ldr	r3, [pc, #448]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6a1b      	ldr	r3, [r3, #32]
 8000f38:	496d      	ldr	r1, [pc, #436]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f3e:	4b6c      	ldr	r3, [pc, #432]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	021b      	lsls	r3, r3, #8
 8000f4c:	4968      	ldr	r1, [pc, #416]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	604b      	str	r3, [r1, #4]
 8000f52:	e025      	b.n	8000fa0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f54:	4b66      	ldr	r3, [pc, #408]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a65      	ldr	r2, [pc, #404]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000f5a:	f043 0308 	orr.w	r3, r3, #8
 8000f5e:	6013      	str	r3, [r2, #0]
 8000f60:	4b63      	ldr	r3, [pc, #396]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6a1b      	ldr	r3, [r3, #32]
 8000f6c:	4960      	ldr	r1, [pc, #384]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f72:	4b5f      	ldr	r3, [pc, #380]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	021b      	lsls	r3, r3, #8
 8000f80:	495b      	ldr	r1, [pc, #364]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000f82:	4313      	orrs	r3, r2
 8000f84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d109      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6a1b      	ldr	r3, [r3, #32]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f000 fd31 	bl	80019f8 <RCC_SetFlashLatencyFromMSIRange>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e343      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000fa0:	f000 fc4a 	bl	8001838 <HAL_RCC_GetSysClockFreq>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	4b52      	ldr	r3, [pc, #328]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	091b      	lsrs	r3, r3, #4
 8000fac:	f003 030f 	and.w	r3, r3, #15
 8000fb0:	4950      	ldr	r1, [pc, #320]	; (80010f4 <HAL_RCC_OscConfig+0x274>)
 8000fb2:	5ccb      	ldrb	r3, [r1, r3]
 8000fb4:	f003 031f 	and.w	r3, r3, #31
 8000fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8000fbc:	4a4e      	ldr	r2, [pc, #312]	; (80010f8 <HAL_RCC_OscConfig+0x278>)
 8000fbe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000fc0:	4b4e      	ldr	r3, [pc, #312]	; (80010fc <HAL_RCC_OscConfig+0x27c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff fb3d 	bl	8000644 <HAL_InitTick>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d052      	beq.n	800107a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	e327      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d032      	beq.n	8001046 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000fe0:	4b43      	ldr	r3, [pc, #268]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a42      	ldr	r2, [pc, #264]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8000fe6:	f043 0301 	orr.w	r3, r3, #1
 8000fea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000fec:	f7ff fc34 	bl	8000858 <HAL_GetTick>
 8000ff0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000ff2:	e008      	b.n	8001006 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ff4:	f7ff fc30 	bl	8000858 <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	2b02      	cmp	r3, #2
 8001000:	d901      	bls.n	8001006 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001002:	2303      	movs	r3, #3
 8001004:	e310      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001006:	4b3a      	ldr	r3, [pc, #232]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f003 0302 	and.w	r3, r3, #2
 800100e:	2b00      	cmp	r3, #0
 8001010:	d0f0      	beq.n	8000ff4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001012:	4b37      	ldr	r3, [pc, #220]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a36      	ldr	r2, [pc, #216]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8001018:	f043 0308 	orr.w	r3, r3, #8
 800101c:	6013      	str	r3, [r2, #0]
 800101e:	4b34      	ldr	r3, [pc, #208]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6a1b      	ldr	r3, [r3, #32]
 800102a:	4931      	ldr	r1, [pc, #196]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 800102c:	4313      	orrs	r3, r2
 800102e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001030:	4b2f      	ldr	r3, [pc, #188]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	69db      	ldr	r3, [r3, #28]
 800103c:	021b      	lsls	r3, r3, #8
 800103e:	492c      	ldr	r1, [pc, #176]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8001040:	4313      	orrs	r3, r2
 8001042:	604b      	str	r3, [r1, #4]
 8001044:	e01a      	b.n	800107c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001046:	4b2a      	ldr	r3, [pc, #168]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a29      	ldr	r2, [pc, #164]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 800104c:	f023 0301 	bic.w	r3, r3, #1
 8001050:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001052:	f7ff fc01 	bl	8000858 <HAL_GetTick>
 8001056:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001058:	e008      	b.n	800106c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800105a:	f7ff fbfd 	bl	8000858 <HAL_GetTick>
 800105e:	4602      	mov	r2, r0
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	2b02      	cmp	r3, #2
 8001066:	d901      	bls.n	800106c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001068:	2303      	movs	r3, #3
 800106a:	e2dd      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800106c:	4b20      	ldr	r3, [pc, #128]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f003 0302 	and.w	r3, r3, #2
 8001074:	2b00      	cmp	r3, #0
 8001076:	d1f0      	bne.n	800105a <HAL_RCC_OscConfig+0x1da>
 8001078:	e000      	b.n	800107c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800107a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	2b00      	cmp	r3, #0
 8001086:	d074      	beq.n	8001172 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	2b08      	cmp	r3, #8
 800108c:	d005      	beq.n	800109a <HAL_RCC_OscConfig+0x21a>
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	2b0c      	cmp	r3, #12
 8001092:	d10e      	bne.n	80010b2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	2b03      	cmp	r3, #3
 8001098:	d10b      	bne.n	80010b2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800109a:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d064      	beq.n	8001170 <HAL_RCC_OscConfig+0x2f0>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d160      	bne.n	8001170 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e2ba      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010ba:	d106      	bne.n	80010ca <HAL_RCC_OscConfig+0x24a>
 80010bc:	4b0c      	ldr	r3, [pc, #48]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a0b      	ldr	r2, [pc, #44]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 80010c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010c6:	6013      	str	r3, [r2, #0]
 80010c8:	e026      	b.n	8001118 <HAL_RCC_OscConfig+0x298>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010d2:	d115      	bne.n	8001100 <HAL_RCC_OscConfig+0x280>
 80010d4:	4b06      	ldr	r3, [pc, #24]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a05      	ldr	r2, [pc, #20]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 80010da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010de:	6013      	str	r3, [r2, #0]
 80010e0:	4b03      	ldr	r3, [pc, #12]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a02      	ldr	r2, [pc, #8]	; (80010f0 <HAL_RCC_OscConfig+0x270>)
 80010e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010ea:	6013      	str	r3, [r2, #0]
 80010ec:	e014      	b.n	8001118 <HAL_RCC_OscConfig+0x298>
 80010ee:	bf00      	nop
 80010f0:	40021000 	.word	0x40021000
 80010f4:	0800750c 	.word	0x0800750c
 80010f8:	20000000 	.word	0x20000000
 80010fc:	20000004 	.word	0x20000004
 8001100:	4ba0      	ldr	r3, [pc, #640]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a9f      	ldr	r2, [pc, #636]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001106:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800110a:	6013      	str	r3, [r2, #0]
 800110c:	4b9d      	ldr	r3, [pc, #628]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a9c      	ldr	r2, [pc, #624]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001112:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001116:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d013      	beq.n	8001148 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001120:	f7ff fb9a 	bl	8000858 <HAL_GetTick>
 8001124:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001126:	e008      	b.n	800113a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001128:	f7ff fb96 	bl	8000858 <HAL_GetTick>
 800112c:	4602      	mov	r2, r0
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b64      	cmp	r3, #100	; 0x64
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e276      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800113a:	4b92      	ldr	r3, [pc, #584]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d0f0      	beq.n	8001128 <HAL_RCC_OscConfig+0x2a8>
 8001146:	e014      	b.n	8001172 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001148:	f7ff fb86 	bl	8000858 <HAL_GetTick>
 800114c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001150:	f7ff fb82 	bl	8000858 <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b64      	cmp	r3, #100	; 0x64
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e262      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001162:	4b88      	ldr	r3, [pc, #544]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d1f0      	bne.n	8001150 <HAL_RCC_OscConfig+0x2d0>
 800116e:	e000      	b.n	8001172 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001170:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f003 0302 	and.w	r3, r3, #2
 800117a:	2b00      	cmp	r3, #0
 800117c:	d060      	beq.n	8001240 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	2b04      	cmp	r3, #4
 8001182:	d005      	beq.n	8001190 <HAL_RCC_OscConfig+0x310>
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	2b0c      	cmp	r3, #12
 8001188:	d119      	bne.n	80011be <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	2b02      	cmp	r3, #2
 800118e:	d116      	bne.n	80011be <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001190:	4b7c      	ldr	r3, [pc, #496]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001198:	2b00      	cmp	r3, #0
 800119a:	d005      	beq.n	80011a8 <HAL_RCC_OscConfig+0x328>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d101      	bne.n	80011a8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e23f      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011a8:	4b76      	ldr	r3, [pc, #472]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	691b      	ldr	r3, [r3, #16]
 80011b4:	061b      	lsls	r3, r3, #24
 80011b6:	4973      	ldr	r1, [pc, #460]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 80011b8:	4313      	orrs	r3, r2
 80011ba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011bc:	e040      	b.n	8001240 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d023      	beq.n	800120e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011c6:	4b6f      	ldr	r3, [pc, #444]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a6e      	ldr	r2, [pc, #440]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 80011cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011d2:	f7ff fb41 	bl	8000858 <HAL_GetTick>
 80011d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011d8:	e008      	b.n	80011ec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011da:	f7ff fb3d 	bl	8000858 <HAL_GetTick>
 80011de:	4602      	mov	r2, r0
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d901      	bls.n	80011ec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e21d      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011ec:	4b65      	ldr	r3, [pc, #404]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d0f0      	beq.n	80011da <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011f8:	4b62      	ldr	r3, [pc, #392]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	691b      	ldr	r3, [r3, #16]
 8001204:	061b      	lsls	r3, r3, #24
 8001206:	495f      	ldr	r1, [pc, #380]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001208:	4313      	orrs	r3, r2
 800120a:	604b      	str	r3, [r1, #4]
 800120c:	e018      	b.n	8001240 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800120e:	4b5d      	ldr	r3, [pc, #372]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a5c      	ldr	r2, [pc, #368]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001214:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001218:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800121a:	f7ff fb1d 	bl	8000858 <HAL_GetTick>
 800121e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001220:	e008      	b.n	8001234 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001222:	f7ff fb19 	bl	8000858 <HAL_GetTick>
 8001226:	4602      	mov	r2, r0
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	2b02      	cmp	r3, #2
 800122e:	d901      	bls.n	8001234 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e1f9      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001234:	4b53      	ldr	r3, [pc, #332]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800123c:	2b00      	cmp	r3, #0
 800123e:	d1f0      	bne.n	8001222 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f003 0308 	and.w	r3, r3, #8
 8001248:	2b00      	cmp	r3, #0
 800124a:	d03c      	beq.n	80012c6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	695b      	ldr	r3, [r3, #20]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d01c      	beq.n	800128e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001254:	4b4b      	ldr	r3, [pc, #300]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001256:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800125a:	4a4a      	ldr	r2, [pc, #296]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 800125c:	f043 0301 	orr.w	r3, r3, #1
 8001260:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001264:	f7ff faf8 	bl	8000858 <HAL_GetTick>
 8001268:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800126a:	e008      	b.n	800127e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800126c:	f7ff faf4 	bl	8000858 <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	2b02      	cmp	r3, #2
 8001278:	d901      	bls.n	800127e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800127a:	2303      	movs	r3, #3
 800127c:	e1d4      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800127e:	4b41      	ldr	r3, [pc, #260]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001280:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001284:	f003 0302 	and.w	r3, r3, #2
 8001288:	2b00      	cmp	r3, #0
 800128a:	d0ef      	beq.n	800126c <HAL_RCC_OscConfig+0x3ec>
 800128c:	e01b      	b.n	80012c6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800128e:	4b3d      	ldr	r3, [pc, #244]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001290:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001294:	4a3b      	ldr	r2, [pc, #236]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001296:	f023 0301 	bic.w	r3, r3, #1
 800129a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800129e:	f7ff fadb 	bl	8000858 <HAL_GetTick>
 80012a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012a4:	e008      	b.n	80012b8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a6:	f7ff fad7 	bl	8000858 <HAL_GetTick>
 80012aa:	4602      	mov	r2, r0
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d901      	bls.n	80012b8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80012b4:	2303      	movs	r3, #3
 80012b6:	e1b7      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012b8:	4b32      	ldr	r3, [pc, #200]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 80012ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d1ef      	bne.n	80012a6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 0304 	and.w	r3, r3, #4
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	f000 80a6 	beq.w	8001420 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012d4:	2300      	movs	r3, #0
 80012d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80012d8:	4b2a      	ldr	r3, [pc, #168]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 80012da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d10d      	bne.n	8001300 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012e4:	4b27      	ldr	r3, [pc, #156]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 80012e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012e8:	4a26      	ldr	r2, [pc, #152]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 80012ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ee:	6593      	str	r3, [r2, #88]	; 0x58
 80012f0:	4b24      	ldr	r3, [pc, #144]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 80012f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012fc:	2301      	movs	r3, #1
 80012fe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001300:	4b21      	ldr	r3, [pc, #132]	; (8001388 <HAL_RCC_OscConfig+0x508>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001308:	2b00      	cmp	r3, #0
 800130a:	d118      	bne.n	800133e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800130c:	4b1e      	ldr	r3, [pc, #120]	; (8001388 <HAL_RCC_OscConfig+0x508>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a1d      	ldr	r2, [pc, #116]	; (8001388 <HAL_RCC_OscConfig+0x508>)
 8001312:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001316:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001318:	f7ff fa9e 	bl	8000858 <HAL_GetTick>
 800131c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800131e:	e008      	b.n	8001332 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001320:	f7ff fa9a 	bl	8000858 <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	2b02      	cmp	r3, #2
 800132c:	d901      	bls.n	8001332 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e17a      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001332:	4b15      	ldr	r3, [pc, #84]	; (8001388 <HAL_RCC_OscConfig+0x508>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800133a:	2b00      	cmp	r3, #0
 800133c:	d0f0      	beq.n	8001320 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d108      	bne.n	8001358 <HAL_RCC_OscConfig+0x4d8>
 8001346:	4b0f      	ldr	r3, [pc, #60]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001348:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800134c:	4a0d      	ldr	r2, [pc, #52]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 800134e:	f043 0301 	orr.w	r3, r3, #1
 8001352:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001356:	e029      	b.n	80013ac <HAL_RCC_OscConfig+0x52c>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	2b05      	cmp	r3, #5
 800135e:	d115      	bne.n	800138c <HAL_RCC_OscConfig+0x50c>
 8001360:	4b08      	ldr	r3, [pc, #32]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001362:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001366:	4a07      	ldr	r2, [pc, #28]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001368:	f043 0304 	orr.w	r3, r3, #4
 800136c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001370:	4b04      	ldr	r3, [pc, #16]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001372:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001376:	4a03      	ldr	r2, [pc, #12]	; (8001384 <HAL_RCC_OscConfig+0x504>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001380:	e014      	b.n	80013ac <HAL_RCC_OscConfig+0x52c>
 8001382:	bf00      	nop
 8001384:	40021000 	.word	0x40021000
 8001388:	40007000 	.word	0x40007000
 800138c:	4b9c      	ldr	r3, [pc, #624]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 800138e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001392:	4a9b      	ldr	r2, [pc, #620]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 8001394:	f023 0301 	bic.w	r3, r3, #1
 8001398:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800139c:	4b98      	ldr	r3, [pc, #608]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 800139e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013a2:	4a97      	ldr	r2, [pc, #604]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 80013a4:	f023 0304 	bic.w	r3, r3, #4
 80013a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d016      	beq.n	80013e2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013b4:	f7ff fa50 	bl	8000858 <HAL_GetTick>
 80013b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013ba:	e00a      	b.n	80013d2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013bc:	f7ff fa4c 	bl	8000858 <HAL_GetTick>
 80013c0:	4602      	mov	r2, r0
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e12a      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013d2:	4b8b      	ldr	r3, [pc, #556]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 80013d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d0ed      	beq.n	80013bc <HAL_RCC_OscConfig+0x53c>
 80013e0:	e015      	b.n	800140e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013e2:	f7ff fa39 	bl	8000858 <HAL_GetTick>
 80013e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013e8:	e00a      	b.n	8001400 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ea:	f7ff fa35 	bl	8000858 <HAL_GetTick>
 80013ee:	4602      	mov	r2, r0
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	1ad3      	subs	r3, r2, r3
 80013f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d901      	bls.n	8001400 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e113      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001400:	4b7f      	ldr	r3, [pc, #508]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 8001402:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1ed      	bne.n	80013ea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800140e:	7ffb      	ldrb	r3, [r7, #31]
 8001410:	2b01      	cmp	r3, #1
 8001412:	d105      	bne.n	8001420 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001414:	4b7a      	ldr	r3, [pc, #488]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 8001416:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001418:	4a79      	ldr	r2, [pc, #484]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 800141a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800141e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001424:	2b00      	cmp	r3, #0
 8001426:	f000 80fe 	beq.w	8001626 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800142e:	2b02      	cmp	r3, #2
 8001430:	f040 80d0 	bne.w	80015d4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001434:	4b72      	ldr	r3, [pc, #456]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	f003 0203 	and.w	r2, r3, #3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001444:	429a      	cmp	r2, r3
 8001446:	d130      	bne.n	80014aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	3b01      	subs	r3, #1
 8001454:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001456:	429a      	cmp	r2, r3
 8001458:	d127      	bne.n	80014aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001464:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001466:	429a      	cmp	r2, r3
 8001468:	d11f      	bne.n	80014aa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001474:	2a07      	cmp	r2, #7
 8001476:	bf14      	ite	ne
 8001478:	2201      	movne	r2, #1
 800147a:	2200      	moveq	r2, #0
 800147c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800147e:	4293      	cmp	r3, r2
 8001480:	d113      	bne.n	80014aa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800148c:	085b      	lsrs	r3, r3, #1
 800148e:	3b01      	subs	r3, #1
 8001490:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001492:	429a      	cmp	r2, r3
 8001494:	d109      	bne.n	80014aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a0:	085b      	lsrs	r3, r3, #1
 80014a2:	3b01      	subs	r3, #1
 80014a4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d06e      	beq.n	8001588 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	2b0c      	cmp	r3, #12
 80014ae:	d069      	beq.n	8001584 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80014b0:	4b53      	ldr	r3, [pc, #332]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d105      	bne.n	80014c8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80014bc:	4b50      	ldr	r3, [pc, #320]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e0ad      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80014cc:	4b4c      	ldr	r3, [pc, #304]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a4b      	ldr	r2, [pc, #300]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 80014d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80014d6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80014d8:	f7ff f9be 	bl	8000858 <HAL_GetTick>
 80014dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014de:	e008      	b.n	80014f2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014e0:	f7ff f9ba 	bl	8000858 <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e09a      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014f2:	4b43      	ldr	r3, [pc, #268]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d1f0      	bne.n	80014e0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014fe:	4b40      	ldr	r3, [pc, #256]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 8001500:	68da      	ldr	r2, [r3, #12]
 8001502:	4b40      	ldr	r3, [pc, #256]	; (8001604 <HAL_RCC_OscConfig+0x784>)
 8001504:	4013      	ands	r3, r2
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800150e:	3a01      	subs	r2, #1
 8001510:	0112      	lsls	r2, r2, #4
 8001512:	4311      	orrs	r1, r2
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001518:	0212      	lsls	r2, r2, #8
 800151a:	4311      	orrs	r1, r2
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001520:	0852      	lsrs	r2, r2, #1
 8001522:	3a01      	subs	r2, #1
 8001524:	0552      	lsls	r2, r2, #21
 8001526:	4311      	orrs	r1, r2
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800152c:	0852      	lsrs	r2, r2, #1
 800152e:	3a01      	subs	r2, #1
 8001530:	0652      	lsls	r2, r2, #25
 8001532:	4311      	orrs	r1, r2
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001538:	0912      	lsrs	r2, r2, #4
 800153a:	0452      	lsls	r2, r2, #17
 800153c:	430a      	orrs	r2, r1
 800153e:	4930      	ldr	r1, [pc, #192]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 8001540:	4313      	orrs	r3, r2
 8001542:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001544:	4b2e      	ldr	r3, [pc, #184]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a2d      	ldr	r2, [pc, #180]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 800154a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800154e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001550:	4b2b      	ldr	r3, [pc, #172]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	4a2a      	ldr	r2, [pc, #168]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 8001556:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800155a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800155c:	f7ff f97c 	bl	8000858 <HAL_GetTick>
 8001560:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001562:	e008      	b.n	8001576 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001564:	f7ff f978 	bl	8000858 <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	2b02      	cmp	r3, #2
 8001570:	d901      	bls.n	8001576 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001572:	2303      	movs	r3, #3
 8001574:	e058      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001576:	4b22      	ldr	r3, [pc, #136]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d0f0      	beq.n	8001564 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001582:	e050      	b.n	8001626 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e04f      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001588:	4b1d      	ldr	r3, [pc, #116]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001590:	2b00      	cmp	r3, #0
 8001592:	d148      	bne.n	8001626 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001594:	4b1a      	ldr	r3, [pc, #104]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a19      	ldr	r2, [pc, #100]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 800159a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800159e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80015a0:	4b17      	ldr	r3, [pc, #92]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	4a16      	ldr	r2, [pc, #88]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 80015a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80015ac:	f7ff f954 	bl	8000858 <HAL_GetTick>
 80015b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015b2:	e008      	b.n	80015c6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015b4:	f7ff f950 	bl	8000858 <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e030      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015c6:	4b0e      	ldr	r3, [pc, #56]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d0f0      	beq.n	80015b4 <HAL_RCC_OscConfig+0x734>
 80015d2:	e028      	b.n	8001626 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	2b0c      	cmp	r3, #12
 80015d8:	d023      	beq.n	8001622 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015da:	4b09      	ldr	r3, [pc, #36]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a08      	ldr	r2, [pc, #32]	; (8001600 <HAL_RCC_OscConfig+0x780>)
 80015e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e6:	f7ff f937 	bl	8000858 <HAL_GetTick>
 80015ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015ec:	e00c      	b.n	8001608 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015ee:	f7ff f933 	bl	8000858 <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d905      	bls.n	8001608 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e013      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
 8001600:	40021000 	.word	0x40021000
 8001604:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001608:	4b09      	ldr	r3, [pc, #36]	; (8001630 <HAL_RCC_OscConfig+0x7b0>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1ec      	bne.n	80015ee <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001614:	4b06      	ldr	r3, [pc, #24]	; (8001630 <HAL_RCC_OscConfig+0x7b0>)
 8001616:	68da      	ldr	r2, [r3, #12]
 8001618:	4905      	ldr	r1, [pc, #20]	; (8001630 <HAL_RCC_OscConfig+0x7b0>)
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <HAL_RCC_OscConfig+0x7b4>)
 800161c:	4013      	ands	r3, r2
 800161e:	60cb      	str	r3, [r1, #12]
 8001620:	e001      	b.n	8001626 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e000      	b.n	8001628 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001626:	2300      	movs	r3, #0
}
 8001628:	4618      	mov	r0, r3
 800162a:	3720      	adds	r7, #32
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40021000 	.word	0x40021000
 8001634:	feeefffc 	.word	0xfeeefffc

08001638 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d101      	bne.n	800164c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e0e7      	b.n	800181c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800164c:	4b75      	ldr	r3, [pc, #468]	; (8001824 <HAL_RCC_ClockConfig+0x1ec>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 0307 	and.w	r3, r3, #7
 8001654:	683a      	ldr	r2, [r7, #0]
 8001656:	429a      	cmp	r2, r3
 8001658:	d910      	bls.n	800167c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800165a:	4b72      	ldr	r3, [pc, #456]	; (8001824 <HAL_RCC_ClockConfig+0x1ec>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f023 0207 	bic.w	r2, r3, #7
 8001662:	4970      	ldr	r1, [pc, #448]	; (8001824 <HAL_RCC_ClockConfig+0x1ec>)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	4313      	orrs	r3, r2
 8001668:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800166a:	4b6e      	ldr	r3, [pc, #440]	; (8001824 <HAL_RCC_ClockConfig+0x1ec>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0307 	and.w	r3, r3, #7
 8001672:	683a      	ldr	r2, [r7, #0]
 8001674:	429a      	cmp	r2, r3
 8001676:	d001      	beq.n	800167c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e0cf      	b.n	800181c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0302 	and.w	r3, r3, #2
 8001684:	2b00      	cmp	r3, #0
 8001686:	d010      	beq.n	80016aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689a      	ldr	r2, [r3, #8]
 800168c:	4b66      	ldr	r3, [pc, #408]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001694:	429a      	cmp	r2, r3
 8001696:	d908      	bls.n	80016aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001698:	4b63      	ldr	r3, [pc, #396]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	4960      	ldr	r1, [pc, #384]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 80016a6:	4313      	orrs	r3, r2
 80016a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d04c      	beq.n	8001750 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	2b03      	cmp	r3, #3
 80016bc:	d107      	bne.n	80016ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016be:	4b5a      	ldr	r3, [pc, #360]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d121      	bne.n	800170e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e0a6      	b.n	800181c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d107      	bne.n	80016e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016d6:	4b54      	ldr	r3, [pc, #336]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d115      	bne.n	800170e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e09a      	b.n	800181c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d107      	bne.n	80016fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016ee:	4b4e      	ldr	r3, [pc, #312]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d109      	bne.n	800170e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e08e      	b.n	800181c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016fe:	4b4a      	ldr	r3, [pc, #296]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e086      	b.n	800181c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800170e:	4b46      	ldr	r3, [pc, #280]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f023 0203 	bic.w	r2, r3, #3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	4943      	ldr	r1, [pc, #268]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 800171c:	4313      	orrs	r3, r2
 800171e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001720:	f7ff f89a 	bl	8000858 <HAL_GetTick>
 8001724:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001726:	e00a      	b.n	800173e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001728:	f7ff f896 	bl	8000858 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	f241 3288 	movw	r2, #5000	; 0x1388
 8001736:	4293      	cmp	r3, r2
 8001738:	d901      	bls.n	800173e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e06e      	b.n	800181c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800173e:	4b3a      	ldr	r3, [pc, #232]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	f003 020c 	and.w	r2, r3, #12
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	429a      	cmp	r2, r3
 800174e:	d1eb      	bne.n	8001728 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 0302 	and.w	r3, r3, #2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d010      	beq.n	800177e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689a      	ldr	r2, [r3, #8]
 8001760:	4b31      	ldr	r3, [pc, #196]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001768:	429a      	cmp	r2, r3
 800176a:	d208      	bcs.n	800177e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800176c:	4b2e      	ldr	r3, [pc, #184]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	492b      	ldr	r1, [pc, #172]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 800177a:	4313      	orrs	r3, r2
 800177c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800177e:	4b29      	ldr	r3, [pc, #164]	; (8001824 <HAL_RCC_ClockConfig+0x1ec>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	429a      	cmp	r2, r3
 800178a:	d210      	bcs.n	80017ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800178c:	4b25      	ldr	r3, [pc, #148]	; (8001824 <HAL_RCC_ClockConfig+0x1ec>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f023 0207 	bic.w	r2, r3, #7
 8001794:	4923      	ldr	r1, [pc, #140]	; (8001824 <HAL_RCC_ClockConfig+0x1ec>)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	4313      	orrs	r3, r2
 800179a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800179c:	4b21      	ldr	r3, [pc, #132]	; (8001824 <HAL_RCC_ClockConfig+0x1ec>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 0307 	and.w	r3, r3, #7
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d001      	beq.n	80017ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e036      	b.n	800181c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0304 	and.w	r3, r3, #4
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d008      	beq.n	80017cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017ba:	4b1b      	ldr	r3, [pc, #108]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	4918      	ldr	r1, [pc, #96]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 80017c8:	4313      	orrs	r3, r2
 80017ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0308 	and.w	r3, r3, #8
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d009      	beq.n	80017ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017d8:	4b13      	ldr	r3, [pc, #76]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	691b      	ldr	r3, [r3, #16]
 80017e4:	00db      	lsls	r3, r3, #3
 80017e6:	4910      	ldr	r1, [pc, #64]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 80017e8:	4313      	orrs	r3, r2
 80017ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80017ec:	f000 f824 	bl	8001838 <HAL_RCC_GetSysClockFreq>
 80017f0:	4602      	mov	r2, r0
 80017f2:	4b0d      	ldr	r3, [pc, #52]	; (8001828 <HAL_RCC_ClockConfig+0x1f0>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	091b      	lsrs	r3, r3, #4
 80017f8:	f003 030f 	and.w	r3, r3, #15
 80017fc:	490b      	ldr	r1, [pc, #44]	; (800182c <HAL_RCC_ClockConfig+0x1f4>)
 80017fe:	5ccb      	ldrb	r3, [r1, r3]
 8001800:	f003 031f 	and.w	r3, r3, #31
 8001804:	fa22 f303 	lsr.w	r3, r2, r3
 8001808:	4a09      	ldr	r2, [pc, #36]	; (8001830 <HAL_RCC_ClockConfig+0x1f8>)
 800180a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800180c:	4b09      	ldr	r3, [pc, #36]	; (8001834 <HAL_RCC_ClockConfig+0x1fc>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4618      	mov	r0, r3
 8001812:	f7fe ff17 	bl	8000644 <HAL_InitTick>
 8001816:	4603      	mov	r3, r0
 8001818:	72fb      	strb	r3, [r7, #11]

  return status;
 800181a:	7afb      	ldrb	r3, [r7, #11]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40022000 	.word	0x40022000
 8001828:	40021000 	.word	0x40021000
 800182c:	0800750c 	.word	0x0800750c
 8001830:	20000000 	.word	0x20000000
 8001834:	20000004 	.word	0x20000004

08001838 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001838:	b480      	push	{r7}
 800183a:	b089      	sub	sp, #36	; 0x24
 800183c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800183e:	2300      	movs	r3, #0
 8001840:	61fb      	str	r3, [r7, #28]
 8001842:	2300      	movs	r3, #0
 8001844:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001846:	4b3e      	ldr	r3, [pc, #248]	; (8001940 <HAL_RCC_GetSysClockFreq+0x108>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	f003 030c 	and.w	r3, r3, #12
 800184e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001850:	4b3b      	ldr	r3, [pc, #236]	; (8001940 <HAL_RCC_GetSysClockFreq+0x108>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	f003 0303 	and.w	r3, r3, #3
 8001858:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d005      	beq.n	800186c <HAL_RCC_GetSysClockFreq+0x34>
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	2b0c      	cmp	r3, #12
 8001864:	d121      	bne.n	80018aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2b01      	cmp	r3, #1
 800186a:	d11e      	bne.n	80018aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800186c:	4b34      	ldr	r3, [pc, #208]	; (8001940 <HAL_RCC_GetSysClockFreq+0x108>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f003 0308 	and.w	r3, r3, #8
 8001874:	2b00      	cmp	r3, #0
 8001876:	d107      	bne.n	8001888 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001878:	4b31      	ldr	r3, [pc, #196]	; (8001940 <HAL_RCC_GetSysClockFreq+0x108>)
 800187a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800187e:	0a1b      	lsrs	r3, r3, #8
 8001880:	f003 030f 	and.w	r3, r3, #15
 8001884:	61fb      	str	r3, [r7, #28]
 8001886:	e005      	b.n	8001894 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001888:	4b2d      	ldr	r3, [pc, #180]	; (8001940 <HAL_RCC_GetSysClockFreq+0x108>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	091b      	lsrs	r3, r3, #4
 800188e:	f003 030f 	and.w	r3, r3, #15
 8001892:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001894:	4a2b      	ldr	r2, [pc, #172]	; (8001944 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800189c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d10d      	bne.n	80018c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018a8:	e00a      	b.n	80018c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	2b04      	cmp	r3, #4
 80018ae:	d102      	bne.n	80018b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80018b0:	4b25      	ldr	r3, [pc, #148]	; (8001948 <HAL_RCC_GetSysClockFreq+0x110>)
 80018b2:	61bb      	str	r3, [r7, #24]
 80018b4:	e004      	b.n	80018c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	2b08      	cmp	r3, #8
 80018ba:	d101      	bne.n	80018c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80018bc:	4b23      	ldr	r3, [pc, #140]	; (800194c <HAL_RCC_GetSysClockFreq+0x114>)
 80018be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	2b0c      	cmp	r3, #12
 80018c4:	d134      	bne.n	8001930 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80018c6:	4b1e      	ldr	r3, [pc, #120]	; (8001940 <HAL_RCC_GetSysClockFreq+0x108>)
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	f003 0303 	and.w	r3, r3, #3
 80018ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d003      	beq.n	80018de <HAL_RCC_GetSysClockFreq+0xa6>
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	2b03      	cmp	r3, #3
 80018da:	d003      	beq.n	80018e4 <HAL_RCC_GetSysClockFreq+0xac>
 80018dc:	e005      	b.n	80018ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80018de:	4b1a      	ldr	r3, [pc, #104]	; (8001948 <HAL_RCC_GetSysClockFreq+0x110>)
 80018e0:	617b      	str	r3, [r7, #20]
      break;
 80018e2:	e005      	b.n	80018f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80018e4:	4b19      	ldr	r3, [pc, #100]	; (800194c <HAL_RCC_GetSysClockFreq+0x114>)
 80018e6:	617b      	str	r3, [r7, #20]
      break;
 80018e8:	e002      	b.n	80018f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	617b      	str	r3, [r7, #20]
      break;
 80018ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80018f0:	4b13      	ldr	r3, [pc, #76]	; (8001940 <HAL_RCC_GetSysClockFreq+0x108>)
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	091b      	lsrs	r3, r3, #4
 80018f6:	f003 0307 	and.w	r3, r3, #7
 80018fa:	3301      	adds	r3, #1
 80018fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80018fe:	4b10      	ldr	r3, [pc, #64]	; (8001940 <HAL_RCC_GetSysClockFreq+0x108>)
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	0a1b      	lsrs	r3, r3, #8
 8001904:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001908:	697a      	ldr	r2, [r7, #20]
 800190a:	fb03 f202 	mul.w	r2, r3, r2
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	fbb2 f3f3 	udiv	r3, r2, r3
 8001914:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001916:	4b0a      	ldr	r3, [pc, #40]	; (8001940 <HAL_RCC_GetSysClockFreq+0x108>)
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	0e5b      	lsrs	r3, r3, #25
 800191c:	f003 0303 	and.w	r3, r3, #3
 8001920:	3301      	adds	r3, #1
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001926:	697a      	ldr	r2, [r7, #20]
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	fbb2 f3f3 	udiv	r3, r2, r3
 800192e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001930:	69bb      	ldr	r3, [r7, #24]
}
 8001932:	4618      	mov	r0, r3
 8001934:	3724      	adds	r7, #36	; 0x24
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	40021000 	.word	0x40021000
 8001944:	08007524 	.word	0x08007524
 8001948:	00f42400 	.word	0x00f42400
 800194c:	007a1200 	.word	0x007a1200

08001950 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001954:	4b03      	ldr	r3, [pc, #12]	; (8001964 <HAL_RCC_GetHCLKFreq+0x14>)
 8001956:	681b      	ldr	r3, [r3, #0]
}
 8001958:	4618      	mov	r0, r3
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	20000000 	.word	0x20000000

08001968 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800196c:	f7ff fff0 	bl	8001950 <HAL_RCC_GetHCLKFreq>
 8001970:	4602      	mov	r2, r0
 8001972:	4b06      	ldr	r3, [pc, #24]	; (800198c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	0a1b      	lsrs	r3, r3, #8
 8001978:	f003 0307 	and.w	r3, r3, #7
 800197c:	4904      	ldr	r1, [pc, #16]	; (8001990 <HAL_RCC_GetPCLK1Freq+0x28>)
 800197e:	5ccb      	ldrb	r3, [r1, r3]
 8001980:	f003 031f 	and.w	r3, r3, #31
 8001984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001988:	4618      	mov	r0, r3
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40021000 	.word	0x40021000
 8001990:	0800751c 	.word	0x0800751c

08001994 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	220f      	movs	r2, #15
 80019a2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80019a4:	4b12      	ldr	r3, [pc, #72]	; (80019f0 <HAL_RCC_GetClockConfig+0x5c>)
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	f003 0203 	and.w	r2, r3, #3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80019b0:	4b0f      	ldr	r3, [pc, #60]	; (80019f0 <HAL_RCC_GetClockConfig+0x5c>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80019bc:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <HAL_RCC_GetClockConfig+0x5c>)
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80019c8:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <HAL_RCC_GetClockConfig+0x5c>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	08db      	lsrs	r3, r3, #3
 80019ce:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80019d6:	4b07      	ldr	r3, [pc, #28]	; (80019f4 <HAL_RCC_GetClockConfig+0x60>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0207 	and.w	r2, r3, #7
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	601a      	str	r2, [r3, #0]
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	40021000 	.word	0x40021000
 80019f4:	40022000 	.word	0x40022000

080019f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b086      	sub	sp, #24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001a00:	2300      	movs	r3, #0
 8001a02:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001a04:	4b2a      	ldr	r3, [pc, #168]	; (8001ab0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d003      	beq.n	8001a18 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001a10:	f7ff f9d2 	bl	8000db8 <HAL_PWREx_GetVoltageRange>
 8001a14:	6178      	str	r0, [r7, #20]
 8001a16:	e014      	b.n	8001a42 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a18:	4b25      	ldr	r3, [pc, #148]	; (8001ab0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1c:	4a24      	ldr	r2, [pc, #144]	; (8001ab0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a22:	6593      	str	r3, [r2, #88]	; 0x58
 8001a24:	4b22      	ldr	r3, [pc, #136]	; (8001ab0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a2c:	60fb      	str	r3, [r7, #12]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001a30:	f7ff f9c2 	bl	8000db8 <HAL_PWREx_GetVoltageRange>
 8001a34:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001a36:	4b1e      	ldr	r3, [pc, #120]	; (8001ab0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a3a:	4a1d      	ldr	r2, [pc, #116]	; (8001ab0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a40:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a48:	d10b      	bne.n	8001a62 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2b80      	cmp	r3, #128	; 0x80
 8001a4e:	d919      	bls.n	8001a84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2ba0      	cmp	r3, #160	; 0xa0
 8001a54:	d902      	bls.n	8001a5c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001a56:	2302      	movs	r3, #2
 8001a58:	613b      	str	r3, [r7, #16]
 8001a5a:	e013      	b.n	8001a84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	e010      	b.n	8001a84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b80      	cmp	r3, #128	; 0x80
 8001a66:	d902      	bls.n	8001a6e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001a68:	2303      	movs	r3, #3
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	e00a      	b.n	8001a84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2b80      	cmp	r3, #128	; 0x80
 8001a72:	d102      	bne.n	8001a7a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001a74:	2302      	movs	r3, #2
 8001a76:	613b      	str	r3, [r7, #16]
 8001a78:	e004      	b.n	8001a84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2b70      	cmp	r3, #112	; 0x70
 8001a7e:	d101      	bne.n	8001a84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a80:	2301      	movs	r3, #1
 8001a82:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f023 0207 	bic.w	r2, r3, #7
 8001a8c:	4909      	ldr	r1, [pc, #36]	; (8001ab4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001a94:	4b07      	ldr	r3, [pc, #28]	; (8001ab4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0307 	and.w	r3, r3, #7
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d001      	beq.n	8001aa6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e000      	b.n	8001aa8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3718      	adds	r7, #24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	40022000 	.word	0x40022000

08001ab8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d101      	bne.n	8001aca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e049      	b.n	8001b5e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d106      	bne.n	8001ae4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f000 f841 	bl	8001b66 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2202      	movs	r2, #2
 8001ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3304      	adds	r3, #4
 8001af4:	4619      	mov	r1, r3
 8001af6:	4610      	mov	r0, r2
 8001af8:	f000 f9f8 	bl	8001eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2201      	movs	r2, #1
 8001b00:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2201      	movs	r2, #1
 8001b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2201      	movs	r2, #1
 8001b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2201      	movs	r2, #1
 8001b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2201      	movs	r2, #1
 8001b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2201      	movs	r2, #1
 8001b38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2201      	movs	r2, #1
 8001b48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b083      	sub	sp, #12
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
	...

08001b7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d001      	beq.n	8001b94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e04f      	b.n	8001c34 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2202      	movs	r2, #2
 8001b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	68da      	ldr	r2, [r3, #12]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f042 0201 	orr.w	r2, r2, #1
 8001baa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a23      	ldr	r2, [pc, #140]	; (8001c40 <HAL_TIM_Base_Start_IT+0xc4>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d01d      	beq.n	8001bf2 <HAL_TIM_Base_Start_IT+0x76>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bbe:	d018      	beq.n	8001bf2 <HAL_TIM_Base_Start_IT+0x76>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a1f      	ldr	r2, [pc, #124]	; (8001c44 <HAL_TIM_Base_Start_IT+0xc8>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d013      	beq.n	8001bf2 <HAL_TIM_Base_Start_IT+0x76>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a1e      	ldr	r2, [pc, #120]	; (8001c48 <HAL_TIM_Base_Start_IT+0xcc>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d00e      	beq.n	8001bf2 <HAL_TIM_Base_Start_IT+0x76>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a1c      	ldr	r2, [pc, #112]	; (8001c4c <HAL_TIM_Base_Start_IT+0xd0>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d009      	beq.n	8001bf2 <HAL_TIM_Base_Start_IT+0x76>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a1b      	ldr	r2, [pc, #108]	; (8001c50 <HAL_TIM_Base_Start_IT+0xd4>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d004      	beq.n	8001bf2 <HAL_TIM_Base_Start_IT+0x76>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a19      	ldr	r2, [pc, #100]	; (8001c54 <HAL_TIM_Base_Start_IT+0xd8>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d115      	bne.n	8001c1e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689a      	ldr	r2, [r3, #8]
 8001bf8:	4b17      	ldr	r3, [pc, #92]	; (8001c58 <HAL_TIM_Base_Start_IT+0xdc>)
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	2b06      	cmp	r3, #6
 8001c02:	d015      	beq.n	8001c30 <HAL_TIM_Base_Start_IT+0xb4>
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c0a:	d011      	beq.n	8001c30 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f042 0201 	orr.w	r2, r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c1c:	e008      	b.n	8001c30 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f042 0201 	orr.w	r2, r2, #1
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	e000      	b.n	8001c32 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c30:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001c32:	2300      	movs	r3, #0
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	40012c00 	.word	0x40012c00
 8001c44:	40000400 	.word	0x40000400
 8001c48:	40000800 	.word	0x40000800
 8001c4c:	40000c00 	.word	0x40000c00
 8001c50:	40013400 	.word	0x40013400
 8001c54:	40014000 	.word	0x40014000
 8001c58:	00010007 	.word	0x00010007

08001c5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	691b      	ldr	r3, [r3, #16]
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d122      	bne.n	8001cb8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d11b      	bne.n	8001cb8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f06f 0202 	mvn.w	r2, #2
 8001c88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	f003 0303 	and.w	r3, r3, #3
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d003      	beq.n	8001ca6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f000 f905 	bl	8001eae <HAL_TIM_IC_CaptureCallback>
 8001ca4:	e005      	b.n	8001cb2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f8f7 	bl	8001e9a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f000 f908 	bl	8001ec2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	691b      	ldr	r3, [r3, #16]
 8001cbe:	f003 0304 	and.w	r3, r3, #4
 8001cc2:	2b04      	cmp	r3, #4
 8001cc4:	d122      	bne.n	8001d0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	2b04      	cmp	r3, #4
 8001cd2:	d11b      	bne.n	8001d0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f06f 0204 	mvn.w	r2, #4
 8001cdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2202      	movs	r2, #2
 8001ce2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d003      	beq.n	8001cfa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f000 f8db 	bl	8001eae <HAL_TIM_IC_CaptureCallback>
 8001cf8:	e005      	b.n	8001d06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f000 f8cd 	bl	8001e9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f000 f8de 	bl	8001ec2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	f003 0308 	and.w	r3, r3, #8
 8001d16:	2b08      	cmp	r3, #8
 8001d18:	d122      	bne.n	8001d60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	f003 0308 	and.w	r3, r3, #8
 8001d24:	2b08      	cmp	r3, #8
 8001d26:	d11b      	bne.n	8001d60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f06f 0208 	mvn.w	r2, #8
 8001d30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2204      	movs	r2, #4
 8001d36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d003      	beq.n	8001d4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f000 f8b1 	bl	8001eae <HAL_TIM_IC_CaptureCallback>
 8001d4c:	e005      	b.n	8001d5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f000 f8a3 	bl	8001e9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f000 f8b4 	bl	8001ec2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	691b      	ldr	r3, [r3, #16]
 8001d66:	f003 0310 	and.w	r3, r3, #16
 8001d6a:	2b10      	cmp	r3, #16
 8001d6c:	d122      	bne.n	8001db4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	f003 0310 	and.w	r3, r3, #16
 8001d78:	2b10      	cmp	r3, #16
 8001d7a:	d11b      	bne.n	8001db4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f06f 0210 	mvn.w	r2, #16
 8001d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2208      	movs	r2, #8
 8001d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d003      	beq.n	8001da2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f000 f887 	bl	8001eae <HAL_TIM_IC_CaptureCallback>
 8001da0:	e005      	b.n	8001dae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 f879 	bl	8001e9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f000 f88a 	bl	8001ec2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d10e      	bne.n	8001de0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d107      	bne.n	8001de0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f06f 0201 	mvn.w	r2, #1
 8001dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7fe fbf6 	bl	80005cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dea:	2b80      	cmp	r3, #128	; 0x80
 8001dec:	d10e      	bne.n	8001e0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001df8:	2b80      	cmp	r3, #128	; 0x80
 8001dfa:	d107      	bne.n	8001e0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 f914 	bl	8002034 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e1a:	d10e      	bne.n	8001e3a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e26:	2b80      	cmp	r3, #128	; 0x80
 8001e28:	d107      	bne.n	8001e3a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001e32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f000 f907 	bl	8002048 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	691b      	ldr	r3, [r3, #16]
 8001e40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e44:	2b40      	cmp	r3, #64	; 0x40
 8001e46:	d10e      	bne.n	8001e66 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e52:	2b40      	cmp	r3, #64	; 0x40
 8001e54:	d107      	bne.n	8001e66 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f000 f838 	bl	8001ed6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	691b      	ldr	r3, [r3, #16]
 8001e6c:	f003 0320 	and.w	r3, r3, #32
 8001e70:	2b20      	cmp	r3, #32
 8001e72:	d10e      	bne.n	8001e92 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	68db      	ldr	r3, [r3, #12]
 8001e7a:	f003 0320 	and.w	r3, r3, #32
 8001e7e:	2b20      	cmp	r3, #32
 8001e80:	d107      	bne.n	8001e92 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f06f 0220 	mvn.w	r2, #32
 8001e8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f000 f8c7 	bl	8002020 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b083      	sub	sp, #12
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr

08001eae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b083      	sub	sp, #12
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b083      	sub	sp, #12
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr

08001ed6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b083      	sub	sp, #12
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ede:	bf00      	nop
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
	...

08001eec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4a40      	ldr	r2, [pc, #256]	; (8002000 <TIM_Base_SetConfig+0x114>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d013      	beq.n	8001f2c <TIM_Base_SetConfig+0x40>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f0a:	d00f      	beq.n	8001f2c <TIM_Base_SetConfig+0x40>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4a3d      	ldr	r2, [pc, #244]	; (8002004 <TIM_Base_SetConfig+0x118>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d00b      	beq.n	8001f2c <TIM_Base_SetConfig+0x40>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a3c      	ldr	r2, [pc, #240]	; (8002008 <TIM_Base_SetConfig+0x11c>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d007      	beq.n	8001f2c <TIM_Base_SetConfig+0x40>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a3b      	ldr	r2, [pc, #236]	; (800200c <TIM_Base_SetConfig+0x120>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d003      	beq.n	8001f2c <TIM_Base_SetConfig+0x40>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a3a      	ldr	r2, [pc, #232]	; (8002010 <TIM_Base_SetConfig+0x124>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d108      	bne.n	8001f3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	68fa      	ldr	r2, [r7, #12]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a2f      	ldr	r2, [pc, #188]	; (8002000 <TIM_Base_SetConfig+0x114>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d01f      	beq.n	8001f86 <TIM_Base_SetConfig+0x9a>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f4c:	d01b      	beq.n	8001f86 <TIM_Base_SetConfig+0x9a>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a2c      	ldr	r2, [pc, #176]	; (8002004 <TIM_Base_SetConfig+0x118>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d017      	beq.n	8001f86 <TIM_Base_SetConfig+0x9a>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a2b      	ldr	r2, [pc, #172]	; (8002008 <TIM_Base_SetConfig+0x11c>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d013      	beq.n	8001f86 <TIM_Base_SetConfig+0x9a>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a2a      	ldr	r2, [pc, #168]	; (800200c <TIM_Base_SetConfig+0x120>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d00f      	beq.n	8001f86 <TIM_Base_SetConfig+0x9a>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a29      	ldr	r2, [pc, #164]	; (8002010 <TIM_Base_SetConfig+0x124>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d00b      	beq.n	8001f86 <TIM_Base_SetConfig+0x9a>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a28      	ldr	r2, [pc, #160]	; (8002014 <TIM_Base_SetConfig+0x128>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d007      	beq.n	8001f86 <TIM_Base_SetConfig+0x9a>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a27      	ldr	r2, [pc, #156]	; (8002018 <TIM_Base_SetConfig+0x12c>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d003      	beq.n	8001f86 <TIM_Base_SetConfig+0x9a>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a26      	ldr	r2, [pc, #152]	; (800201c <TIM_Base_SetConfig+0x130>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d108      	bne.n	8001f98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	68fa      	ldr	r2, [r7, #12]
 8001faa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	689a      	ldr	r2, [r3, #8]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	4a10      	ldr	r2, [pc, #64]	; (8002000 <TIM_Base_SetConfig+0x114>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d00f      	beq.n	8001fe4 <TIM_Base_SetConfig+0xf8>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a12      	ldr	r2, [pc, #72]	; (8002010 <TIM_Base_SetConfig+0x124>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d00b      	beq.n	8001fe4 <TIM_Base_SetConfig+0xf8>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a11      	ldr	r2, [pc, #68]	; (8002014 <TIM_Base_SetConfig+0x128>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d007      	beq.n	8001fe4 <TIM_Base_SetConfig+0xf8>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a10      	ldr	r2, [pc, #64]	; (8002018 <TIM_Base_SetConfig+0x12c>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d003      	beq.n	8001fe4 <TIM_Base_SetConfig+0xf8>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a0f      	ldr	r2, [pc, #60]	; (800201c <TIM_Base_SetConfig+0x130>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d103      	bne.n	8001fec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	691a      	ldr	r2, [r3, #16]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	615a      	str	r2, [r3, #20]
}
 8001ff2:	bf00      	nop
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	40012c00 	.word	0x40012c00
 8002004:	40000400 	.word	0x40000400
 8002008:	40000800 	.word	0x40000800
 800200c:	40000c00 	.word	0x40000c00
 8002010:	40013400 	.word	0x40013400
 8002014:	40014000 	.word	0x40014000
 8002018:	40014400 	.word	0x40014400
 800201c:	40014800 	.word	0x40014800

08002020 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002050:	bf00      	nop
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f103 0208 	add.w	r2, r3, #8
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f04f 32ff 	mov.w	r2, #4294967295
 8002074:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f103 0208 	add.w	r2, r3, #8
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f103 0208 	add.w	r2, r3, #8
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002090:	bf00      	nop
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80020aa:	bf00      	nop
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80020b6:	b480      	push	{r7}
 80020b8:	b085      	sub	sp, #20
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
 80020be:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	689a      	ldr	r2, [r3, #8]
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	683a      	ldr	r2, [r7, #0]
 80020da:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	1c5a      	adds	r2, r3, #1
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	601a      	str	r2, [r3, #0]
}
 80020f2:	bf00      	nop
 80020f4:	3714      	adds	r7, #20
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80020fe:	b480      	push	{r7}
 8002100:	b085      	sub	sp, #20
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
 8002106:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002114:	d103      	bne.n	800211e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	e00c      	b.n	8002138 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	3308      	adds	r3, #8
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	e002      	b.n	800212c <vListInsert+0x2e>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	429a      	cmp	r2, r3
 8002136:	d2f6      	bcs.n	8002126 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	685a      	ldr	r2, [r3, #4]
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	1c5a      	adds	r2, r3, #1
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	601a      	str	r2, [r3, #0]
}
 8002164:	bf00      	nop
 8002166:	3714      	adds	r7, #20
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr

08002170 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	6892      	ldr	r2, [r2, #8]
 8002186:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	6852      	ldr	r2, [r2, #4]
 8002190:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	429a      	cmp	r2, r3
 800219a:	d103      	bne.n	80021a4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	1e5a      	subs	r2, r3, #1
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d10a      	bne.n	80021ee <xQueueGenericReset+0x2a>
        __asm volatile
 80021d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021dc:	f383 8811 	msr	BASEPRI, r3
 80021e0:	f3bf 8f6f 	isb	sy
 80021e4:	f3bf 8f4f 	dsb	sy
 80021e8:	60bb      	str	r3, [r7, #8]
    }
 80021ea:	bf00      	nop
 80021ec:	e7fe      	b.n	80021ec <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80021ee:	f002 f851 	bl	8004294 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021fa:	68f9      	ldr	r1, [r7, #12]
 80021fc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80021fe:	fb01 f303 	mul.w	r3, r1, r3
 8002202:	441a      	add	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2200      	movs	r2, #0
 800220c:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800221e:	3b01      	subs	r3, #1
 8002220:	68f9      	ldr	r1, [r7, #12]
 8002222:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002224:	fb01 f303 	mul.w	r3, r1, r3
 8002228:	441a      	add	r2, r3
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	22ff      	movs	r2, #255	; 0xff
 8002232:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	22ff      	movs	r2, #255	; 0xff
 800223a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d109      	bne.n	8002258 <xQueueGenericReset+0x94>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	691b      	ldr	r3, [r3, #16]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00f      	beq.n	800226c <xQueueGenericReset+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	3310      	adds	r3, #16
 8002250:	4618      	mov	r0, r3
 8002252:	f001 f8b3 	bl	80033bc <xTaskRemoveFromEventList>
 8002256:	e009      	b.n	800226c <xQueueGenericReset+0xa8>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	3310      	adds	r3, #16
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff fefd 	bl	800205c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	3324      	adds	r3, #36	; 0x24
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff fef8 	bl	800205c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800226c:	f002 f842 	bl	80042f4 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002270:	2301      	movs	r3, #1
}
 8002272:	4618      	mov	r0, r3
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800227a:	b580      	push	{r7, lr}
 800227c:	b08c      	sub	sp, #48	; 0x30
 800227e:	af02      	add	r7, sp, #8
 8002280:	60f8      	str	r0, [r7, #12]
 8002282:	60b9      	str	r1, [r7, #8]
 8002284:	4613      	mov	r3, r2
 8002286:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d10a      	bne.n	80022a4 <xQueueGenericCreate+0x2a>
        __asm volatile
 800228e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002292:	f383 8811 	msr	BASEPRI, r3
 8002296:	f3bf 8f6f 	isb	sy
 800229a:	f3bf 8f4f 	dsb	sy
 800229e:	61bb      	str	r3, [r7, #24]
    }
 80022a0:	bf00      	nop
 80022a2:	e7fe      	b.n	80022a2 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	68ba      	ldr	r2, [r7, #8]
 80022a8:	fb02 f303 	mul.w	r3, r2, r3
 80022ac:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d006      	beq.n	80022c2 <xQueueGenericCreate+0x48>
 80022b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022bc:	68fa      	ldr	r2, [r7, #12]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d101      	bne.n	80022c6 <xQueueGenericCreate+0x4c>
 80022c2:	2301      	movs	r3, #1
 80022c4:	e000      	b.n	80022c8 <xQueueGenericCreate+0x4e>
 80022c6:	2300      	movs	r3, #0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d10a      	bne.n	80022e2 <xQueueGenericCreate+0x68>
        __asm volatile
 80022cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022d0:	f383 8811 	msr	BASEPRI, r3
 80022d4:	f3bf 8f6f 	isb	sy
 80022d8:	f3bf 8f4f 	dsb	sy
 80022dc:	617b      	str	r3, [r7, #20]
    }
 80022de:	bf00      	nop
 80022e0:	e7fe      	b.n	80022e0 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80022e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e4:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80022e8:	d90a      	bls.n	8002300 <xQueueGenericCreate+0x86>
        __asm volatile
 80022ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022ee:	f383 8811 	msr	BASEPRI, r3
 80022f2:	f3bf 8f6f 	isb	sy
 80022f6:	f3bf 8f4f 	dsb	sy
 80022fa:	613b      	str	r3, [r7, #16]
    }
 80022fc:	bf00      	nop
 80022fe:	e7fe      	b.n	80022fe <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002302:	3350      	adds	r3, #80	; 0x50
 8002304:	4618      	mov	r0, r3
 8002306:	f002 f8e9 	bl	80044dc <pvPortMalloc>
 800230a:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 800230c:	6a3b      	ldr	r3, [r7, #32]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d00d      	beq.n	800232e <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002312:	6a3b      	ldr	r3, [r7, #32]
 8002314:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	3350      	adds	r3, #80	; 0x50
 800231a:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800231c:	79fa      	ldrb	r2, [r7, #7]
 800231e:	6a3b      	ldr	r3, [r7, #32]
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	4613      	mov	r3, r2
 8002324:	69fa      	ldr	r2, [r7, #28]
 8002326:	68b9      	ldr	r1, [r7, #8]
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f000 f805 	bl	8002338 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800232e:	6a3b      	ldr	r3, [r7, #32]
    }
 8002330:	4618      	mov	r0, r3
 8002332:	3728      	adds	r7, #40	; 0x28
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}

08002338 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
 8002344:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d103      	bne.n	8002354 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	e002      	b.n	800235a <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	68fa      	ldr	r2, [r7, #12]
 800235e:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	68ba      	ldr	r2, [r7, #8]
 8002364:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002366:	2101      	movs	r1, #1
 8002368:	69b8      	ldr	r0, [r7, #24]
 800236a:	f7ff ff2b 	bl	80021c4 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	78fa      	ldrb	r2, [r7, #3]
 8002372:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8002376:	78fb      	ldrb	r3, [r7, #3]
 8002378:	68ba      	ldr	r2, [r7, #8]
 800237a:	68f9      	ldr	r1, [r7, #12]
 800237c:	2073      	movs	r0, #115	; 0x73
 800237e:	f003 fc7b 	bl	8005c78 <SEGGER_SYSVIEW_RecordU32x3>
}
 8002382:	bf00      	nop
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
	...

0800238c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b090      	sub	sp, #64	; 0x40
 8002390:	af02      	add	r7, sp, #8
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
 8002398:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800239a:	2300      	movs	r3, #0
 800239c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 80023a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d10a      	bne.n	80023be <xQueueGenericSend+0x32>
        __asm volatile
 80023a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023ac:	f383 8811 	msr	BASEPRI, r3
 80023b0:	f3bf 8f6f 	isb	sy
 80023b4:	f3bf 8f4f 	dsb	sy
 80023b8:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80023ba:	bf00      	nop
 80023bc:	e7fe      	b.n	80023bc <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d103      	bne.n	80023cc <xQueueGenericSend+0x40>
 80023c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d101      	bne.n	80023d0 <xQueueGenericSend+0x44>
 80023cc:	2301      	movs	r3, #1
 80023ce:	e000      	b.n	80023d2 <xQueueGenericSend+0x46>
 80023d0:	2300      	movs	r3, #0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d10a      	bne.n	80023ec <xQueueGenericSend+0x60>
        __asm volatile
 80023d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023da:	f383 8811 	msr	BASEPRI, r3
 80023de:	f3bf 8f6f 	isb	sy
 80023e2:	f3bf 8f4f 	dsb	sy
 80023e6:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80023e8:	bf00      	nop
 80023ea:	e7fe      	b.n	80023ea <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d103      	bne.n	80023fa <xQueueGenericSend+0x6e>
 80023f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d101      	bne.n	80023fe <xQueueGenericSend+0x72>
 80023fa:	2301      	movs	r3, #1
 80023fc:	e000      	b.n	8002400 <xQueueGenericSend+0x74>
 80023fe:	2300      	movs	r3, #0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d10a      	bne.n	800241a <xQueueGenericSend+0x8e>
        __asm volatile
 8002404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002408:	f383 8811 	msr	BASEPRI, r3
 800240c:	f3bf 8f6f 	isb	sy
 8002410:	f3bf 8f4f 	dsb	sy
 8002414:	623b      	str	r3, [r7, #32]
    }
 8002416:	bf00      	nop
 8002418:	e7fe      	b.n	8002418 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800241a:	f001 f969 	bl	80036f0 <xTaskGetSchedulerState>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d102      	bne.n	800242a <xQueueGenericSend+0x9e>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <xQueueGenericSend+0xa2>
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <xQueueGenericSend+0xa4>
 800242e:	2300      	movs	r3, #0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d10a      	bne.n	800244a <xQueueGenericSend+0xbe>
        __asm volatile
 8002434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002438:	f383 8811 	msr	BASEPRI, r3
 800243c:	f3bf 8f6f 	isb	sy
 8002440:	f3bf 8f4f 	dsb	sy
 8002444:	61fb      	str	r3, [r7, #28]
    }
 8002446:	bf00      	nop
 8002448:	e7fe      	b.n	8002448 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800244a:	f001 ff23 	bl	8004294 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800244e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002450:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002456:	429a      	cmp	r2, r3
 8002458:	d302      	bcc.n	8002460 <xQueueGenericSend+0xd4>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	2b02      	cmp	r3, #2
 800245e:	d11f      	bne.n	80024a0 <xQueueGenericSend+0x114>
            {
                traceQUEUE_SEND( pxQueue );
 8002460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002462:	4618      	mov	r0, r3
 8002464:	f004 f994 	bl	8006790 <SEGGER_SYSVIEW_ShrinkId>
 8002468:	68ba      	ldr	r2, [r7, #8]
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	460b      	mov	r3, r1
 8002472:	4601      	mov	r1, r0
 8002474:	205a      	movs	r0, #90	; 0x5a
 8002476:	f003 fc75 	bl	8005d64 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800247a:	683a      	ldr	r2, [r7, #0]
 800247c:	68b9      	ldr	r1, [r7, #8]
 800247e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002480:	f000 fa56 	bl	8002930 <prvCopyDataToQueue>
 8002484:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248a:	2b00      	cmp	r3, #0
 800248c:	d004      	beq.n	8002498 <xQueueGenericSend+0x10c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800248e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002490:	3324      	adds	r3, #36	; 0x24
 8002492:	4618      	mov	r0, r3
 8002494:	f000 ff92 	bl	80033bc <xTaskRemoveFromEventList>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002498:	f001 ff2c 	bl	80042f4 <vPortExitCritical>
                return pdPASS;
 800249c:	2301      	movs	r3, #1
 800249e:	e07d      	b.n	800259c <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d110      	bne.n	80024c8 <xQueueGenericSend+0x13c>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80024a6:	f001 ff25 	bl	80042f4 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 80024aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ac:	4618      	mov	r0, r3
 80024ae:	f004 f96f 	bl	8006790 <SEGGER_SYSVIEW_ShrinkId>
 80024b2:	68ba      	ldr	r2, [r7, #8]
 80024b4:	6879      	ldr	r1, [r7, #4]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	9300      	str	r3, [sp, #0]
 80024ba:	460b      	mov	r3, r1
 80024bc:	4601      	mov	r1, r0
 80024be:	205a      	movs	r0, #90	; 0x5a
 80024c0:	f003 fc50 	bl	8005d64 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 80024c4:	2300      	movs	r3, #0
 80024c6:	e069      	b.n	800259c <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 80024c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d106      	bne.n	80024dc <xQueueGenericSend+0x150>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80024ce:	f107 0314 	add.w	r3, r7, #20
 80024d2:	4618      	mov	r0, r3
 80024d4:	f000 ffd8 	bl	8003488 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80024d8:	2301      	movs	r3, #1
 80024da:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80024dc:	f001 ff0a 	bl	80042f4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80024e0:	f000 fd54 	bl	8002f8c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80024e4:	f001 fed6 	bl	8004294 <vPortEnterCritical>
 80024e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80024ee:	b25b      	sxtb	r3, r3
 80024f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f4:	d103      	bne.n	80024fe <xQueueGenericSend+0x172>
 80024f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002500:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002504:	b25b      	sxtb	r3, r3
 8002506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800250a:	d103      	bne.n	8002514 <xQueueGenericSend+0x188>
 800250c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800250e:	2200      	movs	r2, #0
 8002510:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002514:	f001 feee 	bl	80042f4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002518:	1d3a      	adds	r2, r7, #4
 800251a:	f107 0314 	add.w	r3, r7, #20
 800251e:	4611      	mov	r1, r2
 8002520:	4618      	mov	r0, r3
 8002522:	f000 ffc7 	bl	80034b4 <xTaskCheckForTimeOut>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d124      	bne.n	8002576 <xQueueGenericSend+0x1ea>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800252c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800252e:	f000 faf7 	bl	8002b20 <prvIsQueueFull>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d018      	beq.n	800256a <xQueueGenericSend+0x1de>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800253a:	3310      	adds	r3, #16
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	4611      	mov	r1, r2
 8002540:	4618      	mov	r0, r3
 8002542:	f000 fee9 	bl	8003318 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002546:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002548:	f000 fa82 	bl	8002a50 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800254c:	f000 fd2c 	bl	8002fa8 <xTaskResumeAll>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	f47f af79 	bne.w	800244a <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8002558:	4b12      	ldr	r3, [pc, #72]	; (80025a4 <xQueueGenericSend+0x218>)
 800255a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	f3bf 8f4f 	dsb	sy
 8002564:	f3bf 8f6f 	isb	sy
 8002568:	e76f      	b.n	800244a <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800256a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800256c:	f000 fa70 	bl	8002a50 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002570:	f000 fd1a 	bl	8002fa8 <xTaskResumeAll>
 8002574:	e769      	b.n	800244a <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002576:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002578:	f000 fa6a 	bl	8002a50 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800257c:	f000 fd14 	bl	8002fa8 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8002580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002582:	4618      	mov	r0, r3
 8002584:	f004 f904 	bl	8006790 <SEGGER_SYSVIEW_ShrinkId>
 8002588:	68ba      	ldr	r2, [r7, #8]
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	9300      	str	r3, [sp, #0]
 8002590:	460b      	mov	r3, r1
 8002592:	4601      	mov	r1, r0
 8002594:	205a      	movs	r0, #90	; 0x5a
 8002596:	f003 fbe5 	bl	8005d64 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 800259a:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800259c:	4618      	mov	r0, r3
 800259e:	3738      	adds	r7, #56	; 0x38
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	e000ed04 	.word	0xe000ed04

080025a8 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b090      	sub	sp, #64	; 0x40
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
 80025b4:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 80025ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d10a      	bne.n	80025d6 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 80025c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025c4:	f383 8811 	msr	BASEPRI, r3
 80025c8:	f3bf 8f6f 	isb	sy
 80025cc:	f3bf 8f4f 	dsb	sy
 80025d0:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80025d2:	bf00      	nop
 80025d4:	e7fe      	b.n	80025d4 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d103      	bne.n	80025e4 <xQueueGenericSendFromISR+0x3c>
 80025dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <xQueueGenericSendFromISR+0x40>
 80025e4:	2301      	movs	r3, #1
 80025e6:	e000      	b.n	80025ea <xQueueGenericSendFromISR+0x42>
 80025e8:	2300      	movs	r3, #0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10a      	bne.n	8002604 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 80025ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025f2:	f383 8811 	msr	BASEPRI, r3
 80025f6:	f3bf 8f6f 	isb	sy
 80025fa:	f3bf 8f4f 	dsb	sy
 80025fe:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002600:	bf00      	nop
 8002602:	e7fe      	b.n	8002602 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	2b02      	cmp	r3, #2
 8002608:	d103      	bne.n	8002612 <xQueueGenericSendFromISR+0x6a>
 800260a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800260c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800260e:	2b01      	cmp	r3, #1
 8002610:	d101      	bne.n	8002616 <xQueueGenericSendFromISR+0x6e>
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <xQueueGenericSendFromISR+0x70>
 8002616:	2300      	movs	r3, #0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d10a      	bne.n	8002632 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 800261c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002620:	f383 8811 	msr	BASEPRI, r3
 8002624:	f3bf 8f6f 	isb	sy
 8002628:	f3bf 8f4f 	dsb	sy
 800262c:	623b      	str	r3, [r7, #32]
    }
 800262e:	bf00      	nop
 8002630:	e7fe      	b.n	8002630 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002632:	f001 ff13 	bl	800445c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8002636:	f3ef 8211 	mrs	r2, BASEPRI
 800263a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800263e:	f383 8811 	msr	BASEPRI, r3
 8002642:	f3bf 8f6f 	isb	sy
 8002646:	f3bf 8f4f 	dsb	sy
 800264a:	61fa      	str	r2, [r7, #28]
 800264c:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 800264e:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002650:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002654:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800265a:	429a      	cmp	r2, r3
 800265c:	d302      	bcc.n	8002664 <xQueueGenericSendFromISR+0xbc>
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	2b02      	cmp	r3, #2
 8002662:	d148      	bne.n	80026f6 <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8002664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002666:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800266a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800266e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002672:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002676:	4618      	mov	r0, r3
 8002678:	f004 f88a 	bl	8006790 <SEGGER_SYSVIEW_ShrinkId>
 800267c:	4601      	mov	r1, r0
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	461a      	mov	r2, r3
 8002682:	2060      	movs	r0, #96	; 0x60
 8002684:	f003 fa9e 	bl	8005bc4 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002688:	683a      	ldr	r2, [r7, #0]
 800268a:	68b9      	ldr	r1, [r7, #8]
 800268c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800268e:	f000 f94f 	bl	8002930 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002692:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800269a:	d112      	bne.n	80026c2 <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800269c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800269e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d025      	beq.n	80026f0 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80026a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026a6:	3324      	adds	r3, #36	; 0x24
 80026a8:	4618      	mov	r0, r3
 80026aa:	f000 fe87 	bl	80033bc <xTaskRemoveFromEventList>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d01d      	beq.n	80026f0 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d01a      	beq.n	80026f0 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2201      	movs	r2, #1
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	e016      	b.n	80026f0 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 80026c2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80026c6:	2b7f      	cmp	r3, #127	; 0x7f
 80026c8:	d10a      	bne.n	80026e0 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 80026ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ce:	f383 8811 	msr	BASEPRI, r3
 80026d2:	f3bf 8f6f 	isb	sy
 80026d6:	f3bf 8f4f 	dsb	sy
 80026da:	617b      	str	r3, [r7, #20]
    }
 80026dc:	bf00      	nop
 80026de:	e7fe      	b.n	80026de <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80026e0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80026e4:	3301      	adds	r3, #1
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	b25a      	sxtb	r2, r3
 80026ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80026f0:	2301      	movs	r3, #1
 80026f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 80026f4:	e00b      	b.n	800270e <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 80026f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026f8:	4618      	mov	r0, r3
 80026fa:	f004 f849 	bl	8006790 <SEGGER_SYSVIEW_ShrinkId>
 80026fe:	4601      	mov	r1, r0
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	461a      	mov	r2, r3
 8002704:	2060      	movs	r0, #96	; 0x60
 8002706:	f003 fa5d 	bl	8005bc4 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 800270a:	2300      	movs	r3, #0
 800270c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800270e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002710:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002718:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800271a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800271c:	4618      	mov	r0, r3
 800271e:	3740      	adds	r7, #64	; 0x40
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002724:	b590      	push	{r4, r7, lr}
 8002726:	b08f      	sub	sp, #60	; 0x3c
 8002728:	af02      	add	r7, sp, #8
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002730:	2300      	movs	r3, #0
 8002732:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800273a:	2b00      	cmp	r3, #0
 800273c:	d10a      	bne.n	8002754 <xQueueReceive+0x30>
        __asm volatile
 800273e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002742:	f383 8811 	msr	BASEPRI, r3
 8002746:	f3bf 8f6f 	isb	sy
 800274a:	f3bf 8f4f 	dsb	sy
 800274e:	623b      	str	r3, [r7, #32]
    }
 8002750:	bf00      	nop
 8002752:	e7fe      	b.n	8002752 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d103      	bne.n	8002762 <xQueueReceive+0x3e>
 800275a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <xQueueReceive+0x42>
 8002762:	2301      	movs	r3, #1
 8002764:	e000      	b.n	8002768 <xQueueReceive+0x44>
 8002766:	2300      	movs	r3, #0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d10a      	bne.n	8002782 <xQueueReceive+0x5e>
        __asm volatile
 800276c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002770:	f383 8811 	msr	BASEPRI, r3
 8002774:	f3bf 8f6f 	isb	sy
 8002778:	f3bf 8f4f 	dsb	sy
 800277c:	61fb      	str	r3, [r7, #28]
    }
 800277e:	bf00      	nop
 8002780:	e7fe      	b.n	8002780 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002782:	f000 ffb5 	bl	80036f0 <xTaskGetSchedulerState>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d102      	bne.n	8002792 <xQueueReceive+0x6e>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <xQueueReceive+0x72>
 8002792:	2301      	movs	r3, #1
 8002794:	e000      	b.n	8002798 <xQueueReceive+0x74>
 8002796:	2300      	movs	r3, #0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d10a      	bne.n	80027b2 <xQueueReceive+0x8e>
        __asm volatile
 800279c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a0:	f383 8811 	msr	BASEPRI, r3
 80027a4:	f3bf 8f6f 	isb	sy
 80027a8:	f3bf 8f4f 	dsb	sy
 80027ac:	61bb      	str	r3, [r7, #24]
    }
 80027ae:	bf00      	nop
 80027b0:	e7fe      	b.n	80027b0 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80027b2:	f001 fd6f 	bl	8004294 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80027b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ba:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80027bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d024      	beq.n	800280c <xQueueReceive+0xe8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80027c2:	68b9      	ldr	r1, [r7, #8]
 80027c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027c6:	f000 f91d 	bl	8002a04 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 80027ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027cc:	4618      	mov	r0, r3
 80027ce:	f003 ffdf 	bl	8006790 <SEGGER_SYSVIEW_ShrinkId>
 80027d2:	4604      	mov	r4, r0
 80027d4:	2000      	movs	r0, #0
 80027d6:	f003 ffdb 	bl	8006790 <SEGGER_SYSVIEW_ShrinkId>
 80027da:	4602      	mov	r2, r0
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2101      	movs	r1, #1
 80027e0:	9100      	str	r1, [sp, #0]
 80027e2:	4621      	mov	r1, r4
 80027e4:	205c      	movs	r0, #92	; 0x5c
 80027e6:	f003 fabd 	bl	8005d64 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80027ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ec:	1e5a      	subs	r2, r3, #1
 80027ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027f0:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80027f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d004      	beq.n	8002804 <xQueueReceive+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80027fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027fc:	3310      	adds	r3, #16
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 fddc 	bl	80033bc <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002804:	f001 fd76 	bl	80042f4 <vPortExitCritical>
                return pdPASS;
 8002808:	2301      	movs	r3, #1
 800280a:	e08a      	b.n	8002922 <xQueueReceive+0x1fe>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d113      	bne.n	800283a <xQueueReceive+0x116>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002812:	f001 fd6f 	bl	80042f4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002818:	4618      	mov	r0, r3
 800281a:	f003 ffb9 	bl	8006790 <SEGGER_SYSVIEW_ShrinkId>
 800281e:	4604      	mov	r4, r0
 8002820:	2000      	movs	r0, #0
 8002822:	f003 ffb5 	bl	8006790 <SEGGER_SYSVIEW_ShrinkId>
 8002826:	4602      	mov	r2, r0
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2101      	movs	r1, #1
 800282c:	9100      	str	r1, [sp, #0]
 800282e:	4621      	mov	r1, r4
 8002830:	205c      	movs	r0, #92	; 0x5c
 8002832:	f003 fa97 	bl	8005d64 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8002836:	2300      	movs	r3, #0
 8002838:	e073      	b.n	8002922 <xQueueReceive+0x1fe>
                }
                else if( xEntryTimeSet == pdFALSE )
 800283a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800283c:	2b00      	cmp	r3, #0
 800283e:	d106      	bne.n	800284e <xQueueReceive+0x12a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002840:	f107 0310 	add.w	r3, r7, #16
 8002844:	4618      	mov	r0, r3
 8002846:	f000 fe1f 	bl	8003488 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800284a:	2301      	movs	r3, #1
 800284c:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800284e:	f001 fd51 	bl	80042f4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002852:	f000 fb9b 	bl	8002f8c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002856:	f001 fd1d 	bl	8004294 <vPortEnterCritical>
 800285a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800285c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002860:	b25b      	sxtb	r3, r3
 8002862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002866:	d103      	bne.n	8002870 <xQueueReceive+0x14c>
 8002868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002872:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002876:	b25b      	sxtb	r3, r3
 8002878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800287c:	d103      	bne.n	8002886 <xQueueReceive+0x162>
 800287e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002880:	2200      	movs	r2, #0
 8002882:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002886:	f001 fd35 	bl	80042f4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800288a:	1d3a      	adds	r2, r7, #4
 800288c:	f107 0310 	add.w	r3, r7, #16
 8002890:	4611      	mov	r1, r2
 8002892:	4618      	mov	r0, r3
 8002894:	f000 fe0e 	bl	80034b4 <xTaskCheckForTimeOut>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d124      	bne.n	80028e8 <xQueueReceive+0x1c4>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800289e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028a0:	f000 f928 	bl	8002af4 <prvIsQueueEmpty>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d018      	beq.n	80028dc <xQueueReceive+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80028aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ac:	3324      	adds	r3, #36	; 0x24
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	4611      	mov	r1, r2
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 fd30 	bl	8003318 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80028b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028ba:	f000 f8c9 	bl	8002a50 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80028be:	f000 fb73 	bl	8002fa8 <xTaskResumeAll>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	f47f af74 	bne.w	80027b2 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80028ca:	4b18      	ldr	r3, [pc, #96]	; (800292c <xQueueReceive+0x208>)
 80028cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	f3bf 8f4f 	dsb	sy
 80028d6:	f3bf 8f6f 	isb	sy
 80028da:	e76a      	b.n	80027b2 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80028dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028de:	f000 f8b7 	bl	8002a50 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80028e2:	f000 fb61 	bl	8002fa8 <xTaskResumeAll>
 80028e6:	e764      	b.n	80027b2 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80028e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028ea:	f000 f8b1 	bl	8002a50 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80028ee:	f000 fb5b 	bl	8002fa8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80028f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028f4:	f000 f8fe 	bl	8002af4 <prvIsQueueEmpty>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f43f af59 	beq.w	80027b2 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002902:	4618      	mov	r0, r3
 8002904:	f003 ff44 	bl	8006790 <SEGGER_SYSVIEW_ShrinkId>
 8002908:	4604      	mov	r4, r0
 800290a:	2000      	movs	r0, #0
 800290c:	f003 ff40 	bl	8006790 <SEGGER_SYSVIEW_ShrinkId>
 8002910:	4602      	mov	r2, r0
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2101      	movs	r1, #1
 8002916:	9100      	str	r1, [sp, #0]
 8002918:	4621      	mov	r1, r4
 800291a:	205c      	movs	r0, #92	; 0x5c
 800291c:	f003 fa22 	bl	8005d64 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002920:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002922:	4618      	mov	r0, r3
 8002924:	3734      	adds	r7, #52	; 0x34
 8002926:	46bd      	mov	sp, r7
 8002928:	bd90      	pop	{r4, r7, pc}
 800292a:	bf00      	nop
 800292c:	e000ed04 	.word	0xe000ed04

08002930 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b086      	sub	sp, #24
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800293c:	2300      	movs	r3, #0
 800293e:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002944:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294a:	2b00      	cmp	r3, #0
 800294c:	d10d      	bne.n	800296a <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d14d      	bne.n	80029f2 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	4618      	mov	r0, r3
 800295c:	f000 fee6 	bl	800372c <xTaskPriorityDisinherit>
 8002960:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	609a      	str	r2, [r3, #8]
 8002968:	e043      	b.n	80029f2 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d119      	bne.n	80029a4 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6858      	ldr	r0, [r3, #4]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	461a      	mov	r2, r3
 800297a:	68b9      	ldr	r1, [r7, #8]
 800297c:	f004 f898 	bl	8006ab0 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002988:	441a      	add	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	429a      	cmp	r2, r3
 8002998:	d32b      	bcc.n	80029f2 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	605a      	str	r2, [r3, #4]
 80029a2:	e026      	b.n	80029f2 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	68d8      	ldr	r0, [r3, #12]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ac:	461a      	mov	r2, r3
 80029ae:	68b9      	ldr	r1, [r7, #8]
 80029b0:	f004 f87e 	bl	8006ab0 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	68da      	ldr	r2, [r3, #12]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029bc:	425b      	negs	r3, r3
 80029be:	441a      	add	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	68da      	ldr	r2, [r3, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d207      	bcs.n	80029e0 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	689a      	ldr	r2, [r3, #8]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d8:	425b      	negs	r3, r3
 80029da:	441a      	add	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d105      	bne.n	80029f2 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d002      	beq.n	80029f2 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	3b01      	subs	r3, #1
 80029f0:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1c5a      	adds	r2, r3, #1
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 80029fa:	697b      	ldr	r3, [r7, #20]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d018      	beq.n	8002a48 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68da      	ldr	r2, [r3, #12]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1e:	441a      	add	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	68da      	ldr	r2, [r3, #12]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d303      	bcc.n	8002a38 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	68d9      	ldr	r1, [r3, #12]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a40:	461a      	mov	r2, r3
 8002a42:	6838      	ldr	r0, [r7, #0]
 8002a44:	f004 f834 	bl	8006ab0 <memcpy>
    }
}
 8002a48:	bf00      	nop
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002a58:	f001 fc1c 	bl	8004294 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a62:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a64:	e011      	b.n	8002a8a <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d012      	beq.n	8002a94 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3324      	adds	r3, #36	; 0x24
 8002a72:	4618      	mov	r0, r3
 8002a74:	f000 fca2 	bl	80033bc <xTaskRemoveFromEventList>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002a7e:	f000 fd7f 	bl	8003580 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	3b01      	subs	r3, #1
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	dce9      	bgt.n	8002a66 <prvUnlockQueue+0x16>
 8002a92:	e000      	b.n	8002a96 <prvUnlockQueue+0x46>
                        break;
 8002a94:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	22ff      	movs	r2, #255	; 0xff
 8002a9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002a9e:	f001 fc29 	bl	80042f4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002aa2:	f001 fbf7 	bl	8004294 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002aac:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002aae:	e011      	b.n	8002ad4 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d012      	beq.n	8002ade <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3310      	adds	r3, #16
 8002abc:	4618      	mov	r0, r3
 8002abe:	f000 fc7d 	bl	80033bc <xTaskRemoveFromEventList>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002ac8:	f000 fd5a 	bl	8003580 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002acc:	7bbb      	ldrb	r3, [r7, #14]
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002ad4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	dce9      	bgt.n	8002ab0 <prvUnlockQueue+0x60>
 8002adc:	e000      	b.n	8002ae0 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002ade:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	22ff      	movs	r2, #255	; 0xff
 8002ae4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002ae8:	f001 fc04 	bl	80042f4 <vPortExitCritical>
}
 8002aec:	bf00      	nop
 8002aee:	3710      	adds	r7, #16
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002afc:	f001 fbca 	bl	8004294 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d102      	bne.n	8002b0e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	e001      	b.n	8002b12 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002b12:	f001 fbef 	bl	80042f4 <vPortExitCritical>

    return xReturn;
 8002b16:	68fb      	ldr	r3, [r7, #12]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3710      	adds	r7, #16
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002b28:	f001 fbb4 	bl	8004294 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d102      	bne.n	8002b3e <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	e001      	b.n	8002b42 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002b42:	f001 fbd7 	bl	80042f4 <vPortExitCritical>

    return xReturn;
 8002b46:	68fb      	ldr	r3, [r7, #12]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3710      	adds	r7, #16
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	e01e      	b.n	8002b9e <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002b60:	4a13      	ldr	r2, [pc, #76]	; (8002bb0 <vQueueAddToRegistry+0x60>)
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d115      	bne.n	8002b98 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002b6c:	4910      	ldr	r1, [pc, #64]	; (8002bb0 <vQueueAddToRegistry+0x60>)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002b76:	4a0e      	ldr	r2, [pc, #56]	; (8002bb0 <vQueueAddToRegistry+0x60>)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f003 fe03 	bl	8006790 <SEGGER_SYSVIEW_ShrinkId>
 8002b8a:	4601      	mov	r1, r0
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	2071      	movs	r0, #113	; 0x71
 8002b92:	f003 f817 	bl	8005bc4 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002b96:	e006      	b.n	8002ba6 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	60fb      	str	r3, [r7, #12]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2b07      	cmp	r3, #7
 8002ba2:	d9dd      	bls.n	8002b60 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002ba4:	bf00      	nop
 8002ba6:	bf00      	nop
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	200000e4 	.word	0x200000e4

08002bb4 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002bc4:	f001 fb66 	bl	8004294 <vPortEnterCritical>
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002bce:	b25b      	sxtb	r3, r3
 8002bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd4:	d103      	bne.n	8002bde <vQueueWaitForMessageRestricted+0x2a>
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002be4:	b25b      	sxtb	r3, r3
 8002be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bea:	d103      	bne.n	8002bf4 <vQueueWaitForMessageRestricted+0x40>
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bf4:	f001 fb7e 	bl	80042f4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d106      	bne.n	8002c0e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	3324      	adds	r3, #36	; 0x24
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	68b9      	ldr	r1, [r7, #8]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f000 fba9 	bl	8003360 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002c0e:	6978      	ldr	r0, [r7, #20]
 8002c10:	f7ff ff1e 	bl	8002a50 <prvUnlockQueue>
    }
 8002c14:	bf00      	nop
 8002c16:	3718      	adds	r7, #24
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b08c      	sub	sp, #48	; 0x30
 8002c20:	af04      	add	r7, sp, #16
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	603b      	str	r3, [r7, #0]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002c2c:	88fb      	ldrh	r3, [r7, #6]
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f001 fc53 	bl	80044dc <pvPortMalloc>
 8002c36:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00e      	beq.n	8002c5c <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002c3e:	2058      	movs	r0, #88	; 0x58
 8002c40:	f001 fc4c 	bl	80044dc <pvPortMalloc>
 8002c44:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	631a      	str	r2, [r3, #48]	; 0x30
 8002c52:	e005      	b.n	8002c60 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002c54:	6978      	ldr	r0, [r7, #20]
 8002c56:	f001 fd21 	bl	800469c <vPortFree>
 8002c5a:	e001      	b.n	8002c60 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d013      	beq.n	8002c8e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002c66:	88fa      	ldrh	r2, [r7, #6]
 8002c68:	2300      	movs	r3, #0
 8002c6a:	9303      	str	r3, [sp, #12]
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	9302      	str	r3, [sp, #8]
 8002c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c72:	9301      	str	r3, [sp, #4]
 8002c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c76:	9300      	str	r3, [sp, #0]
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	68b9      	ldr	r1, [r7, #8]
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f000 f80e 	bl	8002c9e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002c82:	69f8      	ldr	r0, [r7, #28]
 8002c84:	f000 f8a2 	bl	8002dcc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	61bb      	str	r3, [r7, #24]
 8002c8c:	e002      	b.n	8002c94 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c92:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002c94:	69bb      	ldr	r3, [r7, #24]
    }
 8002c96:	4618      	mov	r0, r3
 8002c98:	3720      	adds	r7, #32
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b088      	sub	sp, #32
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	60f8      	str	r0, [r7, #12]
 8002ca6:	60b9      	str	r1, [r7, #8]
 8002ca8:	607a      	str	r2, [r7, #4]
 8002caa:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cae:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	21a5      	movs	r1, #165	; 0xa5
 8002cb8:	f003 ff08 	bl	8006acc <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	4413      	add	r3, r2
 8002ccc:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	f023 0307 	bic.w	r3, r3, #7
 8002cd4:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	f003 0307 	and.w	r3, r3, #7
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d00a      	beq.n	8002cf6 <prvInitialiseNewTask+0x58>
        __asm volatile
 8002ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ce4:	f383 8811 	msr	BASEPRI, r3
 8002ce8:	f3bf 8f6f 	isb	sy
 8002cec:	f3bf 8f4f 	dsb	sy
 8002cf0:	617b      	str	r3, [r7, #20]
    }
 8002cf2:	bf00      	nop
 8002cf4:	e7fe      	b.n	8002cf4 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d01f      	beq.n	8002d3c <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	61fb      	str	r3, [r7, #28]
 8002d00:	e012      	b.n	8002d28 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	4413      	add	r3, r2
 8002d08:	7819      	ldrb	r1, [r3, #0]
 8002d0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	4413      	add	r3, r2
 8002d10:	3334      	adds	r3, #52	; 0x34
 8002d12:	460a      	mov	r2, r1
 8002d14:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002d16:	68ba      	ldr	r2, [r7, #8]
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d006      	beq.n	8002d30 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	3301      	adds	r3, #1
 8002d26:	61fb      	str	r3, [r7, #28]
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	2b09      	cmp	r3, #9
 8002d2c:	d9e9      	bls.n	8002d02 <prvInitialiseNewTask+0x64>
 8002d2e:	e000      	b.n	8002d32 <prvInitialiseNewTask+0x94>
            {
                break;
 8002d30:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002d3a:	e003      	b.n	8002d44 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d46:	2b04      	cmp	r3, #4
 8002d48:	d901      	bls.n	8002d4e <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002d4a:	2304      	movs	r3, #4
 8002d4c:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d52:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d58:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d62:	3304      	adds	r3, #4
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff f999 	bl	800209c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d6c:	3318      	adds	r3, #24
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff f994 	bl	800209c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d78:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d7c:	f1c3 0205 	rsb	r2, r3, #5
 8002d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d82:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d88:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d8c:	3350      	adds	r3, #80	; 0x50
 8002d8e:	2204      	movs	r2, #4
 8002d90:	2100      	movs	r1, #0
 8002d92:	4618      	mov	r0, r3
 8002d94:	f003 fe9a 	bl	8006acc <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d9a:	3354      	adds	r3, #84	; 0x54
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	2100      	movs	r1, #0
 8002da0:	4618      	mov	r0, r3
 8002da2:	f003 fe93 	bl	8006acc <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002da6:	683a      	ldr	r2, [r7, #0]
 8002da8:	68f9      	ldr	r1, [r7, #12]
 8002daa:	69b8      	ldr	r0, [r7, #24]
 8002dac:	f001 f8c8 	bl	8003f40 <pxPortInitialiseStack>
 8002db0:	4602      	mov	r2, r0
 8002db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db4:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d002      	beq.n	8002dc2 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002dc0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002dc2:	bf00      	nop
 8002dc4:	3720      	adds	r7, #32
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
	...

08002dcc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002dcc:	b5b0      	push	{r4, r5, r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af02      	add	r7, sp, #8
 8002dd2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002dd4:	f001 fa5e 	bl	8004294 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002dd8:	4b35      	ldr	r3, [pc, #212]	; (8002eb0 <prvAddNewTaskToReadyList+0xe4>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	3301      	adds	r3, #1
 8002dde:	4a34      	ldr	r2, [pc, #208]	; (8002eb0 <prvAddNewTaskToReadyList+0xe4>)
 8002de0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002de2:	4b34      	ldr	r3, [pc, #208]	; (8002eb4 <prvAddNewTaskToReadyList+0xe8>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d109      	bne.n	8002dfe <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002dea:	4a32      	ldr	r2, [pc, #200]	; (8002eb4 <prvAddNewTaskToReadyList+0xe8>)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002df0:	4b2f      	ldr	r3, [pc, #188]	; (8002eb0 <prvAddNewTaskToReadyList+0xe4>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d110      	bne.n	8002e1a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002df8:	f000 fbe0 	bl	80035bc <prvInitialiseTaskLists>
 8002dfc:	e00d      	b.n	8002e1a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002dfe:	4b2e      	ldr	r3, [pc, #184]	; (8002eb8 <prvAddNewTaskToReadyList+0xec>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d109      	bne.n	8002e1a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002e06:	4b2b      	ldr	r3, [pc, #172]	; (8002eb4 <prvAddNewTaskToReadyList+0xe8>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d802      	bhi.n	8002e1a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002e14:	4a27      	ldr	r2, [pc, #156]	; (8002eb4 <prvAddNewTaskToReadyList+0xe8>)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002e1a:	4b28      	ldr	r3, [pc, #160]	; (8002ebc <prvAddNewTaskToReadyList+0xf0>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	3301      	adds	r3, #1
 8002e20:	4a26      	ldr	r2, [pc, #152]	; (8002ebc <prvAddNewTaskToReadyList+0xf0>)
 8002e22:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002e24:	4b25      	ldr	r3, [pc, #148]	; (8002ebc <prvAddNewTaskToReadyList+0xf0>)
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d016      	beq.n	8002e60 <prvAddNewTaskToReadyList+0x94>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4618      	mov	r0, r3
 8002e36:	f003 fb85 	bl	8006544 <SEGGER_SYSVIEW_OnTaskCreate>
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	461d      	mov	r5, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	461c      	mov	r4, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e56:	1ae3      	subs	r3, r4, r3
 8002e58:	9300      	str	r3, [sp, #0]
 8002e5a:	462b      	mov	r3, r5
 8002e5c:	f001 fdea 	bl	8004a34 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f003 fbf2 	bl	800664c <SEGGER_SYSVIEW_OnTaskStartReady>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	409a      	lsls	r2, r3
 8002e70:	4b13      	ldr	r3, [pc, #76]	; (8002ec0 <prvAddNewTaskToReadyList+0xf4>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	4a12      	ldr	r2, [pc, #72]	; (8002ec0 <prvAddNewTaskToReadyList+0xf4>)
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e7e:	4613      	mov	r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	4413      	add	r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	4a0f      	ldr	r2, [pc, #60]	; (8002ec4 <prvAddNewTaskToReadyList+0xf8>)
 8002e88:	441a      	add	r2, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	4619      	mov	r1, r3
 8002e90:	4610      	mov	r0, r2
 8002e92:	f7ff f910 	bl	80020b6 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002e96:	f001 fa2d 	bl	80042f4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002e9a:	4b07      	ldr	r3, [pc, #28]	; (8002eb8 <prvAddNewTaskToReadyList+0xec>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002ea2:	4b04      	ldr	r3, [pc, #16]	; (8002eb4 <prvAddNewTaskToReadyList+0xe8>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002ea6:	bf00      	nop
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bdb0      	pop	{r4, r5, r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	200001fc 	.word	0x200001fc
 8002eb4:	20000124 	.word	0x20000124
 8002eb8:	20000208 	.word	0x20000208
 8002ebc:	20000218 	.word	0x20000218
 8002ec0:	20000204 	.word	0x20000204
 8002ec4:	20000128 	.word	0x20000128

08002ec8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b086      	sub	sp, #24
 8002ecc:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002ece:	4b27      	ldr	r3, [pc, #156]	; (8002f6c <vTaskStartScheduler+0xa4>)
 8002ed0:	9301      	str	r3, [sp, #4]
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	9300      	str	r3, [sp, #0]
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002edc:	4924      	ldr	r1, [pc, #144]	; (8002f70 <vTaskStartScheduler+0xa8>)
 8002ede:	4825      	ldr	r0, [pc, #148]	; (8002f74 <vTaskStartScheduler+0xac>)
 8002ee0:	f7ff fe9c 	bl	8002c1c <xTaskCreate>
 8002ee4:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d102      	bne.n	8002ef2 <vTaskStartScheduler+0x2a>
            {
                xReturn = xTimerCreateTimerTask();
 8002eec:	f000 fd16 	bl	800391c <xTimerCreateTimerTask>
 8002ef0:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d124      	bne.n	8002f42 <vTaskStartScheduler+0x7a>
        __asm volatile
 8002ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002efc:	f383 8811 	msr	BASEPRI, r3
 8002f00:	f3bf 8f6f 	isb	sy
 8002f04:	f3bf 8f4f 	dsb	sy
 8002f08:	60bb      	str	r3, [r7, #8]
    }
 8002f0a:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002f0c:	4b1a      	ldr	r3, [pc, #104]	; (8002f78 <vTaskStartScheduler+0xb0>)
 8002f0e:	f04f 32ff 	mov.w	r2, #4294967295
 8002f12:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002f14:	4b19      	ldr	r3, [pc, #100]	; (8002f7c <vTaskStartScheduler+0xb4>)
 8002f16:	2201      	movs	r2, #1
 8002f18:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002f1a:	4b19      	ldr	r3, [pc, #100]	; (8002f80 <vTaskStartScheduler+0xb8>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002f20:	4b18      	ldr	r3, [pc, #96]	; (8002f84 <vTaskStartScheduler+0xbc>)
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	4b11      	ldr	r3, [pc, #68]	; (8002f6c <vTaskStartScheduler+0xa4>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d102      	bne.n	8002f32 <vTaskStartScheduler+0x6a>
 8002f2c:	f003 faee 	bl	800650c <SEGGER_SYSVIEW_OnIdle>
 8002f30:	e004      	b.n	8002f3c <vTaskStartScheduler+0x74>
 8002f32:	4b14      	ldr	r3, [pc, #80]	; (8002f84 <vTaskStartScheduler+0xbc>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f003 fb46 	bl	80065c8 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002f3c:	f001 f88a 	bl	8004054 <xPortStartScheduler>
 8002f40:	e00e      	b.n	8002f60 <vTaskStartScheduler+0x98>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f48:	d10a      	bne.n	8002f60 <vTaskStartScheduler+0x98>
        __asm volatile
 8002f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f4e:	f383 8811 	msr	BASEPRI, r3
 8002f52:	f3bf 8f6f 	isb	sy
 8002f56:	f3bf 8f4f 	dsb	sy
 8002f5a:	607b      	str	r3, [r7, #4]
    }
 8002f5c:	bf00      	nop
 8002f5e:	e7fe      	b.n	8002f5e <vTaskStartScheduler+0x96>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002f60:	4b09      	ldr	r3, [pc, #36]	; (8002f88 <vTaskStartScheduler+0xc0>)
 8002f62:	681b      	ldr	r3, [r3, #0]
}
 8002f64:	bf00      	nop
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	20000220 	.word	0x20000220
 8002f70:	08007434 	.word	0x08007434
 8002f74:	08003599 	.word	0x08003599
 8002f78:	2000021c 	.word	0x2000021c
 8002f7c:	20000208 	.word	0x20000208
 8002f80:	20000200 	.word	0x20000200
 8002f84:	20000124 	.word	0x20000124
 8002f88:	2000000c 	.word	0x2000000c

08002f8c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002f90:	4b04      	ldr	r3, [pc, #16]	; (8002fa4 <vTaskSuspendAll+0x18>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	3301      	adds	r3, #1
 8002f96:	4a03      	ldr	r2, [pc, #12]	; (8002fa4 <vTaskSuspendAll+0x18>)
 8002f98:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002f9a:	bf00      	nop
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	20000224 	.word	0x20000224

08002fa8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002fb6:	4b3d      	ldr	r3, [pc, #244]	; (80030ac <xTaskResumeAll+0x104>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d10a      	bne.n	8002fd4 <xTaskResumeAll+0x2c>
        __asm volatile
 8002fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc2:	f383 8811 	msr	BASEPRI, r3
 8002fc6:	f3bf 8f6f 	isb	sy
 8002fca:	f3bf 8f4f 	dsb	sy
 8002fce:	603b      	str	r3, [r7, #0]
    }
 8002fd0:	bf00      	nop
 8002fd2:	e7fe      	b.n	8002fd2 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002fd4:	f001 f95e 	bl	8004294 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002fd8:	4b34      	ldr	r3, [pc, #208]	; (80030ac <xTaskResumeAll+0x104>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	4a33      	ldr	r2, [pc, #204]	; (80030ac <xTaskResumeAll+0x104>)
 8002fe0:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002fe2:	4b32      	ldr	r3, [pc, #200]	; (80030ac <xTaskResumeAll+0x104>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d159      	bne.n	800309e <xTaskResumeAll+0xf6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002fea:	4b31      	ldr	r3, [pc, #196]	; (80030b0 <xTaskResumeAll+0x108>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d055      	beq.n	800309e <xTaskResumeAll+0xf6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002ff2:	e032      	b.n	800305a <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ff4:	4b2f      	ldr	r3, [pc, #188]	; (80030b4 <xTaskResumeAll+0x10c>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	3318      	adds	r3, #24
 8003000:	4618      	mov	r0, r3
 8003002:	f7ff f8b5 	bl	8002170 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	3304      	adds	r3, #4
 800300a:	4618      	mov	r0, r3
 800300c:	f7ff f8b0 	bl	8002170 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	4618      	mov	r0, r3
 8003014:	f003 fb1a 	bl	800664c <SEGGER_SYSVIEW_OnTaskStartReady>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301c:	2201      	movs	r2, #1
 800301e:	409a      	lsls	r2, r3
 8003020:	4b25      	ldr	r3, [pc, #148]	; (80030b8 <xTaskResumeAll+0x110>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4313      	orrs	r3, r2
 8003026:	4a24      	ldr	r2, [pc, #144]	; (80030b8 <xTaskResumeAll+0x110>)
 8003028:	6013      	str	r3, [r2, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800302e:	4613      	mov	r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	4413      	add	r3, r2
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	4a21      	ldr	r2, [pc, #132]	; (80030bc <xTaskResumeAll+0x114>)
 8003038:	441a      	add	r2, r3
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	3304      	adds	r3, #4
 800303e:	4619      	mov	r1, r3
 8003040:	4610      	mov	r0, r2
 8003042:	f7ff f838 	bl	80020b6 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800304a:	4b1d      	ldr	r3, [pc, #116]	; (80030c0 <xTaskResumeAll+0x118>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003050:	429a      	cmp	r2, r3
 8003052:	d302      	bcc.n	800305a <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8003054:	4b1b      	ldr	r3, [pc, #108]	; (80030c4 <xTaskResumeAll+0x11c>)
 8003056:	2201      	movs	r2, #1
 8003058:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800305a:	4b16      	ldr	r3, [pc, #88]	; (80030b4 <xTaskResumeAll+0x10c>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1c8      	bne.n	8002ff4 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003068:	f000 fb26 	bl	80036b8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800306c:	4b16      	ldr	r3, [pc, #88]	; (80030c8 <xTaskResumeAll+0x120>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d010      	beq.n	800309a <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003078:	f000 f84a 	bl	8003110 <xTaskIncrementTick>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d002      	beq.n	8003088 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8003082:	4b10      	ldr	r3, [pc, #64]	; (80030c4 <xTaskResumeAll+0x11c>)
 8003084:	2201      	movs	r2, #1
 8003086:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	3b01      	subs	r3, #1
 800308c:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d1f1      	bne.n	8003078 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8003094:	4b0c      	ldr	r3, [pc, #48]	; (80030c8 <xTaskResumeAll+0x120>)
 8003096:	2200      	movs	r2, #0
 8003098:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800309a:	4b0a      	ldr	r3, [pc, #40]	; (80030c4 <xTaskResumeAll+0x11c>)
 800309c:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800309e:	f001 f929 	bl	80042f4 <vPortExitCritical>

    return xAlreadyYielded;
 80030a2:	687b      	ldr	r3, [r7, #4]
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3710      	adds	r7, #16
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	20000224 	.word	0x20000224
 80030b0:	200001fc 	.word	0x200001fc
 80030b4:	200001bc 	.word	0x200001bc
 80030b8:	20000204 	.word	0x20000204
 80030bc:	20000128 	.word	0x20000128
 80030c0:	20000124 	.word	0x20000124
 80030c4:	20000210 	.word	0x20000210
 80030c8:	2000020c 	.word	0x2000020c

080030cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80030d2:	4b05      	ldr	r3, [pc, #20]	; (80030e8 <xTaskGetTickCount+0x1c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80030d8:	687b      	ldr	r3, [r7, #4]
}
 80030da:	4618      	mov	r0, r3
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	20000200 	.word	0x20000200

080030ec <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80030f2:	f001 f9b3 	bl	800445c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80030f6:	2300      	movs	r3, #0
 80030f8:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80030fa:	4b04      	ldr	r3, [pc, #16]	; (800310c <xTaskGetTickCountFromISR+0x20>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003100:	683b      	ldr	r3, [r7, #0]
}
 8003102:	4618      	mov	r0, r3
 8003104:	3708      	adds	r7, #8
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	20000200 	.word	0x20000200

08003110 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003116:	2300      	movs	r3, #0
 8003118:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800311a:	4b41      	ldr	r3, [pc, #260]	; (8003220 <xTaskIncrementTick+0x110>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d173      	bne.n	800320a <xTaskIncrementTick+0xfa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003122:	4b40      	ldr	r3, [pc, #256]	; (8003224 <xTaskIncrementTick+0x114>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	3301      	adds	r3, #1
 8003128:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800312a:	4a3e      	ldr	r2, [pc, #248]	; (8003224 <xTaskIncrementTick+0x114>)
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d120      	bne.n	8003178 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8003136:	4b3c      	ldr	r3, [pc, #240]	; (8003228 <xTaskIncrementTick+0x118>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00a      	beq.n	8003156 <xTaskIncrementTick+0x46>
        __asm volatile
 8003140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003144:	f383 8811 	msr	BASEPRI, r3
 8003148:	f3bf 8f6f 	isb	sy
 800314c:	f3bf 8f4f 	dsb	sy
 8003150:	603b      	str	r3, [r7, #0]
    }
 8003152:	bf00      	nop
 8003154:	e7fe      	b.n	8003154 <xTaskIncrementTick+0x44>
 8003156:	4b34      	ldr	r3, [pc, #208]	; (8003228 <xTaskIncrementTick+0x118>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	60fb      	str	r3, [r7, #12]
 800315c:	4b33      	ldr	r3, [pc, #204]	; (800322c <xTaskIncrementTick+0x11c>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a31      	ldr	r2, [pc, #196]	; (8003228 <xTaskIncrementTick+0x118>)
 8003162:	6013      	str	r3, [r2, #0]
 8003164:	4a31      	ldr	r2, [pc, #196]	; (800322c <xTaskIncrementTick+0x11c>)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6013      	str	r3, [r2, #0]
 800316a:	4b31      	ldr	r3, [pc, #196]	; (8003230 <xTaskIncrementTick+0x120>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	3301      	adds	r3, #1
 8003170:	4a2f      	ldr	r2, [pc, #188]	; (8003230 <xTaskIncrementTick+0x120>)
 8003172:	6013      	str	r3, [r2, #0]
 8003174:	f000 faa0 	bl	80036b8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003178:	4b2e      	ldr	r3, [pc, #184]	; (8003234 <xTaskIncrementTick+0x124>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	693a      	ldr	r2, [r7, #16]
 800317e:	429a      	cmp	r2, r3
 8003180:	d348      	bcc.n	8003214 <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003182:	4b29      	ldr	r3, [pc, #164]	; (8003228 <xTaskIncrementTick+0x118>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d104      	bne.n	8003196 <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800318c:	4b29      	ldr	r3, [pc, #164]	; (8003234 <xTaskIncrementTick+0x124>)
 800318e:	f04f 32ff 	mov.w	r2, #4294967295
 8003192:	601a      	str	r2, [r3, #0]
                    break;
 8003194:	e03e      	b.n	8003214 <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003196:	4b24      	ldr	r3, [pc, #144]	; (8003228 <xTaskIncrementTick+0x118>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80031a6:	693a      	ldr	r2, [r7, #16]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d203      	bcs.n	80031b6 <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80031ae:	4a21      	ldr	r2, [pc, #132]	; (8003234 <xTaskIncrementTick+0x124>)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80031b4:	e02e      	b.n	8003214 <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	3304      	adds	r3, #4
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fe ffd8 	bl	8002170 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d004      	beq.n	80031d2 <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	3318      	adds	r3, #24
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7fe ffcf 	bl	8002170 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f003 fa39 	bl	800664c <SEGGER_SYSVIEW_OnTaskStartReady>
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031de:	2201      	movs	r2, #1
 80031e0:	409a      	lsls	r2, r3
 80031e2:	4b15      	ldr	r3, [pc, #84]	; (8003238 <xTaskIncrementTick+0x128>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	4a13      	ldr	r2, [pc, #76]	; (8003238 <xTaskIncrementTick+0x128>)
 80031ea:	6013      	str	r3, [r2, #0]
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031f0:	4613      	mov	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	4413      	add	r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	4a10      	ldr	r2, [pc, #64]	; (800323c <xTaskIncrementTick+0x12c>)
 80031fa:	441a      	add	r2, r3
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	3304      	adds	r3, #4
 8003200:	4619      	mov	r1, r3
 8003202:	4610      	mov	r0, r2
 8003204:	f7fe ff57 	bl	80020b6 <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003208:	e7bb      	b.n	8003182 <xTaskIncrementTick+0x72>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800320a:	4b0d      	ldr	r3, [pc, #52]	; (8003240 <xTaskIncrementTick+0x130>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	3301      	adds	r3, #1
 8003210:	4a0b      	ldr	r2, [pc, #44]	; (8003240 <xTaskIncrementTick+0x130>)
 8003212:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8003214:	697b      	ldr	r3, [r7, #20]
}
 8003216:	4618      	mov	r0, r3
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	20000224 	.word	0x20000224
 8003224:	20000200 	.word	0x20000200
 8003228:	200001b4 	.word	0x200001b4
 800322c:	200001b8 	.word	0x200001b8
 8003230:	20000214 	.word	0x20000214
 8003234:	2000021c 	.word	0x2000021c
 8003238:	20000204 	.word	0x20000204
 800323c:	20000128 	.word	0x20000128
 8003240:	2000020c 	.word	0x2000020c

08003244 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800324a:	4b2d      	ldr	r3, [pc, #180]	; (8003300 <vTaskSwitchContext+0xbc>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003252:	4b2c      	ldr	r3, [pc, #176]	; (8003304 <vTaskSwitchContext+0xc0>)
 8003254:	2201      	movs	r2, #1
 8003256:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003258:	e04d      	b.n	80032f6 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 800325a:	4b2a      	ldr	r3, [pc, #168]	; (8003304 <vTaskSwitchContext+0xc0>)
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003260:	4b29      	ldr	r3, [pc, #164]	; (8003308 <vTaskSwitchContext+0xc4>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	fab3 f383 	clz	r3, r3
 800326c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800326e:	7afb      	ldrb	r3, [r7, #11]
 8003270:	f1c3 031f 	rsb	r3, r3, #31
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	4925      	ldr	r1, [pc, #148]	; (800330c <vTaskSwitchContext+0xc8>)
 8003278:	697a      	ldr	r2, [r7, #20]
 800327a:	4613      	mov	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4413      	add	r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	440b      	add	r3, r1
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d10a      	bne.n	80032a0 <vTaskSwitchContext+0x5c>
        __asm volatile
 800328a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800328e:	f383 8811 	msr	BASEPRI, r3
 8003292:	f3bf 8f6f 	isb	sy
 8003296:	f3bf 8f4f 	dsb	sy
 800329a:	607b      	str	r3, [r7, #4]
    }
 800329c:	bf00      	nop
 800329e:	e7fe      	b.n	800329e <vTaskSwitchContext+0x5a>
 80032a0:	697a      	ldr	r2, [r7, #20]
 80032a2:	4613      	mov	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4413      	add	r3, r2
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	4a18      	ldr	r2, [pc, #96]	; (800330c <vTaskSwitchContext+0xc8>)
 80032ac:	4413      	add	r3, r2
 80032ae:	613b      	str	r3, [r7, #16]
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	605a      	str	r2, [r3, #4]
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	685a      	ldr	r2, [r3, #4]
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	3308      	adds	r3, #8
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d104      	bne.n	80032d0 <vTaskSwitchContext+0x8c>
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	605a      	str	r2, [r3, #4]
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	4a0e      	ldr	r2, [pc, #56]	; (8003310 <vTaskSwitchContext+0xcc>)
 80032d8:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80032da:	4b0d      	ldr	r3, [pc, #52]	; (8003310 <vTaskSwitchContext+0xcc>)
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	4b0d      	ldr	r3, [pc, #52]	; (8003314 <vTaskSwitchContext+0xd0>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d102      	bne.n	80032ec <vTaskSwitchContext+0xa8>
 80032e6:	f003 f911 	bl	800650c <SEGGER_SYSVIEW_OnIdle>
}
 80032ea:	e004      	b.n	80032f6 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 80032ec:	4b08      	ldr	r3, [pc, #32]	; (8003310 <vTaskSwitchContext+0xcc>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f003 f969 	bl	80065c8 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80032f6:	bf00      	nop
 80032f8:	3718      	adds	r7, #24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	20000224 	.word	0x20000224
 8003304:	20000210 	.word	0x20000210
 8003308:	20000204 	.word	0x20000204
 800330c:	20000128 	.word	0x20000128
 8003310:	20000124 	.word	0x20000124
 8003314:	20000220 	.word	0x20000220

08003318 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d10a      	bne.n	800333e <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800332c:	f383 8811 	msr	BASEPRI, r3
 8003330:	f3bf 8f6f 	isb	sy
 8003334:	f3bf 8f4f 	dsb	sy
 8003338:	60fb      	str	r3, [r7, #12]
    }
 800333a:	bf00      	nop
 800333c:	e7fe      	b.n	800333c <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800333e:	4b07      	ldr	r3, [pc, #28]	; (800335c <vTaskPlaceOnEventList+0x44>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	3318      	adds	r3, #24
 8003344:	4619      	mov	r1, r3
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7fe fed9 	bl	80020fe <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800334c:	2101      	movs	r1, #1
 800334e:	6838      	ldr	r0, [r7, #0]
 8003350:	f000 fa6c 	bl	800382c <prvAddCurrentTaskToDelayedList>
}
 8003354:	bf00      	nop
 8003356:	3710      	adds	r7, #16
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	20000124 	.word	0x20000124

08003360 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003360:	b580      	push	{r7, lr}
 8003362:	b086      	sub	sp, #24
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d10a      	bne.n	8003388 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8003372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003376:	f383 8811 	msr	BASEPRI, r3
 800337a:	f3bf 8f6f 	isb	sy
 800337e:	f3bf 8f4f 	dsb	sy
 8003382:	617b      	str	r3, [r7, #20]
    }
 8003384:	bf00      	nop
 8003386:	e7fe      	b.n	8003386 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003388:	4b0b      	ldr	r3, [pc, #44]	; (80033b8 <vTaskPlaceOnEventListRestricted+0x58>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	3318      	adds	r3, #24
 800338e:	4619      	mov	r1, r3
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f7fe fe90 	bl	80020b6 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d002      	beq.n	80033a2 <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 800339c:	f04f 33ff 	mov.w	r3, #4294967295
 80033a0:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 80033a2:	2024      	movs	r0, #36	; 0x24
 80033a4:	f002 fbb4 	bl	8005b10 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80033a8:	6879      	ldr	r1, [r7, #4]
 80033aa:	68b8      	ldr	r0, [r7, #8]
 80033ac:	f000 fa3e 	bl	800382c <prvAddCurrentTaskToDelayedList>
    }
 80033b0:	bf00      	nop
 80033b2:	3718      	adds	r7, #24
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	20000124 	.word	0x20000124

080033bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10a      	bne.n	80033e8 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80033d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033d6:	f383 8811 	msr	BASEPRI, r3
 80033da:	f3bf 8f6f 	isb	sy
 80033de:	f3bf 8f4f 	dsb	sy
 80033e2:	60fb      	str	r3, [r7, #12]
    }
 80033e4:	bf00      	nop
 80033e6:	e7fe      	b.n	80033e6 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	3318      	adds	r3, #24
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7fe febf 	bl	8002170 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033f2:	4b1f      	ldr	r3, [pc, #124]	; (8003470 <xTaskRemoveFromEventList+0xb4>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d120      	bne.n	800343c <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	3304      	adds	r3, #4
 80033fe:	4618      	mov	r0, r3
 8003400:	f7fe feb6 	bl	8002170 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	4618      	mov	r0, r3
 8003408:	f003 f920 	bl	800664c <SEGGER_SYSVIEW_OnTaskStartReady>
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003410:	2201      	movs	r2, #1
 8003412:	409a      	lsls	r2, r3
 8003414:	4b17      	ldr	r3, [pc, #92]	; (8003474 <xTaskRemoveFromEventList+0xb8>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4313      	orrs	r3, r2
 800341a:	4a16      	ldr	r2, [pc, #88]	; (8003474 <xTaskRemoveFromEventList+0xb8>)
 800341c:	6013      	str	r3, [r2, #0]
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003422:	4613      	mov	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	4413      	add	r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	4a13      	ldr	r2, [pc, #76]	; (8003478 <xTaskRemoveFromEventList+0xbc>)
 800342c:	441a      	add	r2, r3
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	3304      	adds	r3, #4
 8003432:	4619      	mov	r1, r3
 8003434:	4610      	mov	r0, r2
 8003436:	f7fe fe3e 	bl	80020b6 <vListInsertEnd>
 800343a:	e005      	b.n	8003448 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	3318      	adds	r3, #24
 8003440:	4619      	mov	r1, r3
 8003442:	480e      	ldr	r0, [pc, #56]	; (800347c <xTaskRemoveFromEventList+0xc0>)
 8003444:	f7fe fe37 	bl	80020b6 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800344c:	4b0c      	ldr	r3, [pc, #48]	; (8003480 <xTaskRemoveFromEventList+0xc4>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003452:	429a      	cmp	r2, r3
 8003454:	d905      	bls.n	8003462 <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003456:	2301      	movs	r3, #1
 8003458:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800345a:	4b0a      	ldr	r3, [pc, #40]	; (8003484 <xTaskRemoveFromEventList+0xc8>)
 800345c:	2201      	movs	r2, #1
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	e001      	b.n	8003466 <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 8003462:	2300      	movs	r3, #0
 8003464:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8003466:	697b      	ldr	r3, [r7, #20]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3718      	adds	r7, #24
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	20000224 	.word	0x20000224
 8003474:	20000204 	.word	0x20000204
 8003478:	20000128 	.word	0x20000128
 800347c:	200001bc 	.word	0x200001bc
 8003480:	20000124 	.word	0x20000124
 8003484:	20000210 	.word	0x20000210

08003488 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003490:	4b06      	ldr	r3, [pc, #24]	; (80034ac <vTaskInternalSetTimeOutState+0x24>)
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003498:	4b05      	ldr	r3, [pc, #20]	; (80034b0 <vTaskInternalSetTimeOutState+0x28>)
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	605a      	str	r2, [r3, #4]
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	20000214 	.word	0x20000214
 80034b0:	20000200 	.word	0x20000200

080034b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b088      	sub	sp, #32
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d10a      	bne.n	80034da <xTaskCheckForTimeOut+0x26>
        __asm volatile
 80034c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034c8:	f383 8811 	msr	BASEPRI, r3
 80034cc:	f3bf 8f6f 	isb	sy
 80034d0:	f3bf 8f4f 	dsb	sy
 80034d4:	613b      	str	r3, [r7, #16]
    }
 80034d6:	bf00      	nop
 80034d8:	e7fe      	b.n	80034d8 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d10a      	bne.n	80034f6 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80034e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034e4:	f383 8811 	msr	BASEPRI, r3
 80034e8:	f3bf 8f6f 	isb	sy
 80034ec:	f3bf 8f4f 	dsb	sy
 80034f0:	60fb      	str	r3, [r7, #12]
    }
 80034f2:	bf00      	nop
 80034f4:	e7fe      	b.n	80034f4 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80034f6:	f000 fecd 	bl	8004294 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80034fa:	4b1f      	ldr	r3, [pc, #124]	; (8003578 <xTaskCheckForTimeOut+0xc4>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003512:	d102      	bne.n	800351a <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003514:	2300      	movs	r3, #0
 8003516:	61fb      	str	r3, [r7, #28]
 8003518:	e026      	b.n	8003568 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	4b17      	ldr	r3, [pc, #92]	; (800357c <xTaskCheckForTimeOut+0xc8>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	429a      	cmp	r2, r3
 8003524:	d00a      	beq.n	800353c <xTaskCheckForTimeOut+0x88>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	429a      	cmp	r2, r3
 800352e:	d305      	bcc.n	800353c <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003530:	2301      	movs	r3, #1
 8003532:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	2200      	movs	r2, #0
 8003538:	601a      	str	r2, [r3, #0]
 800353a:	e015      	b.n	8003568 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	697a      	ldr	r2, [r7, #20]
 8003542:	429a      	cmp	r2, r3
 8003544:	d20b      	bcs.n	800355e <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	1ad2      	subs	r2, r2, r3
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7ff ff98 	bl	8003488 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003558:	2300      	movs	r3, #0
 800355a:	61fb      	str	r3, [r7, #28]
 800355c:	e004      	b.n	8003568 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003564:	2301      	movs	r3, #1
 8003566:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003568:	f000 fec4 	bl	80042f4 <vPortExitCritical>

    return xReturn;
 800356c:	69fb      	ldr	r3, [r7, #28]
}
 800356e:	4618      	mov	r0, r3
 8003570:	3720      	adds	r7, #32
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20000200 	.word	0x20000200
 800357c:	20000214 	.word	0x20000214

08003580 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003584:	4b03      	ldr	r3, [pc, #12]	; (8003594 <vTaskMissedYield+0x14>)
 8003586:	2201      	movs	r2, #1
 8003588:	601a      	str	r2, [r3, #0]
}
 800358a:	bf00      	nop
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr
 8003594:	20000210 	.word	0x20000210

08003598 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80035a0:	f000 f84c 	bl	800363c <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 80035a4:	4b04      	ldr	r3, [pc, #16]	; (80035b8 <prvIdleTask+0x20>)
 80035a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035aa:	601a      	str	r2, [r3, #0]
 80035ac:	f3bf 8f4f 	dsb	sy
 80035b0:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80035b4:	e7f4      	b.n	80035a0 <prvIdleTask+0x8>
 80035b6:	bf00      	nop
 80035b8:	e000ed04 	.word	0xe000ed04

080035bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80035c2:	2300      	movs	r3, #0
 80035c4:	607b      	str	r3, [r7, #4]
 80035c6:	e00c      	b.n	80035e2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	4613      	mov	r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	4413      	add	r3, r2
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	4a12      	ldr	r2, [pc, #72]	; (800361c <prvInitialiseTaskLists+0x60>)
 80035d4:	4413      	add	r3, r2
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7fe fd40 	bl	800205c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3301      	adds	r3, #1
 80035e0:	607b      	str	r3, [r7, #4]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b04      	cmp	r3, #4
 80035e6:	d9ef      	bls.n	80035c8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80035e8:	480d      	ldr	r0, [pc, #52]	; (8003620 <prvInitialiseTaskLists+0x64>)
 80035ea:	f7fe fd37 	bl	800205c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80035ee:	480d      	ldr	r0, [pc, #52]	; (8003624 <prvInitialiseTaskLists+0x68>)
 80035f0:	f7fe fd34 	bl	800205c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80035f4:	480c      	ldr	r0, [pc, #48]	; (8003628 <prvInitialiseTaskLists+0x6c>)
 80035f6:	f7fe fd31 	bl	800205c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80035fa:	480c      	ldr	r0, [pc, #48]	; (800362c <prvInitialiseTaskLists+0x70>)
 80035fc:	f7fe fd2e 	bl	800205c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003600:	480b      	ldr	r0, [pc, #44]	; (8003630 <prvInitialiseTaskLists+0x74>)
 8003602:	f7fe fd2b 	bl	800205c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003606:	4b0b      	ldr	r3, [pc, #44]	; (8003634 <prvInitialiseTaskLists+0x78>)
 8003608:	4a05      	ldr	r2, [pc, #20]	; (8003620 <prvInitialiseTaskLists+0x64>)
 800360a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800360c:	4b0a      	ldr	r3, [pc, #40]	; (8003638 <prvInitialiseTaskLists+0x7c>)
 800360e:	4a05      	ldr	r2, [pc, #20]	; (8003624 <prvInitialiseTaskLists+0x68>)
 8003610:	601a      	str	r2, [r3, #0]
}
 8003612:	bf00      	nop
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	20000128 	.word	0x20000128
 8003620:	2000018c 	.word	0x2000018c
 8003624:	200001a0 	.word	0x200001a0
 8003628:	200001bc 	.word	0x200001bc
 800362c:	200001d0 	.word	0x200001d0
 8003630:	200001e8 	.word	0x200001e8
 8003634:	200001b4 	.word	0x200001b4
 8003638:	200001b8 	.word	0x200001b8

0800363c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003642:	e019      	b.n	8003678 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003644:	f000 fe26 	bl	8004294 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003648:	4b10      	ldr	r3, [pc, #64]	; (800368c <prvCheckTasksWaitingTermination+0x50>)
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	3304      	adds	r3, #4
 8003654:	4618      	mov	r0, r3
 8003656:	f7fe fd8b 	bl	8002170 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800365a:	4b0d      	ldr	r3, [pc, #52]	; (8003690 <prvCheckTasksWaitingTermination+0x54>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	3b01      	subs	r3, #1
 8003660:	4a0b      	ldr	r2, [pc, #44]	; (8003690 <prvCheckTasksWaitingTermination+0x54>)
 8003662:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003664:	4b0b      	ldr	r3, [pc, #44]	; (8003694 <prvCheckTasksWaitingTermination+0x58>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	3b01      	subs	r3, #1
 800366a:	4a0a      	ldr	r2, [pc, #40]	; (8003694 <prvCheckTasksWaitingTermination+0x58>)
 800366c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800366e:	f000 fe41 	bl	80042f4 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 f810 	bl	8003698 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003678:	4b06      	ldr	r3, [pc, #24]	; (8003694 <prvCheckTasksWaitingTermination+0x58>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d1e1      	bne.n	8003644 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003680:	bf00      	nop
 8003682:	bf00      	nop
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	200001d0 	.word	0x200001d0
 8003690:	200001fc 	.word	0x200001fc
 8003694:	200001e4 	.word	0x200001e4

08003698 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a4:	4618      	mov	r0, r3
 80036a6:	f000 fff9 	bl	800469c <vPortFree>
                vPortFree( pxTCB );
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 fff6 	bl	800469c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80036b0:	bf00      	nop
 80036b2:	3708      	adds	r7, #8
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80036b8:	b480      	push	{r7}
 80036ba:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80036bc:	4b0a      	ldr	r3, [pc, #40]	; (80036e8 <prvResetNextTaskUnblockTime+0x30>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d104      	bne.n	80036d0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80036c6:	4b09      	ldr	r3, [pc, #36]	; (80036ec <prvResetNextTaskUnblockTime+0x34>)
 80036c8:	f04f 32ff 	mov.w	r2, #4294967295
 80036cc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80036ce:	e005      	b.n	80036dc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80036d0:	4b05      	ldr	r3, [pc, #20]	; (80036e8 <prvResetNextTaskUnblockTime+0x30>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a04      	ldr	r2, [pc, #16]	; (80036ec <prvResetNextTaskUnblockTime+0x34>)
 80036da:	6013      	str	r3, [r2, #0]
}
 80036dc:	bf00      	nop
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	200001b4 	.word	0x200001b4
 80036ec:	2000021c 	.word	0x2000021c

080036f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80036f6:	4b0b      	ldr	r3, [pc, #44]	; (8003724 <xTaskGetSchedulerState+0x34>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d102      	bne.n	8003704 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80036fe:	2301      	movs	r3, #1
 8003700:	607b      	str	r3, [r7, #4]
 8003702:	e008      	b.n	8003716 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003704:	4b08      	ldr	r3, [pc, #32]	; (8003728 <xTaskGetSchedulerState+0x38>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d102      	bne.n	8003712 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800370c:	2302      	movs	r3, #2
 800370e:	607b      	str	r3, [r7, #4]
 8003710:	e001      	b.n	8003716 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003712:	2300      	movs	r3, #0
 8003714:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003716:	687b      	ldr	r3, [r7, #4]
    }
 8003718:	4618      	mov	r0, r3
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr
 8003724:	20000208 	.word	0x20000208
 8003728:	20000224 	.word	0x20000224

0800372c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d068      	beq.n	8003814 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003742:	4b37      	ldr	r3, [pc, #220]	; (8003820 <xTaskPriorityDisinherit+0xf4>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	429a      	cmp	r2, r3
 800374a:	d00a      	beq.n	8003762 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 800374c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003750:	f383 8811 	msr	BASEPRI, r3
 8003754:	f3bf 8f6f 	isb	sy
 8003758:	f3bf 8f4f 	dsb	sy
 800375c:	60fb      	str	r3, [r7, #12]
    }
 800375e:	bf00      	nop
 8003760:	e7fe      	b.n	8003760 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10a      	bne.n	8003780 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 800376a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800376e:	f383 8811 	msr	BASEPRI, r3
 8003772:	f3bf 8f6f 	isb	sy
 8003776:	f3bf 8f4f 	dsb	sy
 800377a:	60bb      	str	r3, [r7, #8]
    }
 800377c:	bf00      	nop
 800377e:	e7fe      	b.n	800377e <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003784:	1e5a      	subs	r2, r3, #1
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003792:	429a      	cmp	r2, r3
 8003794:	d03e      	beq.n	8003814 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800379a:	2b00      	cmp	r3, #0
 800379c:	d13a      	bne.n	8003814 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	3304      	adds	r3, #4
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fe fce4 	bl	8002170 <uxListRemove>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10a      	bne.n	80037c4 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b2:	2201      	movs	r2, #1
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	43da      	mvns	r2, r3
 80037ba:	4b1a      	ldr	r3, [pc, #104]	; (8003824 <xTaskPriorityDisinherit+0xf8>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4013      	ands	r3, r2
 80037c0:	4a18      	ldr	r2, [pc, #96]	; (8003824 <xTaskPriorityDisinherit+0xf8>)
 80037c2:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	4619      	mov	r1, r3
 80037c8:	204a      	movs	r0, #74	; 0x4a
 80037ca:	f002 f9bf 	bl	8005b4c <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037da:	f1c3 0205 	rsb	r2, r3, #5
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e6:	2201      	movs	r2, #1
 80037e8:	409a      	lsls	r2, r3
 80037ea:	4b0e      	ldr	r3, [pc, #56]	; (8003824 <xTaskPriorityDisinherit+0xf8>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	4a0c      	ldr	r2, [pc, #48]	; (8003824 <xTaskPriorityDisinherit+0xf8>)
 80037f2:	6013      	str	r3, [r2, #0]
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f8:	4613      	mov	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4413      	add	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	4a09      	ldr	r2, [pc, #36]	; (8003828 <xTaskPriorityDisinherit+0xfc>)
 8003802:	441a      	add	r2, r3
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	3304      	adds	r3, #4
 8003808:	4619      	mov	r1, r3
 800380a:	4610      	mov	r0, r2
 800380c:	f7fe fc53 	bl	80020b6 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003810:	2301      	movs	r3, #1
 8003812:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003814:	697b      	ldr	r3, [r7, #20]
    }
 8003816:	4618      	mov	r0, r3
 8003818:	3718      	adds	r7, #24
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	20000124 	.word	0x20000124
 8003824:	20000204 	.word	0x20000204
 8003828:	20000128 	.word	0x20000128

0800382c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003836:	4b32      	ldr	r3, [pc, #200]	; (8003900 <prvAddCurrentTaskToDelayedList+0xd4>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800383c:	4b31      	ldr	r3, [pc, #196]	; (8003904 <prvAddCurrentTaskToDelayedList+0xd8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	3304      	adds	r3, #4
 8003842:	4618      	mov	r0, r3
 8003844:	f7fe fc94 	bl	8002170 <uxListRemove>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10b      	bne.n	8003866 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800384e:	4b2d      	ldr	r3, [pc, #180]	; (8003904 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003854:	2201      	movs	r2, #1
 8003856:	fa02 f303 	lsl.w	r3, r2, r3
 800385a:	43da      	mvns	r2, r3
 800385c:	4b2a      	ldr	r3, [pc, #168]	; (8003908 <prvAddCurrentTaskToDelayedList+0xdc>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4013      	ands	r3, r2
 8003862:	4a29      	ldr	r2, [pc, #164]	; (8003908 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003864:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800386c:	d110      	bne.n	8003890 <prvAddCurrentTaskToDelayedList+0x64>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00d      	beq.n	8003890 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003874:	4b23      	ldr	r3, [pc, #140]	; (8003904 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	211b      	movs	r1, #27
 800387a:	4618      	mov	r0, r3
 800387c:	f002 ff28 	bl	80066d0 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003880:	4b20      	ldr	r3, [pc, #128]	; (8003904 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	3304      	adds	r3, #4
 8003886:	4619      	mov	r1, r3
 8003888:	4820      	ldr	r0, [pc, #128]	; (800390c <prvAddCurrentTaskToDelayedList+0xe0>)
 800388a:	f7fe fc14 	bl	80020b6 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800388e:	e032      	b.n	80038f6 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4413      	add	r3, r2
 8003896:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003898:	4b1a      	ldr	r3, [pc, #104]	; (8003904 <prvAddCurrentTaskToDelayedList+0xd8>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68ba      	ldr	r2, [r7, #8]
 800389e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d20f      	bcs.n	80038c8 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80038a8:	4b16      	ldr	r3, [pc, #88]	; (8003904 <prvAddCurrentTaskToDelayedList+0xd8>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2104      	movs	r1, #4
 80038ae:	4618      	mov	r0, r3
 80038b0:	f002 ff0e 	bl	80066d0 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80038b4:	4b16      	ldr	r3, [pc, #88]	; (8003910 <prvAddCurrentTaskToDelayedList+0xe4>)
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	4b12      	ldr	r3, [pc, #72]	; (8003904 <prvAddCurrentTaskToDelayedList+0xd8>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	3304      	adds	r3, #4
 80038be:	4619      	mov	r1, r3
 80038c0:	4610      	mov	r0, r2
 80038c2:	f7fe fc1c 	bl	80020fe <vListInsert>
}
 80038c6:	e016      	b.n	80038f6 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 80038c8:	4b0e      	ldr	r3, [pc, #56]	; (8003904 <prvAddCurrentTaskToDelayedList+0xd8>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2104      	movs	r1, #4
 80038ce:	4618      	mov	r0, r3
 80038d0:	f002 fefe 	bl	80066d0 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80038d4:	4b0f      	ldr	r3, [pc, #60]	; (8003914 <prvAddCurrentTaskToDelayedList+0xe8>)
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	4b0a      	ldr	r3, [pc, #40]	; (8003904 <prvAddCurrentTaskToDelayedList+0xd8>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	3304      	adds	r3, #4
 80038de:	4619      	mov	r1, r3
 80038e0:	4610      	mov	r0, r2
 80038e2:	f7fe fc0c 	bl	80020fe <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80038e6:	4b0c      	ldr	r3, [pc, #48]	; (8003918 <prvAddCurrentTaskToDelayedList+0xec>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68ba      	ldr	r2, [r7, #8]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d202      	bcs.n	80038f6 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 80038f0:	4a09      	ldr	r2, [pc, #36]	; (8003918 <prvAddCurrentTaskToDelayedList+0xec>)
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	6013      	str	r3, [r2, #0]
}
 80038f6:	bf00      	nop
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	20000200 	.word	0x20000200
 8003904:	20000124 	.word	0x20000124
 8003908:	20000204 	.word	0x20000204
 800390c:	200001e8 	.word	0x200001e8
 8003910:	200001b8 	.word	0x200001b8
 8003914:	200001b4 	.word	0x200001b4
 8003918:	2000021c 	.word	0x2000021c

0800391c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003922:	2300      	movs	r3, #0
 8003924:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003926:	f000 fad5 	bl	8003ed4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800392a:	4b11      	ldr	r3, [pc, #68]	; (8003970 <xTimerCreateTimerTask+0x54>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00b      	beq.n	800394a <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003932:	4b10      	ldr	r3, [pc, #64]	; (8003974 <xTimerCreateTimerTask+0x58>)
 8003934:	9301      	str	r3, [sp, #4]
 8003936:	2302      	movs	r3, #2
 8003938:	9300      	str	r3, [sp, #0]
 800393a:	2300      	movs	r3, #0
 800393c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003940:	490d      	ldr	r1, [pc, #52]	; (8003978 <xTimerCreateTimerTask+0x5c>)
 8003942:	480e      	ldr	r0, [pc, #56]	; (800397c <xTimerCreateTimerTask+0x60>)
 8003944:	f7ff f96a 	bl	8002c1c <xTaskCreate>
 8003948:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d10a      	bne.n	8003966 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003954:	f383 8811 	msr	BASEPRI, r3
 8003958:	f3bf 8f6f 	isb	sy
 800395c:	f3bf 8f4f 	dsb	sy
 8003960:	603b      	str	r3, [r7, #0]
    }
 8003962:	bf00      	nop
 8003964:	e7fe      	b.n	8003964 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003966:	687b      	ldr	r3, [r7, #4]
    }
 8003968:	4618      	mov	r0, r3
 800396a:	3708      	adds	r7, #8
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	20000258 	.word	0x20000258
 8003974:	2000025c 	.word	0x2000025c
 8003978:	0800743c 	.word	0x0800743c
 800397c:	08003ab5 	.word	0x08003ab5

08003980 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003980:	b580      	push	{r7, lr}
 8003982:	b08a      	sub	sp, #40	; 0x28
 8003984:	af00      	add	r7, sp, #0
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	607a      	str	r2, [r7, #4]
 800398c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800398e:	2300      	movs	r3, #0
 8003990:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d10a      	bne.n	80039ae <xTimerGenericCommand+0x2e>
        __asm volatile
 8003998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800399c:	f383 8811 	msr	BASEPRI, r3
 80039a0:	f3bf 8f6f 	isb	sy
 80039a4:	f3bf 8f4f 	dsb	sy
 80039a8:	623b      	str	r3, [r7, #32]
    }
 80039aa:	bf00      	nop
 80039ac:	e7fe      	b.n	80039ac <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80039ae:	4b1a      	ldr	r3, [pc, #104]	; (8003a18 <xTimerGenericCommand+0x98>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d02a      	beq.n	8003a0c <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	2b05      	cmp	r3, #5
 80039c6:	dc18      	bgt.n	80039fa <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80039c8:	f7ff fe92 	bl	80036f0 <xTaskGetSchedulerState>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d109      	bne.n	80039e6 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80039d2:	4b11      	ldr	r3, [pc, #68]	; (8003a18 <xTimerGenericCommand+0x98>)
 80039d4:	6818      	ldr	r0, [r3, #0]
 80039d6:	f107 0114 	add.w	r1, r7, #20
 80039da:	2300      	movs	r3, #0
 80039dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039de:	f7fe fcd5 	bl	800238c <xQueueGenericSend>
 80039e2:	6278      	str	r0, [r7, #36]	; 0x24
 80039e4:	e012      	b.n	8003a0c <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80039e6:	4b0c      	ldr	r3, [pc, #48]	; (8003a18 <xTimerGenericCommand+0x98>)
 80039e8:	6818      	ldr	r0, [r3, #0]
 80039ea:	f107 0114 	add.w	r1, r7, #20
 80039ee:	2300      	movs	r3, #0
 80039f0:	2200      	movs	r2, #0
 80039f2:	f7fe fccb 	bl	800238c <xQueueGenericSend>
 80039f6:	6278      	str	r0, [r7, #36]	; 0x24
 80039f8:	e008      	b.n	8003a0c <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80039fa:	4b07      	ldr	r3, [pc, #28]	; (8003a18 <xTimerGenericCommand+0x98>)
 80039fc:	6818      	ldr	r0, [r3, #0]
 80039fe:	f107 0114 	add.w	r1, r7, #20
 8003a02:	2300      	movs	r3, #0
 8003a04:	683a      	ldr	r2, [r7, #0]
 8003a06:	f7fe fdcf 	bl	80025a8 <xQueueGenericSendFromISR>
 8003a0a:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3728      	adds	r7, #40	; 0x28
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	20000258 	.word	0x20000258

08003a1c <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b088      	sub	sp, #32
 8003a20:	af02      	add	r7, sp, #8
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a26:	4b22      	ldr	r3, [pc, #136]	; (8003ab0 <prvProcessExpiredTimer+0x94>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	3304      	adds	r3, #4
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7fe fb9b 	bl	8002170 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a40:	f003 0304 	and.w	r3, r3, #4
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d022      	beq.n	8003a8e <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	699a      	ldr	r2, [r3, #24]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	18d1      	adds	r1, r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	683a      	ldr	r2, [r7, #0]
 8003a54:	6978      	ldr	r0, [r7, #20]
 8003a56:	f000 f8d1 	bl	8003bfc <prvInsertTimerInActiveList>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d01f      	beq.n	8003aa0 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003a60:	2300      	movs	r3, #0
 8003a62:	9300      	str	r3, [sp, #0]
 8003a64:	2300      	movs	r3, #0
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	2100      	movs	r1, #0
 8003a6a:	6978      	ldr	r0, [r7, #20]
 8003a6c:	f7ff ff88 	bl	8003980 <xTimerGenericCommand>
 8003a70:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d113      	bne.n	8003aa0 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a7c:	f383 8811 	msr	BASEPRI, r3
 8003a80:	f3bf 8f6f 	isb	sy
 8003a84:	f3bf 8f4f 	dsb	sy
 8003a88:	60fb      	str	r3, [r7, #12]
    }
 8003a8a:	bf00      	nop
 8003a8c:	e7fe      	b.n	8003a8c <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a94:	f023 0301 	bic.w	r3, r3, #1
 8003a98:	b2da      	uxtb	r2, r3
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	6a1b      	ldr	r3, [r3, #32]
 8003aa4:	6978      	ldr	r0, [r7, #20]
 8003aa6:	4798      	blx	r3
    }
 8003aa8:	bf00      	nop
 8003aaa:	3718      	adds	r7, #24
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	20000250 	.word	0x20000250

08003ab4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003abc:	f107 0308 	add.w	r3, r7, #8
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f000 f857 	bl	8003b74 <prvGetNextExpireTime>
 8003ac6:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	4619      	mov	r1, r3
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 f803 	bl	8003ad8 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003ad2:	f000 f8d5 	bl	8003c80 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003ad6:	e7f1      	b.n	8003abc <prvTimerTask+0x8>

08003ad8 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003ae2:	f7ff fa53 	bl	8002f8c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003ae6:	f107 0308 	add.w	r3, r7, #8
 8003aea:	4618      	mov	r0, r3
 8003aec:	f000 f866 	bl	8003bbc <prvSampleTimeNow>
 8003af0:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d130      	bne.n	8003b5a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10a      	bne.n	8003b14 <prvProcessTimerOrBlockTask+0x3c>
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d806      	bhi.n	8003b14 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003b06:	f7ff fa4f 	bl	8002fa8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003b0a:	68f9      	ldr	r1, [r7, #12]
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f7ff ff85 	bl	8003a1c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003b12:	e024      	b.n	8003b5e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d008      	beq.n	8003b2c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003b1a:	4b13      	ldr	r3, [pc, #76]	; (8003b68 <prvProcessTimerOrBlockTask+0x90>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d101      	bne.n	8003b28 <prvProcessTimerOrBlockTask+0x50>
 8003b24:	2301      	movs	r3, #1
 8003b26:	e000      	b.n	8003b2a <prvProcessTimerOrBlockTask+0x52>
 8003b28:	2300      	movs	r3, #0
 8003b2a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003b2c:	4b0f      	ldr	r3, [pc, #60]	; (8003b6c <prvProcessTimerOrBlockTask+0x94>)
 8003b2e:	6818      	ldr	r0, [r3, #0]
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	4619      	mov	r1, r3
 8003b3a:	f7ff f83b 	bl	8002bb4 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003b3e:	f7ff fa33 	bl	8002fa8 <xTaskResumeAll>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d10a      	bne.n	8003b5e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003b48:	4b09      	ldr	r3, [pc, #36]	; (8003b70 <prvProcessTimerOrBlockTask+0x98>)
 8003b4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b4e:	601a      	str	r2, [r3, #0]
 8003b50:	f3bf 8f4f 	dsb	sy
 8003b54:	f3bf 8f6f 	isb	sy
    }
 8003b58:	e001      	b.n	8003b5e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003b5a:	f7ff fa25 	bl	8002fa8 <xTaskResumeAll>
    }
 8003b5e:	bf00      	nop
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	20000254 	.word	0x20000254
 8003b6c:	20000258 	.word	0x20000258
 8003b70:	e000ed04 	.word	0xe000ed04

08003b74 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003b74:	b480      	push	{r7}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003b7c:	4b0e      	ldr	r3, [pc, #56]	; (8003bb8 <prvGetNextExpireTime+0x44>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <prvGetNextExpireTime+0x16>
 8003b86:	2201      	movs	r2, #1
 8003b88:	e000      	b.n	8003b8c <prvGetNextExpireTime+0x18>
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d105      	bne.n	8003ba4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003b98:	4b07      	ldr	r3, [pc, #28]	; (8003bb8 <prvGetNextExpireTime+0x44>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	e001      	b.n	8003ba8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
    }
 8003baa:	4618      	mov	r0, r3
 8003bac:	3714      	adds	r7, #20
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	20000250 	.word	0x20000250

08003bbc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003bc4:	f7ff fa82 	bl	80030cc <xTaskGetTickCount>
 8003bc8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003bca:	4b0b      	ldr	r3, [pc, #44]	; (8003bf8 <prvSampleTimeNow+0x3c>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d205      	bcs.n	8003be0 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003bd4:	f000 f91a 	bl	8003e0c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	e002      	b.n	8003be6 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003be6:	4a04      	ldr	r2, [pc, #16]	; (8003bf8 <prvSampleTimeNow+0x3c>)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003bec:	68fb      	ldr	r3, [r7, #12]
    }
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3710      	adds	r7, #16
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	20000260 	.word	0x20000260

08003bfc <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	607a      	str	r2, [r7, #4]
 8003c08:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003c1a:	68ba      	ldr	r2, [r7, #8]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d812      	bhi.n	8003c48 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	1ad2      	subs	r2, r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	699b      	ldr	r3, [r3, #24]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d302      	bcc.n	8003c36 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003c30:	2301      	movs	r3, #1
 8003c32:	617b      	str	r3, [r7, #20]
 8003c34:	e01b      	b.n	8003c6e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003c36:	4b10      	ldr	r3, [pc, #64]	; (8003c78 <prvInsertTimerInActiveList+0x7c>)
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	3304      	adds	r3, #4
 8003c3e:	4619      	mov	r1, r3
 8003c40:	4610      	mov	r0, r2
 8003c42:	f7fe fa5c 	bl	80020fe <vListInsert>
 8003c46:	e012      	b.n	8003c6e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d206      	bcs.n	8003c5e <prvInsertTimerInActiveList+0x62>
 8003c50:	68ba      	ldr	r2, [r7, #8]
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d302      	bcc.n	8003c5e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	617b      	str	r3, [r7, #20]
 8003c5c:	e007      	b.n	8003c6e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003c5e:	4b07      	ldr	r3, [pc, #28]	; (8003c7c <prvInsertTimerInActiveList+0x80>)
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	3304      	adds	r3, #4
 8003c66:	4619      	mov	r1, r3
 8003c68:	4610      	mov	r0, r2
 8003c6a:	f7fe fa48 	bl	80020fe <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003c6e:	697b      	ldr	r3, [r7, #20]
    }
 8003c70:	4618      	mov	r0, r3
 8003c72:	3718      	adds	r7, #24
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	20000254 	.word	0x20000254
 8003c7c:	20000250 	.word	0x20000250

08003c80 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b08c      	sub	sp, #48	; 0x30
 8003c84:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003c86:	e0ae      	b.n	8003de6 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f2c0 80aa 	blt.w	8003de4 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c96:	695b      	ldr	r3, [r3, #20]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d004      	beq.n	8003ca6 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9e:	3304      	adds	r3, #4
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f7fe fa65 	bl	8002170 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003ca6:	1d3b      	adds	r3, r7, #4
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff ff87 	bl	8003bbc <prvSampleTimeNow>
 8003cae:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	2b09      	cmp	r3, #9
 8003cb4:	f200 8097 	bhi.w	8003de6 <prvProcessReceivedCommands+0x166>
 8003cb8:	a201      	add	r2, pc, #4	; (adr r2, 8003cc0 <prvProcessReceivedCommands+0x40>)
 8003cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cbe:	bf00      	nop
 8003cc0:	08003ce9 	.word	0x08003ce9
 8003cc4:	08003ce9 	.word	0x08003ce9
 8003cc8:	08003ce9 	.word	0x08003ce9
 8003ccc:	08003d5d 	.word	0x08003d5d
 8003cd0:	08003d71 	.word	0x08003d71
 8003cd4:	08003dbb 	.word	0x08003dbb
 8003cd8:	08003ce9 	.word	0x08003ce9
 8003cdc:	08003ce9 	.word	0x08003ce9
 8003ce0:	08003d5d 	.word	0x08003d5d
 8003ce4:	08003d71 	.word	0x08003d71
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003cee:	f043 0301 	orr.w	r3, r3, #1
 8003cf2:	b2da      	uxtb	r2, r3
 8003cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003cfa:	68fa      	ldr	r2, [r7, #12]
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	18d1      	adds	r1, r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6a3a      	ldr	r2, [r7, #32]
 8003d06:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d08:	f7ff ff78 	bl	8003bfc <prvInsertTimerInActiveList>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d069      	beq.n	8003de6 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d14:	6a1b      	ldr	r3, [r3, #32]
 8003d16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d18:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d20:	f003 0304 	and.w	r3, r3, #4
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d05e      	beq.n	8003de6 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2c:	699b      	ldr	r3, [r3, #24]
 8003d2e:	441a      	add	r2, r3
 8003d30:	2300      	movs	r3, #0
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	2300      	movs	r3, #0
 8003d36:	2100      	movs	r1, #0
 8003d38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d3a:	f7ff fe21 	bl	8003980 <xTimerGenericCommand>
 8003d3e:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d14f      	bne.n	8003de6 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8003d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d4a:	f383 8811 	msr	BASEPRI, r3
 8003d4e:	f3bf 8f6f 	isb	sy
 8003d52:	f3bf 8f4f 	dsb	sy
 8003d56:	61bb      	str	r3, [r7, #24]
    }
 8003d58:	bf00      	nop
 8003d5a:	e7fe      	b.n	8003d5a <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d62:	f023 0301 	bic.w	r3, r3, #1
 8003d66:	b2da      	uxtb	r2, r3
 8003d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003d6e:	e03a      	b.n	8003de6 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d76:	f043 0301 	orr.w	r3, r3, #1
 8003d7a:	b2da      	uxtb	r2, r3
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d86:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d10a      	bne.n	8003da6 <prvProcessReceivedCommands+0x126>
        __asm volatile
 8003d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d94:	f383 8811 	msr	BASEPRI, r3
 8003d98:	f3bf 8f6f 	isb	sy
 8003d9c:	f3bf 8f4f 	dsb	sy
 8003da0:	617b      	str	r3, [r7, #20]
    }
 8003da2:	bf00      	nop
 8003da4:	e7fe      	b.n	8003da4 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da8:	699a      	ldr	r2, [r3, #24]
 8003daa:	6a3b      	ldr	r3, [r7, #32]
 8003dac:	18d1      	adds	r1, r2, r3
 8003dae:	6a3b      	ldr	r3, [r7, #32]
 8003db0:	6a3a      	ldr	r2, [r7, #32]
 8003db2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003db4:	f7ff ff22 	bl	8003bfc <prvInsertTimerInActiveList>
                        break;
 8003db8:	e015      	b.n	8003de6 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dbc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d103      	bne.n	8003dd0 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8003dc8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003dca:	f000 fc67 	bl	800469c <vPortFree>
 8003dce:	e00a      	b.n	8003de6 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dd6:	f023 0301 	bic.w	r3, r3, #1
 8003dda:	b2da      	uxtb	r2, r3
 8003ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dde:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003de2:	e000      	b.n	8003de6 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003de4:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003de6:	4b08      	ldr	r3, [pc, #32]	; (8003e08 <prvProcessReceivedCommands+0x188>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f107 0108 	add.w	r1, r7, #8
 8003dee:	2200      	movs	r2, #0
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7fe fc97 	bl	8002724 <xQueueReceive>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f47f af45 	bne.w	8003c88 <prvProcessReceivedCommands+0x8>
        }
    }
 8003dfe:	bf00      	nop
 8003e00:	bf00      	nop
 8003e02:	3728      	adds	r7, #40	; 0x28
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	20000258 	.word	0x20000258

08003e0c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b088      	sub	sp, #32
 8003e10:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003e12:	e048      	b.n	8003ea6 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e14:	4b2d      	ldr	r3, [pc, #180]	; (8003ecc <prvSwitchTimerLists+0xc0>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e1e:	4b2b      	ldr	r3, [pc, #172]	; (8003ecc <prvSwitchTimerLists+0xc0>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	3304      	adds	r3, #4
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7fe f99f 	bl	8002170 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e40:	f003 0304 	and.w	r3, r3, #4
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d02e      	beq.n	8003ea6 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	4413      	add	r3, r2
 8003e50:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d90e      	bls.n	8003e78 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	68ba      	ldr	r2, [r7, #8]
 8003e5e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003e66:	4b19      	ldr	r3, [pc, #100]	; (8003ecc <prvSwitchTimerLists+0xc0>)
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	3304      	adds	r3, #4
 8003e6e:	4619      	mov	r1, r3
 8003e70:	4610      	mov	r0, r2
 8003e72:	f7fe f944 	bl	80020fe <vListInsert>
 8003e76:	e016      	b.n	8003ea6 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003e78:	2300      	movs	r3, #0
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	2100      	movs	r1, #0
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f7ff fd7c 	bl	8003980 <xTimerGenericCommand>
 8003e88:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10a      	bne.n	8003ea6 <prvSwitchTimerLists+0x9a>
        __asm volatile
 8003e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e94:	f383 8811 	msr	BASEPRI, r3
 8003e98:	f3bf 8f6f 	isb	sy
 8003e9c:	f3bf 8f4f 	dsb	sy
 8003ea0:	603b      	str	r3, [r7, #0]
    }
 8003ea2:	bf00      	nop
 8003ea4:	e7fe      	b.n	8003ea4 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003ea6:	4b09      	ldr	r3, [pc, #36]	; (8003ecc <prvSwitchTimerLists+0xc0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1b1      	bne.n	8003e14 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8003eb0:	4b06      	ldr	r3, [pc, #24]	; (8003ecc <prvSwitchTimerLists+0xc0>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8003eb6:	4b06      	ldr	r3, [pc, #24]	; (8003ed0 <prvSwitchTimerLists+0xc4>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a04      	ldr	r2, [pc, #16]	; (8003ecc <prvSwitchTimerLists+0xc0>)
 8003ebc:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003ebe:	4a04      	ldr	r2, [pc, #16]	; (8003ed0 <prvSwitchTimerLists+0xc4>)
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	6013      	str	r3, [r2, #0]
    }
 8003ec4:	bf00      	nop
 8003ec6:	3718      	adds	r7, #24
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	20000250 	.word	0x20000250
 8003ed0:	20000254 	.word	0x20000254

08003ed4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003ed8:	f000 f9dc 	bl	8004294 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003edc:	4b12      	ldr	r3, [pc, #72]	; (8003f28 <prvCheckForValidListAndQueue+0x54>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d11d      	bne.n	8003f20 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003ee4:	4811      	ldr	r0, [pc, #68]	; (8003f2c <prvCheckForValidListAndQueue+0x58>)
 8003ee6:	f7fe f8b9 	bl	800205c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003eea:	4811      	ldr	r0, [pc, #68]	; (8003f30 <prvCheckForValidListAndQueue+0x5c>)
 8003eec:	f7fe f8b6 	bl	800205c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003ef0:	4b10      	ldr	r3, [pc, #64]	; (8003f34 <prvCheckForValidListAndQueue+0x60>)
 8003ef2:	4a0e      	ldr	r2, [pc, #56]	; (8003f2c <prvCheckForValidListAndQueue+0x58>)
 8003ef4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003ef6:	4b10      	ldr	r3, [pc, #64]	; (8003f38 <prvCheckForValidListAndQueue+0x64>)
 8003ef8:	4a0d      	ldr	r2, [pc, #52]	; (8003f30 <prvCheckForValidListAndQueue+0x5c>)
 8003efa:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003efc:	2200      	movs	r2, #0
 8003efe:	210c      	movs	r1, #12
 8003f00:	200a      	movs	r0, #10
 8003f02:	f7fe f9ba 	bl	800227a <xQueueGenericCreate>
 8003f06:	4603      	mov	r3, r0
 8003f08:	4a07      	ldr	r2, [pc, #28]	; (8003f28 <prvCheckForValidListAndQueue+0x54>)
 8003f0a:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8003f0c:	4b06      	ldr	r3, [pc, #24]	; (8003f28 <prvCheckForValidListAndQueue+0x54>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d005      	beq.n	8003f20 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003f14:	4b04      	ldr	r3, [pc, #16]	; (8003f28 <prvCheckForValidListAndQueue+0x54>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4908      	ldr	r1, [pc, #32]	; (8003f3c <prvCheckForValidListAndQueue+0x68>)
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7fe fe18 	bl	8002b50 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003f20:	f000 f9e8 	bl	80042f4 <vPortExitCritical>
    }
 8003f24:	bf00      	nop
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	20000258 	.word	0x20000258
 8003f2c:	20000228 	.word	0x20000228
 8003f30:	2000023c 	.word	0x2000023c
 8003f34:	20000250 	.word	0x20000250
 8003f38:	20000254 	.word	0x20000254
 8003f3c:	08007444 	.word	0x08007444

08003f40 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	3b04      	subs	r3, #4
 8003f50:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f58:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	3b04      	subs	r3, #4
 8003f5e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	f023 0201 	bic.w	r2, r3, #1
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	3b04      	subs	r3, #4
 8003f6e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003f70:	4a0c      	ldr	r2, [pc, #48]	; (8003fa4 <pxPortInitialiseStack+0x64>)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	3b14      	subs	r3, #20
 8003f7a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	3b04      	subs	r3, #4
 8003f86:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f06f 0202 	mvn.w	r2, #2
 8003f8e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	3b20      	subs	r3, #32
 8003f94:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003f96:	68fb      	ldr	r3, [r7, #12]
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3714      	adds	r7, #20
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr
 8003fa4:	08003fa9 	.word	0x08003fa9

08003fa8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003fb2:	4b12      	ldr	r3, [pc, #72]	; (8003ffc <prvTaskExitError+0x54>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fba:	d00a      	beq.n	8003fd2 <prvTaskExitError+0x2a>
        __asm volatile
 8003fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc0:	f383 8811 	msr	BASEPRI, r3
 8003fc4:	f3bf 8f6f 	isb	sy
 8003fc8:	f3bf 8f4f 	dsb	sy
 8003fcc:	60fb      	str	r3, [r7, #12]
    }
 8003fce:	bf00      	nop
 8003fd0:	e7fe      	b.n	8003fd0 <prvTaskExitError+0x28>
        __asm volatile
 8003fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fd6:	f383 8811 	msr	BASEPRI, r3
 8003fda:	f3bf 8f6f 	isb	sy
 8003fde:	f3bf 8f4f 	dsb	sy
 8003fe2:	60bb      	str	r3, [r7, #8]
    }
 8003fe4:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003fe6:	bf00      	nop
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d0fc      	beq.n	8003fe8 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003fee:	bf00      	nop
 8003ff0:	bf00      	nop
 8003ff2:	3714      	adds	r7, #20
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr
 8003ffc:	20000010 	.word	0x20000010

08004000 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004000:	4b07      	ldr	r3, [pc, #28]	; (8004020 <pxCurrentTCBConst2>)
 8004002:	6819      	ldr	r1, [r3, #0]
 8004004:	6808      	ldr	r0, [r1, #0]
 8004006:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800400a:	f380 8809 	msr	PSP, r0
 800400e:	f3bf 8f6f 	isb	sy
 8004012:	f04f 0000 	mov.w	r0, #0
 8004016:	f380 8811 	msr	BASEPRI, r0
 800401a:	4770      	bx	lr
 800401c:	f3af 8000 	nop.w

08004020 <pxCurrentTCBConst2>:
 8004020:	20000124 	.word	0x20000124
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004024:	bf00      	nop
 8004026:	bf00      	nop

08004028 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004028:	4808      	ldr	r0, [pc, #32]	; (800404c <prvPortStartFirstTask+0x24>)
 800402a:	6800      	ldr	r0, [r0, #0]
 800402c:	6800      	ldr	r0, [r0, #0]
 800402e:	f380 8808 	msr	MSP, r0
 8004032:	f04f 0000 	mov.w	r0, #0
 8004036:	f380 8814 	msr	CONTROL, r0
 800403a:	b662      	cpsie	i
 800403c:	b661      	cpsie	f
 800403e:	f3bf 8f4f 	dsb	sy
 8004042:	f3bf 8f6f 	isb	sy
 8004046:	df00      	svc	0
 8004048:	bf00      	nop
 800404a:	0000      	.short	0x0000
 800404c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004050:	bf00      	nop
 8004052:	bf00      	nop

08004054 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b086      	sub	sp, #24
 8004058:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800405a:	4b46      	ldr	r3, [pc, #280]	; (8004174 <xPortStartScheduler+0x120>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a46      	ldr	r2, [pc, #280]	; (8004178 <xPortStartScheduler+0x124>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d10a      	bne.n	800407a <xPortStartScheduler+0x26>
        __asm volatile
 8004064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004068:	f383 8811 	msr	BASEPRI, r3
 800406c:	f3bf 8f6f 	isb	sy
 8004070:	f3bf 8f4f 	dsb	sy
 8004074:	613b      	str	r3, [r7, #16]
    }
 8004076:	bf00      	nop
 8004078:	e7fe      	b.n	8004078 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800407a:	4b3e      	ldr	r3, [pc, #248]	; (8004174 <xPortStartScheduler+0x120>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a3f      	ldr	r2, [pc, #252]	; (800417c <xPortStartScheduler+0x128>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d10a      	bne.n	800409a <xPortStartScheduler+0x46>
        __asm volatile
 8004084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004088:	f383 8811 	msr	BASEPRI, r3
 800408c:	f3bf 8f6f 	isb	sy
 8004090:	f3bf 8f4f 	dsb	sy
 8004094:	60fb      	str	r3, [r7, #12]
    }
 8004096:	bf00      	nop
 8004098:	e7fe      	b.n	8004098 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800409a:	4b39      	ldr	r3, [pc, #228]	; (8004180 <xPortStartScheduler+0x12c>)
 800409c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	22ff      	movs	r2, #255	; 0xff
 80040aa:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80040b4:	78fb      	ldrb	r3, [r7, #3]
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80040bc:	b2da      	uxtb	r2, r3
 80040be:	4b31      	ldr	r3, [pc, #196]	; (8004184 <xPortStartScheduler+0x130>)
 80040c0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80040c2:	4b31      	ldr	r3, [pc, #196]	; (8004188 <xPortStartScheduler+0x134>)
 80040c4:	2207      	movs	r2, #7
 80040c6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80040c8:	e009      	b.n	80040de <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80040ca:	4b2f      	ldr	r3, [pc, #188]	; (8004188 <xPortStartScheduler+0x134>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	3b01      	subs	r3, #1
 80040d0:	4a2d      	ldr	r2, [pc, #180]	; (8004188 <xPortStartScheduler+0x134>)
 80040d2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80040d4:	78fb      	ldrb	r3, [r7, #3]
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	005b      	lsls	r3, r3, #1
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80040de:	78fb      	ldrb	r3, [r7, #3]
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e6:	2b80      	cmp	r3, #128	; 0x80
 80040e8:	d0ef      	beq.n	80040ca <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80040ea:	4b27      	ldr	r3, [pc, #156]	; (8004188 <xPortStartScheduler+0x134>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f1c3 0307 	rsb	r3, r3, #7
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	d00a      	beq.n	800410c <xPortStartScheduler+0xb8>
        __asm volatile
 80040f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040fa:	f383 8811 	msr	BASEPRI, r3
 80040fe:	f3bf 8f6f 	isb	sy
 8004102:	f3bf 8f4f 	dsb	sy
 8004106:	60bb      	str	r3, [r7, #8]
    }
 8004108:	bf00      	nop
 800410a:	e7fe      	b.n	800410a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800410c:	4b1e      	ldr	r3, [pc, #120]	; (8004188 <xPortStartScheduler+0x134>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	021b      	lsls	r3, r3, #8
 8004112:	4a1d      	ldr	r2, [pc, #116]	; (8004188 <xPortStartScheduler+0x134>)
 8004114:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004116:	4b1c      	ldr	r3, [pc, #112]	; (8004188 <xPortStartScheduler+0x134>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800411e:	4a1a      	ldr	r2, [pc, #104]	; (8004188 <xPortStartScheduler+0x134>)
 8004120:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	b2da      	uxtb	r2, r3
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800412a:	4b18      	ldr	r3, [pc, #96]	; (800418c <xPortStartScheduler+0x138>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a17      	ldr	r2, [pc, #92]	; (800418c <xPortStartScheduler+0x138>)
 8004130:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004134:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004136:	4b15      	ldr	r3, [pc, #84]	; (800418c <xPortStartScheduler+0x138>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a14      	ldr	r2, [pc, #80]	; (800418c <xPortStartScheduler+0x138>)
 800413c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004140:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004142:	f000 f963 	bl	800440c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004146:	4b12      	ldr	r3, [pc, #72]	; (8004190 <xPortStartScheduler+0x13c>)
 8004148:	2200      	movs	r2, #0
 800414a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800414c:	f000 f97a 	bl	8004444 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004150:	4b10      	ldr	r3, [pc, #64]	; (8004194 <xPortStartScheduler+0x140>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a0f      	ldr	r2, [pc, #60]	; (8004194 <xPortStartScheduler+0x140>)
 8004156:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800415a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800415c:	f7ff ff64 	bl	8004028 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004160:	f7ff f870 	bl	8003244 <vTaskSwitchContext>
    prvTaskExitError();
 8004164:	f7ff ff20 	bl	8003fa8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3718      	adds	r7, #24
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	e000ed00 	.word	0xe000ed00
 8004178:	410fc271 	.word	0x410fc271
 800417c:	410fc270 	.word	0x410fc270
 8004180:	e000e400 	.word	0xe000e400
 8004184:	20000264 	.word	0x20000264
 8004188:	20000268 	.word	0x20000268
 800418c:	e000ed20 	.word	0xe000ed20
 8004190:	20000010 	.word	0x20000010
 8004194:	e000ef34 	.word	0xe000ef34

08004198 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8004198:	b480      	push	{r7}
 800419a:	b087      	sub	sp, #28
 800419c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800419e:	4b37      	ldr	r3, [pc, #220]	; (800427c <vInitPrioGroupValue+0xe4>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a37      	ldr	r2, [pc, #220]	; (8004280 <vInitPrioGroupValue+0xe8>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d10a      	bne.n	80041be <vInitPrioGroupValue+0x26>
        __asm volatile
 80041a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ac:	f383 8811 	msr	BASEPRI, r3
 80041b0:	f3bf 8f6f 	isb	sy
 80041b4:	f3bf 8f4f 	dsb	sy
 80041b8:	613b      	str	r3, [r7, #16]
    }
 80041ba:	bf00      	nop
 80041bc:	e7fe      	b.n	80041bc <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80041be:	4b2f      	ldr	r3, [pc, #188]	; (800427c <vInitPrioGroupValue+0xe4>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a30      	ldr	r2, [pc, #192]	; (8004284 <vInitPrioGroupValue+0xec>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d10a      	bne.n	80041de <vInitPrioGroupValue+0x46>
        __asm volatile
 80041c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041cc:	f383 8811 	msr	BASEPRI, r3
 80041d0:	f3bf 8f6f 	isb	sy
 80041d4:	f3bf 8f4f 	dsb	sy
 80041d8:	60fb      	str	r3, [r7, #12]
    }
 80041da:	bf00      	nop
 80041dc:	e7fe      	b.n	80041dc <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80041de:	4b2a      	ldr	r3, [pc, #168]	; (8004288 <vInitPrioGroupValue+0xf0>)
 80041e0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	22ff      	movs	r2, #255	; 0xff
 80041ee:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80041f8:	78fb      	ldrb	r3, [r7, #3]
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004200:	b2da      	uxtb	r2, r3
 8004202:	4b22      	ldr	r3, [pc, #136]	; (800428c <vInitPrioGroupValue+0xf4>)
 8004204:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004206:	4b22      	ldr	r3, [pc, #136]	; (8004290 <vInitPrioGroupValue+0xf8>)
 8004208:	2207      	movs	r2, #7
 800420a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800420c:	e009      	b.n	8004222 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800420e:	4b20      	ldr	r3, [pc, #128]	; (8004290 <vInitPrioGroupValue+0xf8>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	3b01      	subs	r3, #1
 8004214:	4a1e      	ldr	r2, [pc, #120]	; (8004290 <vInitPrioGroupValue+0xf8>)
 8004216:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004218:	78fb      	ldrb	r3, [r7, #3]
 800421a:	b2db      	uxtb	r3, r3
 800421c:	005b      	lsls	r3, r3, #1
 800421e:	b2db      	uxtb	r3, r3
 8004220:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004222:	78fb      	ldrb	r3, [r7, #3]
 8004224:	b2db      	uxtb	r3, r3
 8004226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800422a:	2b80      	cmp	r3, #128	; 0x80
 800422c:	d0ef      	beq.n	800420e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800422e:	4b18      	ldr	r3, [pc, #96]	; (8004290 <vInitPrioGroupValue+0xf8>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f1c3 0307 	rsb	r3, r3, #7
 8004236:	2b04      	cmp	r3, #4
 8004238:	d00a      	beq.n	8004250 <vInitPrioGroupValue+0xb8>
        __asm volatile
 800423a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800423e:	f383 8811 	msr	BASEPRI, r3
 8004242:	f3bf 8f6f 	isb	sy
 8004246:	f3bf 8f4f 	dsb	sy
 800424a:	60bb      	str	r3, [r7, #8]
    }
 800424c:	bf00      	nop
 800424e:	e7fe      	b.n	800424e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004250:	4b0f      	ldr	r3, [pc, #60]	; (8004290 <vInitPrioGroupValue+0xf8>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	021b      	lsls	r3, r3, #8
 8004256:	4a0e      	ldr	r2, [pc, #56]	; (8004290 <vInitPrioGroupValue+0xf8>)
 8004258:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800425a:	4b0d      	ldr	r3, [pc, #52]	; (8004290 <vInitPrioGroupValue+0xf8>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004262:	4a0b      	ldr	r2, [pc, #44]	; (8004290 <vInitPrioGroupValue+0xf8>)
 8004264:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	b2da      	uxtb	r2, r3
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800426e:	bf00      	nop
 8004270:	371c      	adds	r7, #28
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	e000ed00 	.word	0xe000ed00
 8004280:	410fc271 	.word	0x410fc271
 8004284:	410fc270 	.word	0x410fc270
 8004288:	e000e400 	.word	0xe000e400
 800428c:	20000264 	.word	0x20000264
 8004290:	20000268 	.word	0x20000268

08004294 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
        __asm volatile
 800429a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800429e:	f383 8811 	msr	BASEPRI, r3
 80042a2:	f3bf 8f6f 	isb	sy
 80042a6:	f3bf 8f4f 	dsb	sy
 80042aa:	607b      	str	r3, [r7, #4]
    }
 80042ac:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80042ae:	4b0f      	ldr	r3, [pc, #60]	; (80042ec <vPortEnterCritical+0x58>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	3301      	adds	r3, #1
 80042b4:	4a0d      	ldr	r2, [pc, #52]	; (80042ec <vPortEnterCritical+0x58>)
 80042b6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80042b8:	4b0c      	ldr	r3, [pc, #48]	; (80042ec <vPortEnterCritical+0x58>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d10f      	bne.n	80042e0 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80042c0:	4b0b      	ldr	r3, [pc, #44]	; (80042f0 <vPortEnterCritical+0x5c>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00a      	beq.n	80042e0 <vPortEnterCritical+0x4c>
        __asm volatile
 80042ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ce:	f383 8811 	msr	BASEPRI, r3
 80042d2:	f3bf 8f6f 	isb	sy
 80042d6:	f3bf 8f4f 	dsb	sy
 80042da:	603b      	str	r3, [r7, #0]
    }
 80042dc:	bf00      	nop
 80042de:	e7fe      	b.n	80042de <vPortEnterCritical+0x4a>
    }
}
 80042e0:	bf00      	nop
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr
 80042ec:	20000010 	.word	0x20000010
 80042f0:	e000ed04 	.word	0xe000ed04

080042f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80042fa:	4b12      	ldr	r3, [pc, #72]	; (8004344 <vPortExitCritical+0x50>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d10a      	bne.n	8004318 <vPortExitCritical+0x24>
        __asm volatile
 8004302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004306:	f383 8811 	msr	BASEPRI, r3
 800430a:	f3bf 8f6f 	isb	sy
 800430e:	f3bf 8f4f 	dsb	sy
 8004312:	607b      	str	r3, [r7, #4]
    }
 8004314:	bf00      	nop
 8004316:	e7fe      	b.n	8004316 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004318:	4b0a      	ldr	r3, [pc, #40]	; (8004344 <vPortExitCritical+0x50>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	3b01      	subs	r3, #1
 800431e:	4a09      	ldr	r2, [pc, #36]	; (8004344 <vPortExitCritical+0x50>)
 8004320:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004322:	4b08      	ldr	r3, [pc, #32]	; (8004344 <vPortExitCritical+0x50>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d105      	bne.n	8004336 <vPortExitCritical+0x42>
 800432a:	2300      	movs	r3, #0
 800432c:	603b      	str	r3, [r7, #0]
        __asm volatile
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	f383 8811 	msr	BASEPRI, r3
    }
 8004334:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004336:	bf00      	nop
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	20000010 	.word	0x20000010
	...

08004350 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004350:	f3ef 8009 	mrs	r0, PSP
 8004354:	f3bf 8f6f 	isb	sy
 8004358:	4b15      	ldr	r3, [pc, #84]	; (80043b0 <pxCurrentTCBConst>)
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	f01e 0f10 	tst.w	lr, #16
 8004360:	bf08      	it	eq
 8004362:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004366:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800436a:	6010      	str	r0, [r2, #0]
 800436c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004370:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004374:	f380 8811 	msr	BASEPRI, r0
 8004378:	f3bf 8f4f 	dsb	sy
 800437c:	f3bf 8f6f 	isb	sy
 8004380:	f7fe ff60 	bl	8003244 <vTaskSwitchContext>
 8004384:	f04f 0000 	mov.w	r0, #0
 8004388:	f380 8811 	msr	BASEPRI, r0
 800438c:	bc09      	pop	{r0, r3}
 800438e:	6819      	ldr	r1, [r3, #0]
 8004390:	6808      	ldr	r0, [r1, #0]
 8004392:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004396:	f01e 0f10 	tst.w	lr, #16
 800439a:	bf08      	it	eq
 800439c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80043a0:	f380 8809 	msr	PSP, r0
 80043a4:	f3bf 8f6f 	isb	sy
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	f3af 8000 	nop.w

080043b0 <pxCurrentTCBConst>:
 80043b0:	20000124 	.word	0x20000124
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80043b4:	bf00      	nop
 80043b6:	bf00      	nop

080043b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
        __asm volatile
 80043be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043c2:	f383 8811 	msr	BASEPRI, r3
 80043c6:	f3bf 8f6f 	isb	sy
 80043ca:	f3bf 8f4f 	dsb	sy
 80043ce:	607b      	str	r3, [r7, #4]
    }
 80043d0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80043d2:	f002 f821 	bl	8006418 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80043d6:	f7fe fe9b 	bl	8003110 <xTaskIncrementTick>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d006      	beq.n	80043ee <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80043e0:	f002 f878 	bl	80064d4 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80043e4:	4b08      	ldr	r3, [pc, #32]	; (8004408 <SysTick_Handler+0x50>)
 80043e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043ea:	601a      	str	r2, [r3, #0]
 80043ec:	e001      	b.n	80043f2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80043ee:	f002 f855 	bl	800649c <SEGGER_SYSVIEW_RecordExitISR>
 80043f2:	2300      	movs	r3, #0
 80043f4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	f383 8811 	msr	BASEPRI, r3
    }
 80043fc:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80043fe:	bf00      	nop
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	e000ed04 	.word	0xe000ed04

0800440c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004410:	4b08      	ldr	r3, [pc, #32]	; (8004434 <vPortSetupTimerInterrupt+0x28>)
 8004412:	2200      	movs	r2, #0
 8004414:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004416:	4b08      	ldr	r3, [pc, #32]	; (8004438 <vPortSetupTimerInterrupt+0x2c>)
 8004418:	2200      	movs	r2, #0
 800441a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800441c:	4b07      	ldr	r3, [pc, #28]	; (800443c <vPortSetupTimerInterrupt+0x30>)
 800441e:	4a08      	ldr	r2, [pc, #32]	; (8004440 <vPortSetupTimerInterrupt+0x34>)
 8004420:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004422:	4b04      	ldr	r3, [pc, #16]	; (8004434 <vPortSetupTimerInterrupt+0x28>)
 8004424:	2207      	movs	r2, #7
 8004426:	601a      	str	r2, [r3, #0]
}
 8004428:	bf00      	nop
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	e000e010 	.word	0xe000e010
 8004438:	e000e018 	.word	0xe000e018
 800443c:	e000e014 	.word	0xe000e014
 8004440:	0001387f 	.word	0x0001387f

08004444 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004444:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004454 <vPortEnableVFP+0x10>
 8004448:	6801      	ldr	r1, [r0, #0]
 800444a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800444e:	6001      	str	r1, [r0, #0]
 8004450:	4770      	bx	lr
 8004452:	0000      	.short	0x0000
 8004454:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004458:	bf00      	nop
 800445a:	bf00      	nop

0800445c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004462:	f3ef 8305 	mrs	r3, IPSR
 8004466:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2b0f      	cmp	r3, #15
 800446c:	d914      	bls.n	8004498 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800446e:	4a17      	ldr	r2, [pc, #92]	; (80044cc <vPortValidateInterruptPriority+0x70>)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	4413      	add	r3, r2
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004478:	4b15      	ldr	r3, [pc, #84]	; (80044d0 <vPortValidateInterruptPriority+0x74>)
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	7afa      	ldrb	r2, [r7, #11]
 800447e:	429a      	cmp	r2, r3
 8004480:	d20a      	bcs.n	8004498 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004486:	f383 8811 	msr	BASEPRI, r3
 800448a:	f3bf 8f6f 	isb	sy
 800448e:	f3bf 8f4f 	dsb	sy
 8004492:	607b      	str	r3, [r7, #4]
    }
 8004494:	bf00      	nop
 8004496:	e7fe      	b.n	8004496 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004498:	4b0e      	ldr	r3, [pc, #56]	; (80044d4 <vPortValidateInterruptPriority+0x78>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80044a0:	4b0d      	ldr	r3, [pc, #52]	; (80044d8 <vPortValidateInterruptPriority+0x7c>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d90a      	bls.n	80044be <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80044a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ac:	f383 8811 	msr	BASEPRI, r3
 80044b0:	f3bf 8f6f 	isb	sy
 80044b4:	f3bf 8f4f 	dsb	sy
 80044b8:	603b      	str	r3, [r7, #0]
    }
 80044ba:	bf00      	nop
 80044bc:	e7fe      	b.n	80044bc <vPortValidateInterruptPriority+0x60>
    }
 80044be:	bf00      	nop
 80044c0:	3714      	adds	r7, #20
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	e000e3f0 	.word	0xe000e3f0
 80044d0:	20000264 	.word	0x20000264
 80044d4:	e000ed0c 	.word	0xe000ed0c
 80044d8:	20000268 	.word	0x20000268

080044dc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b08a      	sub	sp, #40	; 0x28
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80044e4:	2300      	movs	r3, #0
 80044e6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80044e8:	f7fe fd50 	bl	8002f8c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80044ec:	4b65      	ldr	r3, [pc, #404]	; (8004684 <pvPortMalloc+0x1a8>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d101      	bne.n	80044f8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80044f4:	f000 f934 	bl	8004760 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80044f8:	4b63      	ldr	r3, [pc, #396]	; (8004688 <pvPortMalloc+0x1ac>)
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4013      	ands	r3, r2
 8004500:	2b00      	cmp	r3, #0
 8004502:	f040 80a7 	bne.w	8004654 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d02d      	beq.n	8004568 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800450c:	2208      	movs	r2, #8
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	429a      	cmp	r2, r3
 8004516:	d227      	bcs.n	8004568 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8004518:	2208      	movs	r2, #8
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	4413      	add	r3, r2
 800451e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f003 0307 	and.w	r3, r3, #7
 8004526:	2b00      	cmp	r3, #0
 8004528:	d021      	beq.n	800456e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f023 0307 	bic.w	r3, r3, #7
 8004530:	3308      	adds	r3, #8
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	429a      	cmp	r2, r3
 8004536:	d214      	bcs.n	8004562 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f023 0307 	bic.w	r3, r3, #7
 800453e:	3308      	adds	r3, #8
 8004540:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f003 0307 	and.w	r3, r3, #7
 8004548:	2b00      	cmp	r3, #0
 800454a:	d010      	beq.n	800456e <pvPortMalloc+0x92>
        __asm volatile
 800454c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004550:	f383 8811 	msr	BASEPRI, r3
 8004554:	f3bf 8f6f 	isb	sy
 8004558:	f3bf 8f4f 	dsb	sy
 800455c:	617b      	str	r3, [r7, #20]
    }
 800455e:	bf00      	nop
 8004560:	e7fe      	b.n	8004560 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004562:	2300      	movs	r3, #0
 8004564:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004566:	e002      	b.n	800456e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8004568:	2300      	movs	r3, #0
 800456a:	607b      	str	r3, [r7, #4]
 800456c:	e000      	b.n	8004570 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800456e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d06e      	beq.n	8004654 <pvPortMalloc+0x178>
 8004576:	4b45      	ldr	r3, [pc, #276]	; (800468c <pvPortMalloc+0x1b0>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	429a      	cmp	r2, r3
 800457e:	d869      	bhi.n	8004654 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004580:	4b43      	ldr	r3, [pc, #268]	; (8004690 <pvPortMalloc+0x1b4>)
 8004582:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004584:	4b42      	ldr	r3, [pc, #264]	; (8004690 <pvPortMalloc+0x1b4>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800458a:	e004      	b.n	8004596 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800458c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	429a      	cmp	r2, r3
 800459e:	d903      	bls.n	80045a8 <pvPortMalloc+0xcc>
 80045a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1f1      	bne.n	800458c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80045a8:	4b36      	ldr	r3, [pc, #216]	; (8004684 <pvPortMalloc+0x1a8>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d050      	beq.n	8004654 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80045b2:	6a3b      	ldr	r3, [r7, #32]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2208      	movs	r2, #8
 80045b8:	4413      	add	r3, r2
 80045ba:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80045bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	6a3b      	ldr	r3, [r7, #32]
 80045c2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80045c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c6:	685a      	ldr	r2, [r3, #4]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	1ad2      	subs	r2, r2, r3
 80045cc:	2308      	movs	r3, #8
 80045ce:	005b      	lsls	r3, r3, #1
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d91f      	bls.n	8004614 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80045d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4413      	add	r3, r2
 80045da:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	f003 0307 	and.w	r3, r3, #7
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00a      	beq.n	80045fc <pvPortMalloc+0x120>
        __asm volatile
 80045e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ea:	f383 8811 	msr	BASEPRI, r3
 80045ee:	f3bf 8f6f 	isb	sy
 80045f2:	f3bf 8f4f 	dsb	sy
 80045f6:	613b      	str	r3, [r7, #16]
    }
 80045f8:	bf00      	nop
 80045fa:	e7fe      	b.n	80045fa <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80045fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	1ad2      	subs	r2, r2, r3
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800460e:	69b8      	ldr	r0, [r7, #24]
 8004610:	f000 f908 	bl	8004824 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004614:	4b1d      	ldr	r3, [pc, #116]	; (800468c <pvPortMalloc+0x1b0>)
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	4a1b      	ldr	r2, [pc, #108]	; (800468c <pvPortMalloc+0x1b0>)
 8004620:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004622:	4b1a      	ldr	r3, [pc, #104]	; (800468c <pvPortMalloc+0x1b0>)
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	4b1b      	ldr	r3, [pc, #108]	; (8004694 <pvPortMalloc+0x1b8>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	429a      	cmp	r2, r3
 800462c:	d203      	bcs.n	8004636 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800462e:	4b17      	ldr	r3, [pc, #92]	; (800468c <pvPortMalloc+0x1b0>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a18      	ldr	r2, [pc, #96]	; (8004694 <pvPortMalloc+0x1b8>)
 8004634:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	4b13      	ldr	r3, [pc, #76]	; (8004688 <pvPortMalloc+0x1ac>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	431a      	orrs	r2, r3
 8004640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004642:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004646:	2200      	movs	r2, #0
 8004648:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800464a:	4b13      	ldr	r3, [pc, #76]	; (8004698 <pvPortMalloc+0x1bc>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	3301      	adds	r3, #1
 8004650:	4a11      	ldr	r2, [pc, #68]	; (8004698 <pvPortMalloc+0x1bc>)
 8004652:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004654:	f7fe fca8 	bl	8002fa8 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	f003 0307 	and.w	r3, r3, #7
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00a      	beq.n	8004678 <pvPortMalloc+0x19c>
        __asm volatile
 8004662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004666:	f383 8811 	msr	BASEPRI, r3
 800466a:	f3bf 8f6f 	isb	sy
 800466e:	f3bf 8f4f 	dsb	sy
 8004672:	60fb      	str	r3, [r7, #12]
    }
 8004674:	bf00      	nop
 8004676:	e7fe      	b.n	8004676 <pvPortMalloc+0x19a>
    return pvReturn;
 8004678:	69fb      	ldr	r3, [r7, #28]
}
 800467a:	4618      	mov	r0, r3
 800467c:	3728      	adds	r7, #40	; 0x28
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	20012e74 	.word	0x20012e74
 8004688:	20012e88 	.word	0x20012e88
 800468c:	20012e78 	.word	0x20012e78
 8004690:	20012e6c 	.word	0x20012e6c
 8004694:	20012e7c 	.word	0x20012e7c
 8004698:	20012e80 	.word	0x20012e80

0800469c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d04d      	beq.n	800474a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80046ae:	2308      	movs	r3, #8
 80046b0:	425b      	negs	r3, r3
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	4413      	add	r3, r2
 80046b6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	4b24      	ldr	r3, [pc, #144]	; (8004754 <vPortFree+0xb8>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4013      	ands	r3, r2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10a      	bne.n	80046e0 <vPortFree+0x44>
        __asm volatile
 80046ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ce:	f383 8811 	msr	BASEPRI, r3
 80046d2:	f3bf 8f6f 	isb	sy
 80046d6:	f3bf 8f4f 	dsb	sy
 80046da:	60fb      	str	r3, [r7, #12]
    }
 80046dc:	bf00      	nop
 80046de:	e7fe      	b.n	80046de <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00a      	beq.n	80046fe <vPortFree+0x62>
        __asm volatile
 80046e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ec:	f383 8811 	msr	BASEPRI, r3
 80046f0:	f3bf 8f6f 	isb	sy
 80046f4:	f3bf 8f4f 	dsb	sy
 80046f8:	60bb      	str	r3, [r7, #8]
    }
 80046fa:	bf00      	nop
 80046fc:	e7fe      	b.n	80046fc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	685a      	ldr	r2, [r3, #4]
 8004702:	4b14      	ldr	r3, [pc, #80]	; (8004754 <vPortFree+0xb8>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4013      	ands	r3, r2
 8004708:	2b00      	cmp	r3, #0
 800470a:	d01e      	beq.n	800474a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d11a      	bne.n	800474a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	685a      	ldr	r2, [r3, #4]
 8004718:	4b0e      	ldr	r3, [pc, #56]	; (8004754 <vPortFree+0xb8>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	43db      	mvns	r3, r3
 800471e:	401a      	ands	r2, r3
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004724:	f7fe fc32 	bl	8002f8c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	4b0a      	ldr	r3, [pc, #40]	; (8004758 <vPortFree+0xbc>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4413      	add	r3, r2
 8004732:	4a09      	ldr	r2, [pc, #36]	; (8004758 <vPortFree+0xbc>)
 8004734:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004736:	6938      	ldr	r0, [r7, #16]
 8004738:	f000 f874 	bl	8004824 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800473c:	4b07      	ldr	r3, [pc, #28]	; (800475c <vPortFree+0xc0>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	3301      	adds	r3, #1
 8004742:	4a06      	ldr	r2, [pc, #24]	; (800475c <vPortFree+0xc0>)
 8004744:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004746:	f7fe fc2f 	bl	8002fa8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800474a:	bf00      	nop
 800474c:	3718      	adds	r7, #24
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	20012e88 	.word	0x20012e88
 8004758:	20012e78 	.word	0x20012e78
 800475c:	20012e84 	.word	0x20012e84

08004760 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004766:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800476a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800476c:	4b27      	ldr	r3, [pc, #156]	; (800480c <prvHeapInit+0xac>)
 800476e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f003 0307 	and.w	r3, r3, #7
 8004776:	2b00      	cmp	r3, #0
 8004778:	d00c      	beq.n	8004794 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	3307      	adds	r3, #7
 800477e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f023 0307 	bic.w	r3, r3, #7
 8004786:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004788:	68ba      	ldr	r2, [r7, #8]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	4a1f      	ldr	r2, [pc, #124]	; (800480c <prvHeapInit+0xac>)
 8004790:	4413      	add	r3, r2
 8004792:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004798:	4a1d      	ldr	r2, [pc, #116]	; (8004810 <prvHeapInit+0xb0>)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800479e:	4b1c      	ldr	r3, [pc, #112]	; (8004810 <prvHeapInit+0xb0>)
 80047a0:	2200      	movs	r2, #0
 80047a2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	68ba      	ldr	r2, [r7, #8]
 80047a8:	4413      	add	r3, r2
 80047aa:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80047ac:	2208      	movs	r2, #8
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	1a9b      	subs	r3, r3, r2
 80047b2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f023 0307 	bic.w	r3, r3, #7
 80047ba:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	4a15      	ldr	r2, [pc, #84]	; (8004814 <prvHeapInit+0xb4>)
 80047c0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80047c2:	4b14      	ldr	r3, [pc, #80]	; (8004814 <prvHeapInit+0xb4>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2200      	movs	r2, #0
 80047c8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80047ca:	4b12      	ldr	r3, [pc, #72]	; (8004814 <prvHeapInit+0xb4>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2200      	movs	r2, #0
 80047d0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	1ad2      	subs	r2, r2, r3
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80047e0:	4b0c      	ldr	r3, [pc, #48]	; (8004814 <prvHeapInit+0xb4>)
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	4a0a      	ldr	r2, [pc, #40]	; (8004818 <prvHeapInit+0xb8>)
 80047ee:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	4a09      	ldr	r2, [pc, #36]	; (800481c <prvHeapInit+0xbc>)
 80047f6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80047f8:	4b09      	ldr	r3, [pc, #36]	; (8004820 <prvHeapInit+0xc0>)
 80047fa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80047fe:	601a      	str	r2, [r3, #0]
}
 8004800:	bf00      	nop
 8004802:	3714      	adds	r7, #20
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr
 800480c:	2000026c 	.word	0x2000026c
 8004810:	20012e6c 	.word	0x20012e6c
 8004814:	20012e74 	.word	0x20012e74
 8004818:	20012e7c 	.word	0x20012e7c
 800481c:	20012e78 	.word	0x20012e78
 8004820:	20012e88 	.word	0x20012e88

08004824 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004824:	b480      	push	{r7}
 8004826:	b085      	sub	sp, #20
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800482c:	4b28      	ldr	r3, [pc, #160]	; (80048d0 <prvInsertBlockIntoFreeList+0xac>)
 800482e:	60fb      	str	r3, [r7, #12]
 8004830:	e002      	b.n	8004838 <prvInsertBlockIntoFreeList+0x14>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	60fb      	str	r3, [r7, #12]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	429a      	cmp	r2, r3
 8004840:	d8f7      	bhi.n	8004832 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	68ba      	ldr	r2, [r7, #8]
 800484c:	4413      	add	r3, r2
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	429a      	cmp	r2, r3
 8004852:	d108      	bne.n	8004866 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	685a      	ldr	r2, [r3, #4]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	441a      	add	r2, r3
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	68ba      	ldr	r2, [r7, #8]
 8004870:	441a      	add	r2, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	429a      	cmp	r2, r3
 8004878:	d118      	bne.n	80048ac <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	4b15      	ldr	r3, [pc, #84]	; (80048d4 <prvInsertBlockIntoFreeList+0xb0>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	429a      	cmp	r2, r3
 8004884:	d00d      	beq.n	80048a2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685a      	ldr	r2, [r3, #4]
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	441a      	add	r2, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	e008      	b.n	80048b4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80048a2:	4b0c      	ldr	r3, [pc, #48]	; (80048d4 <prvInsertBlockIntoFreeList+0xb0>)
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	601a      	str	r2, [r3, #0]
 80048aa:	e003      	b.n	80048b4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d002      	beq.n	80048c2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80048c2:	bf00      	nop
 80048c4:	3714      	adds	r7, #20
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	20012e6c 	.word	0x20012e6c
 80048d4:	20012e74 	.word	0x20012e74

080048d8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80048d8:	b580      	push	{r7, lr}
 80048da:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80048dc:	4803      	ldr	r0, [pc, #12]	; (80048ec <_cbSendSystemDesc+0x14>)
 80048de:	f001 fd45 	bl	800636c <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80048e2:	4803      	ldr	r0, [pc, #12]	; (80048f0 <_cbSendSystemDesc+0x18>)
 80048e4:	f001 fd42 	bl	800636c <SEGGER_SYSVIEW_SendSysDesc>
}
 80048e8:	bf00      	nop
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	0800744c 	.word	0x0800744c
 80048f0:	08007484 	.word	0x08007484

080048f4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80048f4:	b580      	push	{r7, lr}
 80048f6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80048f8:	4b05      	ldr	r3, [pc, #20]	; (8004910 <SEGGER_SYSVIEW_Conf+0x1c>)
 80048fa:	4a06      	ldr	r2, [pc, #24]	; (8004914 <SEGGER_SYSVIEW_Conf+0x20>)
 80048fc:	4906      	ldr	r1, [pc, #24]	; (8004918 <SEGGER_SYSVIEW_Conf+0x24>)
 80048fe:	4806      	ldr	r0, [pc, #24]	; (8004918 <SEGGER_SYSVIEW_Conf+0x24>)
 8004900:	f001 f8b2 	bl	8005a68 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004904:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004908:	f001 f8f2 	bl	8005af0 <SEGGER_SYSVIEW_SetRAMBase>
}
 800490c:	bf00      	nop
 800490e:	bd80      	pop	{r7, pc}
 8004910:	080048d9 	.word	0x080048d9
 8004914:	08007554 	.word	0x08007554
 8004918:	04c4b400 	.word	0x04c4b400

0800491c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800491c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800491e:	b085      	sub	sp, #20
 8004920:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004922:	2300      	movs	r3, #0
 8004924:	607b      	str	r3, [r7, #4]
 8004926:	e033      	b.n	8004990 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004928:	491e      	ldr	r1, [pc, #120]	; (80049a4 <_cbSendTaskList+0x88>)
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	4613      	mov	r3, r2
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	4413      	add	r3, r2
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	440b      	add	r3, r1
 8004936:	6818      	ldr	r0, [r3, #0]
 8004938:	491a      	ldr	r1, [pc, #104]	; (80049a4 <_cbSendTaskList+0x88>)
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	4613      	mov	r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4413      	add	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	440b      	add	r3, r1
 8004946:	3304      	adds	r3, #4
 8004948:	6819      	ldr	r1, [r3, #0]
 800494a:	4c16      	ldr	r4, [pc, #88]	; (80049a4 <_cbSendTaskList+0x88>)
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	4613      	mov	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	4423      	add	r3, r4
 8004958:	3308      	adds	r3, #8
 800495a:	681c      	ldr	r4, [r3, #0]
 800495c:	4d11      	ldr	r5, [pc, #68]	; (80049a4 <_cbSendTaskList+0x88>)
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	4613      	mov	r3, r2
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	4413      	add	r3, r2
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	442b      	add	r3, r5
 800496a:	330c      	adds	r3, #12
 800496c:	681d      	ldr	r5, [r3, #0]
 800496e:	4e0d      	ldr	r6, [pc, #52]	; (80049a4 <_cbSendTaskList+0x88>)
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	4613      	mov	r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	4413      	add	r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	4433      	add	r3, r6
 800497c:	3310      	adds	r3, #16
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	9300      	str	r3, [sp, #0]
 8004982:	462b      	mov	r3, r5
 8004984:	4622      	mov	r2, r4
 8004986:	f000 f8bd 	bl	8004b04 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	3301      	adds	r3, #1
 800498e:	607b      	str	r3, [r7, #4]
 8004990:	4b05      	ldr	r3, [pc, #20]	; (80049a8 <_cbSendTaskList+0x8c>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	429a      	cmp	r2, r3
 8004998:	d3c6      	bcc.n	8004928 <_cbSendTaskList+0xc>
  }
}
 800499a:	bf00      	nop
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049a4:	20012e8c 	.word	0x20012e8c
 80049a8:	20012f2c 	.word	0x20012f2c

080049ac <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80049ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049b0:	b082      	sub	sp, #8
 80049b2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80049b4:	f7fe fb9a 	bl	80030ec <xTaskGetTickCountFromISR>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2200      	movs	r2, #0
 80049bc:	469a      	mov	sl, r3
 80049be:	4693      	mov	fp, r2
 80049c0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80049c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80049c8:	4602      	mov	r2, r0
 80049ca:	460b      	mov	r3, r1
 80049cc:	f04f 0a00 	mov.w	sl, #0
 80049d0:	f04f 0b00 	mov.w	fp, #0
 80049d4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80049d8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 80049dc:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 80049e0:	4652      	mov	r2, sl
 80049e2:	465b      	mov	r3, fp
 80049e4:	1a14      	subs	r4, r2, r0
 80049e6:	eb63 0501 	sbc.w	r5, r3, r1
 80049ea:	f04f 0200 	mov.w	r2, #0
 80049ee:	f04f 0300 	mov.w	r3, #0
 80049f2:	00ab      	lsls	r3, r5, #2
 80049f4:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80049f8:	00a2      	lsls	r2, r4, #2
 80049fa:	4614      	mov	r4, r2
 80049fc:	461d      	mov	r5, r3
 80049fe:	eb14 0800 	adds.w	r8, r4, r0
 8004a02:	eb45 0901 	adc.w	r9, r5, r1
 8004a06:	f04f 0200 	mov.w	r2, #0
 8004a0a:	f04f 0300 	mov.w	r3, #0
 8004a0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a1a:	4690      	mov	r8, r2
 8004a1c:	4699      	mov	r9, r3
 8004a1e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8004a22:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004a26:	4610      	mov	r0, r2
 8004a28:	4619      	mov	r1, r3
 8004a2a:	3708      	adds	r7, #8
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004a34 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b086      	sub	sp, #24
 8004a38:	af02      	add	r7, sp, #8
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	607a      	str	r2, [r7, #4]
 8004a40:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004a42:	2205      	movs	r2, #5
 8004a44:	492b      	ldr	r1, [pc, #172]	; (8004af4 <SYSVIEW_AddTask+0xc0>)
 8004a46:	68b8      	ldr	r0, [r7, #8]
 8004a48:	f002 f822 	bl	8006a90 <memcmp>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d04b      	beq.n	8004aea <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004a52:	4b29      	ldr	r3, [pc, #164]	; (8004af8 <SYSVIEW_AddTask+0xc4>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2b07      	cmp	r3, #7
 8004a58:	d903      	bls.n	8004a62 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004a5a:	4828      	ldr	r0, [pc, #160]	; (8004afc <SYSVIEW_AddTask+0xc8>)
 8004a5c:	f001 ff98 	bl	8006990 <SEGGER_SYSVIEW_Warn>
    return;
 8004a60:	e044      	b.n	8004aec <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004a62:	4b25      	ldr	r3, [pc, #148]	; (8004af8 <SYSVIEW_AddTask+0xc4>)
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	4926      	ldr	r1, [pc, #152]	; (8004b00 <SYSVIEW_AddTask+0xcc>)
 8004a68:	4613      	mov	r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	440b      	add	r3, r1
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004a76:	4b20      	ldr	r3, [pc, #128]	; (8004af8 <SYSVIEW_AddTask+0xc4>)
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	4921      	ldr	r1, [pc, #132]	; (8004b00 <SYSVIEW_AddTask+0xcc>)
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	4413      	add	r3, r2
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	440b      	add	r3, r1
 8004a86:	3304      	adds	r3, #4
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004a8c:	4b1a      	ldr	r3, [pc, #104]	; (8004af8 <SYSVIEW_AddTask+0xc4>)
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	491b      	ldr	r1, [pc, #108]	; (8004b00 <SYSVIEW_AddTask+0xcc>)
 8004a92:	4613      	mov	r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	4413      	add	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	440b      	add	r3, r1
 8004a9c:	3308      	adds	r3, #8
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004aa2:	4b15      	ldr	r3, [pc, #84]	; (8004af8 <SYSVIEW_AddTask+0xc4>)
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	4916      	ldr	r1, [pc, #88]	; (8004b00 <SYSVIEW_AddTask+0xcc>)
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	4413      	add	r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	440b      	add	r3, r1
 8004ab2:	330c      	adds	r3, #12
 8004ab4:	683a      	ldr	r2, [r7, #0]
 8004ab6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004ab8:	4b0f      	ldr	r3, [pc, #60]	; (8004af8 <SYSVIEW_AddTask+0xc4>)
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	4910      	ldr	r1, [pc, #64]	; (8004b00 <SYSVIEW_AddTask+0xcc>)
 8004abe:	4613      	mov	r3, r2
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	4413      	add	r3, r2
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	440b      	add	r3, r1
 8004ac8:	3310      	adds	r3, #16
 8004aca:	69ba      	ldr	r2, [r7, #24]
 8004acc:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004ace:	4b0a      	ldr	r3, [pc, #40]	; (8004af8 <SYSVIEW_AddTask+0xc4>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	4a08      	ldr	r2, [pc, #32]	; (8004af8 <SYSVIEW_AddTask+0xc4>)
 8004ad6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	9300      	str	r3, [sp, #0]
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	68b9      	ldr	r1, [r7, #8]
 8004ae2:	68f8      	ldr	r0, [r7, #12]
 8004ae4:	f000 f80e 	bl	8004b04 <SYSVIEW_SendTaskInfo>
 8004ae8:	e000      	b.n	8004aec <SYSVIEW_AddTask+0xb8>
    return;
 8004aea:	bf00      	nop

}
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	08007494 	.word	0x08007494
 8004af8:	20012f2c 	.word	0x20012f2c
 8004afc:	0800749c 	.word	0x0800749c
 8004b00:	20012e8c 	.word	0x20012e8c

08004b04 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b08a      	sub	sp, #40	; 0x28
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
 8004b10:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004b12:	f107 0314 	add.w	r3, r7, #20
 8004b16:	2214      	movs	r2, #20
 8004b18:	2100      	movs	r1, #0
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f001 ffd6 	bl	8006acc <memset>
  TaskInfo.TaskID     = TaskID;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b32:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004b34:	f107 0314 	add.w	r3, r7, #20
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f001 fb1f 	bl	800617c <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004b3e:	bf00      	nop
 8004b40:	3728      	adds	r7, #40	; 0x28
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
	...

08004b48 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004b4e:	4b24      	ldr	r3, [pc, #144]	; (8004be0 <_DoInit+0x98>)
 8004b50:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2203      	movs	r2, #3
 8004b56:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2203      	movs	r2, #3
 8004b5c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	4a20      	ldr	r2, [pc, #128]	; (8004be4 <_DoInit+0x9c>)
 8004b62:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	4a20      	ldr	r2, [pc, #128]	; (8004be8 <_DoInit+0xa0>)
 8004b68:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b70:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a17      	ldr	r2, [pc, #92]	; (8004be4 <_DoInit+0x9c>)
 8004b88:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a17      	ldr	r2, [pc, #92]	; (8004bec <_DoInit+0xa4>)
 8004b8e:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2210      	movs	r2, #16
 8004b94:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3307      	adds	r3, #7
 8004bac:	4a10      	ldr	r2, [pc, #64]	; (8004bf0 <_DoInit+0xa8>)
 8004bae:	6810      	ldr	r0, [r2, #0]
 8004bb0:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004bb2:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a0e      	ldr	r2, [pc, #56]	; (8004bf4 <_DoInit+0xac>)
 8004bba:	6810      	ldr	r0, [r2, #0]
 8004bbc:	6018      	str	r0, [r3, #0]
 8004bbe:	8891      	ldrh	r1, [r2, #4]
 8004bc0:	7992      	ldrb	r2, [r2, #6]
 8004bc2:	8099      	strh	r1, [r3, #4]
 8004bc4:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004bc6:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2220      	movs	r2, #32
 8004bce:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004bd0:	f3bf 8f5f 	dmb	sy
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr
 8004be0:	20012f30 	.word	0x20012f30
 8004be4:	080074ec 	.word	0x080074ec
 8004be8:	20012fd8 	.word	0x20012fd8
 8004bec:	200133d8 	.word	0x200133d8
 8004bf0:	080074f8 	.word	0x080074f8
 8004bf4:	080074fc 	.word	0x080074fc

08004bf8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b08c      	sub	sp, #48	; 0x30
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004c04:	4b3e      	ldr	r3, [pc, #248]	; (8004d00 <SEGGER_RTT_ReadNoLock+0x108>)
 8004c06:	623b      	str	r3, [r7, #32]
 8004c08:	6a3b      	ldr	r3, [r7, #32]
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d101      	bne.n	8004c16 <SEGGER_RTT_ReadNoLock+0x1e>
 8004c12:	f7ff ff99 	bl	8004b48 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	005b      	lsls	r3, r3, #1
 8004c1c:	4413      	add	r3, r2
 8004c1e:	00db      	lsls	r3, r3, #3
 8004c20:	3360      	adds	r3, #96	; 0x60
 8004c22:	4a37      	ldr	r2, [pc, #220]	; (8004d00 <SEGGER_RTT_ReadNoLock+0x108>)
 8004c24:	4413      	add	r3, r2
 8004c26:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	691b      	ldr	r3, [r3, #16]
 8004c30:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004c3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d92b      	bls.n	8004c9c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	689a      	ldr	r2, [r3, #8]
 8004c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c4a:	1ad3      	subs	r3, r2, r3
 8004c4c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004c4e:	697a      	ldr	r2, [r7, #20]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	4293      	cmp	r3, r2
 8004c54:	bf28      	it	cs
 8004c56:	4613      	movcs	r3, r2
 8004c58:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	685a      	ldr	r2, [r3, #4]
 8004c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c60:	4413      	add	r3, r2
 8004c62:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004c64:	697a      	ldr	r2, [r7, #20]
 8004c66:	6939      	ldr	r1, [r7, #16]
 8004c68:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004c6a:	f001 ff21 	bl	8006ab0 <memcpy>
    NumBytesRead += NumBytesRem;
 8004c6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	4413      	add	r3, r2
 8004c74:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004c76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004c86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	4413      	add	r3, r2
 8004c8c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d101      	bne.n	8004c9c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004c9c:	69ba      	ldr	r2, [r7, #24]
 8004c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	bf28      	it	cs
 8004cac:	4613      	movcs	r3, r2
 8004cae:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d019      	beq.n	8004cea <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cbc:	4413      	add	r3, r2
 8004cbe:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	6939      	ldr	r1, [r7, #16]
 8004cc4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004cc6:	f001 fef3 	bl	8006ab0 <memcpy>
    NumBytesRead += NumBytesRem;
 8004cca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	4413      	add	r3, r2
 8004cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	4413      	add	r3, r2
 8004cd8:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004ce2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	4413      	add	r3, r2
 8004ce8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8004cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d002      	beq.n	8004cf6 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004cf4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3730      	adds	r7, #48	; 0x30
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	20012f30 	.word	0x20012f30

08004d04 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b088      	sub	sp, #32
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
 8004d10:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004d12:	4b3d      	ldr	r3, [pc, #244]	; (8004e08 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004d14:	61bb      	str	r3, [r7, #24]
 8004d16:	69bb      	ldr	r3, [r7, #24]
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d101      	bne.n	8004d24 <SEGGER_RTT_AllocUpBuffer+0x20>
 8004d20:	f7ff ff12 	bl	8004b48 <_DoInit>
  SEGGER_RTT_LOCK();
 8004d24:	f3ef 8311 	mrs	r3, BASEPRI
 8004d28:	f04f 0120 	mov.w	r1, #32
 8004d2c:	f381 8811 	msr	BASEPRI, r1
 8004d30:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004d32:	4b35      	ldr	r3, [pc, #212]	; (8004e08 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004d34:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8004d36:	2300      	movs	r3, #0
 8004d38:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8004d3a:	6939      	ldr	r1, [r7, #16]
 8004d3c:	69fb      	ldr	r3, [r7, #28]
 8004d3e:	1c5a      	adds	r2, r3, #1
 8004d40:	4613      	mov	r3, r2
 8004d42:	005b      	lsls	r3, r3, #1
 8004d44:	4413      	add	r3, r2
 8004d46:	00db      	lsls	r3, r3, #3
 8004d48:	440b      	add	r3, r1
 8004d4a:	3304      	adds	r3, #4
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d008      	beq.n	8004d64 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	3301      	adds	r3, #1
 8004d56:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	691b      	ldr	r3, [r3, #16]
 8004d5c:	69fa      	ldr	r2, [r7, #28]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	dbeb      	blt.n	8004d3a <SEGGER_RTT_AllocUpBuffer+0x36>
 8004d62:	e000      	b.n	8004d66 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8004d64:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	69fa      	ldr	r2, [r7, #28]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	da3f      	bge.n	8004df0 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004d70:	6939      	ldr	r1, [r7, #16]
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	1c5a      	adds	r2, r3, #1
 8004d76:	4613      	mov	r3, r2
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	4413      	add	r3, r2
 8004d7c:	00db      	lsls	r3, r3, #3
 8004d7e:	440b      	add	r3, r1
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004d84:	6939      	ldr	r1, [r7, #16]
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	005b      	lsls	r3, r3, #1
 8004d8e:	4413      	add	r3, r2
 8004d90:	00db      	lsls	r3, r3, #3
 8004d92:	440b      	add	r3, r1
 8004d94:	3304      	adds	r3, #4
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004d9a:	6939      	ldr	r1, [r7, #16]
 8004d9c:	69fa      	ldr	r2, [r7, #28]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	005b      	lsls	r3, r3, #1
 8004da2:	4413      	add	r3, r2
 8004da4:	00db      	lsls	r3, r3, #3
 8004da6:	440b      	add	r3, r1
 8004da8:	3320      	adds	r3, #32
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8004dae:	6939      	ldr	r1, [r7, #16]
 8004db0:	69fa      	ldr	r2, [r7, #28]
 8004db2:	4613      	mov	r3, r2
 8004db4:	005b      	lsls	r3, r3, #1
 8004db6:	4413      	add	r3, r2
 8004db8:	00db      	lsls	r3, r3, #3
 8004dba:	440b      	add	r3, r1
 8004dbc:	3328      	adds	r3, #40	; 0x28
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8004dc2:	6939      	ldr	r1, [r7, #16]
 8004dc4:	69fa      	ldr	r2, [r7, #28]
 8004dc6:	4613      	mov	r3, r2
 8004dc8:	005b      	lsls	r3, r3, #1
 8004dca:	4413      	add	r3, r2
 8004dcc:	00db      	lsls	r3, r3, #3
 8004dce:	440b      	add	r3, r1
 8004dd0:	3324      	adds	r3, #36	; 0x24
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004dd6:	6939      	ldr	r1, [r7, #16]
 8004dd8:	69fa      	ldr	r2, [r7, #28]
 8004dda:	4613      	mov	r3, r2
 8004ddc:	005b      	lsls	r3, r3, #1
 8004dde:	4413      	add	r3, r2
 8004de0:	00db      	lsls	r3, r3, #3
 8004de2:	440b      	add	r3, r1
 8004de4:	332c      	adds	r3, #44	; 0x2c
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004dea:	f3bf 8f5f 	dmb	sy
 8004dee:	e002      	b.n	8004df6 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8004df0:	f04f 33ff 	mov.w	r3, #4294967295
 8004df4:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8004dfc:	69fb      	ldr	r3, [r7, #28]
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3720      	adds	r7, #32
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	20012f30 	.word	0x20012f30

08004e0c <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b088      	sub	sp, #32
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
 8004e18:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004e1a:	4b33      	ldr	r3, [pc, #204]	; (8004ee8 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004e1c:	61bb      	str	r3, [r7, #24]
 8004e1e:	69bb      	ldr	r3, [r7, #24]
 8004e20:	781b      	ldrb	r3, [r3, #0]
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d101      	bne.n	8004e2c <SEGGER_RTT_ConfigDownBuffer+0x20>
 8004e28:	f7ff fe8e 	bl	8004b48 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004e2c:	4b2e      	ldr	r3, [pc, #184]	; (8004ee8 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004e2e:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	695b      	ldr	r3, [r3, #20]
 8004e34:	461a      	mov	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d24d      	bcs.n	8004ed8 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8004e3c:	f3ef 8311 	mrs	r3, BASEPRI
 8004e40:	f04f 0120 	mov.w	r1, #32
 8004e44:	f381 8811 	msr	BASEPRI, r1
 8004e48:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d031      	beq.n	8004eb4 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8004e50:	6979      	ldr	r1, [r7, #20]
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	4613      	mov	r3, r2
 8004e56:	005b      	lsls	r3, r3, #1
 8004e58:	4413      	add	r3, r2
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	440b      	add	r3, r1
 8004e5e:	3360      	adds	r3, #96	; 0x60
 8004e60:	68ba      	ldr	r2, [r7, #8]
 8004e62:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8004e64:	6979      	ldr	r1, [r7, #20]
 8004e66:	68fa      	ldr	r2, [r7, #12]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	005b      	lsls	r3, r3, #1
 8004e6c:	4413      	add	r3, r2
 8004e6e:	00db      	lsls	r3, r3, #3
 8004e70:	440b      	add	r3, r1
 8004e72:	3364      	adds	r3, #100	; 0x64
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004e78:	6979      	ldr	r1, [r7, #20]
 8004e7a:	68fa      	ldr	r2, [r7, #12]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	4413      	add	r3, r2
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	440b      	add	r3, r1
 8004e86:	3368      	adds	r3, #104	; 0x68
 8004e88:	683a      	ldr	r2, [r7, #0]
 8004e8a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8004e8c:	6979      	ldr	r1, [r7, #20]
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	4613      	mov	r3, r2
 8004e92:	005b      	lsls	r3, r3, #1
 8004e94:	4413      	add	r3, r2
 8004e96:	00db      	lsls	r3, r3, #3
 8004e98:	440b      	add	r3, r1
 8004e9a:	3370      	adds	r3, #112	; 0x70
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8004ea0:	6979      	ldr	r1, [r7, #20]
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	005b      	lsls	r3, r3, #1
 8004ea8:	4413      	add	r3, r2
 8004eaa:	00db      	lsls	r3, r3, #3
 8004eac:	440b      	add	r3, r1
 8004eae:	336c      	adds	r3, #108	; 0x6c
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8004eb4:	6979      	ldr	r1, [r7, #20]
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	005b      	lsls	r3, r3, #1
 8004ebc:	4413      	add	r3, r2
 8004ebe:	00db      	lsls	r3, r3, #3
 8004ec0:	440b      	add	r3, r1
 8004ec2:	3374      	adds	r3, #116	; 0x74
 8004ec4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ec6:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004ec8:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	61fb      	str	r3, [r7, #28]
 8004ed6:	e002      	b.n	8004ede <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8004ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8004edc:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8004ede:	69fb      	ldr	r3, [r7, #28]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3720      	adds	r7, #32
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	20012f30 	.word	0x20012f30

08004eec <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004eec:	b480      	push	{r7}
 8004eee:	b087      	sub	sp, #28
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004efc:	e002      	b.n	8004f04 <_EncodeStr+0x18>
    Len++;
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	3301      	adds	r3, #1
 8004f02:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004f04:	68ba      	ldr	r2, [r7, #8]
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	4413      	add	r3, r2
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d1f6      	bne.n	8004efe <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8004f10:	693a      	ldr	r2, [r7, #16]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d901      	bls.n	8004f1c <_EncodeStr+0x30>
    Len = Limit;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	2bfe      	cmp	r3, #254	; 0xfe
 8004f20:	d806      	bhi.n	8004f30 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	1c5a      	adds	r2, r3, #1
 8004f26:	60fa      	str	r2, [r7, #12]
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	b2d2      	uxtb	r2, r2
 8004f2c:	701a      	strb	r2, [r3, #0]
 8004f2e:	e011      	b.n	8004f54 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	1c5a      	adds	r2, r3, #1
 8004f34:	60fa      	str	r2, [r7, #12]
 8004f36:	22ff      	movs	r2, #255	; 0xff
 8004f38:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	1c5a      	adds	r2, r3, #1
 8004f3e:	60fa      	str	r2, [r7, #12]
 8004f40:	693a      	ldr	r2, [r7, #16]
 8004f42:	b2d2      	uxtb	r2, r2
 8004f44:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	0a19      	lsrs	r1, r3, #8
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	1c5a      	adds	r2, r3, #1
 8004f4e:	60fa      	str	r2, [r7, #12]
 8004f50:	b2ca      	uxtb	r2, r1
 8004f52:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8004f54:	2300      	movs	r3, #0
 8004f56:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004f58:	e00a      	b.n	8004f70 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8004f5a:	68ba      	ldr	r2, [r7, #8]
 8004f5c:	1c53      	adds	r3, r2, #1
 8004f5e:	60bb      	str	r3, [r7, #8]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	1c59      	adds	r1, r3, #1
 8004f64:	60f9      	str	r1, [r7, #12]
 8004f66:	7812      	ldrb	r2, [r2, #0]
 8004f68:	701a      	strb	r2, [r3, #0]
    n++;
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d3f0      	bcc.n	8004f5a <_EncodeStr+0x6e>
  }
  return pPayload;
 8004f78:	68fb      	ldr	r3, [r7, #12]
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	371c      	adds	r7, #28
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr

08004f86 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8004f86:	b480      	push	{r7}
 8004f88:	b083      	sub	sp, #12
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	3304      	adds	r3, #4
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	370c      	adds	r7, #12
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
	...

08004fa0 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004fa6:	4b36      	ldr	r3, [pc, #216]	; (8005080 <_HandleIncomingPacket+0xe0>)
 8004fa8:	7e1b      	ldrb	r3, [r3, #24]
 8004faa:	4618      	mov	r0, r3
 8004fac:	1cfb      	adds	r3, r7, #3
 8004fae:	2201      	movs	r2, #1
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	f7ff fe21 	bl	8004bf8 <SEGGER_RTT_ReadNoLock>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	dd54      	ble.n	800506a <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 8004fc0:	78fb      	ldrb	r3, [r7, #3]
 8004fc2:	2b80      	cmp	r3, #128	; 0x80
 8004fc4:	d032      	beq.n	800502c <_HandleIncomingPacket+0x8c>
 8004fc6:	2b80      	cmp	r3, #128	; 0x80
 8004fc8:	dc42      	bgt.n	8005050 <_HandleIncomingPacket+0xb0>
 8004fca:	2b07      	cmp	r3, #7
 8004fcc:	dc16      	bgt.n	8004ffc <_HandleIncomingPacket+0x5c>
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	dd3e      	ble.n	8005050 <_HandleIncomingPacket+0xb0>
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	2b06      	cmp	r3, #6
 8004fd6:	d83b      	bhi.n	8005050 <_HandleIncomingPacket+0xb0>
 8004fd8:	a201      	add	r2, pc, #4	; (adr r2, 8004fe0 <_HandleIncomingPacket+0x40>)
 8004fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fde:	bf00      	nop
 8004fe0:	08005003 	.word	0x08005003
 8004fe4:	08005009 	.word	0x08005009
 8004fe8:	0800500f 	.word	0x0800500f
 8004fec:	08005015 	.word	0x08005015
 8004ff0:	0800501b 	.word	0x0800501b
 8004ff4:	08005021 	.word	0x08005021
 8004ff8:	08005027 	.word	0x08005027
 8004ffc:	2b7f      	cmp	r3, #127	; 0x7f
 8004ffe:	d036      	beq.n	800506e <_HandleIncomingPacket+0xce>
 8005000:	e026      	b.n	8005050 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005002:	f000 ff41 	bl	8005e88 <SEGGER_SYSVIEW_Start>
      break;
 8005006:	e037      	b.n	8005078 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005008:	f000 fff8 	bl	8005ffc <SEGGER_SYSVIEW_Stop>
      break;
 800500c:	e034      	b.n	8005078 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800500e:	f001 f9d1 	bl	80063b4 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005012:	e031      	b.n	8005078 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005014:	f001 f996 	bl	8006344 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005018:	e02e      	b.n	8005078 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800501a:	f001 f815 	bl	8006048 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800501e:	e02b      	b.n	8005078 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005020:	f001 fc64 	bl	80068ec <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005024:	e028      	b.n	8005078 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005026:	f001 fc43 	bl	80068b0 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800502a:	e025      	b.n	8005078 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800502c:	4b14      	ldr	r3, [pc, #80]	; (8005080 <_HandleIncomingPacket+0xe0>)
 800502e:	7e1b      	ldrb	r3, [r3, #24]
 8005030:	4618      	mov	r0, r3
 8005032:	1cfb      	adds	r3, r7, #3
 8005034:	2201      	movs	r2, #1
 8005036:	4619      	mov	r1, r3
 8005038:	f7ff fdde 	bl	8004bf8 <SEGGER_RTT_ReadNoLock>
 800503c:	4603      	mov	r3, r0
 800503e:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2b00      	cmp	r3, #0
 8005044:	dd15      	ble.n	8005072 <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005046:	78fb      	ldrb	r3, [r7, #3]
 8005048:	4618      	mov	r0, r3
 800504a:	f001 fbb1 	bl	80067b0 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800504e:	e010      	b.n	8005072 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005050:	78fb      	ldrb	r3, [r7, #3]
 8005052:	b25b      	sxtb	r3, r3
 8005054:	2b00      	cmp	r3, #0
 8005056:	da0e      	bge.n	8005076 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005058:	4b09      	ldr	r3, [pc, #36]	; (8005080 <_HandleIncomingPacket+0xe0>)
 800505a:	7e1b      	ldrb	r3, [r3, #24]
 800505c:	4618      	mov	r0, r3
 800505e:	1cfb      	adds	r3, r7, #3
 8005060:	2201      	movs	r2, #1
 8005062:	4619      	mov	r1, r3
 8005064:	f7ff fdc8 	bl	8004bf8 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005068:	e005      	b.n	8005076 <_HandleIncomingPacket+0xd6>
    }
  }
 800506a:	bf00      	nop
 800506c:	e004      	b.n	8005078 <_HandleIncomingPacket+0xd8>
      break;
 800506e:	bf00      	nop
 8005070:	e002      	b.n	8005078 <_HandleIncomingPacket+0xd8>
      break;
 8005072:	bf00      	nop
 8005074:	e000      	b.n	8005078 <_HandleIncomingPacket+0xd8>
      break;
 8005076:	bf00      	nop
}
 8005078:	bf00      	nop
 800507a:	3708      	adds	r7, #8
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	200143f0 	.word	0x200143f0

08005084 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005084:	b580      	push	{r7, lr}
 8005086:	b08c      	sub	sp, #48	; 0x30
 8005088:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800508a:	2301      	movs	r3, #1
 800508c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800508e:	1d3b      	adds	r3, r7, #4
 8005090:	3301      	adds	r3, #1
 8005092:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005098:	4b31      	ldr	r3, [pc, #196]	; (8005160 <_TrySendOverflowPacket+0xdc>)
 800509a:	695b      	ldr	r3, [r3, #20]
 800509c:	62bb      	str	r3, [r7, #40]	; 0x28
 800509e:	e00b      	b.n	80050b8 <_TrySendOverflowPacket+0x34>
 80050a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050a2:	b2da      	uxtb	r2, r3
 80050a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050a6:	1c59      	adds	r1, r3, #1
 80050a8:	62f9      	str	r1, [r7, #44]	; 0x2c
 80050aa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050ae:	b2d2      	uxtb	r2, r2
 80050b0:	701a      	strb	r2, [r3, #0]
 80050b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b4:	09db      	lsrs	r3, r3, #7
 80050b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80050b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ba:	2b7f      	cmp	r3, #127	; 0x7f
 80050bc:	d8f0      	bhi.n	80050a0 <_TrySendOverflowPacket+0x1c>
 80050be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050c0:	1c5a      	adds	r2, r3, #1
 80050c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80050c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050c6:	b2d2      	uxtb	r2, r2
 80050c8:	701a      	strb	r2, [r3, #0]
 80050ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050cc:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80050ce:	4b25      	ldr	r3, [pc, #148]	; (8005164 <_TrySendOverflowPacket+0xe0>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80050d4:	4b22      	ldr	r3, [pc, #136]	; (8005160 <_TrySendOverflowPacket+0xdc>)
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	69ba      	ldr	r2, [r7, #24]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	627b      	str	r3, [r7, #36]	; 0x24
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	623b      	str	r3, [r7, #32]
 80050e6:	e00b      	b.n	8005100 <_TrySendOverflowPacket+0x7c>
 80050e8:	6a3b      	ldr	r3, [r7, #32]
 80050ea:	b2da      	uxtb	r2, r3
 80050ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ee:	1c59      	adds	r1, r3, #1
 80050f0:	6279      	str	r1, [r7, #36]	; 0x24
 80050f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050f6:	b2d2      	uxtb	r2, r2
 80050f8:	701a      	strb	r2, [r3, #0]
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	09db      	lsrs	r3, r3, #7
 80050fe:	623b      	str	r3, [r7, #32]
 8005100:	6a3b      	ldr	r3, [r7, #32]
 8005102:	2b7f      	cmp	r3, #127	; 0x7f
 8005104:	d8f0      	bhi.n	80050e8 <_TrySendOverflowPacket+0x64>
 8005106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005108:	1c5a      	adds	r2, r3, #1
 800510a:	627a      	str	r2, [r7, #36]	; 0x24
 800510c:	6a3a      	ldr	r2, [r7, #32]
 800510e:	b2d2      	uxtb	r2, r2
 8005110:	701a      	strb	r2, [r3, #0]
 8005112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005114:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8005116:	4b12      	ldr	r3, [pc, #72]	; (8005160 <_TrySendOverflowPacket+0xdc>)
 8005118:	785b      	ldrb	r3, [r3, #1]
 800511a:	4618      	mov	r0, r3
 800511c:	1d3b      	adds	r3, r7, #4
 800511e:	69fa      	ldr	r2, [r7, #28]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	461a      	mov	r2, r3
 8005124:	1d3b      	adds	r3, r7, #4
 8005126:	4619      	mov	r1, r3
 8005128:	f7fb f852 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800512c:	4603      	mov	r3, r0
 800512e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d009      	beq.n	800514a <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005136:	4a0a      	ldr	r2, [pc, #40]	; (8005160 <_TrySendOverflowPacket+0xdc>)
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800513c:	4b08      	ldr	r3, [pc, #32]	; (8005160 <_TrySendOverflowPacket+0xdc>)
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	3b01      	subs	r3, #1
 8005142:	b2da      	uxtb	r2, r3
 8005144:	4b06      	ldr	r3, [pc, #24]	; (8005160 <_TrySendOverflowPacket+0xdc>)
 8005146:	701a      	strb	r2, [r3, #0]
 8005148:	e004      	b.n	8005154 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800514a:	4b05      	ldr	r3, [pc, #20]	; (8005160 <_TrySendOverflowPacket+0xdc>)
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	3301      	adds	r3, #1
 8005150:	4a03      	ldr	r2, [pc, #12]	; (8005160 <_TrySendOverflowPacket+0xdc>)
 8005152:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005154:	693b      	ldr	r3, [r7, #16]
}
 8005156:	4618      	mov	r0, r3
 8005158:	3730      	adds	r7, #48	; 0x30
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	200143f0 	.word	0x200143f0
 8005164:	e0001004 	.word	0xe0001004

08005168 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005168:	b580      	push	{r7, lr}
 800516a:	b08a      	sub	sp, #40	; 0x28
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005174:	4b6c      	ldr	r3, [pc, #432]	; (8005328 <_SendPacket+0x1c0>)
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d010      	beq.n	800519e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800517c:	4b6a      	ldr	r3, [pc, #424]	; (8005328 <_SendPacket+0x1c0>)
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	2b00      	cmp	r3, #0
 8005182:	f000 80a3 	beq.w	80052cc <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8005186:	4b68      	ldr	r3, [pc, #416]	; (8005328 <_SendPacket+0x1c0>)
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	2b02      	cmp	r3, #2
 800518c:	d109      	bne.n	80051a2 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800518e:	f7ff ff79 	bl	8005084 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8005192:	4b65      	ldr	r3, [pc, #404]	; (8005328 <_SendPacket+0x1c0>)
 8005194:	781b      	ldrb	r3, [r3, #0]
 8005196:	2b01      	cmp	r3, #1
 8005198:	f040 809a 	bne.w	80052d0 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 800519c:	e001      	b.n	80051a2 <_SendPacket+0x3a>
    goto Send;
 800519e:	bf00      	nop
 80051a0:	e000      	b.n	80051a4 <_SendPacket+0x3c>
Send:
 80051a2:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b1f      	cmp	r3, #31
 80051a8:	d809      	bhi.n	80051be <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80051aa:	4b5f      	ldr	r3, [pc, #380]	; (8005328 <_SendPacket+0x1c0>)
 80051ac:	69da      	ldr	r2, [r3, #28]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	fa22 f303 	lsr.w	r3, r2, r3
 80051b4:	f003 0301 	and.w	r3, r3, #1
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	f040 808b 	bne.w	80052d4 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2b17      	cmp	r3, #23
 80051c2:	d807      	bhi.n	80051d4 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	3b01      	subs	r3, #1
 80051c8:	60fb      	str	r3, [r7, #12]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	b2da      	uxtb	r2, r3
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	701a      	strb	r2, [r3, #0]
 80051d2:	e03d      	b.n	8005250 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	2b7f      	cmp	r3, #127	; 0x7f
 80051e0:	d912      	bls.n	8005208 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	09da      	lsrs	r2, r3, #7
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	3b01      	subs	r3, #1
 80051ea:	60fb      	str	r3, [r7, #12]
 80051ec:	b2d2      	uxtb	r2, r2
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	3a01      	subs	r2, #1
 80051fa:	60fa      	str	r2, [r7, #12]
 80051fc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005200:	b2da      	uxtb	r2, r3
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	701a      	strb	r2, [r3, #0]
 8005206:	e006      	b.n	8005216 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	3b01      	subs	r3, #1
 800520c:	60fb      	str	r3, [r7, #12]
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	b2da      	uxtb	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2b7f      	cmp	r3, #127	; 0x7f
 800521a:	d912      	bls.n	8005242 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	09da      	lsrs	r2, r3, #7
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	3b01      	subs	r3, #1
 8005224:	60fb      	str	r3, [r7, #12]
 8005226:	b2d2      	uxtb	r2, r2
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	b2db      	uxtb	r3, r3
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	3a01      	subs	r2, #1
 8005234:	60fa      	str	r2, [r7, #12]
 8005236:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800523a:	b2da      	uxtb	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	701a      	strb	r2, [r3, #0]
 8005240:	e006      	b.n	8005250 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	3b01      	subs	r3, #1
 8005246:	60fb      	str	r3, [r7, #12]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	b2da      	uxtb	r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005250:	4b36      	ldr	r3, [pc, #216]	; (800532c <_SendPacket+0x1c4>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005256:	4b34      	ldr	r3, [pc, #208]	; (8005328 <_SendPacket+0x1c0>)
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	69ba      	ldr	r2, [r7, #24]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	627b      	str	r3, [r7, #36]	; 0x24
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	623b      	str	r3, [r7, #32]
 8005268:	e00b      	b.n	8005282 <_SendPacket+0x11a>
 800526a:	6a3b      	ldr	r3, [r7, #32]
 800526c:	b2da      	uxtb	r2, r3
 800526e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005270:	1c59      	adds	r1, r3, #1
 8005272:	6279      	str	r1, [r7, #36]	; 0x24
 8005274:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005278:	b2d2      	uxtb	r2, r2
 800527a:	701a      	strb	r2, [r3, #0]
 800527c:	6a3b      	ldr	r3, [r7, #32]
 800527e:	09db      	lsrs	r3, r3, #7
 8005280:	623b      	str	r3, [r7, #32]
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	2b7f      	cmp	r3, #127	; 0x7f
 8005286:	d8f0      	bhi.n	800526a <_SendPacket+0x102>
 8005288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528a:	1c5a      	adds	r2, r3, #1
 800528c:	627a      	str	r2, [r7, #36]	; 0x24
 800528e:	6a3a      	ldr	r2, [r7, #32]
 8005290:	b2d2      	uxtb	r2, r2
 8005292:	701a      	strb	r2, [r3, #0]
 8005294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005296:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8005298:	4b23      	ldr	r3, [pc, #140]	; (8005328 <_SendPacket+0x1c0>)
 800529a:	785b      	ldrb	r3, [r3, #1]
 800529c:	4618      	mov	r0, r3
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	461a      	mov	r2, r3
 80052a6:	68f9      	ldr	r1, [r7, #12]
 80052a8:	f7fa ff92 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80052ac:	4603      	mov	r3, r0
 80052ae:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d003      	beq.n	80052be <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80052b6:	4a1c      	ldr	r2, [pc, #112]	; (8005328 <_SendPacket+0x1c0>)
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	60d3      	str	r3, [r2, #12]
 80052bc:	e00b      	b.n	80052d6 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80052be:	4b1a      	ldr	r3, [pc, #104]	; (8005328 <_SendPacket+0x1c0>)
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	3301      	adds	r3, #1
 80052c4:	b2da      	uxtb	r2, r3
 80052c6:	4b18      	ldr	r3, [pc, #96]	; (8005328 <_SendPacket+0x1c0>)
 80052c8:	701a      	strb	r2, [r3, #0]
 80052ca:	e004      	b.n	80052d6 <_SendPacket+0x16e>
    goto SendDone;
 80052cc:	bf00      	nop
 80052ce:	e002      	b.n	80052d6 <_SendPacket+0x16e>
      goto SendDone;
 80052d0:	bf00      	nop
 80052d2:	e000      	b.n	80052d6 <_SendPacket+0x16e>
      goto SendDone;
 80052d4:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80052d6:	4b14      	ldr	r3, [pc, #80]	; (8005328 <_SendPacket+0x1c0>)
 80052d8:	7e1b      	ldrb	r3, [r3, #24]
 80052da:	4619      	mov	r1, r3
 80052dc:	4a14      	ldr	r2, [pc, #80]	; (8005330 <_SendPacket+0x1c8>)
 80052de:	460b      	mov	r3, r1
 80052e0:	005b      	lsls	r3, r3, #1
 80052e2:	440b      	add	r3, r1
 80052e4:	00db      	lsls	r3, r3, #3
 80052e6:	4413      	add	r3, r2
 80052e8:	336c      	adds	r3, #108	; 0x6c
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	4b0e      	ldr	r3, [pc, #56]	; (8005328 <_SendPacket+0x1c0>)
 80052ee:	7e1b      	ldrb	r3, [r3, #24]
 80052f0:	4618      	mov	r0, r3
 80052f2:	490f      	ldr	r1, [pc, #60]	; (8005330 <_SendPacket+0x1c8>)
 80052f4:	4603      	mov	r3, r0
 80052f6:	005b      	lsls	r3, r3, #1
 80052f8:	4403      	add	r3, r0
 80052fa:	00db      	lsls	r3, r3, #3
 80052fc:	440b      	add	r3, r1
 80052fe:	3370      	adds	r3, #112	; 0x70
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	429a      	cmp	r2, r3
 8005304:	d00b      	beq.n	800531e <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005306:	4b08      	ldr	r3, [pc, #32]	; (8005328 <_SendPacket+0x1c0>)
 8005308:	789b      	ldrb	r3, [r3, #2]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d107      	bne.n	800531e <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800530e:	4b06      	ldr	r3, [pc, #24]	; (8005328 <_SendPacket+0x1c0>)
 8005310:	2201      	movs	r2, #1
 8005312:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005314:	f7ff fe44 	bl	8004fa0 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005318:	4b03      	ldr	r3, [pc, #12]	; (8005328 <_SendPacket+0x1c0>)
 800531a:	2200      	movs	r2, #0
 800531c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800531e:	bf00      	nop
 8005320:	3728      	adds	r7, #40	; 0x28
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	200143f0 	.word	0x200143f0
 800532c:	e0001004 	.word	0xe0001004
 8005330:	20012f30 	.word	0x20012f30

08005334 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8005334:	b580      	push	{r7, lr}
 8005336:	b08a      	sub	sp, #40	; 0x28
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	460b      	mov	r3, r1
 800533e:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	691b      	ldr	r3, [r3, #16]
 8005344:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	3301      	adds	r3, #1
 800534a:	2b80      	cmp	r3, #128	; 0x80
 800534c:	d80a      	bhi.n	8005364 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	1c59      	adds	r1, r3, #1
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6051      	str	r1, [r2, #4]
 8005358:	78fa      	ldrb	r2, [r7, #3]
 800535a:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	1c5a      	adds	r2, r3, #1
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	691b      	ldr	r3, [r3, #16]
 8005368:	2b80      	cmp	r3, #128	; 0x80
 800536a:	d15a      	bne.n	8005422 <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	691a      	ldr	r2, [r3, #16]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	b2d2      	uxtb	r2, r2
 8005376:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	627b      	str	r3, [r7, #36]	; 0x24
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	623b      	str	r3, [r7, #32]
 800538c:	e00b      	b.n	80053a6 <_StoreChar+0x72>
 800538e:	6a3b      	ldr	r3, [r7, #32]
 8005390:	b2da      	uxtb	r2, r3
 8005392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005394:	1c59      	adds	r1, r3, #1
 8005396:	6279      	str	r1, [r7, #36]	; 0x24
 8005398:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800539c:	b2d2      	uxtb	r2, r2
 800539e:	701a      	strb	r2, [r3, #0]
 80053a0:	6a3b      	ldr	r3, [r7, #32]
 80053a2:	09db      	lsrs	r3, r3, #7
 80053a4:	623b      	str	r3, [r7, #32]
 80053a6:	6a3b      	ldr	r3, [r7, #32]
 80053a8:	2b7f      	cmp	r3, #127	; 0x7f
 80053aa:	d8f0      	bhi.n	800538e <_StoreChar+0x5a>
 80053ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ae:	1c5a      	adds	r2, r3, #1
 80053b0:	627a      	str	r2, [r7, #36]	; 0x24
 80053b2:	6a3a      	ldr	r2, [r7, #32]
 80053b4:	b2d2      	uxtb	r2, r2
 80053b6:	701a      	strb	r2, [r3, #0]
 80053b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ba:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	61fb      	str	r3, [r7, #28]
 80053c0:	2300      	movs	r3, #0
 80053c2:	61bb      	str	r3, [r7, #24]
 80053c4:	e00b      	b.n	80053de <_StoreChar+0xaa>
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	b2da      	uxtb	r2, r3
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	1c59      	adds	r1, r3, #1
 80053ce:	61f9      	str	r1, [r7, #28]
 80053d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053d4:	b2d2      	uxtb	r2, r2
 80053d6:	701a      	strb	r2, [r3, #0]
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	09db      	lsrs	r3, r3, #7
 80053dc:	61bb      	str	r3, [r7, #24]
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	2b7f      	cmp	r3, #127	; 0x7f
 80053e2:	d8f0      	bhi.n	80053c6 <_StoreChar+0x92>
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	1c5a      	adds	r2, r3, #1
 80053e8:	61fa      	str	r2, [r7, #28]
 80053ea:	69ba      	ldr	r2, [r7, #24]
 80053ec:	b2d2      	uxtb	r2, r2
 80053ee:	701a      	strb	r2, [r3, #0]
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	221a      	movs	r2, #26
 80053fa:	6939      	ldr	r1, [r7, #16]
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7ff feb3 	bl	8005168 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4618      	mov	r0, r3
 8005408:	f7ff fdbd 	bl	8004f86 <_PreparePacket>
 800540c:	4602      	mov	r2, r0
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	1c5a      	adds	r2, r3, #1
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	611a      	str	r2, [r3, #16]
  }
}
 8005422:	bf00      	nop
 8005424:	3728      	adds	r7, #40	; 0x28
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
	...

0800542c <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800542c:	b580      	push	{r7, lr}
 800542e:	b08a      	sub	sp, #40	; 0x28
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	607a      	str	r2, [r7, #4]
 8005438:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800543e:	2301      	movs	r3, #1
 8005440:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8005442:	2301      	movs	r3, #1
 8005444:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005446:	e007      	b.n	8005458 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8005448:	6a3a      	ldr	r2, [r7, #32]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005450:	623b      	str	r3, [r7, #32]
    Width++;
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	3301      	adds	r3, #1
 8005456:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005458:	6a3a      	ldr	r2, [r7, #32]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	429a      	cmp	r2, r3
 800545e:	d2f3      	bcs.n	8005448 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8005460:	683a      	ldr	r2, [r7, #0]
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	429a      	cmp	r2, r3
 8005466:	d901      	bls.n	800546c <_PrintUnsigned+0x40>
    Width = NumDigits;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 800546c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800546e:	f003 0301 	and.w	r3, r3, #1
 8005472:	2b00      	cmp	r3, #0
 8005474:	d11f      	bne.n	80054b6 <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 8005476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005478:	2b00      	cmp	r3, #0
 800547a:	d01c      	beq.n	80054b6 <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 800547c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800547e:	f003 0302 	and.w	r3, r3, #2
 8005482:	2b00      	cmp	r3, #0
 8005484:	d005      	beq.n	8005492 <_PrintUnsigned+0x66>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d102      	bne.n	8005492 <_PrintUnsigned+0x66>
        c = '0';
 800548c:	2330      	movs	r3, #48	; 0x30
 800548e:	76fb      	strb	r3, [r7, #27]
 8005490:	e001      	b.n	8005496 <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8005492:	2320      	movs	r3, #32
 8005494:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005496:	e007      	b.n	80054a8 <_PrintUnsigned+0x7c>
        FieldWidth--;
 8005498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800549a:	3b01      	subs	r3, #1
 800549c:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 800549e:	7efb      	ldrb	r3, [r7, #27]
 80054a0:	4619      	mov	r1, r3
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f7ff ff46 	bl	8005334 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80054a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d003      	beq.n	80054b6 <_PrintUnsigned+0x8a>
 80054ae:	69fa      	ldr	r2, [r7, #28]
 80054b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d3f0      	bcc.n	8005498 <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d903      	bls.n	80054c4 <_PrintUnsigned+0x98>
      NumDigits--;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	3b01      	subs	r3, #1
 80054c0:	603b      	str	r3, [r7, #0]
 80054c2:	e009      	b.n	80054d8 <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054cc:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d200      	bcs.n	80054d8 <_PrintUnsigned+0xac>
        break;
 80054d6:	e005      	b.n	80054e4 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 80054d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	fb02 f303 	mul.w	r3, r2, r3
 80054e0:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80054e2:	e7e8      	b.n	80054b6 <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054ec:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054f2:	fb02 f303 	mul.w	r3, r2, r3
 80054f6:	68ba      	ldr	r2, [r7, #8]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 80054fc:	4a15      	ldr	r2, [pc, #84]	; (8005554 <_PrintUnsigned+0x128>)
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	4413      	add	r3, r2
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	4619      	mov	r1, r3
 8005506:	68f8      	ldr	r0, [r7, #12]
 8005508:	f7ff ff14 	bl	8005334 <_StoreChar>
    Digit /= Base;
 800550c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	fbb2 f3f3 	udiv	r3, r2, r3
 8005514:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 8005516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1e3      	bne.n	80054e4 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 800551c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	2b00      	cmp	r3, #0
 8005524:	d011      	beq.n	800554a <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 8005526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005528:	2b00      	cmp	r3, #0
 800552a:	d00e      	beq.n	800554a <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800552c:	e006      	b.n	800553c <_PrintUnsigned+0x110>
        FieldWidth--;
 800552e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005530:	3b01      	subs	r3, #1
 8005532:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8005534:	2120      	movs	r1, #32
 8005536:	68f8      	ldr	r0, [r7, #12]
 8005538:	f7ff fefc 	bl	8005334 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800553c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800553e:	2b00      	cmp	r3, #0
 8005540:	d003      	beq.n	800554a <_PrintUnsigned+0x11e>
 8005542:	69fa      	ldr	r2, [r7, #28]
 8005544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005546:	429a      	cmp	r2, r3
 8005548:	d3f1      	bcc.n	800552e <_PrintUnsigned+0x102>
      }
    }
  }
}
 800554a:	bf00      	nop
 800554c:	3728      	adds	r7, #40	; 0x28
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	08007568 	.word	0x08007568

08005558 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005558:	b580      	push	{r7, lr}
 800555a:	b088      	sub	sp, #32
 800555c:	af02      	add	r7, sp, #8
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
 8005564:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	2b00      	cmp	r3, #0
 800556a:	bfb8      	it	lt
 800556c:	425b      	neglt	r3, r3
 800556e:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8005570:	2301      	movs	r3, #1
 8005572:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8005574:	e007      	b.n	8005586 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	693a      	ldr	r2, [r7, #16]
 800557a:	fb92 f3f3 	sdiv	r3, r2, r3
 800557e:	613b      	str	r3, [r7, #16]
    Width++;
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	3301      	adds	r3, #1
 8005584:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	429a      	cmp	r2, r3
 800558c:	daf3      	bge.n	8005576 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 800558e:	683a      	ldr	r2, [r7, #0]
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	429a      	cmp	r2, r3
 8005594:	d901      	bls.n	800559a <_PrintInt+0x42>
    Width = NumDigits;
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800559a:	6a3b      	ldr	r3, [r7, #32]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d00a      	beq.n	80055b6 <_PrintInt+0x5e>
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	db04      	blt.n	80055b0 <_PrintInt+0x58>
 80055a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a8:	f003 0304 	and.w	r3, r3, #4
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d002      	beq.n	80055b6 <_PrintInt+0x5e>
    FieldWidth--;
 80055b0:	6a3b      	ldr	r3, [r7, #32]
 80055b2:	3b01      	subs	r3, #1
 80055b4:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80055b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d002      	beq.n	80055c6 <_PrintInt+0x6e>
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d016      	beq.n	80055f4 <_PrintInt+0x9c>
 80055c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c8:	f003 0301 	and.w	r3, r3, #1
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d111      	bne.n	80055f4 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 80055d0:	6a3b      	ldr	r3, [r7, #32]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00e      	beq.n	80055f4 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80055d6:	e006      	b.n	80055e6 <_PrintInt+0x8e>
        FieldWidth--;
 80055d8:	6a3b      	ldr	r3, [r7, #32]
 80055da:	3b01      	subs	r3, #1
 80055dc:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 80055de:	2120      	movs	r1, #32
 80055e0:	68f8      	ldr	r0, [r7, #12]
 80055e2:	f7ff fea7 	bl	8005334 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80055e6:	6a3b      	ldr	r3, [r7, #32]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d003      	beq.n	80055f4 <_PrintInt+0x9c>
 80055ec:	697a      	ldr	r2, [r7, #20]
 80055ee:	6a3b      	ldr	r3, [r7, #32]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d3f1      	bcc.n	80055d8 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	da07      	bge.n	800560a <_PrintInt+0xb2>
    v = -v;
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	425b      	negs	r3, r3
 80055fe:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8005600:	212d      	movs	r1, #45	; 0x2d
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f7ff fe96 	bl	8005334 <_StoreChar>
 8005608:	e008      	b.n	800561c <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800560a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560c:	f003 0304 	and.w	r3, r3, #4
 8005610:	2b00      	cmp	r3, #0
 8005612:	d003      	beq.n	800561c <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8005614:	212b      	movs	r1, #43	; 0x2b
 8005616:	68f8      	ldr	r0, [r7, #12]
 8005618:	f7ff fe8c 	bl	8005334 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 800561c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	2b00      	cmp	r3, #0
 8005624:	d019      	beq.n	800565a <_PrintInt+0x102>
 8005626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005628:	f003 0301 	and.w	r3, r3, #1
 800562c:	2b00      	cmp	r3, #0
 800562e:	d114      	bne.n	800565a <_PrintInt+0x102>
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d111      	bne.n	800565a <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8005636:	6a3b      	ldr	r3, [r7, #32]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d00e      	beq.n	800565a <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800563c:	e006      	b.n	800564c <_PrintInt+0xf4>
        FieldWidth--;
 800563e:	6a3b      	ldr	r3, [r7, #32]
 8005640:	3b01      	subs	r3, #1
 8005642:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8005644:	2130      	movs	r1, #48	; 0x30
 8005646:	68f8      	ldr	r0, [r7, #12]
 8005648:	f7ff fe74 	bl	8005334 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800564c:	6a3b      	ldr	r3, [r7, #32]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d003      	beq.n	800565a <_PrintInt+0x102>
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	6a3b      	ldr	r3, [r7, #32]
 8005656:	429a      	cmp	r2, r3
 8005658:	d3f1      	bcc.n	800563e <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 800565a:	68b9      	ldr	r1, [r7, #8]
 800565c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800565e:	9301      	str	r3, [sp, #4]
 8005660:	6a3b      	ldr	r3, [r7, #32]
 8005662:	9300      	str	r3, [sp, #0]
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f7ff fedf 	bl	800542c <_PrintUnsigned>
}
 800566e:	bf00      	nop
 8005670:	3718      	adds	r7, #24
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
	...

08005678 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8005678:	b580      	push	{r7, lr}
 800567a:	b098      	sub	sp, #96	; 0x60
 800567c:	af02      	add	r7, sp, #8
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005684:	f3ef 8311 	mrs	r3, BASEPRI
 8005688:	f04f 0120 	mov.w	r1, #32
 800568c:	f381 8811 	msr	BASEPRI, r1
 8005690:	633b      	str	r3, [r7, #48]	; 0x30
 8005692:	48b7      	ldr	r0, [pc, #732]	; (8005970 <_VPrintTarget+0x2f8>)
 8005694:	f7ff fc77 	bl	8004f86 <_PreparePacket>
 8005698:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 800569a:	4bb5      	ldr	r3, [pc, #724]	; (8005970 <_VPrintTarget+0x2f8>)
 800569c:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 800569e:	2300      	movs	r3, #0
 80056a0:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 80056a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a4:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	3301      	adds	r3, #1
 80056aa:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	3301      	adds	r3, #1
 80056bc:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 80056be:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	f000 8183 	beq.w	80059ce <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 80056c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80056cc:	2b25      	cmp	r3, #37	; 0x25
 80056ce:	f040 8170 	bne.w	80059b2 <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 80056d2:	2300      	movs	r3, #0
 80056d4:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 80056d6:	2301      	movs	r3, #1
 80056d8:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 80056e2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80056e6:	3b23      	subs	r3, #35	; 0x23
 80056e8:	2b0d      	cmp	r3, #13
 80056ea:	d83f      	bhi.n	800576c <_VPrintTarget+0xf4>
 80056ec:	a201      	add	r2, pc, #4	; (adr r2, 80056f4 <_VPrintTarget+0x7c>)
 80056ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f2:	bf00      	nop
 80056f4:	0800575d 	.word	0x0800575d
 80056f8:	0800576d 	.word	0x0800576d
 80056fc:	0800576d 	.word	0x0800576d
 8005700:	0800576d 	.word	0x0800576d
 8005704:	0800576d 	.word	0x0800576d
 8005708:	0800576d 	.word	0x0800576d
 800570c:	0800576d 	.word	0x0800576d
 8005710:	0800576d 	.word	0x0800576d
 8005714:	0800574d 	.word	0x0800574d
 8005718:	0800576d 	.word	0x0800576d
 800571c:	0800572d 	.word	0x0800572d
 8005720:	0800576d 	.word	0x0800576d
 8005724:	0800576d 	.word	0x0800576d
 8005728:	0800573d 	.word	0x0800573d
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 800572c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800572e:	f043 0301 	orr.w	r3, r3, #1
 8005732:	64bb      	str	r3, [r7, #72]	; 0x48
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	3301      	adds	r3, #1
 8005738:	60fb      	str	r3, [r7, #12]
 800573a:	e01a      	b.n	8005772 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 800573c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800573e:	f043 0302 	orr.w	r3, r3, #2
 8005742:	64bb      	str	r3, [r7, #72]	; 0x48
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	3301      	adds	r3, #1
 8005748:	60fb      	str	r3, [r7, #12]
 800574a:	e012      	b.n	8005772 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 800574c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800574e:	f043 0304 	orr.w	r3, r3, #4
 8005752:	64bb      	str	r3, [r7, #72]	; 0x48
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	3301      	adds	r3, #1
 8005758:	60fb      	str	r3, [r7, #12]
 800575a:	e00a      	b.n	8005772 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 800575c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800575e:	f043 0308 	orr.w	r3, r3, #8
 8005762:	64bb      	str	r3, [r7, #72]	; 0x48
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	3301      	adds	r3, #1
 8005768:	60fb      	str	r3, [r7, #12]
 800576a:	e002      	b.n	8005772 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 800576c:	2300      	movs	r3, #0
 800576e:	653b      	str	r3, [r7, #80]	; 0x50
 8005770:	bf00      	nop
        }
      } while (v);
 8005772:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1b0      	bne.n	80056da <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8005778:	2300      	movs	r3, #0
 800577a:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	781b      	ldrb	r3, [r3, #0]
 8005780:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 8005784:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005788:	2b2f      	cmp	r3, #47	; 0x2f
 800578a:	d912      	bls.n	80057b2 <_VPrintTarget+0x13a>
 800578c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005790:	2b39      	cmp	r3, #57	; 0x39
 8005792:	d80e      	bhi.n	80057b2 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	3301      	adds	r3, #1
 8005798:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 800579a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800579c:	4613      	mov	r3, r2
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	4413      	add	r3, r2
 80057a2:	005b      	lsls	r3, r3, #1
 80057a4:	461a      	mov	r2, r3
 80057a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80057aa:	4413      	add	r3, r2
 80057ac:	3b30      	subs	r3, #48	; 0x30
 80057ae:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 80057b0:	e7e4      	b.n	800577c <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 80057b2:	2300      	movs	r3, #0
 80057b4:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 80057be:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80057c2:	2b2e      	cmp	r3, #46	; 0x2e
 80057c4:	d11d      	bne.n	8005802 <_VPrintTarget+0x18a>
        sFormat++;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	3301      	adds	r3, #1
 80057ca:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 80057d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80057d8:	2b2f      	cmp	r3, #47	; 0x2f
 80057da:	d912      	bls.n	8005802 <_VPrintTarget+0x18a>
 80057dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80057e0:	2b39      	cmp	r3, #57	; 0x39
 80057e2:	d80e      	bhi.n	8005802 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	3301      	adds	r3, #1
 80057e8:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 80057ea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80057ec:	4613      	mov	r3, r2
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	4413      	add	r3, r2
 80057f2:	005b      	lsls	r3, r3, #1
 80057f4:	461a      	mov	r2, r3
 80057f6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80057fa:	4413      	add	r3, r2
 80057fc:	3b30      	subs	r3, #48	; 0x30
 80057fe:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8005800:	e7e4      	b.n	80057cc <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	781b      	ldrb	r3, [r3, #0]
 8005806:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 800580a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800580e:	2b6c      	cmp	r3, #108	; 0x6c
 8005810:	d003      	beq.n	800581a <_VPrintTarget+0x1a2>
 8005812:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005816:	2b68      	cmp	r3, #104	; 0x68
 8005818:	d107      	bne.n	800582a <_VPrintTarget+0x1b2>
          c = *sFormat;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	781b      	ldrb	r3, [r3, #0]
 800581e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	3301      	adds	r3, #1
 8005826:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8005828:	e7ef      	b.n	800580a <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800582a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800582e:	2b25      	cmp	r3, #37	; 0x25
 8005830:	f000 80b3 	beq.w	800599a <_VPrintTarget+0x322>
 8005834:	2b25      	cmp	r3, #37	; 0x25
 8005836:	f2c0 80b7 	blt.w	80059a8 <_VPrintTarget+0x330>
 800583a:	2b78      	cmp	r3, #120	; 0x78
 800583c:	f300 80b4 	bgt.w	80059a8 <_VPrintTarget+0x330>
 8005840:	2b58      	cmp	r3, #88	; 0x58
 8005842:	f2c0 80b1 	blt.w	80059a8 <_VPrintTarget+0x330>
 8005846:	3b58      	subs	r3, #88	; 0x58
 8005848:	2b20      	cmp	r3, #32
 800584a:	f200 80ad 	bhi.w	80059a8 <_VPrintTarget+0x330>
 800584e:	a201      	add	r2, pc, #4	; (adr r2, 8005854 <_VPrintTarget+0x1dc>)
 8005850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005854:	0800594b 	.word	0x0800594b
 8005858:	080059a9 	.word	0x080059a9
 800585c:	080059a9 	.word	0x080059a9
 8005860:	080059a9 	.word	0x080059a9
 8005864:	080059a9 	.word	0x080059a9
 8005868:	080059a9 	.word	0x080059a9
 800586c:	080059a9 	.word	0x080059a9
 8005870:	080059a9 	.word	0x080059a9
 8005874:	080059a9 	.word	0x080059a9
 8005878:	080059a9 	.word	0x080059a9
 800587c:	080059a9 	.word	0x080059a9
 8005880:	080058d9 	.word	0x080058d9
 8005884:	080058ff 	.word	0x080058ff
 8005888:	080059a9 	.word	0x080059a9
 800588c:	080059a9 	.word	0x080059a9
 8005890:	080059a9 	.word	0x080059a9
 8005894:	080059a9 	.word	0x080059a9
 8005898:	080059a9 	.word	0x080059a9
 800589c:	080059a9 	.word	0x080059a9
 80058a0:	080059a9 	.word	0x080059a9
 80058a4:	080059a9 	.word	0x080059a9
 80058a8:	080059a9 	.word	0x080059a9
 80058ac:	080059a9 	.word	0x080059a9
 80058b0:	080059a9 	.word	0x080059a9
 80058b4:	08005975 	.word	0x08005975
 80058b8:	080059a9 	.word	0x080059a9
 80058bc:	080059a9 	.word	0x080059a9
 80058c0:	080059a9 	.word	0x080059a9
 80058c4:	080059a9 	.word	0x080059a9
 80058c8:	08005925 	.word	0x08005925
 80058cc:	080059a9 	.word	0x080059a9
 80058d0:	080059a9 	.word	0x080059a9
 80058d4:	0800594b 	.word	0x0800594b
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	1d19      	adds	r1, r3, #4
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	6011      	str	r1, [r2, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 80058e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 80058ec:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80058f0:	f107 0314 	add.w	r3, r7, #20
 80058f4:	4611      	mov	r1, r2
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7ff fd1c 	bl	8005334 <_StoreChar>
        break;
 80058fc:	e055      	b.n	80059aa <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	1d19      	adds	r1, r3, #4
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	6011      	str	r1, [r2, #0]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 800590c:	f107 0014 	add.w	r0, r7, #20
 8005910:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005912:	9301      	str	r3, [sp, #4]
 8005914:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005916:	9300      	str	r3, [sp, #0]
 8005918:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800591a:	220a      	movs	r2, #10
 800591c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800591e:	f7ff fe1b 	bl	8005558 <_PrintInt>
        break;
 8005922:	e042      	b.n	80059aa <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	1d19      	adds	r1, r3, #4
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	6011      	str	r1, [r2, #0]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005932:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005934:	f107 0014 	add.w	r0, r7, #20
 8005938:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800593a:	9301      	str	r3, [sp, #4]
 800593c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800593e:	9300      	str	r3, [sp, #0]
 8005940:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005942:	220a      	movs	r2, #10
 8005944:	f7ff fd72 	bl	800542c <_PrintUnsigned>
        break;
 8005948:	e02f      	b.n	80059aa <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	1d19      	adds	r1, r3, #4
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	6011      	str	r1, [r2, #0]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8005958:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800595a:	f107 0014 	add.w	r0, r7, #20
 800595e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005960:	9301      	str	r3, [sp, #4]
 8005962:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005968:	2210      	movs	r2, #16
 800596a:	f7ff fd5f 	bl	800542c <_PrintUnsigned>
        break;
 800596e:	e01c      	b.n	80059aa <_VPrintTarget+0x332>
 8005970:	20014420 	.word	0x20014420
      case 'p':
        v = va_arg(*pParamList, int);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	1d19      	adds	r1, r3, #4
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	6011      	str	r1, [r2, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8005982:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005984:	f107 0014 	add.w	r0, r7, #20
 8005988:	2300      	movs	r3, #0
 800598a:	9301      	str	r3, [sp, #4]
 800598c:	2308      	movs	r3, #8
 800598e:	9300      	str	r3, [sp, #0]
 8005990:	2308      	movs	r3, #8
 8005992:	2210      	movs	r2, #16
 8005994:	f7ff fd4a 	bl	800542c <_PrintUnsigned>
        break;
 8005998:	e007      	b.n	80059aa <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800599a:	f107 0314 	add.w	r3, r7, #20
 800599e:	2125      	movs	r1, #37	; 0x25
 80059a0:	4618      	mov	r0, r3
 80059a2:	f7ff fcc7 	bl	8005334 <_StoreChar>
        break;
 80059a6:	e000      	b.n	80059aa <_VPrintTarget+0x332>
      default:
        break;
 80059a8:	bf00      	nop
      }
      sFormat++;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	3301      	adds	r3, #1
 80059ae:	60fb      	str	r3, [r7, #12]
 80059b0:	e007      	b.n	80059c2 <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 80059b2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80059b6:	f107 0314 	add.w	r3, r7, #20
 80059ba:	4611      	mov	r1, r2
 80059bc:	4618      	mov	r0, r3
 80059be:	f7ff fcb9 	bl	8005334 <_StoreChar>
    }
  } while (*sFormat);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f47f ae72 	bne.w	80056b0 <_VPrintTarget+0x38>
 80059cc:	e000      	b.n	80059d0 <_VPrintTarget+0x358>
      break;
 80059ce:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 80059d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d041      	beq.n	8005a5a <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 80059d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	b2d2      	uxtb	r2, r2
 80059dc:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	643b      	str	r3, [r7, #64]	; 0x40
 80059e2:	6a3b      	ldr	r3, [r7, #32]
 80059e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059e6:	e00b      	b.n	8005a00 <_VPrintTarget+0x388>
 80059e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059ea:	b2da      	uxtb	r2, r3
 80059ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059ee:	1c59      	adds	r1, r3, #1
 80059f0:	6439      	str	r1, [r7, #64]	; 0x40
 80059f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059f6:	b2d2      	uxtb	r2, r2
 80059f8:	701a      	strb	r2, [r3, #0]
 80059fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059fc:	09db      	lsrs	r3, r3, #7
 80059fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a02:	2b7f      	cmp	r3, #127	; 0x7f
 8005a04:	d8f0      	bhi.n	80059e8 <_VPrintTarget+0x370>
 8005a06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a08:	1c5a      	adds	r2, r3, #1
 8005a0a:	643a      	str	r2, [r7, #64]	; 0x40
 8005a0c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a0e:	b2d2      	uxtb	r2, r2
 8005a10:	701a      	strb	r2, [r3, #0]
 8005a12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a14:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	637b      	str	r3, [r7, #52]	; 0x34
 8005a1e:	e00b      	b.n	8005a38 <_VPrintTarget+0x3c0>
 8005a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a22:	b2da      	uxtb	r2, r3
 8005a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a26:	1c59      	adds	r1, r3, #1
 8005a28:	63b9      	str	r1, [r7, #56]	; 0x38
 8005a2a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a2e:	b2d2      	uxtb	r2, r2
 8005a30:	701a      	strb	r2, [r3, #0]
 8005a32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a34:	09db      	lsrs	r3, r3, #7
 8005a36:	637b      	str	r3, [r7, #52]	; 0x34
 8005a38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a3a:	2b7f      	cmp	r3, #127	; 0x7f
 8005a3c:	d8f0      	bhi.n	8005a20 <_VPrintTarget+0x3a8>
 8005a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a40:	1c5a      	adds	r2, r3, #1
 8005a42:	63ba      	str	r2, [r7, #56]	; 0x38
 8005a44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a46:	b2d2      	uxtb	r2, r2
 8005a48:	701a      	strb	r2, [r3, #0]
 8005a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a4c:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	69b9      	ldr	r1, [r7, #24]
 8005a52:	221a      	movs	r2, #26
 8005a54:	4618      	mov	r0, r3
 8005a56:	f7ff fb87 	bl	8005168 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8005a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a5c:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8005a60:	bf00      	nop
 8005a62:	3758      	adds	r7, #88	; 0x58
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b086      	sub	sp, #24
 8005a6c:	af02      	add	r7, sp, #8
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
 8005a74:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005a76:	2300      	movs	r3, #0
 8005a78:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005a7c:	4917      	ldr	r1, [pc, #92]	; (8005adc <SEGGER_SYSVIEW_Init+0x74>)
 8005a7e:	4818      	ldr	r0, [pc, #96]	; (8005ae0 <SEGGER_SYSVIEW_Init+0x78>)
 8005a80:	f7ff f940 	bl	8004d04 <SEGGER_RTT_AllocUpBuffer>
 8005a84:	4603      	mov	r3, r0
 8005a86:	b2da      	uxtb	r2, r3
 8005a88:	4b16      	ldr	r3, [pc, #88]	; (8005ae4 <SEGGER_SYSVIEW_Init+0x7c>)
 8005a8a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005a8c:	4b15      	ldr	r3, [pc, #84]	; (8005ae4 <SEGGER_SYSVIEW_Init+0x7c>)
 8005a8e:	785a      	ldrb	r2, [r3, #1]
 8005a90:	4b14      	ldr	r3, [pc, #80]	; (8005ae4 <SEGGER_SYSVIEW_Init+0x7c>)
 8005a92:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005a94:	4b13      	ldr	r3, [pc, #76]	; (8005ae4 <SEGGER_SYSVIEW_Init+0x7c>)
 8005a96:	7e1b      	ldrb	r3, [r3, #24]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	9300      	str	r3, [sp, #0]
 8005a9e:	2308      	movs	r3, #8
 8005aa0:	4a11      	ldr	r2, [pc, #68]	; (8005ae8 <SEGGER_SYSVIEW_Init+0x80>)
 8005aa2:	490f      	ldr	r1, [pc, #60]	; (8005ae0 <SEGGER_SYSVIEW_Init+0x78>)
 8005aa4:	f7ff f9b2 	bl	8004e0c <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005aa8:	4b0e      	ldr	r3, [pc, #56]	; (8005ae4 <SEGGER_SYSVIEW_Init+0x7c>)
 8005aaa:	2200      	movs	r2, #0
 8005aac:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005aae:	4b0f      	ldr	r3, [pc, #60]	; (8005aec <SEGGER_SYSVIEW_Init+0x84>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a0c      	ldr	r2, [pc, #48]	; (8005ae4 <SEGGER_SYSVIEW_Init+0x7c>)
 8005ab4:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005ab6:	4a0b      	ldr	r2, [pc, #44]	; (8005ae4 <SEGGER_SYSVIEW_Init+0x7c>)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005abc:	4a09      	ldr	r2, [pc, #36]	; (8005ae4 <SEGGER_SYSVIEW_Init+0x7c>)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005ac2:	4a08      	ldr	r2, [pc, #32]	; (8005ae4 <SEGGER_SYSVIEW_Init+0x7c>)
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005ac8:	4a06      	ldr	r2, [pc, #24]	; (8005ae4 <SEGGER_SYSVIEW_Init+0x7c>)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005ace:	4b05      	ldr	r3, [pc, #20]	; (8005ae4 <SEGGER_SYSVIEW_Init+0x7c>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005ad4:	bf00      	nop
 8005ad6:	3710      	adds	r7, #16
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	200133e8 	.word	0x200133e8
 8005ae0:	08007504 	.word	0x08007504
 8005ae4:	200143f0 	.word	0x200143f0
 8005ae8:	200143e8 	.word	0x200143e8
 8005aec:	e0001004 	.word	0xe0001004

08005af0 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8005af8:	4a04      	ldr	r2, [pc, #16]	; (8005b0c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6113      	str	r3, [r2, #16]
}
 8005afe:	bf00      	nop
 8005b00:	370c      	adds	r7, #12
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
 8005b0a:	bf00      	nop
 8005b0c:	200143f0 	.word	0x200143f0

08005b10 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005b18:	f3ef 8311 	mrs	r3, BASEPRI
 8005b1c:	f04f 0120 	mov.w	r1, #32
 8005b20:	f381 8811 	msr	BASEPRI, r1
 8005b24:	60fb      	str	r3, [r7, #12]
 8005b26:	4808      	ldr	r0, [pc, #32]	; (8005b48 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005b28:	f7ff fa2d 	bl	8004f86 <_PreparePacket>
 8005b2c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	68b9      	ldr	r1, [r7, #8]
 8005b32:	68b8      	ldr	r0, [r7, #8]
 8005b34:	f7ff fb18 	bl	8005168 <_SendPacket>
  RECORD_END();
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f383 8811 	msr	BASEPRI, r3
}
 8005b3e:	bf00      	nop
 8005b40:	3710      	adds	r7, #16
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	bf00      	nop
 8005b48:	20014420 	.word	0x20014420

08005b4c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b088      	sub	sp, #32
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005b56:	f3ef 8311 	mrs	r3, BASEPRI
 8005b5a:	f04f 0120 	mov.w	r1, #32
 8005b5e:	f381 8811 	msr	BASEPRI, r1
 8005b62:	617b      	str	r3, [r7, #20]
 8005b64:	4816      	ldr	r0, [pc, #88]	; (8005bc0 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005b66:	f7ff fa0e 	bl	8004f86 <_PreparePacket>
 8005b6a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	61fb      	str	r3, [r7, #28]
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	61bb      	str	r3, [r7, #24]
 8005b78:	e00b      	b.n	8005b92 <SEGGER_SYSVIEW_RecordU32+0x46>
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	b2da      	uxtb	r2, r3
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	1c59      	adds	r1, r3, #1
 8005b82:	61f9      	str	r1, [r7, #28]
 8005b84:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b88:	b2d2      	uxtb	r2, r2
 8005b8a:	701a      	strb	r2, [r3, #0]
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	09db      	lsrs	r3, r3, #7
 8005b90:	61bb      	str	r3, [r7, #24]
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	2b7f      	cmp	r3, #127	; 0x7f
 8005b96:	d8f0      	bhi.n	8005b7a <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	1c5a      	adds	r2, r3, #1
 8005b9c:	61fa      	str	r2, [r7, #28]
 8005b9e:	69ba      	ldr	r2, [r7, #24]
 8005ba0:	b2d2      	uxtb	r2, r2
 8005ba2:	701a      	strb	r2, [r3, #0]
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	68f9      	ldr	r1, [r7, #12]
 8005bac:	6938      	ldr	r0, [r7, #16]
 8005bae:	f7ff fadb 	bl	8005168 <_SendPacket>
  RECORD_END();
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	f383 8811 	msr	BASEPRI, r3
}
 8005bb8:	bf00      	nop
 8005bba:	3720      	adds	r7, #32
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	20014420 	.word	0x20014420

08005bc4 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b08c      	sub	sp, #48	; 0x30
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005bd0:	f3ef 8311 	mrs	r3, BASEPRI
 8005bd4:	f04f 0120 	mov.w	r1, #32
 8005bd8:	f381 8811 	msr	BASEPRI, r1
 8005bdc:	61fb      	str	r3, [r7, #28]
 8005bde:	4825      	ldr	r0, [pc, #148]	; (8005c74 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005be0:	f7ff f9d1 	bl	8004f86 <_PreparePacket>
 8005be4:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bf2:	e00b      	b.n	8005c0c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8005bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bfa:	1c59      	adds	r1, r3, #1
 8005bfc:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005bfe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c02:	b2d2      	uxtb	r2, r2
 8005c04:	701a      	strb	r2, [r3, #0]
 8005c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c08:	09db      	lsrs	r3, r3, #7
 8005c0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c0e:	2b7f      	cmp	r3, #127	; 0x7f
 8005c10:	d8f0      	bhi.n	8005bf4 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8005c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c14:	1c5a      	adds	r2, r3, #1
 8005c16:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c1a:	b2d2      	uxtb	r2, r2
 8005c1c:	701a      	strb	r2, [r3, #0]
 8005c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c20:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	627b      	str	r3, [r7, #36]	; 0x24
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	623b      	str	r3, [r7, #32]
 8005c2a:	e00b      	b.n	8005c44 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005c2c:	6a3b      	ldr	r3, [r7, #32]
 8005c2e:	b2da      	uxtb	r2, r3
 8005c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c32:	1c59      	adds	r1, r3, #1
 8005c34:	6279      	str	r1, [r7, #36]	; 0x24
 8005c36:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c3a:	b2d2      	uxtb	r2, r2
 8005c3c:	701a      	strb	r2, [r3, #0]
 8005c3e:	6a3b      	ldr	r3, [r7, #32]
 8005c40:	09db      	lsrs	r3, r3, #7
 8005c42:	623b      	str	r3, [r7, #32]
 8005c44:	6a3b      	ldr	r3, [r7, #32]
 8005c46:	2b7f      	cmp	r3, #127	; 0x7f
 8005c48:	d8f0      	bhi.n	8005c2c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c4c:	1c5a      	adds	r2, r3, #1
 8005c4e:	627a      	str	r2, [r7, #36]	; 0x24
 8005c50:	6a3a      	ldr	r2, [r7, #32]
 8005c52:	b2d2      	uxtb	r2, r2
 8005c54:	701a      	strb	r2, [r3, #0]
 8005c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c58:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005c5a:	68fa      	ldr	r2, [r7, #12]
 8005c5c:	6979      	ldr	r1, [r7, #20]
 8005c5e:	69b8      	ldr	r0, [r7, #24]
 8005c60:	f7ff fa82 	bl	8005168 <_SendPacket>
  RECORD_END();
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	f383 8811 	msr	BASEPRI, r3
}
 8005c6a:	bf00      	nop
 8005c6c:	3730      	adds	r7, #48	; 0x30
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop
 8005c74:	20014420 	.word	0x20014420

08005c78 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b08e      	sub	sp, #56	; 0x38
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
 8005c84:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8005c86:	f3ef 8311 	mrs	r3, BASEPRI
 8005c8a:	f04f 0120 	mov.w	r1, #32
 8005c8e:	f381 8811 	msr	BASEPRI, r1
 8005c92:	61fb      	str	r3, [r7, #28]
 8005c94:	4832      	ldr	r0, [pc, #200]	; (8005d60 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8005c96:	f7ff f976 	bl	8004f86 <_PreparePacket>
 8005c9a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	637b      	str	r3, [r7, #52]	; 0x34
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	633b      	str	r3, [r7, #48]	; 0x30
 8005ca8:	e00b      	b.n	8005cc2 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8005caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cac:	b2da      	uxtb	r2, r3
 8005cae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cb0:	1c59      	adds	r1, r3, #1
 8005cb2:	6379      	str	r1, [r7, #52]	; 0x34
 8005cb4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005cb8:	b2d2      	uxtb	r2, r2
 8005cba:	701a      	strb	r2, [r3, #0]
 8005cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cbe:	09db      	lsrs	r3, r3, #7
 8005cc0:	633b      	str	r3, [r7, #48]	; 0x30
 8005cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cc4:	2b7f      	cmp	r3, #127	; 0x7f
 8005cc6:	d8f0      	bhi.n	8005caa <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8005cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cca:	1c5a      	adds	r2, r3, #1
 8005ccc:	637a      	str	r2, [r7, #52]	; 0x34
 8005cce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cd0:	b2d2      	uxtb	r2, r2
 8005cd2:	701a      	strb	r2, [r3, #0]
 8005cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cd6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ce0:	e00b      	b.n	8005cfa <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8005ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ce4:	b2da      	uxtb	r2, r3
 8005ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce8:	1c59      	adds	r1, r3, #1
 8005cea:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005cec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005cf0:	b2d2      	uxtb	r2, r2
 8005cf2:	701a      	strb	r2, [r3, #0]
 8005cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf6:	09db      	lsrs	r3, r3, #7
 8005cf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cfc:	2b7f      	cmp	r3, #127	; 0x7f
 8005cfe:	d8f0      	bhi.n	8005ce2 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8005d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d02:	1c5a      	adds	r2, r3, #1
 8005d04:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d08:	b2d2      	uxtb	r2, r2
 8005d0a:	701a      	strb	r2, [r3, #0]
 8005d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d0e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	627b      	str	r3, [r7, #36]	; 0x24
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	623b      	str	r3, [r7, #32]
 8005d18:	e00b      	b.n	8005d32 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8005d1a:	6a3b      	ldr	r3, [r7, #32]
 8005d1c:	b2da      	uxtb	r2, r3
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d20:	1c59      	adds	r1, r3, #1
 8005d22:	6279      	str	r1, [r7, #36]	; 0x24
 8005d24:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d28:	b2d2      	uxtb	r2, r2
 8005d2a:	701a      	strb	r2, [r3, #0]
 8005d2c:	6a3b      	ldr	r3, [r7, #32]
 8005d2e:	09db      	lsrs	r3, r3, #7
 8005d30:	623b      	str	r3, [r7, #32]
 8005d32:	6a3b      	ldr	r3, [r7, #32]
 8005d34:	2b7f      	cmp	r3, #127	; 0x7f
 8005d36:	d8f0      	bhi.n	8005d1a <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8005d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d3a:	1c5a      	adds	r2, r3, #1
 8005d3c:	627a      	str	r2, [r7, #36]	; 0x24
 8005d3e:	6a3a      	ldr	r2, [r7, #32]
 8005d40:	b2d2      	uxtb	r2, r2
 8005d42:	701a      	strb	r2, [r3, #0]
 8005d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d46:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	6979      	ldr	r1, [r7, #20]
 8005d4c:	69b8      	ldr	r0, [r7, #24]
 8005d4e:	f7ff fa0b 	bl	8005168 <_SendPacket>
  RECORD_END();
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	f383 8811 	msr	BASEPRI, r3
}
 8005d58:	bf00      	nop
 8005d5a:	3738      	adds	r7, #56	; 0x38
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	20014420 	.word	0x20014420

08005d64 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b090      	sub	sp, #64	; 0x40
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
 8005d70:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005d72:	f3ef 8311 	mrs	r3, BASEPRI
 8005d76:	f04f 0120 	mov.w	r1, #32
 8005d7a:	f381 8811 	msr	BASEPRI, r1
 8005d7e:	61fb      	str	r3, [r7, #28]
 8005d80:	4840      	ldr	r0, [pc, #256]	; (8005e84 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8005d82:	f7ff f900 	bl	8004f86 <_PreparePacket>
 8005d86:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005d88:	69bb      	ldr	r3, [r7, #24]
 8005d8a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d94:	e00b      	b.n	8005dae <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8005d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d98:	b2da      	uxtb	r2, r3
 8005d9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d9c:	1c59      	adds	r1, r3, #1
 8005d9e:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005da0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005da4:	b2d2      	uxtb	r2, r2
 8005da6:	701a      	strb	r2, [r3, #0]
 8005da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005daa:	09db      	lsrs	r3, r3, #7
 8005dac:	63bb      	str	r3, [r7, #56]	; 0x38
 8005dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db0:	2b7f      	cmp	r3, #127	; 0x7f
 8005db2:	d8f0      	bhi.n	8005d96 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8005db4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005db6:	1c5a      	adds	r2, r3, #1
 8005db8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005dba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005dbc:	b2d2      	uxtb	r2, r2
 8005dbe:	701a      	strb	r2, [r3, #0]
 8005dc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dc2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	637b      	str	r3, [r7, #52]	; 0x34
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	633b      	str	r3, [r7, #48]	; 0x30
 8005dcc:	e00b      	b.n	8005de6 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8005dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dd0:	b2da      	uxtb	r2, r3
 8005dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dd4:	1c59      	adds	r1, r3, #1
 8005dd6:	6379      	str	r1, [r7, #52]	; 0x34
 8005dd8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ddc:	b2d2      	uxtb	r2, r2
 8005dde:	701a      	strb	r2, [r3, #0]
 8005de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de2:	09db      	lsrs	r3, r3, #7
 8005de4:	633b      	str	r3, [r7, #48]	; 0x30
 8005de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de8:	2b7f      	cmp	r3, #127	; 0x7f
 8005dea:	d8f0      	bhi.n	8005dce <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8005dec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dee:	1c5a      	adds	r2, r3, #1
 8005df0:	637a      	str	r2, [r7, #52]	; 0x34
 8005df2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005df4:	b2d2      	uxtb	r2, r2
 8005df6:	701a      	strb	r2, [r3, #0]
 8005df8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dfa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e04:	e00b      	b.n	8005e1e <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8005e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e08:	b2da      	uxtb	r2, r3
 8005e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e0c:	1c59      	adds	r1, r3, #1
 8005e0e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005e10:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e14:	b2d2      	uxtb	r2, r2
 8005e16:	701a      	strb	r2, [r3, #0]
 8005e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e1a:	09db      	lsrs	r3, r3, #7
 8005e1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e20:	2b7f      	cmp	r3, #127	; 0x7f
 8005e22:	d8f0      	bhi.n	8005e06 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e26:	1c5a      	adds	r2, r3, #1
 8005e28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e2c:	b2d2      	uxtb	r2, r2
 8005e2e:	701a      	strb	r2, [r3, #0]
 8005e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e32:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	627b      	str	r3, [r7, #36]	; 0x24
 8005e38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e3a:	623b      	str	r3, [r7, #32]
 8005e3c:	e00b      	b.n	8005e56 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005e3e:	6a3b      	ldr	r3, [r7, #32]
 8005e40:	b2da      	uxtb	r2, r3
 8005e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e44:	1c59      	adds	r1, r3, #1
 8005e46:	6279      	str	r1, [r7, #36]	; 0x24
 8005e48:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e4c:	b2d2      	uxtb	r2, r2
 8005e4e:	701a      	strb	r2, [r3, #0]
 8005e50:	6a3b      	ldr	r3, [r7, #32]
 8005e52:	09db      	lsrs	r3, r3, #7
 8005e54:	623b      	str	r3, [r7, #32]
 8005e56:	6a3b      	ldr	r3, [r7, #32]
 8005e58:	2b7f      	cmp	r3, #127	; 0x7f
 8005e5a:	d8f0      	bhi.n	8005e3e <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5e:	1c5a      	adds	r2, r3, #1
 8005e60:	627a      	str	r2, [r7, #36]	; 0x24
 8005e62:	6a3a      	ldr	r2, [r7, #32]
 8005e64:	b2d2      	uxtb	r2, r2
 8005e66:	701a      	strb	r2, [r3, #0]
 8005e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005e6c:	68fa      	ldr	r2, [r7, #12]
 8005e6e:	6979      	ldr	r1, [r7, #20]
 8005e70:	69b8      	ldr	r0, [r7, #24]
 8005e72:	f7ff f979 	bl	8005168 <_SendPacket>
  RECORD_END();
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	f383 8811 	msr	BASEPRI, r3
}
 8005e7c:	bf00      	nop
 8005e7e:	3740      	adds	r7, #64	; 0x40
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	20014420 	.word	0x20014420

08005e88 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b08c      	sub	sp, #48	; 0x30
 8005e8c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005e8e:	4b58      	ldr	r3, [pc, #352]	; (8005ff0 <SEGGER_SYSVIEW_Start+0x168>)
 8005e90:	2201      	movs	r2, #1
 8005e92:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005e94:	f3ef 8311 	mrs	r3, BASEPRI
 8005e98:	f04f 0120 	mov.w	r1, #32
 8005e9c:	f381 8811 	msr	BASEPRI, r1
 8005ea0:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005ea2:	4b53      	ldr	r3, [pc, #332]	; (8005ff0 <SEGGER_SYSVIEW_Start+0x168>)
 8005ea4:	785b      	ldrb	r3, [r3, #1]
 8005ea6:	220a      	movs	r2, #10
 8005ea8:	4952      	ldr	r1, [pc, #328]	; (8005ff4 <SEGGER_SYSVIEW_Start+0x16c>)
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7fa f990 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005eb6:	200a      	movs	r0, #10
 8005eb8:	f7ff fe2a 	bl	8005b10 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005ebc:	f3ef 8311 	mrs	r3, BASEPRI
 8005ec0:	f04f 0120 	mov.w	r1, #32
 8005ec4:	f381 8811 	msr	BASEPRI, r1
 8005ec8:	60bb      	str	r3, [r7, #8]
 8005eca:	484b      	ldr	r0, [pc, #300]	; (8005ff8 <SEGGER_SYSVIEW_Start+0x170>)
 8005ecc:	f7ff f85b 	bl	8004f86 <_PreparePacket>
 8005ed0:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005eda:	4b45      	ldr	r3, [pc, #276]	; (8005ff0 <SEGGER_SYSVIEW_Start+0x168>)
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ee0:	e00b      	b.n	8005efa <SEGGER_SYSVIEW_Start+0x72>
 8005ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ee4:	b2da      	uxtb	r2, r3
 8005ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee8:	1c59      	adds	r1, r3, #1
 8005eea:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005eec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ef0:	b2d2      	uxtb	r2, r2
 8005ef2:	701a      	strb	r2, [r3, #0]
 8005ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ef6:	09db      	lsrs	r3, r3, #7
 8005ef8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efc:	2b7f      	cmp	r3, #127	; 0x7f
 8005efe:	d8f0      	bhi.n	8005ee2 <SEGGER_SYSVIEW_Start+0x5a>
 8005f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f02:	1c5a      	adds	r2, r3, #1
 8005f04:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f08:	b2d2      	uxtb	r2, r2
 8005f0a:	701a      	strb	r2, [r3, #0]
 8005f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f0e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	627b      	str	r3, [r7, #36]	; 0x24
 8005f14:	4b36      	ldr	r3, [pc, #216]	; (8005ff0 <SEGGER_SYSVIEW_Start+0x168>)
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	623b      	str	r3, [r7, #32]
 8005f1a:	e00b      	b.n	8005f34 <SEGGER_SYSVIEW_Start+0xac>
 8005f1c:	6a3b      	ldr	r3, [r7, #32]
 8005f1e:	b2da      	uxtb	r2, r3
 8005f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f22:	1c59      	adds	r1, r3, #1
 8005f24:	6279      	str	r1, [r7, #36]	; 0x24
 8005f26:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f2a:	b2d2      	uxtb	r2, r2
 8005f2c:	701a      	strb	r2, [r3, #0]
 8005f2e:	6a3b      	ldr	r3, [r7, #32]
 8005f30:	09db      	lsrs	r3, r3, #7
 8005f32:	623b      	str	r3, [r7, #32]
 8005f34:	6a3b      	ldr	r3, [r7, #32]
 8005f36:	2b7f      	cmp	r3, #127	; 0x7f
 8005f38:	d8f0      	bhi.n	8005f1c <SEGGER_SYSVIEW_Start+0x94>
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	627a      	str	r2, [r7, #36]	; 0x24
 8005f40:	6a3a      	ldr	r2, [r7, #32]
 8005f42:	b2d2      	uxtb	r2, r2
 8005f44:	701a      	strb	r2, [r3, #0]
 8005f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f48:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	61fb      	str	r3, [r7, #28]
 8005f4e:	4b28      	ldr	r3, [pc, #160]	; (8005ff0 <SEGGER_SYSVIEW_Start+0x168>)
 8005f50:	691b      	ldr	r3, [r3, #16]
 8005f52:	61bb      	str	r3, [r7, #24]
 8005f54:	e00b      	b.n	8005f6e <SEGGER_SYSVIEW_Start+0xe6>
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	b2da      	uxtb	r2, r3
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	1c59      	adds	r1, r3, #1
 8005f5e:	61f9      	str	r1, [r7, #28]
 8005f60:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f64:	b2d2      	uxtb	r2, r2
 8005f66:	701a      	strb	r2, [r3, #0]
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	09db      	lsrs	r3, r3, #7
 8005f6c:	61bb      	str	r3, [r7, #24]
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	2b7f      	cmp	r3, #127	; 0x7f
 8005f72:	d8f0      	bhi.n	8005f56 <SEGGER_SYSVIEW_Start+0xce>
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	1c5a      	adds	r2, r3, #1
 8005f78:	61fa      	str	r2, [r7, #28]
 8005f7a:	69ba      	ldr	r2, [r7, #24]
 8005f7c:	b2d2      	uxtb	r2, r2
 8005f7e:	701a      	strb	r2, [r3, #0]
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	617b      	str	r3, [r7, #20]
 8005f88:	2300      	movs	r3, #0
 8005f8a:	613b      	str	r3, [r7, #16]
 8005f8c:	e00b      	b.n	8005fa6 <SEGGER_SYSVIEW_Start+0x11e>
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	b2da      	uxtb	r2, r3
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	1c59      	adds	r1, r3, #1
 8005f96:	6179      	str	r1, [r7, #20]
 8005f98:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f9c:	b2d2      	uxtb	r2, r2
 8005f9e:	701a      	strb	r2, [r3, #0]
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	09db      	lsrs	r3, r3, #7
 8005fa4:	613b      	str	r3, [r7, #16]
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	2b7f      	cmp	r3, #127	; 0x7f
 8005faa:	d8f0      	bhi.n	8005f8e <SEGGER_SYSVIEW_Start+0x106>
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	1c5a      	adds	r2, r3, #1
 8005fb0:	617a      	str	r2, [r7, #20]
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	b2d2      	uxtb	r2, r2
 8005fb6:	701a      	strb	r2, [r3, #0]
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005fbc:	2218      	movs	r2, #24
 8005fbe:	6839      	ldr	r1, [r7, #0]
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f7ff f8d1 	bl	8005168 <_SendPacket>
      RECORD_END();
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005fcc:	4b08      	ldr	r3, [pc, #32]	; (8005ff0 <SEGGER_SYSVIEW_Start+0x168>)
 8005fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d002      	beq.n	8005fda <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005fd4:	4b06      	ldr	r3, [pc, #24]	; (8005ff0 <SEGGER_SYSVIEW_Start+0x168>)
 8005fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd8:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005fda:	f000 f9eb 	bl	80063b4 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005fde:	f000 f9b1 	bl	8006344 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005fe2:	f000 fc83 	bl	80068ec <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005fe6:	bf00      	nop
 8005fe8:	3730      	adds	r7, #48	; 0x30
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	200143f0 	.word	0x200143f0
 8005ff4:	0800755c 	.word	0x0800755c
 8005ff8:	20014420 	.word	0x20014420

08005ffc <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006002:	f3ef 8311 	mrs	r3, BASEPRI
 8006006:	f04f 0120 	mov.w	r1, #32
 800600a:	f381 8811 	msr	BASEPRI, r1
 800600e:	607b      	str	r3, [r7, #4]
 8006010:	480b      	ldr	r0, [pc, #44]	; (8006040 <SEGGER_SYSVIEW_Stop+0x44>)
 8006012:	f7fe ffb8 	bl	8004f86 <_PreparePacket>
 8006016:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8006018:	4b0a      	ldr	r3, [pc, #40]	; (8006044 <SEGGER_SYSVIEW_Stop+0x48>)
 800601a:	781b      	ldrb	r3, [r3, #0]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d007      	beq.n	8006030 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8006020:	220b      	movs	r2, #11
 8006022:	6839      	ldr	r1, [r7, #0]
 8006024:	6838      	ldr	r0, [r7, #0]
 8006026:	f7ff f89f 	bl	8005168 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800602a:	4b06      	ldr	r3, [pc, #24]	; (8006044 <SEGGER_SYSVIEW_Stop+0x48>)
 800602c:	2200      	movs	r2, #0
 800602e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f383 8811 	msr	BASEPRI, r3
}
 8006036:	bf00      	nop
 8006038:	3708      	adds	r7, #8
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	20014420 	.word	0x20014420
 8006044:	200143f0 	.word	0x200143f0

08006048 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8006048:	b580      	push	{r7, lr}
 800604a:	b08c      	sub	sp, #48	; 0x30
 800604c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800604e:	f3ef 8311 	mrs	r3, BASEPRI
 8006052:	f04f 0120 	mov.w	r1, #32
 8006056:	f381 8811 	msr	BASEPRI, r1
 800605a:	60fb      	str	r3, [r7, #12]
 800605c:	4845      	ldr	r0, [pc, #276]	; (8006174 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800605e:	f7fe ff92 	bl	8004f86 <_PreparePacket>
 8006062:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800606c:	4b42      	ldr	r3, [pc, #264]	; (8006178 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	62bb      	str	r3, [r7, #40]	; 0x28
 8006072:	e00b      	b.n	800608c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006076:	b2da      	uxtb	r2, r3
 8006078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800607a:	1c59      	adds	r1, r3, #1
 800607c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800607e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006082:	b2d2      	uxtb	r2, r2
 8006084:	701a      	strb	r2, [r3, #0]
 8006086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006088:	09db      	lsrs	r3, r3, #7
 800608a:	62bb      	str	r3, [r7, #40]	; 0x28
 800608c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800608e:	2b7f      	cmp	r3, #127	; 0x7f
 8006090:	d8f0      	bhi.n	8006074 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8006092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006094:	1c5a      	adds	r2, r3, #1
 8006096:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006098:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800609a:	b2d2      	uxtb	r2, r2
 800609c:	701a      	strb	r2, [r3, #0]
 800609e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060a0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	627b      	str	r3, [r7, #36]	; 0x24
 80060a6:	4b34      	ldr	r3, [pc, #208]	; (8006178 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	623b      	str	r3, [r7, #32]
 80060ac:	e00b      	b.n	80060c6 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80060ae:	6a3b      	ldr	r3, [r7, #32]
 80060b0:	b2da      	uxtb	r2, r3
 80060b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b4:	1c59      	adds	r1, r3, #1
 80060b6:	6279      	str	r1, [r7, #36]	; 0x24
 80060b8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80060bc:	b2d2      	uxtb	r2, r2
 80060be:	701a      	strb	r2, [r3, #0]
 80060c0:	6a3b      	ldr	r3, [r7, #32]
 80060c2:	09db      	lsrs	r3, r3, #7
 80060c4:	623b      	str	r3, [r7, #32]
 80060c6:	6a3b      	ldr	r3, [r7, #32]
 80060c8:	2b7f      	cmp	r3, #127	; 0x7f
 80060ca:	d8f0      	bhi.n	80060ae <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80060cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ce:	1c5a      	adds	r2, r3, #1
 80060d0:	627a      	str	r2, [r7, #36]	; 0x24
 80060d2:	6a3a      	ldr	r2, [r7, #32]
 80060d4:	b2d2      	uxtb	r2, r2
 80060d6:	701a      	strb	r2, [r3, #0]
 80060d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060da:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	61fb      	str	r3, [r7, #28]
 80060e0:	4b25      	ldr	r3, [pc, #148]	; (8006178 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	61bb      	str	r3, [r7, #24]
 80060e6:	e00b      	b.n	8006100 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	b2da      	uxtb	r2, r3
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	1c59      	adds	r1, r3, #1
 80060f0:	61f9      	str	r1, [r7, #28]
 80060f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80060f6:	b2d2      	uxtb	r2, r2
 80060f8:	701a      	strb	r2, [r3, #0]
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	09db      	lsrs	r3, r3, #7
 80060fe:	61bb      	str	r3, [r7, #24]
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	2b7f      	cmp	r3, #127	; 0x7f
 8006104:	d8f0      	bhi.n	80060e8 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8006106:	69fb      	ldr	r3, [r7, #28]
 8006108:	1c5a      	adds	r2, r3, #1
 800610a:	61fa      	str	r2, [r7, #28]
 800610c:	69ba      	ldr	r2, [r7, #24]
 800610e:	b2d2      	uxtb	r2, r2
 8006110:	701a      	strb	r2, [r3, #0]
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	617b      	str	r3, [r7, #20]
 800611a:	2300      	movs	r3, #0
 800611c:	613b      	str	r3, [r7, #16]
 800611e:	e00b      	b.n	8006138 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	b2da      	uxtb	r2, r3
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	1c59      	adds	r1, r3, #1
 8006128:	6179      	str	r1, [r7, #20]
 800612a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800612e:	b2d2      	uxtb	r2, r2
 8006130:	701a      	strb	r2, [r3, #0]
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	09db      	lsrs	r3, r3, #7
 8006136:	613b      	str	r3, [r7, #16]
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	2b7f      	cmp	r3, #127	; 0x7f
 800613c:	d8f0      	bhi.n	8006120 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	1c5a      	adds	r2, r3, #1
 8006142:	617a      	str	r2, [r7, #20]
 8006144:	693a      	ldr	r2, [r7, #16]
 8006146:	b2d2      	uxtb	r2, r2
 8006148:	701a      	strb	r2, [r3, #0]
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800614e:	2218      	movs	r2, #24
 8006150:	6879      	ldr	r1, [r7, #4]
 8006152:	68b8      	ldr	r0, [r7, #8]
 8006154:	f7ff f808 	bl	8005168 <_SendPacket>
  RECORD_END();
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800615e:	4b06      	ldr	r3, [pc, #24]	; (8006178 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006162:	2b00      	cmp	r3, #0
 8006164:	d002      	beq.n	800616c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8006166:	4b04      	ldr	r3, [pc, #16]	; (8006178 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616a:	4798      	blx	r3
  }
}
 800616c:	bf00      	nop
 800616e:	3730      	adds	r7, #48	; 0x30
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}
 8006174:	20014420 	.word	0x20014420
 8006178:	200143f0 	.word	0x200143f0

0800617c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800617c:	b580      	push	{r7, lr}
 800617e:	b092      	sub	sp, #72	; 0x48
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006184:	f3ef 8311 	mrs	r3, BASEPRI
 8006188:	f04f 0120 	mov.w	r1, #32
 800618c:	f381 8811 	msr	BASEPRI, r1
 8006190:	617b      	str	r3, [r7, #20]
 8006192:	486a      	ldr	r0, [pc, #424]	; (800633c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006194:	f7fe fef7 	bl	8004f86 <_PreparePacket>
 8006198:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	647b      	str	r3, [r7, #68]	; 0x44
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	4b66      	ldr	r3, [pc, #408]	; (8006340 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80061a8:	691b      	ldr	r3, [r3, #16]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	643b      	str	r3, [r7, #64]	; 0x40
 80061ae:	e00b      	b.n	80061c8 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80061b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061b2:	b2da      	uxtb	r2, r3
 80061b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061b6:	1c59      	adds	r1, r3, #1
 80061b8:	6479      	str	r1, [r7, #68]	; 0x44
 80061ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80061be:	b2d2      	uxtb	r2, r2
 80061c0:	701a      	strb	r2, [r3, #0]
 80061c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061c4:	09db      	lsrs	r3, r3, #7
 80061c6:	643b      	str	r3, [r7, #64]	; 0x40
 80061c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061ca:	2b7f      	cmp	r3, #127	; 0x7f
 80061cc:	d8f0      	bhi.n	80061b0 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80061ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061d0:	1c5a      	adds	r2, r3, #1
 80061d2:	647a      	str	r2, [r7, #68]	; 0x44
 80061d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80061d6:	b2d2      	uxtb	r2, r2
 80061d8:	701a      	strb	r2, [r3, #0]
 80061da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061dc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80061e8:	e00b      	b.n	8006202 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80061ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061ec:	b2da      	uxtb	r2, r3
 80061ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061f0:	1c59      	adds	r1, r3, #1
 80061f2:	63f9      	str	r1, [r7, #60]	; 0x3c
 80061f4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80061f8:	b2d2      	uxtb	r2, r2
 80061fa:	701a      	strb	r2, [r3, #0]
 80061fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061fe:	09db      	lsrs	r3, r3, #7
 8006200:	63bb      	str	r3, [r7, #56]	; 0x38
 8006202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006204:	2b7f      	cmp	r3, #127	; 0x7f
 8006206:	d8f0      	bhi.n	80061ea <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8006208:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800620a:	1c5a      	adds	r2, r3, #1
 800620c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800620e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006210:	b2d2      	uxtb	r2, r2
 8006212:	701a      	strb	r2, [r3, #0]
 8006214:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006216:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	2220      	movs	r2, #32
 800621e:	4619      	mov	r1, r3
 8006220:	68f8      	ldr	r0, [r7, #12]
 8006222:	f7fe fe63 	bl	8004eec <_EncodeStr>
 8006226:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8006228:	2209      	movs	r2, #9
 800622a:	68f9      	ldr	r1, [r7, #12]
 800622c:	6938      	ldr	r0, [r7, #16]
 800622e:	f7fe ff9b 	bl	8005168 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	637b      	str	r3, [r7, #52]	; 0x34
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	4b40      	ldr	r3, [pc, #256]	; (8006340 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	1ad3      	subs	r3, r2, r3
 8006244:	633b      	str	r3, [r7, #48]	; 0x30
 8006246:	e00b      	b.n	8006260 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800624a:	b2da      	uxtb	r2, r3
 800624c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800624e:	1c59      	adds	r1, r3, #1
 8006250:	6379      	str	r1, [r7, #52]	; 0x34
 8006252:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006256:	b2d2      	uxtb	r2, r2
 8006258:	701a      	strb	r2, [r3, #0]
 800625a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800625c:	09db      	lsrs	r3, r3, #7
 800625e:	633b      	str	r3, [r7, #48]	; 0x30
 8006260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006262:	2b7f      	cmp	r3, #127	; 0x7f
 8006264:	d8f0      	bhi.n	8006248 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8006266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006268:	1c5a      	adds	r2, r3, #1
 800626a:	637a      	str	r2, [r7, #52]	; 0x34
 800626c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800626e:	b2d2      	uxtb	r2, r2
 8006270:	701a      	strb	r2, [r3, #0]
 8006272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006274:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	62fb      	str	r3, [r7, #44]	; 0x2c
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006280:	e00b      	b.n	800629a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006284:	b2da      	uxtb	r2, r3
 8006286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006288:	1c59      	adds	r1, r3, #1
 800628a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800628c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006290:	b2d2      	uxtb	r2, r2
 8006292:	701a      	strb	r2, [r3, #0]
 8006294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006296:	09db      	lsrs	r3, r3, #7
 8006298:	62bb      	str	r3, [r7, #40]	; 0x28
 800629a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800629c:	2b7f      	cmp	r3, #127	; 0x7f
 800629e:	d8f0      	bhi.n	8006282 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80062a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062a2:	1c5a      	adds	r2, r3, #1
 80062a4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80062a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062a8:	b2d2      	uxtb	r2, r2
 80062aa:	701a      	strb	r2, [r3, #0]
 80062ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062ae:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	627b      	str	r3, [r7, #36]	; 0x24
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	691b      	ldr	r3, [r3, #16]
 80062b8:	623b      	str	r3, [r7, #32]
 80062ba:	e00b      	b.n	80062d4 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80062bc:	6a3b      	ldr	r3, [r7, #32]
 80062be:	b2da      	uxtb	r2, r3
 80062c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c2:	1c59      	adds	r1, r3, #1
 80062c4:	6279      	str	r1, [r7, #36]	; 0x24
 80062c6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062ca:	b2d2      	uxtb	r2, r2
 80062cc:	701a      	strb	r2, [r3, #0]
 80062ce:	6a3b      	ldr	r3, [r7, #32]
 80062d0:	09db      	lsrs	r3, r3, #7
 80062d2:	623b      	str	r3, [r7, #32]
 80062d4:	6a3b      	ldr	r3, [r7, #32]
 80062d6:	2b7f      	cmp	r3, #127	; 0x7f
 80062d8:	d8f0      	bhi.n	80062bc <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80062da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062dc:	1c5a      	adds	r2, r3, #1
 80062de:	627a      	str	r2, [r7, #36]	; 0x24
 80062e0:	6a3a      	ldr	r2, [r7, #32]
 80062e2:	b2d2      	uxtb	r2, r2
 80062e4:	701a      	strb	r2, [r3, #0]
 80062e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	61fb      	str	r3, [r7, #28]
 80062ee:	2300      	movs	r3, #0
 80062f0:	61bb      	str	r3, [r7, #24]
 80062f2:	e00b      	b.n	800630c <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	b2da      	uxtb	r2, r3
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	1c59      	adds	r1, r3, #1
 80062fc:	61f9      	str	r1, [r7, #28]
 80062fe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006302:	b2d2      	uxtb	r2, r2
 8006304:	701a      	strb	r2, [r3, #0]
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	09db      	lsrs	r3, r3, #7
 800630a:	61bb      	str	r3, [r7, #24]
 800630c:	69bb      	ldr	r3, [r7, #24]
 800630e:	2b7f      	cmp	r3, #127	; 0x7f
 8006310:	d8f0      	bhi.n	80062f4 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	1c5a      	adds	r2, r3, #1
 8006316:	61fa      	str	r2, [r7, #28]
 8006318:	69ba      	ldr	r2, [r7, #24]
 800631a:	b2d2      	uxtb	r2, r2
 800631c:	701a      	strb	r2, [r3, #0]
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006322:	2215      	movs	r2, #21
 8006324:	68f9      	ldr	r1, [r7, #12]
 8006326:	6938      	ldr	r0, [r7, #16]
 8006328:	f7fe ff1e 	bl	8005168 <_SendPacket>
  RECORD_END();
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	f383 8811 	msr	BASEPRI, r3
}
 8006332:	bf00      	nop
 8006334:	3748      	adds	r7, #72	; 0x48
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
 800633a:	bf00      	nop
 800633c:	20014420 	.word	0x20014420
 8006340:	200143f0 	.word	0x200143f0

08006344 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006344:	b580      	push	{r7, lr}
 8006346:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006348:	4b07      	ldr	r3, [pc, #28]	; (8006368 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800634a:	6a1b      	ldr	r3, [r3, #32]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d008      	beq.n	8006362 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006350:	4b05      	ldr	r3, [pc, #20]	; (8006368 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006352:	6a1b      	ldr	r3, [r3, #32]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d003      	beq.n	8006362 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800635a:	4b03      	ldr	r3, [pc, #12]	; (8006368 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	4798      	blx	r3
  }
}
 8006362:	bf00      	nop
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	200143f0 	.word	0x200143f0

0800636c <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800636c:	b580      	push	{r7, lr}
 800636e:	b086      	sub	sp, #24
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006374:	f3ef 8311 	mrs	r3, BASEPRI
 8006378:	f04f 0120 	mov.w	r1, #32
 800637c:	f381 8811 	msr	BASEPRI, r1
 8006380:	617b      	str	r3, [r7, #20]
 8006382:	480b      	ldr	r0, [pc, #44]	; (80063b0 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006384:	f7fe fdff 	bl	8004f86 <_PreparePacket>
 8006388:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800638a:	2280      	movs	r2, #128	; 0x80
 800638c:	6879      	ldr	r1, [r7, #4]
 800638e:	6938      	ldr	r0, [r7, #16]
 8006390:	f7fe fdac 	bl	8004eec <_EncodeStr>
 8006394:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8006396:	220e      	movs	r2, #14
 8006398:	68f9      	ldr	r1, [r7, #12]
 800639a:	6938      	ldr	r0, [r7, #16]
 800639c:	f7fe fee4 	bl	8005168 <_SendPacket>
  RECORD_END();
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	f383 8811 	msr	BASEPRI, r3
}
 80063a6:	bf00      	nop
 80063a8:	3718      	adds	r7, #24
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	20014420 	.word	0x20014420

080063b4 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80063b4:	b590      	push	{r4, r7, lr}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80063ba:	4b15      	ldr	r3, [pc, #84]	; (8006410 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80063bc:	6a1b      	ldr	r3, [r3, #32]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d01a      	beq.n	80063f8 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80063c2:	4b13      	ldr	r3, [pc, #76]	; (8006410 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80063c4:	6a1b      	ldr	r3, [r3, #32]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d015      	beq.n	80063f8 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80063cc:	4b10      	ldr	r3, [pc, #64]	; (8006410 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80063ce:	6a1b      	ldr	r3, [r3, #32]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4798      	blx	r3
 80063d4:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80063d8:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80063da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80063de:	f04f 0200 	mov.w	r2, #0
 80063e2:	f04f 0300 	mov.w	r3, #0
 80063e6:	000a      	movs	r2, r1
 80063e8:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80063ea:	4613      	mov	r3, r2
 80063ec:	461a      	mov	r2, r3
 80063ee:	4621      	mov	r1, r4
 80063f0:	200d      	movs	r0, #13
 80063f2:	f7ff fbe7 	bl	8005bc4 <SEGGER_SYSVIEW_RecordU32x2>
 80063f6:	e006      	b.n	8006406 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80063f8:	4b06      	ldr	r3, [pc, #24]	; (8006414 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4619      	mov	r1, r3
 80063fe:	200c      	movs	r0, #12
 8006400:	f7ff fba4 	bl	8005b4c <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006404:	bf00      	nop
 8006406:	bf00      	nop
 8006408:	370c      	adds	r7, #12
 800640a:	46bd      	mov	sp, r7
 800640c:	bd90      	pop	{r4, r7, pc}
 800640e:	bf00      	nop
 8006410:	200143f0 	.word	0x200143f0
 8006414:	e0001004 	.word	0xe0001004

08006418 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006418:	b580      	push	{r7, lr}
 800641a:	b086      	sub	sp, #24
 800641c:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800641e:	f3ef 8311 	mrs	r3, BASEPRI
 8006422:	f04f 0120 	mov.w	r1, #32
 8006426:	f381 8811 	msr	BASEPRI, r1
 800642a:	60fb      	str	r3, [r7, #12]
 800642c:	4819      	ldr	r0, [pc, #100]	; (8006494 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800642e:	f7fe fdaa 	bl	8004f86 <_PreparePacket>
 8006432:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006438:	4b17      	ldr	r3, [pc, #92]	; (8006498 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006440:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	617b      	str	r3, [r7, #20]
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	613b      	str	r3, [r7, #16]
 800644a:	e00b      	b.n	8006464 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	b2da      	uxtb	r2, r3
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	1c59      	adds	r1, r3, #1
 8006454:	6179      	str	r1, [r7, #20]
 8006456:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800645a:	b2d2      	uxtb	r2, r2
 800645c:	701a      	strb	r2, [r3, #0]
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	09db      	lsrs	r3, r3, #7
 8006462:	613b      	str	r3, [r7, #16]
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	2b7f      	cmp	r3, #127	; 0x7f
 8006468:	d8f0      	bhi.n	800644c <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	1c5a      	adds	r2, r3, #1
 800646e:	617a      	str	r2, [r7, #20]
 8006470:	693a      	ldr	r2, [r7, #16]
 8006472:	b2d2      	uxtb	r2, r2
 8006474:	701a      	strb	r2, [r3, #0]
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800647a:	2202      	movs	r2, #2
 800647c:	6879      	ldr	r1, [r7, #4]
 800647e:	68b8      	ldr	r0, [r7, #8]
 8006480:	f7fe fe72 	bl	8005168 <_SendPacket>
  RECORD_END();
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f383 8811 	msr	BASEPRI, r3
}
 800648a:	bf00      	nop
 800648c:	3718      	adds	r7, #24
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	20014420 	.word	0x20014420
 8006498:	e000ed04 	.word	0xe000ed04

0800649c <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80064a2:	f3ef 8311 	mrs	r3, BASEPRI
 80064a6:	f04f 0120 	mov.w	r1, #32
 80064aa:	f381 8811 	msr	BASEPRI, r1
 80064ae:	607b      	str	r3, [r7, #4]
 80064b0:	4807      	ldr	r0, [pc, #28]	; (80064d0 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80064b2:	f7fe fd68 	bl	8004f86 <_PreparePacket>
 80064b6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80064b8:	2203      	movs	r2, #3
 80064ba:	6839      	ldr	r1, [r7, #0]
 80064bc:	6838      	ldr	r0, [r7, #0]
 80064be:	f7fe fe53 	bl	8005168 <_SendPacket>
  RECORD_END();
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f383 8811 	msr	BASEPRI, r3
}
 80064c8:	bf00      	nop
 80064ca:	3708      	adds	r7, #8
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	20014420 	.word	0x20014420

080064d4 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b082      	sub	sp, #8
 80064d8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80064da:	f3ef 8311 	mrs	r3, BASEPRI
 80064de:	f04f 0120 	mov.w	r1, #32
 80064e2:	f381 8811 	msr	BASEPRI, r1
 80064e6:	607b      	str	r3, [r7, #4]
 80064e8:	4807      	ldr	r0, [pc, #28]	; (8006508 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80064ea:	f7fe fd4c 	bl	8004f86 <_PreparePacket>
 80064ee:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80064f0:	2212      	movs	r2, #18
 80064f2:	6839      	ldr	r1, [r7, #0]
 80064f4:	6838      	ldr	r0, [r7, #0]
 80064f6:	f7fe fe37 	bl	8005168 <_SendPacket>
  RECORD_END();
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f383 8811 	msr	BASEPRI, r3
}
 8006500:	bf00      	nop
 8006502:	3708      	adds	r7, #8
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}
 8006508:	20014420 	.word	0x20014420

0800650c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006512:	f3ef 8311 	mrs	r3, BASEPRI
 8006516:	f04f 0120 	mov.w	r1, #32
 800651a:	f381 8811 	msr	BASEPRI, r1
 800651e:	607b      	str	r3, [r7, #4]
 8006520:	4807      	ldr	r0, [pc, #28]	; (8006540 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006522:	f7fe fd30 	bl	8004f86 <_PreparePacket>
 8006526:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006528:	2211      	movs	r2, #17
 800652a:	6839      	ldr	r1, [r7, #0]
 800652c:	6838      	ldr	r0, [r7, #0]
 800652e:	f7fe fe1b 	bl	8005168 <_SendPacket>
  RECORD_END();
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f383 8811 	msr	BASEPRI, r3
}
 8006538:	bf00      	nop
 800653a:	3708      	adds	r7, #8
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}
 8006540:	20014420 	.word	0x20014420

08006544 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006544:	b580      	push	{r7, lr}
 8006546:	b088      	sub	sp, #32
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800654c:	f3ef 8311 	mrs	r3, BASEPRI
 8006550:	f04f 0120 	mov.w	r1, #32
 8006554:	f381 8811 	msr	BASEPRI, r1
 8006558:	617b      	str	r3, [r7, #20]
 800655a:	4819      	ldr	r0, [pc, #100]	; (80065c0 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800655c:	f7fe fd13 	bl	8004f86 <_PreparePacket>
 8006560:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006566:	4b17      	ldr	r3, [pc, #92]	; (80065c4 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	1ad3      	subs	r3, r2, r3
 800656e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	61fb      	str	r3, [r7, #28]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	61bb      	str	r3, [r7, #24]
 8006578:	e00b      	b.n	8006592 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	b2da      	uxtb	r2, r3
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	1c59      	adds	r1, r3, #1
 8006582:	61f9      	str	r1, [r7, #28]
 8006584:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006588:	b2d2      	uxtb	r2, r2
 800658a:	701a      	strb	r2, [r3, #0]
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	09db      	lsrs	r3, r3, #7
 8006590:	61bb      	str	r3, [r7, #24]
 8006592:	69bb      	ldr	r3, [r7, #24]
 8006594:	2b7f      	cmp	r3, #127	; 0x7f
 8006596:	d8f0      	bhi.n	800657a <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	1c5a      	adds	r2, r3, #1
 800659c:	61fa      	str	r2, [r7, #28]
 800659e:	69ba      	ldr	r2, [r7, #24]
 80065a0:	b2d2      	uxtb	r2, r2
 80065a2:	701a      	strb	r2, [r3, #0]
 80065a4:	69fb      	ldr	r3, [r7, #28]
 80065a6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80065a8:	2208      	movs	r2, #8
 80065aa:	68f9      	ldr	r1, [r7, #12]
 80065ac:	6938      	ldr	r0, [r7, #16]
 80065ae:	f7fe fddb 	bl	8005168 <_SendPacket>
  RECORD_END();
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	f383 8811 	msr	BASEPRI, r3
}
 80065b8:	bf00      	nop
 80065ba:	3720      	adds	r7, #32
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	20014420 	.word	0x20014420
 80065c4:	200143f0 	.word	0x200143f0

080065c8 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b088      	sub	sp, #32
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80065d0:	f3ef 8311 	mrs	r3, BASEPRI
 80065d4:	f04f 0120 	mov.w	r1, #32
 80065d8:	f381 8811 	msr	BASEPRI, r1
 80065dc:	617b      	str	r3, [r7, #20]
 80065de:	4819      	ldr	r0, [pc, #100]	; (8006644 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80065e0:	f7fe fcd1 	bl	8004f86 <_PreparePacket>
 80065e4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80065ea:	4b17      	ldr	r3, [pc, #92]	; (8006648 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	61fb      	str	r3, [r7, #28]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	61bb      	str	r3, [r7, #24]
 80065fc:	e00b      	b.n	8006616 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	b2da      	uxtb	r2, r3
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	1c59      	adds	r1, r3, #1
 8006606:	61f9      	str	r1, [r7, #28]
 8006608:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800660c:	b2d2      	uxtb	r2, r2
 800660e:	701a      	strb	r2, [r3, #0]
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	09db      	lsrs	r3, r3, #7
 8006614:	61bb      	str	r3, [r7, #24]
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	2b7f      	cmp	r3, #127	; 0x7f
 800661a:	d8f0      	bhi.n	80065fe <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	1c5a      	adds	r2, r3, #1
 8006620:	61fa      	str	r2, [r7, #28]
 8006622:	69ba      	ldr	r2, [r7, #24]
 8006624:	b2d2      	uxtb	r2, r2
 8006626:	701a      	strb	r2, [r3, #0]
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800662c:	2204      	movs	r2, #4
 800662e:	68f9      	ldr	r1, [r7, #12]
 8006630:	6938      	ldr	r0, [r7, #16]
 8006632:	f7fe fd99 	bl	8005168 <_SendPacket>
  RECORD_END();
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	f383 8811 	msr	BASEPRI, r3
}
 800663c:	bf00      	nop
 800663e:	3720      	adds	r7, #32
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}
 8006644:	20014420 	.word	0x20014420
 8006648:	200143f0 	.word	0x200143f0

0800664c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800664c:	b580      	push	{r7, lr}
 800664e:	b088      	sub	sp, #32
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006654:	f3ef 8311 	mrs	r3, BASEPRI
 8006658:	f04f 0120 	mov.w	r1, #32
 800665c:	f381 8811 	msr	BASEPRI, r1
 8006660:	617b      	str	r3, [r7, #20]
 8006662:	4819      	ldr	r0, [pc, #100]	; (80066c8 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006664:	f7fe fc8f 	bl	8004f86 <_PreparePacket>
 8006668:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800666e:	4b17      	ldr	r3, [pc, #92]	; (80066cc <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	687a      	ldr	r2, [r7, #4]
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	61fb      	str	r3, [r7, #28]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	61bb      	str	r3, [r7, #24]
 8006680:	e00b      	b.n	800669a <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	b2da      	uxtb	r2, r3
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	1c59      	adds	r1, r3, #1
 800668a:	61f9      	str	r1, [r7, #28]
 800668c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006690:	b2d2      	uxtb	r2, r2
 8006692:	701a      	strb	r2, [r3, #0]
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	09db      	lsrs	r3, r3, #7
 8006698:	61bb      	str	r3, [r7, #24]
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	2b7f      	cmp	r3, #127	; 0x7f
 800669e:	d8f0      	bhi.n	8006682 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	1c5a      	adds	r2, r3, #1
 80066a4:	61fa      	str	r2, [r7, #28]
 80066a6:	69ba      	ldr	r2, [r7, #24]
 80066a8:	b2d2      	uxtb	r2, r2
 80066aa:	701a      	strb	r2, [r3, #0]
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80066b0:	2206      	movs	r2, #6
 80066b2:	68f9      	ldr	r1, [r7, #12]
 80066b4:	6938      	ldr	r0, [r7, #16]
 80066b6:	f7fe fd57 	bl	8005168 <_SendPacket>
  RECORD_END();
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	f383 8811 	msr	BASEPRI, r3
}
 80066c0:	bf00      	nop
 80066c2:	3720      	adds	r7, #32
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}
 80066c8:	20014420 	.word	0x20014420
 80066cc:	200143f0 	.word	0x200143f0

080066d0 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b08a      	sub	sp, #40	; 0x28
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80066da:	f3ef 8311 	mrs	r3, BASEPRI
 80066de:	f04f 0120 	mov.w	r1, #32
 80066e2:	f381 8811 	msr	BASEPRI, r1
 80066e6:	617b      	str	r3, [r7, #20]
 80066e8:	4827      	ldr	r0, [pc, #156]	; (8006788 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80066ea:	f7fe fc4c 	bl	8004f86 <_PreparePacket>
 80066ee:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80066f4:	4b25      	ldr	r3, [pc, #148]	; (800678c <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80066f6:	691b      	ldr	r3, [r3, #16]
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	1ad3      	subs	r3, r2, r3
 80066fc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	627b      	str	r3, [r7, #36]	; 0x24
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	623b      	str	r3, [r7, #32]
 8006706:	e00b      	b.n	8006720 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8006708:	6a3b      	ldr	r3, [r7, #32]
 800670a:	b2da      	uxtb	r2, r3
 800670c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800670e:	1c59      	adds	r1, r3, #1
 8006710:	6279      	str	r1, [r7, #36]	; 0x24
 8006712:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006716:	b2d2      	uxtb	r2, r2
 8006718:	701a      	strb	r2, [r3, #0]
 800671a:	6a3b      	ldr	r3, [r7, #32]
 800671c:	09db      	lsrs	r3, r3, #7
 800671e:	623b      	str	r3, [r7, #32]
 8006720:	6a3b      	ldr	r3, [r7, #32]
 8006722:	2b7f      	cmp	r3, #127	; 0x7f
 8006724:	d8f0      	bhi.n	8006708 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8006726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006728:	1c5a      	adds	r2, r3, #1
 800672a:	627a      	str	r2, [r7, #36]	; 0x24
 800672c:	6a3a      	ldr	r2, [r7, #32]
 800672e:	b2d2      	uxtb	r2, r2
 8006730:	701a      	strb	r2, [r3, #0]
 8006732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006734:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	61fb      	str	r3, [r7, #28]
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	61bb      	str	r3, [r7, #24]
 800673e:	e00b      	b.n	8006758 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	b2da      	uxtb	r2, r3
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	1c59      	adds	r1, r3, #1
 8006748:	61f9      	str	r1, [r7, #28]
 800674a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800674e:	b2d2      	uxtb	r2, r2
 8006750:	701a      	strb	r2, [r3, #0]
 8006752:	69bb      	ldr	r3, [r7, #24]
 8006754:	09db      	lsrs	r3, r3, #7
 8006756:	61bb      	str	r3, [r7, #24]
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	2b7f      	cmp	r3, #127	; 0x7f
 800675c:	d8f0      	bhi.n	8006740 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	1c5a      	adds	r2, r3, #1
 8006762:	61fa      	str	r2, [r7, #28]
 8006764:	69ba      	ldr	r2, [r7, #24]
 8006766:	b2d2      	uxtb	r2, r2
 8006768:	701a      	strb	r2, [r3, #0]
 800676a:	69fb      	ldr	r3, [r7, #28]
 800676c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800676e:	2207      	movs	r2, #7
 8006770:	68f9      	ldr	r1, [r7, #12]
 8006772:	6938      	ldr	r0, [r7, #16]
 8006774:	f7fe fcf8 	bl	8005168 <_SendPacket>
  RECORD_END();
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	f383 8811 	msr	BASEPRI, r3
}
 800677e:	bf00      	nop
 8006780:	3728      	adds	r7, #40	; 0x28
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	20014420 	.word	0x20014420
 800678c:	200143f0 	.word	0x200143f0

08006790 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006798:	4b04      	ldr	r3, [pc, #16]	; (80067ac <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800679a:	691b      	ldr	r3, [r3, #16]
 800679c:	687a      	ldr	r2, [r7, #4]
 800679e:	1ad3      	subs	r3, r2, r3
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	370c      	adds	r7, #12
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr
 80067ac:	200143f0 	.word	0x200143f0

080067b0 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b08c      	sub	sp, #48	; 0x30
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	4603      	mov	r3, r0
 80067b8:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80067ba:	4b3b      	ldr	r3, [pc, #236]	; (80068a8 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d06d      	beq.n	800689e <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80067c2:	4b39      	ldr	r3, [pc, #228]	; (80068a8 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80067c8:	2300      	movs	r3, #0
 80067ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80067cc:	e008      	b.n	80067e0 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80067ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 80067d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d007      	beq.n	80067ea <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80067da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067dc:	3301      	adds	r3, #1
 80067de:	62bb      	str	r3, [r7, #40]	; 0x28
 80067e0:	79fb      	ldrb	r3, [r7, #7]
 80067e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d3f2      	bcc.n	80067ce <SEGGER_SYSVIEW_SendModule+0x1e>
 80067e8:	e000      	b.n	80067ec <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80067ea:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80067ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d055      	beq.n	800689e <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80067f2:	f3ef 8311 	mrs	r3, BASEPRI
 80067f6:	f04f 0120 	mov.w	r1, #32
 80067fa:	f381 8811 	msr	BASEPRI, r1
 80067fe:	617b      	str	r3, [r7, #20]
 8006800:	482a      	ldr	r0, [pc, #168]	; (80068ac <SEGGER_SYSVIEW_SendModule+0xfc>)
 8006802:	f7fe fbc0 	bl	8004f86 <_PreparePacket>
 8006806:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	627b      	str	r3, [r7, #36]	; 0x24
 8006810:	79fb      	ldrb	r3, [r7, #7]
 8006812:	623b      	str	r3, [r7, #32]
 8006814:	e00b      	b.n	800682e <SEGGER_SYSVIEW_SendModule+0x7e>
 8006816:	6a3b      	ldr	r3, [r7, #32]
 8006818:	b2da      	uxtb	r2, r3
 800681a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800681c:	1c59      	adds	r1, r3, #1
 800681e:	6279      	str	r1, [r7, #36]	; 0x24
 8006820:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006824:	b2d2      	uxtb	r2, r2
 8006826:	701a      	strb	r2, [r3, #0]
 8006828:	6a3b      	ldr	r3, [r7, #32]
 800682a:	09db      	lsrs	r3, r3, #7
 800682c:	623b      	str	r3, [r7, #32]
 800682e:	6a3b      	ldr	r3, [r7, #32]
 8006830:	2b7f      	cmp	r3, #127	; 0x7f
 8006832:	d8f0      	bhi.n	8006816 <SEGGER_SYSVIEW_SendModule+0x66>
 8006834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006836:	1c5a      	adds	r2, r3, #1
 8006838:	627a      	str	r2, [r7, #36]	; 0x24
 800683a:	6a3a      	ldr	r2, [r7, #32]
 800683c:	b2d2      	uxtb	r2, r2
 800683e:	701a      	strb	r2, [r3, #0]
 8006840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006842:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	61fb      	str	r3, [r7, #28]
 8006848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	61bb      	str	r3, [r7, #24]
 800684e:	e00b      	b.n	8006868 <SEGGER_SYSVIEW_SendModule+0xb8>
 8006850:	69bb      	ldr	r3, [r7, #24]
 8006852:	b2da      	uxtb	r2, r3
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	1c59      	adds	r1, r3, #1
 8006858:	61f9      	str	r1, [r7, #28]
 800685a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800685e:	b2d2      	uxtb	r2, r2
 8006860:	701a      	strb	r2, [r3, #0]
 8006862:	69bb      	ldr	r3, [r7, #24]
 8006864:	09db      	lsrs	r3, r3, #7
 8006866:	61bb      	str	r3, [r7, #24]
 8006868:	69bb      	ldr	r3, [r7, #24]
 800686a:	2b7f      	cmp	r3, #127	; 0x7f
 800686c:	d8f0      	bhi.n	8006850 <SEGGER_SYSVIEW_SendModule+0xa0>
 800686e:	69fb      	ldr	r3, [r7, #28]
 8006870:	1c5a      	adds	r2, r3, #1
 8006872:	61fa      	str	r2, [r7, #28]
 8006874:	69ba      	ldr	r2, [r7, #24]
 8006876:	b2d2      	uxtb	r2, r2
 8006878:	701a      	strb	r2, [r3, #0]
 800687a:	69fb      	ldr	r3, [r7, #28]
 800687c:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800687e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2280      	movs	r2, #128	; 0x80
 8006884:	4619      	mov	r1, r3
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f7fe fb30 	bl	8004eec <_EncodeStr>
 800688c:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800688e:	2216      	movs	r2, #22
 8006890:	68f9      	ldr	r1, [r7, #12]
 8006892:	6938      	ldr	r0, [r7, #16]
 8006894:	f7fe fc68 	bl	8005168 <_SendPacket>
      RECORD_END();
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800689e:	bf00      	nop
 80068a0:	3730      	adds	r7, #48	; 0x30
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	20014418 	.word	0x20014418
 80068ac:	20014420 	.word	0x20014420

080068b0 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b082      	sub	sp, #8
 80068b4:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80068b6:	4b0c      	ldr	r3, [pc, #48]	; (80068e8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d00f      	beq.n	80068de <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80068be:	4b0a      	ldr	r3, [pc, #40]	; (80068e8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d002      	beq.n	80068d2 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	691b      	ldr	r3, [r3, #16]
 80068d6:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d1f2      	bne.n	80068c4 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80068de:	bf00      	nop
 80068e0:	3708      	adds	r7, #8
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}
 80068e6:	bf00      	nop
 80068e8:	20014418 	.word	0x20014418

080068ec <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b086      	sub	sp, #24
 80068f0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80068f2:	f3ef 8311 	mrs	r3, BASEPRI
 80068f6:	f04f 0120 	mov.w	r1, #32
 80068fa:	f381 8811 	msr	BASEPRI, r1
 80068fe:	60fb      	str	r3, [r7, #12]
 8006900:	4817      	ldr	r0, [pc, #92]	; (8006960 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8006902:	f7fe fb40 	bl	8004f86 <_PreparePacket>
 8006906:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	617b      	str	r3, [r7, #20]
 8006910:	4b14      	ldr	r3, [pc, #80]	; (8006964 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	613b      	str	r3, [r7, #16]
 8006916:	e00b      	b.n	8006930 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	b2da      	uxtb	r2, r3
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	1c59      	adds	r1, r3, #1
 8006920:	6179      	str	r1, [r7, #20]
 8006922:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006926:	b2d2      	uxtb	r2, r2
 8006928:	701a      	strb	r2, [r3, #0]
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	09db      	lsrs	r3, r3, #7
 800692e:	613b      	str	r3, [r7, #16]
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	2b7f      	cmp	r3, #127	; 0x7f
 8006934:	d8f0      	bhi.n	8006918 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	1c5a      	adds	r2, r3, #1
 800693a:	617a      	str	r2, [r7, #20]
 800693c:	693a      	ldr	r2, [r7, #16]
 800693e:	b2d2      	uxtb	r2, r2
 8006940:	701a      	strb	r2, [r3, #0]
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006946:	221b      	movs	r2, #27
 8006948:	6879      	ldr	r1, [r7, #4]
 800694a:	68b8      	ldr	r0, [r7, #8]
 800694c:	f7fe fc0c 	bl	8005168 <_SendPacket>
  RECORD_END();
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f383 8811 	msr	BASEPRI, r3
}
 8006956:	bf00      	nop
 8006958:	3718      	adds	r7, #24
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	20014420 	.word	0x20014420
 8006964:	2001441c 	.word	0x2001441c

08006968 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8006968:	b40f      	push	{r0, r1, r2, r3}
 800696a:	b580      	push	{r7, lr}
 800696c:	b082      	sub	sp, #8
 800696e:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8006970:	f107 0314 	add.w	r3, r7, #20
 8006974:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8006976:	1d3b      	adds	r3, r7, #4
 8006978:	461a      	mov	r2, r3
 800697a:	2100      	movs	r1, #0
 800697c:	6938      	ldr	r0, [r7, #16]
 800697e:	f7fe fe7b 	bl	8005678 <_VPrintTarget>
  va_end(ParamList);
}
 8006982:	bf00      	nop
 8006984:	3708      	adds	r7, #8
 8006986:	46bd      	mov	sp, r7
 8006988:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800698c:	b004      	add	sp, #16
 800698e:	4770      	bx	lr

08006990 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006990:	b580      	push	{r7, lr}
 8006992:	b08a      	sub	sp, #40	; 0x28
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006998:	f3ef 8311 	mrs	r3, BASEPRI
 800699c:	f04f 0120 	mov.w	r1, #32
 80069a0:	f381 8811 	msr	BASEPRI, r1
 80069a4:	617b      	str	r3, [r7, #20]
 80069a6:	4827      	ldr	r0, [pc, #156]	; (8006a44 <SEGGER_SYSVIEW_Warn+0xb4>)
 80069a8:	f7fe faed 	bl	8004f86 <_PreparePacket>
 80069ac:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80069ae:	2280      	movs	r2, #128	; 0x80
 80069b0:	6879      	ldr	r1, [r7, #4]
 80069b2:	6938      	ldr	r0, [r7, #16]
 80069b4:	f7fe fa9a 	bl	8004eec <_EncodeStr>
 80069b8:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	627b      	str	r3, [r7, #36]	; 0x24
 80069be:	2301      	movs	r3, #1
 80069c0:	623b      	str	r3, [r7, #32]
 80069c2:	e00b      	b.n	80069dc <SEGGER_SYSVIEW_Warn+0x4c>
 80069c4:	6a3b      	ldr	r3, [r7, #32]
 80069c6:	b2da      	uxtb	r2, r3
 80069c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ca:	1c59      	adds	r1, r3, #1
 80069cc:	6279      	str	r1, [r7, #36]	; 0x24
 80069ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069d2:	b2d2      	uxtb	r2, r2
 80069d4:	701a      	strb	r2, [r3, #0]
 80069d6:	6a3b      	ldr	r3, [r7, #32]
 80069d8:	09db      	lsrs	r3, r3, #7
 80069da:	623b      	str	r3, [r7, #32]
 80069dc:	6a3b      	ldr	r3, [r7, #32]
 80069de:	2b7f      	cmp	r3, #127	; 0x7f
 80069e0:	d8f0      	bhi.n	80069c4 <SEGGER_SYSVIEW_Warn+0x34>
 80069e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e4:	1c5a      	adds	r2, r3, #1
 80069e6:	627a      	str	r2, [r7, #36]	; 0x24
 80069e8:	6a3a      	ldr	r2, [r7, #32]
 80069ea:	b2d2      	uxtb	r2, r2
 80069ec:	701a      	strb	r2, [r3, #0]
 80069ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	61fb      	str	r3, [r7, #28]
 80069f6:	2300      	movs	r3, #0
 80069f8:	61bb      	str	r3, [r7, #24]
 80069fa:	e00b      	b.n	8006a14 <SEGGER_SYSVIEW_Warn+0x84>
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	b2da      	uxtb	r2, r3
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	1c59      	adds	r1, r3, #1
 8006a04:	61f9      	str	r1, [r7, #28]
 8006a06:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a0a:	b2d2      	uxtb	r2, r2
 8006a0c:	701a      	strb	r2, [r3, #0]
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	09db      	lsrs	r3, r3, #7
 8006a12:	61bb      	str	r3, [r7, #24]
 8006a14:	69bb      	ldr	r3, [r7, #24]
 8006a16:	2b7f      	cmp	r3, #127	; 0x7f
 8006a18:	d8f0      	bhi.n	80069fc <SEGGER_SYSVIEW_Warn+0x6c>
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	1c5a      	adds	r2, r3, #1
 8006a1e:	61fa      	str	r2, [r7, #28]
 8006a20:	69ba      	ldr	r2, [r7, #24]
 8006a22:	b2d2      	uxtb	r2, r2
 8006a24:	701a      	strb	r2, [r3, #0]
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006a2a:	221a      	movs	r2, #26
 8006a2c:	68f9      	ldr	r1, [r7, #12]
 8006a2e:	6938      	ldr	r0, [r7, #16]
 8006a30:	f7fe fb9a 	bl	8005168 <_SendPacket>
  RECORD_END();
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	f383 8811 	msr	BASEPRI, r3
}
 8006a3a:	bf00      	nop
 8006a3c:	3728      	adds	r7, #40	; 0x28
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	20014420 	.word	0x20014420

08006a48 <__libc_init_array>:
 8006a48:	b570      	push	{r4, r5, r6, lr}
 8006a4a:	4d0d      	ldr	r5, [pc, #52]	; (8006a80 <__libc_init_array+0x38>)
 8006a4c:	4c0d      	ldr	r4, [pc, #52]	; (8006a84 <__libc_init_array+0x3c>)
 8006a4e:	1b64      	subs	r4, r4, r5
 8006a50:	10a4      	asrs	r4, r4, #2
 8006a52:	2600      	movs	r6, #0
 8006a54:	42a6      	cmp	r6, r4
 8006a56:	d109      	bne.n	8006a6c <__libc_init_array+0x24>
 8006a58:	4d0b      	ldr	r5, [pc, #44]	; (8006a88 <__libc_init_array+0x40>)
 8006a5a:	4c0c      	ldr	r4, [pc, #48]	; (8006a8c <__libc_init_array+0x44>)
 8006a5c:	f000 fcc0 	bl	80073e0 <_init>
 8006a60:	1b64      	subs	r4, r4, r5
 8006a62:	10a4      	asrs	r4, r4, #2
 8006a64:	2600      	movs	r6, #0
 8006a66:	42a6      	cmp	r6, r4
 8006a68:	d105      	bne.n	8006a76 <__libc_init_array+0x2e>
 8006a6a:	bd70      	pop	{r4, r5, r6, pc}
 8006a6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a70:	4798      	blx	r3
 8006a72:	3601      	adds	r6, #1
 8006a74:	e7ee      	b.n	8006a54 <__libc_init_array+0xc>
 8006a76:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a7a:	4798      	blx	r3
 8006a7c:	3601      	adds	r6, #1
 8006a7e:	e7f2      	b.n	8006a66 <__libc_init_array+0x1e>
 8006a80:	080075ac 	.word	0x080075ac
 8006a84:	080075ac 	.word	0x080075ac
 8006a88:	080075ac 	.word	0x080075ac
 8006a8c:	080075b0 	.word	0x080075b0

08006a90 <memcmp>:
 8006a90:	b510      	push	{r4, lr}
 8006a92:	3901      	subs	r1, #1
 8006a94:	4402      	add	r2, r0
 8006a96:	4290      	cmp	r0, r2
 8006a98:	d101      	bne.n	8006a9e <memcmp+0xe>
 8006a9a:	2000      	movs	r0, #0
 8006a9c:	e005      	b.n	8006aaa <memcmp+0x1a>
 8006a9e:	7803      	ldrb	r3, [r0, #0]
 8006aa0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006aa4:	42a3      	cmp	r3, r4
 8006aa6:	d001      	beq.n	8006aac <memcmp+0x1c>
 8006aa8:	1b18      	subs	r0, r3, r4
 8006aaa:	bd10      	pop	{r4, pc}
 8006aac:	3001      	adds	r0, #1
 8006aae:	e7f2      	b.n	8006a96 <memcmp+0x6>

08006ab0 <memcpy>:
 8006ab0:	440a      	add	r2, r1
 8006ab2:	4291      	cmp	r1, r2
 8006ab4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ab8:	d100      	bne.n	8006abc <memcpy+0xc>
 8006aba:	4770      	bx	lr
 8006abc:	b510      	push	{r4, lr}
 8006abe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ac2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ac6:	4291      	cmp	r1, r2
 8006ac8:	d1f9      	bne.n	8006abe <memcpy+0xe>
 8006aca:	bd10      	pop	{r4, pc}

08006acc <memset>:
 8006acc:	4402      	add	r2, r0
 8006ace:	4603      	mov	r3, r0
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d100      	bne.n	8006ad6 <memset+0xa>
 8006ad4:	4770      	bx	lr
 8006ad6:	f803 1b01 	strb.w	r1, [r3], #1
 8006ada:	e7f9      	b.n	8006ad0 <memset+0x4>

08006adc <sniprintf>:
 8006adc:	b40c      	push	{r2, r3}
 8006ade:	b530      	push	{r4, r5, lr}
 8006ae0:	4b17      	ldr	r3, [pc, #92]	; (8006b40 <sniprintf+0x64>)
 8006ae2:	1e0c      	subs	r4, r1, #0
 8006ae4:	681d      	ldr	r5, [r3, #0]
 8006ae6:	b09d      	sub	sp, #116	; 0x74
 8006ae8:	da08      	bge.n	8006afc <sniprintf+0x20>
 8006aea:	238b      	movs	r3, #139	; 0x8b
 8006aec:	602b      	str	r3, [r5, #0]
 8006aee:	f04f 30ff 	mov.w	r0, #4294967295
 8006af2:	b01d      	add	sp, #116	; 0x74
 8006af4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006af8:	b002      	add	sp, #8
 8006afa:	4770      	bx	lr
 8006afc:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006b00:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006b04:	bf14      	ite	ne
 8006b06:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006b0a:	4623      	moveq	r3, r4
 8006b0c:	9304      	str	r3, [sp, #16]
 8006b0e:	9307      	str	r3, [sp, #28]
 8006b10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006b14:	9002      	str	r0, [sp, #8]
 8006b16:	9006      	str	r0, [sp, #24]
 8006b18:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006b1c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006b1e:	ab21      	add	r3, sp, #132	; 0x84
 8006b20:	a902      	add	r1, sp, #8
 8006b22:	4628      	mov	r0, r5
 8006b24:	9301      	str	r3, [sp, #4]
 8006b26:	f000 f869 	bl	8006bfc <_svfiprintf_r>
 8006b2a:	1c43      	adds	r3, r0, #1
 8006b2c:	bfbc      	itt	lt
 8006b2e:	238b      	movlt	r3, #139	; 0x8b
 8006b30:	602b      	strlt	r3, [r5, #0]
 8006b32:	2c00      	cmp	r4, #0
 8006b34:	d0dd      	beq.n	8006af2 <sniprintf+0x16>
 8006b36:	9b02      	ldr	r3, [sp, #8]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	701a      	strb	r2, [r3, #0]
 8006b3c:	e7d9      	b.n	8006af2 <sniprintf+0x16>
 8006b3e:	bf00      	nop
 8006b40:	20000014 	.word	0x20000014

08006b44 <__ssputs_r>:
 8006b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b48:	688e      	ldr	r6, [r1, #8]
 8006b4a:	429e      	cmp	r6, r3
 8006b4c:	4682      	mov	sl, r0
 8006b4e:	460c      	mov	r4, r1
 8006b50:	4690      	mov	r8, r2
 8006b52:	461f      	mov	r7, r3
 8006b54:	d838      	bhi.n	8006bc8 <__ssputs_r+0x84>
 8006b56:	898a      	ldrh	r2, [r1, #12]
 8006b58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006b5c:	d032      	beq.n	8006bc4 <__ssputs_r+0x80>
 8006b5e:	6825      	ldr	r5, [r4, #0]
 8006b60:	6909      	ldr	r1, [r1, #16]
 8006b62:	eba5 0901 	sub.w	r9, r5, r1
 8006b66:	6965      	ldr	r5, [r4, #20]
 8006b68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b70:	3301      	adds	r3, #1
 8006b72:	444b      	add	r3, r9
 8006b74:	106d      	asrs	r5, r5, #1
 8006b76:	429d      	cmp	r5, r3
 8006b78:	bf38      	it	cc
 8006b7a:	461d      	movcc	r5, r3
 8006b7c:	0553      	lsls	r3, r2, #21
 8006b7e:	d531      	bpl.n	8006be4 <__ssputs_r+0xa0>
 8006b80:	4629      	mov	r1, r5
 8006b82:	f000 fb55 	bl	8007230 <_malloc_r>
 8006b86:	4606      	mov	r6, r0
 8006b88:	b950      	cbnz	r0, 8006ba0 <__ssputs_r+0x5c>
 8006b8a:	230c      	movs	r3, #12
 8006b8c:	f8ca 3000 	str.w	r3, [sl]
 8006b90:	89a3      	ldrh	r3, [r4, #12]
 8006b92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b96:	81a3      	strh	r3, [r4, #12]
 8006b98:	f04f 30ff 	mov.w	r0, #4294967295
 8006b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ba0:	6921      	ldr	r1, [r4, #16]
 8006ba2:	464a      	mov	r2, r9
 8006ba4:	f7ff ff84 	bl	8006ab0 <memcpy>
 8006ba8:	89a3      	ldrh	r3, [r4, #12]
 8006baa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006bae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bb2:	81a3      	strh	r3, [r4, #12]
 8006bb4:	6126      	str	r6, [r4, #16]
 8006bb6:	6165      	str	r5, [r4, #20]
 8006bb8:	444e      	add	r6, r9
 8006bba:	eba5 0509 	sub.w	r5, r5, r9
 8006bbe:	6026      	str	r6, [r4, #0]
 8006bc0:	60a5      	str	r5, [r4, #8]
 8006bc2:	463e      	mov	r6, r7
 8006bc4:	42be      	cmp	r6, r7
 8006bc6:	d900      	bls.n	8006bca <__ssputs_r+0x86>
 8006bc8:	463e      	mov	r6, r7
 8006bca:	6820      	ldr	r0, [r4, #0]
 8006bcc:	4632      	mov	r2, r6
 8006bce:	4641      	mov	r1, r8
 8006bd0:	f000 faa8 	bl	8007124 <memmove>
 8006bd4:	68a3      	ldr	r3, [r4, #8]
 8006bd6:	1b9b      	subs	r3, r3, r6
 8006bd8:	60a3      	str	r3, [r4, #8]
 8006bda:	6823      	ldr	r3, [r4, #0]
 8006bdc:	4433      	add	r3, r6
 8006bde:	6023      	str	r3, [r4, #0]
 8006be0:	2000      	movs	r0, #0
 8006be2:	e7db      	b.n	8006b9c <__ssputs_r+0x58>
 8006be4:	462a      	mov	r2, r5
 8006be6:	f000 fb97 	bl	8007318 <_realloc_r>
 8006bea:	4606      	mov	r6, r0
 8006bec:	2800      	cmp	r0, #0
 8006bee:	d1e1      	bne.n	8006bb4 <__ssputs_r+0x70>
 8006bf0:	6921      	ldr	r1, [r4, #16]
 8006bf2:	4650      	mov	r0, sl
 8006bf4:	f000 fab0 	bl	8007158 <_free_r>
 8006bf8:	e7c7      	b.n	8006b8a <__ssputs_r+0x46>
	...

08006bfc <_svfiprintf_r>:
 8006bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c00:	4698      	mov	r8, r3
 8006c02:	898b      	ldrh	r3, [r1, #12]
 8006c04:	061b      	lsls	r3, r3, #24
 8006c06:	b09d      	sub	sp, #116	; 0x74
 8006c08:	4607      	mov	r7, r0
 8006c0a:	460d      	mov	r5, r1
 8006c0c:	4614      	mov	r4, r2
 8006c0e:	d50e      	bpl.n	8006c2e <_svfiprintf_r+0x32>
 8006c10:	690b      	ldr	r3, [r1, #16]
 8006c12:	b963      	cbnz	r3, 8006c2e <_svfiprintf_r+0x32>
 8006c14:	2140      	movs	r1, #64	; 0x40
 8006c16:	f000 fb0b 	bl	8007230 <_malloc_r>
 8006c1a:	6028      	str	r0, [r5, #0]
 8006c1c:	6128      	str	r0, [r5, #16]
 8006c1e:	b920      	cbnz	r0, 8006c2a <_svfiprintf_r+0x2e>
 8006c20:	230c      	movs	r3, #12
 8006c22:	603b      	str	r3, [r7, #0]
 8006c24:	f04f 30ff 	mov.w	r0, #4294967295
 8006c28:	e0d1      	b.n	8006dce <_svfiprintf_r+0x1d2>
 8006c2a:	2340      	movs	r3, #64	; 0x40
 8006c2c:	616b      	str	r3, [r5, #20]
 8006c2e:	2300      	movs	r3, #0
 8006c30:	9309      	str	r3, [sp, #36]	; 0x24
 8006c32:	2320      	movs	r3, #32
 8006c34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c38:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c3c:	2330      	movs	r3, #48	; 0x30
 8006c3e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006de8 <_svfiprintf_r+0x1ec>
 8006c42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c46:	f04f 0901 	mov.w	r9, #1
 8006c4a:	4623      	mov	r3, r4
 8006c4c:	469a      	mov	sl, r3
 8006c4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c52:	b10a      	cbz	r2, 8006c58 <_svfiprintf_r+0x5c>
 8006c54:	2a25      	cmp	r2, #37	; 0x25
 8006c56:	d1f9      	bne.n	8006c4c <_svfiprintf_r+0x50>
 8006c58:	ebba 0b04 	subs.w	fp, sl, r4
 8006c5c:	d00b      	beq.n	8006c76 <_svfiprintf_r+0x7a>
 8006c5e:	465b      	mov	r3, fp
 8006c60:	4622      	mov	r2, r4
 8006c62:	4629      	mov	r1, r5
 8006c64:	4638      	mov	r0, r7
 8006c66:	f7ff ff6d 	bl	8006b44 <__ssputs_r>
 8006c6a:	3001      	adds	r0, #1
 8006c6c:	f000 80aa 	beq.w	8006dc4 <_svfiprintf_r+0x1c8>
 8006c70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c72:	445a      	add	r2, fp
 8006c74:	9209      	str	r2, [sp, #36]	; 0x24
 8006c76:	f89a 3000 	ldrb.w	r3, [sl]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	f000 80a2 	beq.w	8006dc4 <_svfiprintf_r+0x1c8>
 8006c80:	2300      	movs	r3, #0
 8006c82:	f04f 32ff 	mov.w	r2, #4294967295
 8006c86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c8a:	f10a 0a01 	add.w	sl, sl, #1
 8006c8e:	9304      	str	r3, [sp, #16]
 8006c90:	9307      	str	r3, [sp, #28]
 8006c92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c96:	931a      	str	r3, [sp, #104]	; 0x68
 8006c98:	4654      	mov	r4, sl
 8006c9a:	2205      	movs	r2, #5
 8006c9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ca0:	4851      	ldr	r0, [pc, #324]	; (8006de8 <_svfiprintf_r+0x1ec>)
 8006ca2:	f7f9 fae5 	bl	8000270 <memchr>
 8006ca6:	9a04      	ldr	r2, [sp, #16]
 8006ca8:	b9d8      	cbnz	r0, 8006ce2 <_svfiprintf_r+0xe6>
 8006caa:	06d0      	lsls	r0, r2, #27
 8006cac:	bf44      	itt	mi
 8006cae:	2320      	movmi	r3, #32
 8006cb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006cb4:	0711      	lsls	r1, r2, #28
 8006cb6:	bf44      	itt	mi
 8006cb8:	232b      	movmi	r3, #43	; 0x2b
 8006cba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006cbe:	f89a 3000 	ldrb.w	r3, [sl]
 8006cc2:	2b2a      	cmp	r3, #42	; 0x2a
 8006cc4:	d015      	beq.n	8006cf2 <_svfiprintf_r+0xf6>
 8006cc6:	9a07      	ldr	r2, [sp, #28]
 8006cc8:	4654      	mov	r4, sl
 8006cca:	2000      	movs	r0, #0
 8006ccc:	f04f 0c0a 	mov.w	ip, #10
 8006cd0:	4621      	mov	r1, r4
 8006cd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cd6:	3b30      	subs	r3, #48	; 0x30
 8006cd8:	2b09      	cmp	r3, #9
 8006cda:	d94e      	bls.n	8006d7a <_svfiprintf_r+0x17e>
 8006cdc:	b1b0      	cbz	r0, 8006d0c <_svfiprintf_r+0x110>
 8006cde:	9207      	str	r2, [sp, #28]
 8006ce0:	e014      	b.n	8006d0c <_svfiprintf_r+0x110>
 8006ce2:	eba0 0308 	sub.w	r3, r0, r8
 8006ce6:	fa09 f303 	lsl.w	r3, r9, r3
 8006cea:	4313      	orrs	r3, r2
 8006cec:	9304      	str	r3, [sp, #16]
 8006cee:	46a2      	mov	sl, r4
 8006cf0:	e7d2      	b.n	8006c98 <_svfiprintf_r+0x9c>
 8006cf2:	9b03      	ldr	r3, [sp, #12]
 8006cf4:	1d19      	adds	r1, r3, #4
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	9103      	str	r1, [sp, #12]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	bfbb      	ittet	lt
 8006cfe:	425b      	neglt	r3, r3
 8006d00:	f042 0202 	orrlt.w	r2, r2, #2
 8006d04:	9307      	strge	r3, [sp, #28]
 8006d06:	9307      	strlt	r3, [sp, #28]
 8006d08:	bfb8      	it	lt
 8006d0a:	9204      	strlt	r2, [sp, #16]
 8006d0c:	7823      	ldrb	r3, [r4, #0]
 8006d0e:	2b2e      	cmp	r3, #46	; 0x2e
 8006d10:	d10c      	bne.n	8006d2c <_svfiprintf_r+0x130>
 8006d12:	7863      	ldrb	r3, [r4, #1]
 8006d14:	2b2a      	cmp	r3, #42	; 0x2a
 8006d16:	d135      	bne.n	8006d84 <_svfiprintf_r+0x188>
 8006d18:	9b03      	ldr	r3, [sp, #12]
 8006d1a:	1d1a      	adds	r2, r3, #4
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	9203      	str	r2, [sp, #12]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	bfb8      	it	lt
 8006d24:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d28:	3402      	adds	r4, #2
 8006d2a:	9305      	str	r3, [sp, #20]
 8006d2c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006df8 <_svfiprintf_r+0x1fc>
 8006d30:	7821      	ldrb	r1, [r4, #0]
 8006d32:	2203      	movs	r2, #3
 8006d34:	4650      	mov	r0, sl
 8006d36:	f7f9 fa9b 	bl	8000270 <memchr>
 8006d3a:	b140      	cbz	r0, 8006d4e <_svfiprintf_r+0x152>
 8006d3c:	2340      	movs	r3, #64	; 0x40
 8006d3e:	eba0 000a 	sub.w	r0, r0, sl
 8006d42:	fa03 f000 	lsl.w	r0, r3, r0
 8006d46:	9b04      	ldr	r3, [sp, #16]
 8006d48:	4303      	orrs	r3, r0
 8006d4a:	3401      	adds	r4, #1
 8006d4c:	9304      	str	r3, [sp, #16]
 8006d4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d52:	4826      	ldr	r0, [pc, #152]	; (8006dec <_svfiprintf_r+0x1f0>)
 8006d54:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d58:	2206      	movs	r2, #6
 8006d5a:	f7f9 fa89 	bl	8000270 <memchr>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	d038      	beq.n	8006dd4 <_svfiprintf_r+0x1d8>
 8006d62:	4b23      	ldr	r3, [pc, #140]	; (8006df0 <_svfiprintf_r+0x1f4>)
 8006d64:	bb1b      	cbnz	r3, 8006dae <_svfiprintf_r+0x1b2>
 8006d66:	9b03      	ldr	r3, [sp, #12]
 8006d68:	3307      	adds	r3, #7
 8006d6a:	f023 0307 	bic.w	r3, r3, #7
 8006d6e:	3308      	adds	r3, #8
 8006d70:	9303      	str	r3, [sp, #12]
 8006d72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d74:	4433      	add	r3, r6
 8006d76:	9309      	str	r3, [sp, #36]	; 0x24
 8006d78:	e767      	b.n	8006c4a <_svfiprintf_r+0x4e>
 8006d7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d7e:	460c      	mov	r4, r1
 8006d80:	2001      	movs	r0, #1
 8006d82:	e7a5      	b.n	8006cd0 <_svfiprintf_r+0xd4>
 8006d84:	2300      	movs	r3, #0
 8006d86:	3401      	adds	r4, #1
 8006d88:	9305      	str	r3, [sp, #20]
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	f04f 0c0a 	mov.w	ip, #10
 8006d90:	4620      	mov	r0, r4
 8006d92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d96:	3a30      	subs	r2, #48	; 0x30
 8006d98:	2a09      	cmp	r2, #9
 8006d9a:	d903      	bls.n	8006da4 <_svfiprintf_r+0x1a8>
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d0c5      	beq.n	8006d2c <_svfiprintf_r+0x130>
 8006da0:	9105      	str	r1, [sp, #20]
 8006da2:	e7c3      	b.n	8006d2c <_svfiprintf_r+0x130>
 8006da4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006da8:	4604      	mov	r4, r0
 8006daa:	2301      	movs	r3, #1
 8006dac:	e7f0      	b.n	8006d90 <_svfiprintf_r+0x194>
 8006dae:	ab03      	add	r3, sp, #12
 8006db0:	9300      	str	r3, [sp, #0]
 8006db2:	462a      	mov	r2, r5
 8006db4:	4b0f      	ldr	r3, [pc, #60]	; (8006df4 <_svfiprintf_r+0x1f8>)
 8006db6:	a904      	add	r1, sp, #16
 8006db8:	4638      	mov	r0, r7
 8006dba:	f3af 8000 	nop.w
 8006dbe:	1c42      	adds	r2, r0, #1
 8006dc0:	4606      	mov	r6, r0
 8006dc2:	d1d6      	bne.n	8006d72 <_svfiprintf_r+0x176>
 8006dc4:	89ab      	ldrh	r3, [r5, #12]
 8006dc6:	065b      	lsls	r3, r3, #25
 8006dc8:	f53f af2c 	bmi.w	8006c24 <_svfiprintf_r+0x28>
 8006dcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dce:	b01d      	add	sp, #116	; 0x74
 8006dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dd4:	ab03      	add	r3, sp, #12
 8006dd6:	9300      	str	r3, [sp, #0]
 8006dd8:	462a      	mov	r2, r5
 8006dda:	4b06      	ldr	r3, [pc, #24]	; (8006df4 <_svfiprintf_r+0x1f8>)
 8006ddc:	a904      	add	r1, sp, #16
 8006dde:	4638      	mov	r0, r7
 8006de0:	f000 f87a 	bl	8006ed8 <_printf_i>
 8006de4:	e7eb      	b.n	8006dbe <_svfiprintf_r+0x1c2>
 8006de6:	bf00      	nop
 8006de8:	08007578 	.word	0x08007578
 8006dec:	08007582 	.word	0x08007582
 8006df0:	00000000 	.word	0x00000000
 8006df4:	08006b45 	.word	0x08006b45
 8006df8:	0800757e 	.word	0x0800757e

08006dfc <_printf_common>:
 8006dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e00:	4616      	mov	r6, r2
 8006e02:	4699      	mov	r9, r3
 8006e04:	688a      	ldr	r2, [r1, #8]
 8006e06:	690b      	ldr	r3, [r1, #16]
 8006e08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	bfb8      	it	lt
 8006e10:	4613      	movlt	r3, r2
 8006e12:	6033      	str	r3, [r6, #0]
 8006e14:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e18:	4607      	mov	r7, r0
 8006e1a:	460c      	mov	r4, r1
 8006e1c:	b10a      	cbz	r2, 8006e22 <_printf_common+0x26>
 8006e1e:	3301      	adds	r3, #1
 8006e20:	6033      	str	r3, [r6, #0]
 8006e22:	6823      	ldr	r3, [r4, #0]
 8006e24:	0699      	lsls	r1, r3, #26
 8006e26:	bf42      	ittt	mi
 8006e28:	6833      	ldrmi	r3, [r6, #0]
 8006e2a:	3302      	addmi	r3, #2
 8006e2c:	6033      	strmi	r3, [r6, #0]
 8006e2e:	6825      	ldr	r5, [r4, #0]
 8006e30:	f015 0506 	ands.w	r5, r5, #6
 8006e34:	d106      	bne.n	8006e44 <_printf_common+0x48>
 8006e36:	f104 0a19 	add.w	sl, r4, #25
 8006e3a:	68e3      	ldr	r3, [r4, #12]
 8006e3c:	6832      	ldr	r2, [r6, #0]
 8006e3e:	1a9b      	subs	r3, r3, r2
 8006e40:	42ab      	cmp	r3, r5
 8006e42:	dc26      	bgt.n	8006e92 <_printf_common+0x96>
 8006e44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e48:	1e13      	subs	r3, r2, #0
 8006e4a:	6822      	ldr	r2, [r4, #0]
 8006e4c:	bf18      	it	ne
 8006e4e:	2301      	movne	r3, #1
 8006e50:	0692      	lsls	r2, r2, #26
 8006e52:	d42b      	bmi.n	8006eac <_printf_common+0xb0>
 8006e54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e58:	4649      	mov	r1, r9
 8006e5a:	4638      	mov	r0, r7
 8006e5c:	47c0      	blx	r8
 8006e5e:	3001      	adds	r0, #1
 8006e60:	d01e      	beq.n	8006ea0 <_printf_common+0xa4>
 8006e62:	6823      	ldr	r3, [r4, #0]
 8006e64:	68e5      	ldr	r5, [r4, #12]
 8006e66:	6832      	ldr	r2, [r6, #0]
 8006e68:	f003 0306 	and.w	r3, r3, #6
 8006e6c:	2b04      	cmp	r3, #4
 8006e6e:	bf08      	it	eq
 8006e70:	1aad      	subeq	r5, r5, r2
 8006e72:	68a3      	ldr	r3, [r4, #8]
 8006e74:	6922      	ldr	r2, [r4, #16]
 8006e76:	bf0c      	ite	eq
 8006e78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e7c:	2500      	movne	r5, #0
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	bfc4      	itt	gt
 8006e82:	1a9b      	subgt	r3, r3, r2
 8006e84:	18ed      	addgt	r5, r5, r3
 8006e86:	2600      	movs	r6, #0
 8006e88:	341a      	adds	r4, #26
 8006e8a:	42b5      	cmp	r5, r6
 8006e8c:	d11a      	bne.n	8006ec4 <_printf_common+0xc8>
 8006e8e:	2000      	movs	r0, #0
 8006e90:	e008      	b.n	8006ea4 <_printf_common+0xa8>
 8006e92:	2301      	movs	r3, #1
 8006e94:	4652      	mov	r2, sl
 8006e96:	4649      	mov	r1, r9
 8006e98:	4638      	mov	r0, r7
 8006e9a:	47c0      	blx	r8
 8006e9c:	3001      	adds	r0, #1
 8006e9e:	d103      	bne.n	8006ea8 <_printf_common+0xac>
 8006ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ea8:	3501      	adds	r5, #1
 8006eaa:	e7c6      	b.n	8006e3a <_printf_common+0x3e>
 8006eac:	18e1      	adds	r1, r4, r3
 8006eae:	1c5a      	adds	r2, r3, #1
 8006eb0:	2030      	movs	r0, #48	; 0x30
 8006eb2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006eb6:	4422      	add	r2, r4
 8006eb8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ebc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ec0:	3302      	adds	r3, #2
 8006ec2:	e7c7      	b.n	8006e54 <_printf_common+0x58>
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	4622      	mov	r2, r4
 8006ec8:	4649      	mov	r1, r9
 8006eca:	4638      	mov	r0, r7
 8006ecc:	47c0      	blx	r8
 8006ece:	3001      	adds	r0, #1
 8006ed0:	d0e6      	beq.n	8006ea0 <_printf_common+0xa4>
 8006ed2:	3601      	adds	r6, #1
 8006ed4:	e7d9      	b.n	8006e8a <_printf_common+0x8e>
	...

08006ed8 <_printf_i>:
 8006ed8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006edc:	7e0f      	ldrb	r7, [r1, #24]
 8006ede:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006ee0:	2f78      	cmp	r7, #120	; 0x78
 8006ee2:	4691      	mov	r9, r2
 8006ee4:	4680      	mov	r8, r0
 8006ee6:	460c      	mov	r4, r1
 8006ee8:	469a      	mov	sl, r3
 8006eea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006eee:	d807      	bhi.n	8006f00 <_printf_i+0x28>
 8006ef0:	2f62      	cmp	r7, #98	; 0x62
 8006ef2:	d80a      	bhi.n	8006f0a <_printf_i+0x32>
 8006ef4:	2f00      	cmp	r7, #0
 8006ef6:	f000 80d8 	beq.w	80070aa <_printf_i+0x1d2>
 8006efa:	2f58      	cmp	r7, #88	; 0x58
 8006efc:	f000 80a3 	beq.w	8007046 <_printf_i+0x16e>
 8006f00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f08:	e03a      	b.n	8006f80 <_printf_i+0xa8>
 8006f0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f0e:	2b15      	cmp	r3, #21
 8006f10:	d8f6      	bhi.n	8006f00 <_printf_i+0x28>
 8006f12:	a101      	add	r1, pc, #4	; (adr r1, 8006f18 <_printf_i+0x40>)
 8006f14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f18:	08006f71 	.word	0x08006f71
 8006f1c:	08006f85 	.word	0x08006f85
 8006f20:	08006f01 	.word	0x08006f01
 8006f24:	08006f01 	.word	0x08006f01
 8006f28:	08006f01 	.word	0x08006f01
 8006f2c:	08006f01 	.word	0x08006f01
 8006f30:	08006f85 	.word	0x08006f85
 8006f34:	08006f01 	.word	0x08006f01
 8006f38:	08006f01 	.word	0x08006f01
 8006f3c:	08006f01 	.word	0x08006f01
 8006f40:	08006f01 	.word	0x08006f01
 8006f44:	08007091 	.word	0x08007091
 8006f48:	08006fb5 	.word	0x08006fb5
 8006f4c:	08007073 	.word	0x08007073
 8006f50:	08006f01 	.word	0x08006f01
 8006f54:	08006f01 	.word	0x08006f01
 8006f58:	080070b3 	.word	0x080070b3
 8006f5c:	08006f01 	.word	0x08006f01
 8006f60:	08006fb5 	.word	0x08006fb5
 8006f64:	08006f01 	.word	0x08006f01
 8006f68:	08006f01 	.word	0x08006f01
 8006f6c:	0800707b 	.word	0x0800707b
 8006f70:	682b      	ldr	r3, [r5, #0]
 8006f72:	1d1a      	adds	r2, r3, #4
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	602a      	str	r2, [r5, #0]
 8006f78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f80:	2301      	movs	r3, #1
 8006f82:	e0a3      	b.n	80070cc <_printf_i+0x1f4>
 8006f84:	6820      	ldr	r0, [r4, #0]
 8006f86:	6829      	ldr	r1, [r5, #0]
 8006f88:	0606      	lsls	r6, r0, #24
 8006f8a:	f101 0304 	add.w	r3, r1, #4
 8006f8e:	d50a      	bpl.n	8006fa6 <_printf_i+0xce>
 8006f90:	680e      	ldr	r6, [r1, #0]
 8006f92:	602b      	str	r3, [r5, #0]
 8006f94:	2e00      	cmp	r6, #0
 8006f96:	da03      	bge.n	8006fa0 <_printf_i+0xc8>
 8006f98:	232d      	movs	r3, #45	; 0x2d
 8006f9a:	4276      	negs	r6, r6
 8006f9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fa0:	485e      	ldr	r0, [pc, #376]	; (800711c <_printf_i+0x244>)
 8006fa2:	230a      	movs	r3, #10
 8006fa4:	e019      	b.n	8006fda <_printf_i+0x102>
 8006fa6:	680e      	ldr	r6, [r1, #0]
 8006fa8:	602b      	str	r3, [r5, #0]
 8006faa:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006fae:	bf18      	it	ne
 8006fb0:	b236      	sxthne	r6, r6
 8006fb2:	e7ef      	b.n	8006f94 <_printf_i+0xbc>
 8006fb4:	682b      	ldr	r3, [r5, #0]
 8006fb6:	6820      	ldr	r0, [r4, #0]
 8006fb8:	1d19      	adds	r1, r3, #4
 8006fba:	6029      	str	r1, [r5, #0]
 8006fbc:	0601      	lsls	r1, r0, #24
 8006fbe:	d501      	bpl.n	8006fc4 <_printf_i+0xec>
 8006fc0:	681e      	ldr	r6, [r3, #0]
 8006fc2:	e002      	b.n	8006fca <_printf_i+0xf2>
 8006fc4:	0646      	lsls	r6, r0, #25
 8006fc6:	d5fb      	bpl.n	8006fc0 <_printf_i+0xe8>
 8006fc8:	881e      	ldrh	r6, [r3, #0]
 8006fca:	4854      	ldr	r0, [pc, #336]	; (800711c <_printf_i+0x244>)
 8006fcc:	2f6f      	cmp	r7, #111	; 0x6f
 8006fce:	bf0c      	ite	eq
 8006fd0:	2308      	moveq	r3, #8
 8006fd2:	230a      	movne	r3, #10
 8006fd4:	2100      	movs	r1, #0
 8006fd6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006fda:	6865      	ldr	r5, [r4, #4]
 8006fdc:	60a5      	str	r5, [r4, #8]
 8006fde:	2d00      	cmp	r5, #0
 8006fe0:	bfa2      	ittt	ge
 8006fe2:	6821      	ldrge	r1, [r4, #0]
 8006fe4:	f021 0104 	bicge.w	r1, r1, #4
 8006fe8:	6021      	strge	r1, [r4, #0]
 8006fea:	b90e      	cbnz	r6, 8006ff0 <_printf_i+0x118>
 8006fec:	2d00      	cmp	r5, #0
 8006fee:	d04d      	beq.n	800708c <_printf_i+0x1b4>
 8006ff0:	4615      	mov	r5, r2
 8006ff2:	fbb6 f1f3 	udiv	r1, r6, r3
 8006ff6:	fb03 6711 	mls	r7, r3, r1, r6
 8006ffa:	5dc7      	ldrb	r7, [r0, r7]
 8006ffc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007000:	4637      	mov	r7, r6
 8007002:	42bb      	cmp	r3, r7
 8007004:	460e      	mov	r6, r1
 8007006:	d9f4      	bls.n	8006ff2 <_printf_i+0x11a>
 8007008:	2b08      	cmp	r3, #8
 800700a:	d10b      	bne.n	8007024 <_printf_i+0x14c>
 800700c:	6823      	ldr	r3, [r4, #0]
 800700e:	07de      	lsls	r6, r3, #31
 8007010:	d508      	bpl.n	8007024 <_printf_i+0x14c>
 8007012:	6923      	ldr	r3, [r4, #16]
 8007014:	6861      	ldr	r1, [r4, #4]
 8007016:	4299      	cmp	r1, r3
 8007018:	bfde      	ittt	le
 800701a:	2330      	movle	r3, #48	; 0x30
 800701c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007020:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007024:	1b52      	subs	r2, r2, r5
 8007026:	6122      	str	r2, [r4, #16]
 8007028:	f8cd a000 	str.w	sl, [sp]
 800702c:	464b      	mov	r3, r9
 800702e:	aa03      	add	r2, sp, #12
 8007030:	4621      	mov	r1, r4
 8007032:	4640      	mov	r0, r8
 8007034:	f7ff fee2 	bl	8006dfc <_printf_common>
 8007038:	3001      	adds	r0, #1
 800703a:	d14c      	bne.n	80070d6 <_printf_i+0x1fe>
 800703c:	f04f 30ff 	mov.w	r0, #4294967295
 8007040:	b004      	add	sp, #16
 8007042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007046:	4835      	ldr	r0, [pc, #212]	; (800711c <_printf_i+0x244>)
 8007048:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800704c:	6829      	ldr	r1, [r5, #0]
 800704e:	6823      	ldr	r3, [r4, #0]
 8007050:	f851 6b04 	ldr.w	r6, [r1], #4
 8007054:	6029      	str	r1, [r5, #0]
 8007056:	061d      	lsls	r5, r3, #24
 8007058:	d514      	bpl.n	8007084 <_printf_i+0x1ac>
 800705a:	07df      	lsls	r7, r3, #31
 800705c:	bf44      	itt	mi
 800705e:	f043 0320 	orrmi.w	r3, r3, #32
 8007062:	6023      	strmi	r3, [r4, #0]
 8007064:	b91e      	cbnz	r6, 800706e <_printf_i+0x196>
 8007066:	6823      	ldr	r3, [r4, #0]
 8007068:	f023 0320 	bic.w	r3, r3, #32
 800706c:	6023      	str	r3, [r4, #0]
 800706e:	2310      	movs	r3, #16
 8007070:	e7b0      	b.n	8006fd4 <_printf_i+0xfc>
 8007072:	6823      	ldr	r3, [r4, #0]
 8007074:	f043 0320 	orr.w	r3, r3, #32
 8007078:	6023      	str	r3, [r4, #0]
 800707a:	2378      	movs	r3, #120	; 0x78
 800707c:	4828      	ldr	r0, [pc, #160]	; (8007120 <_printf_i+0x248>)
 800707e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007082:	e7e3      	b.n	800704c <_printf_i+0x174>
 8007084:	0659      	lsls	r1, r3, #25
 8007086:	bf48      	it	mi
 8007088:	b2b6      	uxthmi	r6, r6
 800708a:	e7e6      	b.n	800705a <_printf_i+0x182>
 800708c:	4615      	mov	r5, r2
 800708e:	e7bb      	b.n	8007008 <_printf_i+0x130>
 8007090:	682b      	ldr	r3, [r5, #0]
 8007092:	6826      	ldr	r6, [r4, #0]
 8007094:	6961      	ldr	r1, [r4, #20]
 8007096:	1d18      	adds	r0, r3, #4
 8007098:	6028      	str	r0, [r5, #0]
 800709a:	0635      	lsls	r5, r6, #24
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	d501      	bpl.n	80070a4 <_printf_i+0x1cc>
 80070a0:	6019      	str	r1, [r3, #0]
 80070a2:	e002      	b.n	80070aa <_printf_i+0x1d2>
 80070a4:	0670      	lsls	r0, r6, #25
 80070a6:	d5fb      	bpl.n	80070a0 <_printf_i+0x1c8>
 80070a8:	8019      	strh	r1, [r3, #0]
 80070aa:	2300      	movs	r3, #0
 80070ac:	6123      	str	r3, [r4, #16]
 80070ae:	4615      	mov	r5, r2
 80070b0:	e7ba      	b.n	8007028 <_printf_i+0x150>
 80070b2:	682b      	ldr	r3, [r5, #0]
 80070b4:	1d1a      	adds	r2, r3, #4
 80070b6:	602a      	str	r2, [r5, #0]
 80070b8:	681d      	ldr	r5, [r3, #0]
 80070ba:	6862      	ldr	r2, [r4, #4]
 80070bc:	2100      	movs	r1, #0
 80070be:	4628      	mov	r0, r5
 80070c0:	f7f9 f8d6 	bl	8000270 <memchr>
 80070c4:	b108      	cbz	r0, 80070ca <_printf_i+0x1f2>
 80070c6:	1b40      	subs	r0, r0, r5
 80070c8:	6060      	str	r0, [r4, #4]
 80070ca:	6863      	ldr	r3, [r4, #4]
 80070cc:	6123      	str	r3, [r4, #16]
 80070ce:	2300      	movs	r3, #0
 80070d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070d4:	e7a8      	b.n	8007028 <_printf_i+0x150>
 80070d6:	6923      	ldr	r3, [r4, #16]
 80070d8:	462a      	mov	r2, r5
 80070da:	4649      	mov	r1, r9
 80070dc:	4640      	mov	r0, r8
 80070de:	47d0      	blx	sl
 80070e0:	3001      	adds	r0, #1
 80070e2:	d0ab      	beq.n	800703c <_printf_i+0x164>
 80070e4:	6823      	ldr	r3, [r4, #0]
 80070e6:	079b      	lsls	r3, r3, #30
 80070e8:	d413      	bmi.n	8007112 <_printf_i+0x23a>
 80070ea:	68e0      	ldr	r0, [r4, #12]
 80070ec:	9b03      	ldr	r3, [sp, #12]
 80070ee:	4298      	cmp	r0, r3
 80070f0:	bfb8      	it	lt
 80070f2:	4618      	movlt	r0, r3
 80070f4:	e7a4      	b.n	8007040 <_printf_i+0x168>
 80070f6:	2301      	movs	r3, #1
 80070f8:	4632      	mov	r2, r6
 80070fa:	4649      	mov	r1, r9
 80070fc:	4640      	mov	r0, r8
 80070fe:	47d0      	blx	sl
 8007100:	3001      	adds	r0, #1
 8007102:	d09b      	beq.n	800703c <_printf_i+0x164>
 8007104:	3501      	adds	r5, #1
 8007106:	68e3      	ldr	r3, [r4, #12]
 8007108:	9903      	ldr	r1, [sp, #12]
 800710a:	1a5b      	subs	r3, r3, r1
 800710c:	42ab      	cmp	r3, r5
 800710e:	dcf2      	bgt.n	80070f6 <_printf_i+0x21e>
 8007110:	e7eb      	b.n	80070ea <_printf_i+0x212>
 8007112:	2500      	movs	r5, #0
 8007114:	f104 0619 	add.w	r6, r4, #25
 8007118:	e7f5      	b.n	8007106 <_printf_i+0x22e>
 800711a:	bf00      	nop
 800711c:	08007589 	.word	0x08007589
 8007120:	0800759a 	.word	0x0800759a

08007124 <memmove>:
 8007124:	4288      	cmp	r0, r1
 8007126:	b510      	push	{r4, lr}
 8007128:	eb01 0402 	add.w	r4, r1, r2
 800712c:	d902      	bls.n	8007134 <memmove+0x10>
 800712e:	4284      	cmp	r4, r0
 8007130:	4623      	mov	r3, r4
 8007132:	d807      	bhi.n	8007144 <memmove+0x20>
 8007134:	1e43      	subs	r3, r0, #1
 8007136:	42a1      	cmp	r1, r4
 8007138:	d008      	beq.n	800714c <memmove+0x28>
 800713a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800713e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007142:	e7f8      	b.n	8007136 <memmove+0x12>
 8007144:	4402      	add	r2, r0
 8007146:	4601      	mov	r1, r0
 8007148:	428a      	cmp	r2, r1
 800714a:	d100      	bne.n	800714e <memmove+0x2a>
 800714c:	bd10      	pop	{r4, pc}
 800714e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007152:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007156:	e7f7      	b.n	8007148 <memmove+0x24>

08007158 <_free_r>:
 8007158:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800715a:	2900      	cmp	r1, #0
 800715c:	d044      	beq.n	80071e8 <_free_r+0x90>
 800715e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007162:	9001      	str	r0, [sp, #4]
 8007164:	2b00      	cmp	r3, #0
 8007166:	f1a1 0404 	sub.w	r4, r1, #4
 800716a:	bfb8      	it	lt
 800716c:	18e4      	addlt	r4, r4, r3
 800716e:	f000 f913 	bl	8007398 <__malloc_lock>
 8007172:	4a1e      	ldr	r2, [pc, #120]	; (80071ec <_free_r+0x94>)
 8007174:	9801      	ldr	r0, [sp, #4]
 8007176:	6813      	ldr	r3, [r2, #0]
 8007178:	b933      	cbnz	r3, 8007188 <_free_r+0x30>
 800717a:	6063      	str	r3, [r4, #4]
 800717c:	6014      	str	r4, [r2, #0]
 800717e:	b003      	add	sp, #12
 8007180:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007184:	f000 b90e 	b.w	80073a4 <__malloc_unlock>
 8007188:	42a3      	cmp	r3, r4
 800718a:	d908      	bls.n	800719e <_free_r+0x46>
 800718c:	6825      	ldr	r5, [r4, #0]
 800718e:	1961      	adds	r1, r4, r5
 8007190:	428b      	cmp	r3, r1
 8007192:	bf01      	itttt	eq
 8007194:	6819      	ldreq	r1, [r3, #0]
 8007196:	685b      	ldreq	r3, [r3, #4]
 8007198:	1949      	addeq	r1, r1, r5
 800719a:	6021      	streq	r1, [r4, #0]
 800719c:	e7ed      	b.n	800717a <_free_r+0x22>
 800719e:	461a      	mov	r2, r3
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	b10b      	cbz	r3, 80071a8 <_free_r+0x50>
 80071a4:	42a3      	cmp	r3, r4
 80071a6:	d9fa      	bls.n	800719e <_free_r+0x46>
 80071a8:	6811      	ldr	r1, [r2, #0]
 80071aa:	1855      	adds	r5, r2, r1
 80071ac:	42a5      	cmp	r5, r4
 80071ae:	d10b      	bne.n	80071c8 <_free_r+0x70>
 80071b0:	6824      	ldr	r4, [r4, #0]
 80071b2:	4421      	add	r1, r4
 80071b4:	1854      	adds	r4, r2, r1
 80071b6:	42a3      	cmp	r3, r4
 80071b8:	6011      	str	r1, [r2, #0]
 80071ba:	d1e0      	bne.n	800717e <_free_r+0x26>
 80071bc:	681c      	ldr	r4, [r3, #0]
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	6053      	str	r3, [r2, #4]
 80071c2:	4421      	add	r1, r4
 80071c4:	6011      	str	r1, [r2, #0]
 80071c6:	e7da      	b.n	800717e <_free_r+0x26>
 80071c8:	d902      	bls.n	80071d0 <_free_r+0x78>
 80071ca:	230c      	movs	r3, #12
 80071cc:	6003      	str	r3, [r0, #0]
 80071ce:	e7d6      	b.n	800717e <_free_r+0x26>
 80071d0:	6825      	ldr	r5, [r4, #0]
 80071d2:	1961      	adds	r1, r4, r5
 80071d4:	428b      	cmp	r3, r1
 80071d6:	bf04      	itt	eq
 80071d8:	6819      	ldreq	r1, [r3, #0]
 80071da:	685b      	ldreq	r3, [r3, #4]
 80071dc:	6063      	str	r3, [r4, #4]
 80071de:	bf04      	itt	eq
 80071e0:	1949      	addeq	r1, r1, r5
 80071e2:	6021      	streq	r1, [r4, #0]
 80071e4:	6054      	str	r4, [r2, #4]
 80071e6:	e7ca      	b.n	800717e <_free_r+0x26>
 80071e8:	b003      	add	sp, #12
 80071ea:	bd30      	pop	{r4, r5, pc}
 80071ec:	20014504 	.word	0x20014504

080071f0 <sbrk_aligned>:
 80071f0:	b570      	push	{r4, r5, r6, lr}
 80071f2:	4e0e      	ldr	r6, [pc, #56]	; (800722c <sbrk_aligned+0x3c>)
 80071f4:	460c      	mov	r4, r1
 80071f6:	6831      	ldr	r1, [r6, #0]
 80071f8:	4605      	mov	r5, r0
 80071fa:	b911      	cbnz	r1, 8007202 <sbrk_aligned+0x12>
 80071fc:	f000 f8bc 	bl	8007378 <_sbrk_r>
 8007200:	6030      	str	r0, [r6, #0]
 8007202:	4621      	mov	r1, r4
 8007204:	4628      	mov	r0, r5
 8007206:	f000 f8b7 	bl	8007378 <_sbrk_r>
 800720a:	1c43      	adds	r3, r0, #1
 800720c:	d00a      	beq.n	8007224 <sbrk_aligned+0x34>
 800720e:	1cc4      	adds	r4, r0, #3
 8007210:	f024 0403 	bic.w	r4, r4, #3
 8007214:	42a0      	cmp	r0, r4
 8007216:	d007      	beq.n	8007228 <sbrk_aligned+0x38>
 8007218:	1a21      	subs	r1, r4, r0
 800721a:	4628      	mov	r0, r5
 800721c:	f000 f8ac 	bl	8007378 <_sbrk_r>
 8007220:	3001      	adds	r0, #1
 8007222:	d101      	bne.n	8007228 <sbrk_aligned+0x38>
 8007224:	f04f 34ff 	mov.w	r4, #4294967295
 8007228:	4620      	mov	r0, r4
 800722a:	bd70      	pop	{r4, r5, r6, pc}
 800722c:	20014508 	.word	0x20014508

08007230 <_malloc_r>:
 8007230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007234:	1ccd      	adds	r5, r1, #3
 8007236:	f025 0503 	bic.w	r5, r5, #3
 800723a:	3508      	adds	r5, #8
 800723c:	2d0c      	cmp	r5, #12
 800723e:	bf38      	it	cc
 8007240:	250c      	movcc	r5, #12
 8007242:	2d00      	cmp	r5, #0
 8007244:	4607      	mov	r7, r0
 8007246:	db01      	blt.n	800724c <_malloc_r+0x1c>
 8007248:	42a9      	cmp	r1, r5
 800724a:	d905      	bls.n	8007258 <_malloc_r+0x28>
 800724c:	230c      	movs	r3, #12
 800724e:	603b      	str	r3, [r7, #0]
 8007250:	2600      	movs	r6, #0
 8007252:	4630      	mov	r0, r6
 8007254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007258:	4e2e      	ldr	r6, [pc, #184]	; (8007314 <_malloc_r+0xe4>)
 800725a:	f000 f89d 	bl	8007398 <__malloc_lock>
 800725e:	6833      	ldr	r3, [r6, #0]
 8007260:	461c      	mov	r4, r3
 8007262:	bb34      	cbnz	r4, 80072b2 <_malloc_r+0x82>
 8007264:	4629      	mov	r1, r5
 8007266:	4638      	mov	r0, r7
 8007268:	f7ff ffc2 	bl	80071f0 <sbrk_aligned>
 800726c:	1c43      	adds	r3, r0, #1
 800726e:	4604      	mov	r4, r0
 8007270:	d14d      	bne.n	800730e <_malloc_r+0xde>
 8007272:	6834      	ldr	r4, [r6, #0]
 8007274:	4626      	mov	r6, r4
 8007276:	2e00      	cmp	r6, #0
 8007278:	d140      	bne.n	80072fc <_malloc_r+0xcc>
 800727a:	6823      	ldr	r3, [r4, #0]
 800727c:	4631      	mov	r1, r6
 800727e:	4638      	mov	r0, r7
 8007280:	eb04 0803 	add.w	r8, r4, r3
 8007284:	f000 f878 	bl	8007378 <_sbrk_r>
 8007288:	4580      	cmp	r8, r0
 800728a:	d13a      	bne.n	8007302 <_malloc_r+0xd2>
 800728c:	6821      	ldr	r1, [r4, #0]
 800728e:	3503      	adds	r5, #3
 8007290:	1a6d      	subs	r5, r5, r1
 8007292:	f025 0503 	bic.w	r5, r5, #3
 8007296:	3508      	adds	r5, #8
 8007298:	2d0c      	cmp	r5, #12
 800729a:	bf38      	it	cc
 800729c:	250c      	movcc	r5, #12
 800729e:	4629      	mov	r1, r5
 80072a0:	4638      	mov	r0, r7
 80072a2:	f7ff ffa5 	bl	80071f0 <sbrk_aligned>
 80072a6:	3001      	adds	r0, #1
 80072a8:	d02b      	beq.n	8007302 <_malloc_r+0xd2>
 80072aa:	6823      	ldr	r3, [r4, #0]
 80072ac:	442b      	add	r3, r5
 80072ae:	6023      	str	r3, [r4, #0]
 80072b0:	e00e      	b.n	80072d0 <_malloc_r+0xa0>
 80072b2:	6822      	ldr	r2, [r4, #0]
 80072b4:	1b52      	subs	r2, r2, r5
 80072b6:	d41e      	bmi.n	80072f6 <_malloc_r+0xc6>
 80072b8:	2a0b      	cmp	r2, #11
 80072ba:	d916      	bls.n	80072ea <_malloc_r+0xba>
 80072bc:	1961      	adds	r1, r4, r5
 80072be:	42a3      	cmp	r3, r4
 80072c0:	6025      	str	r5, [r4, #0]
 80072c2:	bf18      	it	ne
 80072c4:	6059      	strne	r1, [r3, #4]
 80072c6:	6863      	ldr	r3, [r4, #4]
 80072c8:	bf08      	it	eq
 80072ca:	6031      	streq	r1, [r6, #0]
 80072cc:	5162      	str	r2, [r4, r5]
 80072ce:	604b      	str	r3, [r1, #4]
 80072d0:	4638      	mov	r0, r7
 80072d2:	f104 060b 	add.w	r6, r4, #11
 80072d6:	f000 f865 	bl	80073a4 <__malloc_unlock>
 80072da:	f026 0607 	bic.w	r6, r6, #7
 80072de:	1d23      	adds	r3, r4, #4
 80072e0:	1af2      	subs	r2, r6, r3
 80072e2:	d0b6      	beq.n	8007252 <_malloc_r+0x22>
 80072e4:	1b9b      	subs	r3, r3, r6
 80072e6:	50a3      	str	r3, [r4, r2]
 80072e8:	e7b3      	b.n	8007252 <_malloc_r+0x22>
 80072ea:	6862      	ldr	r2, [r4, #4]
 80072ec:	42a3      	cmp	r3, r4
 80072ee:	bf0c      	ite	eq
 80072f0:	6032      	streq	r2, [r6, #0]
 80072f2:	605a      	strne	r2, [r3, #4]
 80072f4:	e7ec      	b.n	80072d0 <_malloc_r+0xa0>
 80072f6:	4623      	mov	r3, r4
 80072f8:	6864      	ldr	r4, [r4, #4]
 80072fa:	e7b2      	b.n	8007262 <_malloc_r+0x32>
 80072fc:	4634      	mov	r4, r6
 80072fe:	6876      	ldr	r6, [r6, #4]
 8007300:	e7b9      	b.n	8007276 <_malloc_r+0x46>
 8007302:	230c      	movs	r3, #12
 8007304:	603b      	str	r3, [r7, #0]
 8007306:	4638      	mov	r0, r7
 8007308:	f000 f84c 	bl	80073a4 <__malloc_unlock>
 800730c:	e7a1      	b.n	8007252 <_malloc_r+0x22>
 800730e:	6025      	str	r5, [r4, #0]
 8007310:	e7de      	b.n	80072d0 <_malloc_r+0xa0>
 8007312:	bf00      	nop
 8007314:	20014504 	.word	0x20014504

08007318 <_realloc_r>:
 8007318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800731c:	4680      	mov	r8, r0
 800731e:	4614      	mov	r4, r2
 8007320:	460e      	mov	r6, r1
 8007322:	b921      	cbnz	r1, 800732e <_realloc_r+0x16>
 8007324:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007328:	4611      	mov	r1, r2
 800732a:	f7ff bf81 	b.w	8007230 <_malloc_r>
 800732e:	b92a      	cbnz	r2, 800733c <_realloc_r+0x24>
 8007330:	f7ff ff12 	bl	8007158 <_free_r>
 8007334:	4625      	mov	r5, r4
 8007336:	4628      	mov	r0, r5
 8007338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800733c:	f000 f838 	bl	80073b0 <_malloc_usable_size_r>
 8007340:	4284      	cmp	r4, r0
 8007342:	4607      	mov	r7, r0
 8007344:	d802      	bhi.n	800734c <_realloc_r+0x34>
 8007346:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800734a:	d812      	bhi.n	8007372 <_realloc_r+0x5a>
 800734c:	4621      	mov	r1, r4
 800734e:	4640      	mov	r0, r8
 8007350:	f7ff ff6e 	bl	8007230 <_malloc_r>
 8007354:	4605      	mov	r5, r0
 8007356:	2800      	cmp	r0, #0
 8007358:	d0ed      	beq.n	8007336 <_realloc_r+0x1e>
 800735a:	42bc      	cmp	r4, r7
 800735c:	4622      	mov	r2, r4
 800735e:	4631      	mov	r1, r6
 8007360:	bf28      	it	cs
 8007362:	463a      	movcs	r2, r7
 8007364:	f7ff fba4 	bl	8006ab0 <memcpy>
 8007368:	4631      	mov	r1, r6
 800736a:	4640      	mov	r0, r8
 800736c:	f7ff fef4 	bl	8007158 <_free_r>
 8007370:	e7e1      	b.n	8007336 <_realloc_r+0x1e>
 8007372:	4635      	mov	r5, r6
 8007374:	e7df      	b.n	8007336 <_realloc_r+0x1e>
	...

08007378 <_sbrk_r>:
 8007378:	b538      	push	{r3, r4, r5, lr}
 800737a:	4d06      	ldr	r5, [pc, #24]	; (8007394 <_sbrk_r+0x1c>)
 800737c:	2300      	movs	r3, #0
 800737e:	4604      	mov	r4, r0
 8007380:	4608      	mov	r0, r1
 8007382:	602b      	str	r3, [r5, #0]
 8007384:	f000 f81e 	bl	80073c4 <_sbrk>
 8007388:	1c43      	adds	r3, r0, #1
 800738a:	d102      	bne.n	8007392 <_sbrk_r+0x1a>
 800738c:	682b      	ldr	r3, [r5, #0]
 800738e:	b103      	cbz	r3, 8007392 <_sbrk_r+0x1a>
 8007390:	6023      	str	r3, [r4, #0]
 8007392:	bd38      	pop	{r3, r4, r5, pc}
 8007394:	2001450c 	.word	0x2001450c

08007398 <__malloc_lock>:
 8007398:	4801      	ldr	r0, [pc, #4]	; (80073a0 <__malloc_lock+0x8>)
 800739a:	f000 b811 	b.w	80073c0 <__retarget_lock_acquire_recursive>
 800739e:	bf00      	nop
 80073a0:	20014510 	.word	0x20014510

080073a4 <__malloc_unlock>:
 80073a4:	4801      	ldr	r0, [pc, #4]	; (80073ac <__malloc_unlock+0x8>)
 80073a6:	f000 b80c 	b.w	80073c2 <__retarget_lock_release_recursive>
 80073aa:	bf00      	nop
 80073ac:	20014510 	.word	0x20014510

080073b0 <_malloc_usable_size_r>:
 80073b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073b4:	1f18      	subs	r0, r3, #4
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	bfbc      	itt	lt
 80073ba:	580b      	ldrlt	r3, [r1, r0]
 80073bc:	18c0      	addlt	r0, r0, r3
 80073be:	4770      	bx	lr

080073c0 <__retarget_lock_acquire_recursive>:
 80073c0:	4770      	bx	lr

080073c2 <__retarget_lock_release_recursive>:
 80073c2:	4770      	bx	lr

080073c4 <_sbrk>:
 80073c4:	4a04      	ldr	r2, [pc, #16]	; (80073d8 <_sbrk+0x14>)
 80073c6:	6811      	ldr	r1, [r2, #0]
 80073c8:	4603      	mov	r3, r0
 80073ca:	b909      	cbnz	r1, 80073d0 <_sbrk+0xc>
 80073cc:	4903      	ldr	r1, [pc, #12]	; (80073dc <_sbrk+0x18>)
 80073ce:	6011      	str	r1, [r2, #0]
 80073d0:	6810      	ldr	r0, [r2, #0]
 80073d2:	4403      	add	r3, r0
 80073d4:	6013      	str	r3, [r2, #0]
 80073d6:	4770      	bx	lr
 80073d8:	20014514 	.word	0x20014514
 80073dc:	20014518 	.word	0x20014518

080073e0 <_init>:
 80073e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073e2:	bf00      	nop
 80073e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073e6:	bc08      	pop	{r3}
 80073e8:	469e      	mov	lr, r3
 80073ea:	4770      	bx	lr

080073ec <_fini>:
 80073ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ee:	bf00      	nop
 80073f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073f2:	bc08      	pop	{r3}
 80073f4:	469e      	mov	lr, r3
 80073f6:	4770      	bx	lr
