24|10000|Public
5000|$|<b>High</b> <b>speed</b> <b>interface</b> (HSI) mode (single carrier, up to 5 Gbit/s) ...|$|E
50|$|VESA Local Bus (VLB) and Extended ISA {{were also}} {{displaced}} by PCI, but {{a majority of}} later (post-1992) 486-based systems were featuring a VESA Local Bus video card. VLB importantly offered a less costly <b>high</b> <b>speed</b> <b>interface</b> for consumer systems, as only by 1994 was PCI commonly available outside of the server market.|$|E
50|$|IC-USB {{is being}} used {{primarily}} in embedded systems and standards. One of the most relevant areas of application is in mobile phones, where for instance ETSI, in specification TS 102 600 has standardized on IC-USB as the official <b>high</b> <b>speed</b> <b>interface</b> for connections between the phone's main chipset and the SIM, or UICC, card.|$|E
5000|$|Rambus (1990) marketed <b>high</b> <b>speed</b> <b>interfaces,</b> used in PCs {{and video}} game consoles.|$|R
5000|$|Elastic {{interface}} buses, abbreviated as EI bus connections, can {{be generalized}} as bus connections which are <b>high</b> <b>speed</b> <b>interfaces</b> that send clock signals with data.|$|R
5000|$|The Multi-link Gearbox (MLG) IA {{supports}} a configuration where {{a link to}} multiple slower physical interfaces can be supported over a single <b>higher</b> <b>speed</b> <b>interface.</b>|$|R
50|$|The HP3000 models 30, 33, 40, 44, 42, & 48 went on {{to great}} success using what was {{developed}} in the HP300. The HP300's change to one (at the time) <b>high</b> <b>speed</b> <b>interface</b> HP-IB channel from HP3000's previous use of many different type internal IF cards radically changed and improved future HP system designs.|$|E
50|$|Thunderbolt was co-developed by Intel and Apple as a {{general-purpose}} <b>high</b> <b>speed</b> <b>interface</b> combining a ×4 PCIe {{link with}} DisplayPort and was {{originally intended to}} be an all-fiber interface, but due to early difficulties in creating a consumer-friendly fiber interconnect, most early implementations are hybrid copper-fiber systems. A notable exception, the Sony VAIO Z VPC-Z2, uses a nonstandard USB port with an optical component to connect to an outboard PCIe display adapter. Apple has been the primary driver of Thunderbolt adoption through 2011, though several other vendors have announced new products and systems featuring Thunderbolt.|$|E
5000|$|Despite these problems, the VESA Local Bus {{became very}} commonplace on later 486 motherboards, with a {{majority}} of later (post-1992) 486-based systems featuring a VESA Local Bus video card. VLB importantly offered a less costly <b>high</b> <b>speed</b> <b>interface</b> for consumer systems, as only by 1994 was PCI commonly available outside of the server market via the Pentium and Intel's chipsets. PCI finally displaced the VESA Local Bus (and also EISA) {{in the last years}} of the 486 market, with the last generation of 80486 motherboards featuring PCI slots in lieu of VLB capable ISA slots. However a few manufacturers did develop and offer [...] "VIP" [...] (VESA/ISA/PCI) motherboards with all three slot types.|$|E
40|$|Interposer {{can offer}} {{higher number of}} {{interconnect}} and overall larger bandwidth per unit area and watts as compared to PCB based systems. One {{of the most commonly}} discussed <b>high</b> <b>speed</b> <b>interfaces</b> are the memory to processor interfaces which run at high clock rates and transfer data without error. There are a number of constraints to designing these memory systems in PCBs especially the correctly matched on die terminations which not only costs silicon area on the memory die but also costs a lot of power. In this work, it will be shown that silicon interposer based interfaces can support the <b>high</b> <b>speed</b> memory <b>interfaces</b> and can meet the electrical specifications of such interfaces while saving a lot of area DDR 3 memory interface is used as the test case to prove this statement...|$|R
50|$|Wireless {{interfaces}} such as Wireless LAN (WLAN, Wi-Fi), WiDi, and Wireless Home Digital Interface {{can be used}} {{to transmit}} uncompressed standard definition (SD) video but not HD video because the HD bit rates would exceed the network bandwidth. HD can be transmitted using <b>higher</b> <b>speed</b> <b>interfaces</b> such as WirelessHD and that of the Wireless Gigabit Alliance. In all cases, when video is conveyed over a network, communication disruptions or diminished bandwidth can corrupt the video or prevent its transmission.|$|R
40|$|In {{order to}} be {{successful}} in the home, micro-display technologies face significant challenges to displace conventional CRT solutions. Besides needing to offer a unique value to the end-user, micro-displays must be cost competitive and offer equivalent or better video reproduction performance. We will review our results in the basic requirements to succeed in the home environment. We have developed several technologies to advance DMDTM technology to meet those requirements including <b>high</b> <b>speed</b> <b>interfaces</b> that enable virtual elimination of color sequential artifacts, improved contrast, and package cost reduction...|$|R
40|$|This article {{describes}} {{a simple and}} inexpensive modem intended to link end users at 76. 8 kBit/s to the high speed backbone network. The modem can be connected to standard PC's using the Universal Serial Bus (USB). 1 Introduction Last year, we presented a modem design for the Enhanced Parallel Port (EPP). Three years ago, when the basic design decisions for that project were made, the Enhanced Parallel Port was the only ubiquitous <b>high</b> <b>speed</b> <b>interface</b> available on PC's and Laptops. In the mean time, a new <b>high</b> <b>speed</b> <b>interface</b> emerged: the Universal Serial Bus (USB). The new interface offers several advantages over the Enhanced Parallel Port: high transmission speed, 12 MBit/s serial transmission, i. e. thinner and cheaper cables easier port sharing, up to 127 devices per port by using hubs rigorous specification Furthermore, the necessary infrastructure like operating system drivers for popular operating systems like Windows 98, Linux, FreeBSD and NetBSD is either in place [...] ...|$|E
40|$|MasterThis paper {{presents}} a receiver and a transmitter digital circuit for the USB 2. 0 physical layer <b>high</b> <b>speed</b> <b>interface.</b> The circuit operates in 480 Mbit/sec. The receiver {{consists of a}} 1 -to- 8 -bit de-serializer, a bit un-stuffer, and a non-return to zero inverted decoder. The transmitter includes an 8 -to- 1 -bit serializer, a bit stuffer, and a non-return to zero inverted decoder. Squelch signal is added to a basic USB 2. 0 system for a safe operation of the circuit, and other functions are fully verified USB 2. 0 specification. Synthesis, and auto post and routing process are performed with 130 nm process...|$|E
40|$|Abstract- High {{performance}} I/O interface {{design is}} becoming a very important research area within VLSI. Increases in microprocessor clock frequencies have dramatically outpaced increases in I/O bandwidth, resulting in a bottleneck between processors and memory. This proposal discusses the issues relevant to <b>high</b> <b>speed</b> <b>interface</b> design. Studies are described that will allow {{for the design of}} a high speed, low power processor-memory interface. The interface is intended to be used in a complementary gallium arsenide (CGaAs), multichip module implementation of the PowerPC architecture. The goal of the work is to design an interface that maximizes bandwidth and noise immunity, minimizes power and meets the needs of future microprocessors. 1...|$|E
40|$|Traffic {{monitoring}} and analysis based on general purpose systems with <b>high</b> <b>speed</b> <b>interfaces,</b> such as Gigabit Ethernet and 10 Gigabit Ethernet, requires carefully designed software {{in order to achieve}} the needed performance. One approach to attain such a performance relies on deploying multiple processors. This work analyses some general issues in multiprocessor systems that are particularly critical in the context of packet capture and network monitoring applications. More important, a new algorithm is proposed to coordinate multiple producers concurrently accessing a shared buffer, which is instrumental in packet capture on symmetrical multiprocessor machines. 1...|$|R
50|$|In the U.K., {{leased lines}} are {{available}} at speeds from 64 kbit/s increasing in 64 kbit/s increments to 2.048 Mbit/s over a channelised E1 tail circuit and at speeds between 2.048 Mbit/s to 34.368 Mbit/s via channelised E3 tail circuits. The NTE will terminate the circuit and provide the requested presentation most frequently X.21 however <b>higher</b> <b>speed</b> <b>interfaces</b> are available such as G.703 or 10baseT. Some ISPs however use the term more loosely, defining a leased line as “any dedicated bandwidth service delivered over a leased fibre connection".|$|R
50|$|This {{technology}} enables parallel {{optical interconnect}} systems that computer manufactures {{have begun to}} adopt in order to overcome the physical constraints from using copper-based connections over <b>high</b> <b>speed</b> <b>interfaces</b> and backplanes. Parallel optics is introduced {{to be able to}} simultaneously transmit and receive data at high bandwidths over multiple fibers, initially implemented in supercomputers and servers followed by an upcoming introduction into consumer electronics. In June 2011, IPtronics announced it had reached a shipment milestone, passing 1 million ICs, and the company states the majority is shipped to Asia.|$|R
40|$|This paper {{investigates the}} {{performance}} of the 60 GHz IEEE 802. 15. 3 c physical layer (PHY) specification in terms of bit error rate (BER) against signal to noise ratio. Two PHY modes of the standard have been implemented and simulated, i. e., Single Carrier and <b>High</b> <b>Speed</b> <b>Interface.</b> The first mode uses single carrier (SC) block transmission and the second mode uses orthogonal frequency division multiplexing (OFDM). One of the main issues in the new 60 GHz standards is multipath propagation, which {{plays an important role in}} the link quality. Thus, we have tested the PHY with the IEEE standard channel model, ray tracing simulations and real 60 GHz measurements...|$|E
40|$|This thesis {{describes}} {{the design and}} implementation of an optical fiber based <b>high</b> <b>speed</b> <b>interface</b> between two computers. The system is particular in that the data transits in a Field Programmable Gate Array (FPGA) situated between each computer and the optical fiber link. The measured full duplex speed for exchanging data between two C programs running on two different computers is over 8 Gbit/s, including encoding, protocol and software overhead. This design is suited for applications requiring high bandwidth between two computers, and since an FPGA sees all the data being exchanged, {{it can be used}} as a fast and flexible data processing tool: Error correction, debug support, data analysis, encryption and compression are all possible uses where the FPGA can save the Central Processing Unit (CPU) an important amount of computing cycles...|$|E
40|$|Many {{high-speed}} interface devices, such as cable {{drivers and}} equalizers provide nominal or even enhanced Electrical Overstress protection. But {{depending upon the}} end application, extended protection from severe overstress may be required. In the past, the loading of the protection devices impacted overall performance of the interface. Recent technology advancements {{in the area of}} protection devices has occurred where robust overstress protection is now provided without major impact to performance. This Lab Report discusses the Bourns Lightning Solutions and their use on multiple high-speed, extended length interface applications. Bourns lightning protection solutions suitable for National Semiconductor’s <b>high</b> <b>speed</b> <b>interface</b> devices consist of gas discharge tubes (GDT) and transient blocking unit (TBU TM) protectors. Table 1 summarizes common lightning protection standards in the industry and Bourns devices suitable for each of the standards. Note the low capacitance loading of these devices. Standard...|$|E
50|$|The P1 {{series is}} {{tailored}} for gateways, Ethernet switches, wireless LAN access points, and general-purpose control applications. It is the entry level platform, ranging from 400 to 800 MHz devices. It {{is designed to}} replace the PowerQUICC II Pro and PowerQUICC III platforms. The chips include among other integrated functionality, Gigabit Ethernet controllers, two USB 2.0 controllers, a security engine, a 32-bit DDR2 and DDR3 memory controller with ECC support, dual four-channel DMA controllers, a SD/MMC host controller and <b>high</b> <b>speed</b> <b>interfaces</b> which can be configured as SerDes lanes, PCIe and SGMII interfaces. The chip is packaged in 689-pin packages which are pin compatible with the P2 family processors.|$|R
5000|$|The Common Electrical I/O (CEI) Interoperability Agreement is for 3.125, 6, 11, 25-28 Gbps, and 56 Gbps <b>high</b> <b>speed</b> {{electrical}} <b>interfaces.</b> This CEI specification {{has defined}} SerDes interfaces {{for the industry}} since 2006. It has been highly influential. The OIF's CEI family of interfaces plus its predecessors are the seventh generation, its seventh doubling in rate of <b>high</b> <b>speed</b> electrical <b>interfaces</b> beginning with SPI-3 in 2000. The current generation, CEI-56G defines five reaches of 56 Gb/s interfaces. The OIF has begun work on its eighth generation of interface with its CEI-112G project. [...] CEI has influenced or has been adopted or adapted in many other serial interface standards by many different standards organizations over its long lifetime. SerDes interfaces have been developed based on CEI for most ASIC and FPGA products.|$|R
40|$|Description: This Multi-Source Agreement (MSA) {{defines the}} form factor of an optical {{transceiver}} to support 40 Gbit/s and 100 Gbit/s interfaces for Ethernet, Telecommunication and other applications. The {{members of the}} MSA have authored this document to provide an industry standard form factor for new and emerging <b>high</b> <b>speed</b> communications <b>interfaces...</b>|$|R
40|$|High {{resolution}} imaging {{devices have}} made a digital medical archiving system feasible. The large volumes of information generated must be stored and retrieved at high data rates {{in order to insure}} the timely diagnosis of patients. This creates some unique technological challenges that must be resolved, including the problem dealing with multiple vendor products interacting in one environment. The <b>high</b> <b>speed</b> <b>interface</b> card design presented in this thesis is able to deal with different computer host busses as well as different interprocessor communication protocols. The ACR-NEMA standard has been implemented in the design as one possible network protocol that provides a solution that can be easily adapted to different vendors. The design has been analyzed using the Network II. 5 simulation language. The simulation was performed to insure that the original objectives are met and to determine the impact on the protocols rated throughput...|$|E
40|$|A low jitter dual loop DLL with {{multiple}} VCDLs has been developed. This DLL whose locking range is 150 - 600 MHz, allows unlimited phase shift without noise sensitivity issues. A built-in duty cycle corrector guarantees 50 % duty cycle under severe transistor mismatch. Architecture Delay-locked loop is an indispensable building block as a clock synchronization circuitry in <b>high</b> <b>speed</b> <b>interface.</b> The common difficulty with DLLs is the limited phase range which may invoke failure in locking at start-up and supply/ temperature variations[1 - 3]. Dual loop architecture {{was used to}} achieve unlimited phase shift by using phase interpolation in 2 nd loop[2]. Phase interpolation uses two small slew-rate clocks to obtain linear results, which has {{the possibility of the}} increased dynamic noise sensitivity and jitter. We introduce a new dual loop DLL architecture, which is shown in Fig. 1. Reference loop is composed of 4 main delay cells and locked to 180 o out of phase. This loop provides 4 evenly [...] ...|$|E
40|$|The recent {{high-performance}} interfaces like DDR 2, DDR 3, USB and Serial ATA require their {{output drivers}} {{to provide a}} minimum variation of rise and fall times over Process, Voltage, and Temperature (PVT) and output load variations. As the interface speed grows up, the output drivers have been important component for high quality signal integrity, because the output voltage levels and slew rate are mainly determined by the output drivers. The output driver impedance compliance with the transmission line is {{a key factor in}} noise minimization due to the signal reflections. In this paper, the different implementations of PVT compensation circuits are analyzed for cmos 45 nm and cmos 65 nm technology processes. One of the considered PVT compensation circuits uses the analog compensation approach. This circuit was designed in cmos 45 nm technology. Other two PVT compensation circuits use the digital compensation method. These circuits were designed in cmos 65 nm technology. Their electrical characteristics are matched with the requirements for I/O drivers with respect to DDR 2 and DDR 3 standards. DDR 2 I/O design was done by the Freescale wireless design team for mobile phones and later was re-used for other <b>high</b> <b>speed</b> <b>interface</b> designs. In conclusion, {{the advantages and disadvantages of}} considered PVT control circuits are analyzed...|$|E
40|$|Abstract—As NAND {{flash memory}} becomes popular in diverse areas ranging from {{embedded}} systems to high performance computing, exposing and understanding flash memory’s performance, energy consumption, and reliability becomes increasingly important. Moreover, with an increasing trend towards multiple-die, multiple-plane architectures and <b>high</b> <b>speed</b> <b>interfaces,</b> <b>high</b> performance NAND flash memory systems {{are expected to}} continue to scale. This scaling should further reduce costs and thereby widen proliferation of devices based on the technology. However, when designing NAND flash-based devices, making decisions about the optimal system configuration is nontrivial because NAND flash is sensitive to {{a large number of}} parameters, and some parameters exhibit significant latency variations. Such parameters include varying architectures such as multi-die and multi-plane, and a host of factors that affec...|$|R
40|$|In this paper, we {{describe}} the architecture of an innovative network processor aiming at the acceleration of packet processing in <b>high</b> <b>speed</b> network <b>interfaces</b> and at the tight coupling of low and high level protocols. The proposed design uses programmable hard-wired components with line rate throughput and is capable of executing protocols and handling efficiently high and low level streamin...|$|R
40|$|The {{design and}} {{implementation}} of <b>interface</b> units for <b>high</b> <b>speed</b> Fiber Optic Local Area Networks and Broadband Integrated Services Digital Networks are discussed. During the last years, a number of network adapters {{that are designed to}} support <b>high</b> <b>speed</b> communications have emerged. This approach to the design of a <b>high</b> <b>speed</b> network <b>interface</b> unit was to implement package processing functions in hardware, using VLSI technology. The VLSI hardware implementation of a buffer management unit, which is required in such architectures, is described...|$|R
40|$|This paper {{presents}} a real-time, <b>high</b> <b>speed</b> <b>interface</b> for {{the capture of}} live analogue video for DSP based video processing applications. The interface makes use of the link ports, which are standard features of general-purpose digital signal processor (DSP). Hence the interface {{can be used for}} the different DSPs with minimum customisation. Current technologies for video processing are either based on applicationspeci®c integrated circuit (ASIC) or programmable processors specialised for video or video DSP as well as a hybrid of the above with a host computer. Such technologies come equip with software tools and application programming interfaces (APIs) to support a variety of common video processing tasks. Some of these may have support for analogue video interfaces while others simply cater only to digital video inputs/ outputs. Unfortunately, the majority of video sources in daily life are analogue in nature. Video application designers are thus faced with the problem of ®nding a suitable simple analogue video interface for their applications. Moreover, for those designers who design their own video processing algorithms using general-purpose DSP to circumvent the cost and limitations imposed by these suites of standard solutions, the need for a simple analogue video interface is further underscored. The proposed interface thus serves to provide a simple, ¯exible, high speed and low-cost analogue interface to resolve the analogue video conversion problem and allow designers to concentrate on their DS...|$|E
40|$|The {{concept of}} the {{measurement}} system dedicated for air coupled ultrasound navigation study is presented. The proposed system is portable as it is intended for field experiments. In particular, it is planned to use it research, rapid prototyping and signal processing experiments of vehicle parking-guidance systems, transport docking platforms orientation, industrial robotic vision systems and other coordinate estimation systems. The heart of the proposed system is the main block with an USB interface for a host personal computer (PC) communication and interfaces for external sensors/actuators. It is {{decided to use the}} system with a laptop PC, as an initial data analysis and storage unit. The communication is achieved using the USB 2. 0 <b>high</b> <b>speed</b> <b>interface,</b> which enables high bit rates for information exchange and provides the supply for the system. The main block is responsible for communicating with at computer, step motor driver control generation, of low level arbitrary waveform excitation signals, two digitally controllable time variable gain channels, simultaneous signal acquisition using two channel analog-to-digit converter, serial communication channels for power- and pre- amplifier control, serial communication channels for relative humidity, temperature, wind speed and direction measurements, digital input output interface for other tasks. The proposed system has a detachable output amplifier and a detachable preamplifier. The changeable transmission and reception units allow adaptation of the system for various research tasks...|$|E
40|$|M. Ing. (Electrical And Electronic Engineering) A brief {{introduction}} to laser Doppler anemometry is given. Signal processing techniques for LOA are discussed with specific {{reference to the}} salient {{advantages and disadvantages of}} each. The abovementioned discussion motivates the use of adaptive filters as parametric spectral estimators for frequency ext~action from Doppler signals. Two adaptive algorithms ie. 'the least mean sqaures' (LMS) and the 'recursive least sqaures' (RLS), are discussed. Results of a real-time application of the LMS algorithm, as implemented on the TMS 320 - 10, as well as the results from a full study of the Kalman algorithm are shown and discussed. The implementation of a digital signal processor to make the application of parametric spectral estimation to LOA viable is discussed under the following headings: analogue module; mathematical processor; communications module; storage an~ display unit. The system is based qn a eight bit converter with conversion rates ranging from the lower audio range to 20 MHz. It has a versatile trigger system to facilitate easy capture of Doppler data. Captured data is stored in an onboard FIFO register and is available to the mathematical processing unit for spectral analysis. '/ The mathematical processing unit is a sixteen bit, multi-processor environment specifically implemented for parametric spectral estimation. The system comprises three TMS 320 - 10 signal processors which are connected by means of a high speed parallel communications channel. Processed data is available to a display and storage system via a <b>high</b> <b>speed</b> <b>interface</b> card that interfaces the sixteen bit signal processor environment to the eight bit environment of the display device...|$|E
40|$|The high packet {{rates of}} today's <b>high</b> <b>speed</b> <b>interfaces</b> (up to 14. 8 Mpps on 10 GigE interfaces) {{make it very}} {{difficult}} to do software packet processing at wire rate. An important reason is that the APIs and software architecture that we use is the same we had 20 - 30 years ago when "fast" was 1000 times slower. netmap integrates good ideas that were implemented (but separately) in past proposals into a novel, robust and easy to use framework for doing wire-speed packet I/O in user space. With netmap, it takes as little as 70 - 80 clock cycles to move one packet between the user program and the wire. As an example, a single core running at 1050 MHz can generate the 14. 8 Mpps that saturate a 10 GigE interface. The software is part of the FreeBSD operating syste...|$|R
40|$|The {{demand for}} high {{performance}} systems is rising. Whether {{to look at}} the high resolution and color depth requirements of upcoming display generations, high bandwidth network communication, or at high performance computing in general, to need to transfer data as fast as possible inside a system is crucial. A crucial aspect is the memory/processor interface, which faces multiple challenges such as signal integrity and high density interconnect routing within the assembly. Furthermore, thermal considerations become more and more relevant as temperature influences the systems behavior and electrical behavior dramatically. The goal {{of this paper is to}} illustrate important thermal aspects of a high performance system. We use a demonstrator where one ASIC (application specific integrated circuit) and one memory with <b>high</b> <b>speed</b> <b>interfaces</b> are assembled onto a silicon interposer placed on a PCB. Different options to remove the heat from the system are investigated...|$|R
40|$|With {{the advent}} of {{extremely}} <b>high</b> <b>speed</b> Ethernet <b>interfaces</b> the number of interrupts the NIC receives is enormously high. To overcome this kind of problem NAPI mixes interrupts with polling and gives higher performance under high traffic load than the old approach, by reducing significantly the load on the CPU. NAPI is a technique to improve network performance on Linux. In this paper, the design of network device drive...|$|R
