// Seed: 1629405774
module module_0 (
    input supply0 id_0,
    input tri1 id_1
    , id_5,
    input wor id_2,
    input tri0 module_0
);
  wire id_6;
  tri0 id_7;
  assign id_7 = id_1;
endmodule
module module_0 (
    output logic id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    input wire id_6,
    input tri module_1,
    output wor id_8,
    output supply1 id_9,
    input uwire id_10,
    output tri1 id_11,
    input wire id_12,
    output supply1 id_13,
    output wor id_14
);
  initial begin
    id_0 <= 1'b0;
  end
  assign id_13 = 1;
  wire id_16;
  wire id_17, id_18;
  module_0(
      id_5, id_10, id_2, id_12
  );
endmodule
