![header](https://capsule-render.vercel.app/api?type=venom&color=C4C9F1&height=300&section=header&text=Sungmin_Kim%20&fontSize=90&animation=twinkling&fontColor=E3B079)

[![Typing SVG](https://readme-typing-svg.demolab.com?font=Fira+Code&weight=600&pause=1000&color=E3B079&center=true&vCenter=true&width=435&lines=FPGA/RTL_Engineer;Embedded_Firmware_Engineer;Hardware_Software_Co-Design)](https://git.io/typing-svg)

<div align="center">
  <br>
  
  ### "ë‹¨ìˆœ ê°œë°œì„ ë„˜ì–´, ê¹Šì€ ê³³ê¹Œì§€ ì ìˆ˜í•˜ëŠ” ì—”ì§€ë‹ˆì–´"

  ì•ˆë…•í•˜ì„¸ìš”! í•˜ë“œì›¨ì–´ì˜ ë°”ë‹¥ë¶€í„° ì†Œí”„íŠ¸ì›¨ì–´ì˜ ëë‹¨ê¹Œì§€ ì—°ê²°í•˜ëŠ” **FW & FPGA ê°œë°œì ê¹€ì„±ë¯¼**ì…ë‹ˆë‹¤.<br>

</div>

<br>

<h3 align="center">âœ¨ Tech Stack âœ¨</h3>

<div align="center">
  <img src="https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=white">
  <img src="https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white">
  <img src="https://img.shields.io/badge/C%23-239120?style=for-the-badge&logo=csharp&logoColor=white">
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=ffdd54">
  <img src="https://img.shields.io/badge/Verilog-3776AB?style=for-the-badge&logo=verilog&logoColor=ffdd54">
  <img src="https://img.shields.io/badge/System_Verilog-1269D3?style=for-the-badge&logo=system_verilog&logoColor=white">
  <img src="https://img.shields.io/badge/Tcl-A8B9CC?style=for-the-badge&logo=tcl&logoColor=white">
</div>

<div align="center">
  <img src="https://img.shields.io/badge/AXI4-FF0000?style=for-the-badge&logo=xilinx&logoColor=white">
  <img src="https://img.shields.io/badge/OCP-000000?style=for-the-badge&logo=OCP&logoColor=white">
  <img src="https://img.shields.io/badge/Ethernet-000000?style=for-the-badge&logo=ethernet&logoColor=white">
  <img src="https://img.shields.io/badge/PCIe-000000?style=for-the-badge&logo=pcie&logoColor=white">
  <img src="https://img.shields.io/badge/MQTT-3C873A?style=for-the-badge&logo=mqtt&logoColor=white">
  <img src="https://img.shields.io/badge/FreeRTOS-03234B?style=for-the-badge&logo=freertos&logoColor=white">
</div>

<div align="center">
  <img src="https://img.shields.io/badge/Vivado-FF0000?style=for-the-badge&logo=xilinx&logoColor=white">
  <img src="https://img.shields.io/badge/Vitis-FF0000?style=for-the-badge&logo=xilinx&logoColor=white">
  <img src="https://img.shields.io/badge/Zynq_7000-FF0000?style=for-the-badge&logo=xilinx&logoColor=white">
  <img src="https://img.shields.io/badge/STM32-03234B?style=for-the-badge&logo=stmicroelectronics&logoColor=white">
  <img src="https://img.shields.io/badge/ESP32-E7352C?style=for-the-badge&logo=espressif&logoColor=white">
  <img src="https://img.shields.io/badge/Git-F05033?style=for-the-badge&logo=git&logoColor=white">
  <img src="https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black">
</div>

<br>

## ğŸ›°ï¸ Featured Projects

### Project Z-Modem: FPGA-based Secure QPSK Image Transceiver
> **Role:** Solo Developer (Architecture, RTL Design, Signal Processing)
- **Overview:** UART ëŒ€ì—­í­ í•œê³„ë¥¼ ê·¹ë³µí•˜ê³  ë³´ì•ˆì„±ì„ í™•ë³´í•œ FPGA ê¸°ë°˜ ì´ë¯¸ì§€ ë¬´ì„  ì†¡ìˆ˜ì‹  ì‹œìŠ¤í…œ
- **Key Tech:**
  - **Pipeline Design:** UART(Stream) â†” AES(Burst) â†” QPSK(Stream) ê°„ ì†ë„ ì°¨ì´(Mismatch)ë¥¼ í•´ê²°í•˜ëŠ” 3-Stage íŒŒì´í”„ë¼ì¸ êµ¬ì¶•
  - **Signal Processing:** Costas Loop & Gardner Loopë¥¼ Verilogë¡œ ì§ì ‘ êµ¬í˜„í•˜ì—¬ ìœ„ìƒ/ë™ê¸°í™” ë³µì›
  - **Communication:** Ready/Valid Handshake í”„ë¡œí† ì½œì„ í†µí•œ ì•ˆì •ì ì¸ Flow Control

### FLP (Find Lost People): LoRa-based Location Tracker
> **Role:** PM & Hardware/Firmware Lead
- **Overview:** ì¸í„°ë„·ì´ ì—†ëŠ” í™˜ê²½ì—ì„œë„ ì¥ê±°ë¦¬ ìœ„ì¹˜ ì¶”ì ì´ ê°€ëŠ¥í•œ LoRa ê¸°ë°˜ ì´íƒˆ ê°ì§€ ì›¨ì–´ëŸ¬ë¸” ë””ë°”ì´ìŠ¤
- **Key Tech:**
  - **Custom PCB:** RF ì„í”¼ë˜ìŠ¤ ë§¤ì¹­ ë° ì „ì› ë…¸ì´ì¦ˆ ë¶„ë¦¬ë¥¼ ê³ ë ¤í•œ íšŒë¡œ ì„¤ê³„ ë° ì œì‘
  - **Firmware:** FreeRTOS ê¸°ë°˜ íƒœìŠ¤í¬ ìŠ¤ì¼€ì¤„ë§ ë° ì„ ì í˜• MAC í”„ë¡œí† ì½œ ì„¤ê³„ë¡œ íŒ¨í‚· ì¶©ëŒ ë°©ì§€
- **Achievement:** ì œ6íšŒ í•œêµ­ì½”ë“œí˜ì–´ SWê³µëª¨ì „ ë³¸ì„  ì§„ì¶œ ë° ì „ì‹œ

### Health-Run: AI Posture Correction System
> **Role:** FPGA Implementation & HW Acceleration
- **Overview:** 5ì¶• IMU ì„¼ì„œ ë°ì´í„°ì™€ FPGA ë‚´ì¥ CNN ê°€ì†ê¸°ë¥¼ í™œìš©í•œ ì‹¤ì‹œê°„ ëŸ¬ë‹ ìì„¸ êµì • ì‹œìŠ¤í…œ
- **Key Tech:**
  - **CDC:** ì„œë¡œ ë‹¤ë¥¸ í´ëŸ­ ë„ë©”ì¸ ê°„ ë°ì´í„° ë™ê¸°í™”ë¥¼ ìœ„í•œ Async FIFO ì„¤ê³„
  - **Acceleration:** PS(Zynq)ì™€ PL(FPGA) ê°„ AXI Interconnectë¥¼ í†µí•œ CNN ì—°ì‚° ì˜¤í”„ë¡œë”©

<br>

## ğŸ† Honors & Awards

- **2025 ì†Œí”„íŠ¸ì›¨ì–´ë§ˆì´ìŠ¤í„°ê³  ì—°í•© í•´ì»¤í†¤ ëŒ€íšŒ** | `ìš°ìˆ˜ìƒ`
  - íœ´ì»¨(ì£¼) ê¸°ì—…ìƒ ìˆ˜ìƒ
- **2024 ë¹›ê°€ëŒ ì—ë„ˆì§€ ë°¸ë¦¬ ì†Œí”„íŠ¸ì›¨ì–´ ì‘í’ˆ ê²½ì§„ëŒ€íšŒ** | `ìš°ìˆ˜ìƒ`
- **2025 ë¹›ê°€ëŒ ì—ë„ˆì§€ ë°¸ë¦¬ ì†Œí”„íŠ¸ì›¨ì–´ ì‘í’ˆ ê²½ì§„ëŒ€íšŒ** | `ì¥ë ¤ìƒ`
- **2025 êµë‚´ í•´ì»¤í†¤ ëŒ€íšŒ** | `ìš°ìˆ˜ìƒ`
- **2024 ì½”ë”©ì—­ëŸ‰ì¸ì¦ ëŒ€íšŒ** | `ë™ìƒ`
- **ì œ6íšŒ í•œêµ­ì½”ë“œí˜ì–´(Korea Code Fair) SWê³µëª¨ì „**
  - ë³¸ì„  ì§„ì¶œ ë° ì „ì‹œ (ê³¼í•™ê¸°ìˆ ì •ë³´í†µì‹ ë¶€ ì£¼ìµœ)

<br>

## ğŸ“œ Certificates & Education

- **ëŒ€ë•ì†Œí”„íŠ¸ì›¨ì–´ë§ˆì´ìŠ¤í„°ê³ ë“±í•™êµ** (ì„ë² ë””ë“œ ì†Œí”„íŠ¸ì›¨ì–´ê³¼) | `2023.03 ~ 2026.02 (ì¡¸ì—…ì˜ˆì •)`
- **ì •ë³´ë³´ì•ˆ ì…ë¬¸êµìœ¡ (Secure Coding & Web Security)** | `KISA / ëŒ€ì „ì •ë³´ë¬¸í™”ì‚°ì—…ì§„í¥ì›`
  - SW ë³´ì•ˆì•½ì (Weakness)ê³¼ ì·¨ì•½ì (Vulnerability) ë¶„ì„ ë° ì •ì /ë™ì  ì§„ë‹¨ ì‹¤ìŠµ
- **êµ­ê°€ê¸°ìˆ ìê²©ì¦**
  - ì •ë³´ì²˜ë¦¬ê¸°ëŠ¥ì‚¬
  - ì „ê¸°ê¸°ëŠ¥ì‚¬ (í•„ê¸° í•©ê²©)
  - ì „ìê¸°ëŠ¥ì‚¬ (í•„ê¸° í•©ê²©)
  - ì „ììºë“œê¸°ëŠ¥ì‚¬ (í•„ê¸° í•©ê²©)

<br>

[![Solved.ac Profile](http://mazassumnida.wtf/api/v2/generate_badge?boj=embksm)](https://solved.ac/embksm/)


[![EMBKSM's github activity graph](https://github-readme-activity-graph.vercel.app/graph?username=EMBKSM&theme=github-compact)](https://github.com/EMBKSM/github-readme-activity-graph)
