Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Mar 19 09:57:36 2025
| Host         : 33203d5a13bd running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipelined_adder_timing_summary_routed.rpt -pb pipelined_adder_timing_summary_routed.pb -rpx pipelined_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : pipelined_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (9)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   28          inf        0.000                      0                   28           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DFF1_1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.166ns  (logic 3.260ns (63.118%)  route 1.905ns (36.882%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE                         0.000     0.000 r  DFF1_1/Q_reg/C
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  DFF1_1/Q_reg/Q
                         net (fo=1, routed)           1.905     2.383    S_OBUF[1]
    T17                  OBUF (Prop_obuf_I_O)         2.782     5.166 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.166    S[1]
    T17                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF0_2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.063ns  (logic 3.256ns (64.303%)  route 1.807ns (35.697%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE                         0.000     0.000 r  DFF0_2/Q_reg/C
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  DFF0_2/Q_reg/Q
                         net (fo=1, routed)           1.807     2.285    S_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         2.778     5.063 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.063    S[0]
    R18                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FA3/C_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.002ns  (logic 3.142ns (62.818%)  route 1.860ns (37.182%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE                         0.000     0.000 r  FA3/C_OUT_reg/C
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FA3/C_OUT_reg/Q
                         net (fo=1, routed)           1.860     2.378    C_OUT_OBUF
    W16                  OBUF (Prop_obuf_I_O)         2.624     5.002 r  C_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.002    C_OUT
    W16                                                               r  C_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FA3/S_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.829ns  (logic 3.117ns (64.537%)  route 1.713ns (35.463%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE                         0.000     0.000 r  FA3/S_reg/C
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FA3/S_reg/Q
                         net (fo=1, routed)           1.713     2.231    S_OBUF[3]
    R16                  OBUF (Prop_obuf_I_O)         2.599     4.829 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.829    S[3]
    R16                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF2_0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.778ns  (logic 3.113ns (65.146%)  route 1.665ns (34.854%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  DFF2_0/Q_reg/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DFF2_0/Q_reg/Q
                         net (fo=1, routed)           1.665     2.183    S_OBUF[2]
    R17                  OBUF (Prop_obuf_I_O)         2.595     4.778 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.778    S[2]
    R17                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            DFF0_1/Q_reg_srl3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.855ns  (logic 1.074ns (37.615%)  route 1.781ns (62.385%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  A_IBUF[0]_inst/O
                         net (fo=2, routed)           1.451     2.401    DFF0_1/A_IBUF[0]
    SLICE_X43Y5          LUT3 (Prop_lut3_I1_O)        0.124     2.525 r  DFF0_1/Q_reg_srl3_i_1/O
                         net (fo=1, routed)           0.330     2.855    DFF0_1/FA0/S0
    SLICE_X42Y6          SRL16E                                       r  DFF0_1/Q_reg_srl3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            FA0/C_OUT_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.488ns  (logic 1.105ns (44.408%)  route 1.383ns (55.592%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  B_IBUF[0]_inst/O
                         net (fo=2, routed)           1.383     2.364    FA0/B_IBUF[0]
    SLICE_X43Y5          LUT3 (Prop_lut3_I1_O)        0.124     2.488 r  FA0/C_OUT0/O
                         net (fo=1, routed)           0.000     2.488    FA0/C_OUT0_n_0
    SLICE_X43Y5          FDRE                                         r  FA0/C_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFB1_0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFF1_0/Q_reg_srl2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 0.773ns (31.961%)  route 1.646ns (68.039%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  DFFB1_0/Q_reg/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  DFFB1_0/Q_reg/Q
                         net (fo=2, routed)           0.987     1.465    FA0/B_internal_1
    SLICE_X42Y6          LUT3 (Prop_lut3_I2_O)        0.295     1.760 r  FA0/Q_reg_srl2_i_1/O
                         net (fo=1, routed)           0.659     2.419    DFF1_0/S0
    SLICE_X42Y6          SRL16E                                       r  DFF1_0/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            DFFA1_0/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.028ns  (logic 0.938ns (46.266%)  route 1.090ns (53.734%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  A_IBUF[1]_inst/O
                         net (fo=1, routed)           1.090     2.028    DFFA1_0/A_IBUF[0]
    SLICE_X43Y5          FDRE                                         r  DFFA1_0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            DFFA3_0/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.004ns  (logic 0.972ns (48.518%)  route 1.032ns (51.482%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  A_IBUF[3]_inst/O
                         net (fo=1, routed)           1.032     2.004    DFFA3_0/A_IBUF[0]
    SLICE_X43Y5          FDRE                                         r  DFFA3_0/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DFFB3_2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FA3/C_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE                         0.000     0.000 r  DFFB3_2/Q_reg/C
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFFB3_2/Q_reg/Q
                         net (fo=2, routed)           0.091     0.232    FA3/B_internal_3
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.277 r  FA3/C_OUT0/O
                         net (fo=1, routed)           0.000     0.277    FA3/C_OUT0_n_0
    SLICE_X42Y7          FDRE                                         r  FA3/C_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FA0/C_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FA1/C_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE                         0.000     0.000 r  FA0/C_OUT_reg/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FA0/C_OUT_reg/Q
                         net (fo=2, routed)           0.099     0.240    FA1/C_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.045     0.285 r  FA1/C_OUT0/O
                         net (fo=1, routed)           0.000     0.285    FA1/C_OUT0_n_0
    SLICE_X42Y5          FDRE                                         r  FA1/C_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFB3_2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FA3/S_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE                         0.000     0.000 r  DFFB3_2/Q_reg/C
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFFB3_2/Q_reg/Q
                         net (fo=2, routed)           0.100     0.241    FA2/B_internal_3
    SLICE_X42Y7          LUT3 (Prop_lut3_I2_O)        0.045     0.286 r  FA2/S_i_1__0/O
                         net (fo=1, routed)           0.000     0.286    FA3/S0
    SLICE_X42Y7          FDRE                                         r  FA3/S_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFA3_1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFA3_2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE                         0.000     0.000 r  DFFA3_1/Q_reg/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFFA3_1/Q_reg/Q
                         net (fo=1, routed)           0.164     0.305    DFFA3_2/Q_reg_0
    SLICE_X43Y7          FDRE                                         r  DFFA3_2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFB3_0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFB3_1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE                         0.000     0.000 r  DFFB3_0/Q_reg/C
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFFB3_0/Q_reg/Q
                         net (fo=1, routed)           0.176     0.317    DFFB3_1/Q_reg_1
    SLICE_X43Y7          FDRE                                         r  DFFB3_1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFB2_1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FA2/C_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.209ns (62.833%)  route 0.124ns (37.167%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  DFFB2_1/Q_reg/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DFFB2_1/Q_reg/Q
                         net (fo=2, routed)           0.124     0.288    FA2/B_internal_2
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.333 r  FA2/C_OUT0/O
                         net (fo=1, routed)           0.000     0.333    FA2/C_OUT0_n_0
    SLICE_X42Y7          FDRE                                         r  FA2/C_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFA2_0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFA2_1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE                         0.000     0.000 r  DFFA2_0/Q_reg/C
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DFFA2_0/Q_reg/Q
                         net (fo=1, routed)           0.170     0.334    DFFA2_1/Q_reg_0
    SLICE_X42Y3          FDRE                                         r  DFFA2_1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFB2_1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FA2/S_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.209ns (62.457%)  route 0.126ns (37.543%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  DFFB2_1/Q_reg/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DFFB2_1/Q_reg/Q
                         net (fo=2, routed)           0.126     0.290    FA1/B_internal_2
    SLICE_X42Y7          LUT3 (Prop_lut3_I2_O)        0.045     0.335 r  FA1/S_i_1/O
                         net (fo=1, routed)           0.000     0.335    FA2/S0_0
    SLICE_X42Y7          FDRE                                         r  FA2/S_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFA3_0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFA3_1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE                         0.000     0.000 r  DFFA3_0/Q_reg/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFFA3_0/Q_reg/Q
                         net (fo=1, routed)           0.201     0.342    DFFA3_1/Q_reg_1
    SLICE_X43Y5          FDRE                                         r  DFFA3_1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFFB3_1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DFFB3_2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE                         0.000     0.000 r  DFFB3_1/Q_reg/C
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DFFB3_1/Q_reg/Q
                         net (fo=1, routed)           0.201     0.342    DFFB3_2/Q_reg_0
    SLICE_X43Y7          FDRE                                         r  DFFB3_2/Q_reg/D
  -------------------------------------------------------------------    -------------------





