<?xml version="1.0" encoding="UTF-8" standalone="no" ?>

<!--
In the following, notation used is

  lpddr4_b<m>_ch<n>
  
which means channel <n> of LPDDR3 bank <m> where both <m> & <n> are
zero-indexed.
  
LPDDR4 SDRAM controller supported interleaving for AXI NoC IP:

1) No interleaving - if i is in the range 0 to 3,

  CONFIG.CH0_LPDDR4_0_BOARD_INTERFACE = lpddr4_b<i>_ch0
  CONFIG.CH1_LPDDR4_0_BOARD_INTERFACE = lpddr4_b<i>_ch1

2) Two interleaved controllers - if i & j are in the range 0 to 3 where i != j,

  CONFIG.CH0_LPDDR4_0_BOARD_INTERFACE = lpddr4_b<i>_ch0
  CONFIG.CH1_LPDDR4_0_BOARD_INTERFACE = lpddr4_b<i>_ch1
  CONFIG.CH0_LPDDR4_1_BOARD_INTERFACE = lpddr4_b<j>_ch0
  CONFIG.CH1_LPDDR4_1_BOARD_INTERFACE = lpddr4_b<j>_ch1

  However, if bank 3 is used, it MUST be the 2nd interleaved bank, i.e. j = 3.
  For example, i = 3 and j = 1 is illegal whereas i = 1 and j = 3 is legal.
  
  This is because bank 3 can only run at LPDDR4-3200 speed and in order for its
  frequency settings to override those of the other (higher speed) banks, it
  must be the last interleaved bank.
  
3) Four interleaved controllers - if i, j, k are in the range 0 to 2 where
    i != j, i != k & j != k,

  CONFIG.CH0_LPDDR4_0_BOARD_INTERFACE = lpddr4_b<i>_ch0
  CONFIG.CH1_LPDDR4_0_BOARD_INTERFACE = lpddr4_b<i>_ch1
  CONFIG.CH0_LPDDR4_1_BOARD_INTERFACE = lpddr4_b<j>_ch0
  CONFIG.CH1_LPDDR4_1_BOARD_INTERFACE = lpddr4_b<j>_ch1
  CONFIG.CH0_LPDDR4_2_BOARD_INTERFACE = lpddr4_b<k>_ch0
  CONFIG.CH1_LPDDR4_2_BOARD_INTERFACE = lpddr4_b<k>_ch1
  CONFIG.CH0_LPDDR4_3_BOARD_INTERFACE = lpddr4_b3_ch0
  CONFIG.CH1_LPDDR4_3_BOARD_INTERFACE = lpddr4_b3_ch1
    
  The 4th interleaved bank MUST be bank 3.

  This is because bank 3 can only run at LPDDR4-3200 speed and in order for its
  frequency settings to override those of the other (higher speed) banks, it
  must be the last interleaved bank.
!-->

<board schema_version="2.2" vendor="alpha-data.com" name="admpa120_vp1202_2ms" display_name="ADM-PA120" url="https://www.alpha-data.com/product/adm-pa120/" preset_file="preset.xml" supports_ced="true">
  <images>
    <image name="admpa120_image.jpg" display_name="ADM-PA120" sub_type="board" resolution="high">
      <description>ADM-PA120 PCI Express Reconfigurable Computing Card"</description>
    </image>
  </images>
  
  <compatible_board_revisions>
    <!-- This board file is compatible with board revision 3 and later !-->
    <revision id="0">3</revision>
  </compatible_board_revisions>
  
  <file_version>1.0</file_version>
  
  <description>ADM-PA120 PCI Express Reconfigurable Computing Card (XCVP1202-2MS, Board Rev. 3+)</description>
  
  <parameters>
    <!-- 
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
    !-->
  </parameters>
  
  <jumpers>
  </jumpers>
  
  <components>
    <component name="part0" display_name="XCVP1202 ASoC" type="fpga" part_name="xcvp1202-vsva2785-2MHP-e-S" pin_map_file="part0_pins.xml" vendor="alpha-data.com" spec_url="https://www.alpha-data.com/product/adm-pa120/">
      <description>The XCVP1202 ASoC.</description> 

      <interfaces>
        <interface mode="master" name="ps_pmc_fixed_io" type="xilinx.com:interface:fixed_io_rtl:1.0" of_component="ps_pmc_fixed_io" preset_proc="ps_pmc_fixed_io_preset"> 
          <parameters>
            <parameter name="presets_special_handling"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="versal_cips" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="dummy" physical_port="dummy" dir="out" />
          </port_maps>
        </interface>
      
        <interface mode="master" name="ps_pmc_fixed_io_linux" type="xilinx.com:interface:fixed_io_rtl:1.0" of_component="ps_pmc_fixed_io" preset_proc="ps_pmc_fixed_io_linux_preset"> 
          <parameters>
            <parameter name="presets_special_handling"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="versal_cips" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="dummy" physical_port="dummy" dir="out" />
          </port_maps>
        </interface>
      
        <interface mode="master" name="ps_pmc_fixed_io_linux_qspis" type="xilinx.com:interface:fixed_io_rtl:1.0" of_component="ps_pmc_fixed_io" preset_proc="ps_pmc_fixed_io_linux_qspis_preset"> 
          <parameters>
            <parameter name="presets_special_handling"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="versal_cips" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="dummy" physical_port="dummy" dir="out" />
          </port_maps>
        </interface>
      
        <interface mode="master" name="ps_pmc_minimal" type="xilinx.com:interface:fixed_io_rtl:1.0" of_component="ps_pmc_fixed_io" preset_proc="ps_pmc_minimal_preset"> 
          <parameters>
            <parameter name="presets_special_handling"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="versal_cips" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="dummy" physical_port="dummy" dir="out" />
          </port_maps>
        </interface>
      
        <interface mode="master" name="lpddr4_b0_ch0" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="lpddr4_b0" preset_proc="lpddr4_c0c1c2_preset">
          <description>LPDDR4 SDRAM bank 0 channel 0.</description>
          
          <parameters>
            <parameter name="TYPE" value="CH0_LPDDR4"/>
            <parameter name="presets_special_handling"/>
          </parameters>
      
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="DQ_A" physical_port="lpddr4_0_ch0_dq_a" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_dq_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch0_dq_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_0_ch0_dq_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_0_ch0_dq_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_0_ch0_dq_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_0_ch0_dq_a5"/>
                <pin_map port_index="6" component_pin="lpddr4_0_ch0_dq_a6"/>
                <pin_map port_index="7" component_pin="lpddr4_0_ch0_dq_a7"/>
                <pin_map port_index="8" component_pin="lpddr4_0_ch0_dq_a8"/>
                <pin_map port_index="9" component_pin="lpddr4_0_ch0_dq_a9"/>
                <pin_map port_index="10" component_pin="lpddr4_0_ch0_dq_a10"/>
                <pin_map port_index="11" component_pin="lpddr4_0_ch0_dq_a11"/>
                <pin_map port_index="12" component_pin="lpddr4_0_ch0_dq_a12"/>
                <pin_map port_index="13" component_pin="lpddr4_0_ch0_dq_a13"/>
                <pin_map port_index="14" component_pin="lpddr4_0_ch0_dq_a14"/>
                <pin_map port_index="15" component_pin="lpddr4_0_ch0_dq_a15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQ_B" physical_port="lpddr4_0_ch0_dq_b" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_dq_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch0_dq_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_0_ch0_dq_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_0_ch0_dq_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_0_ch0_dq_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_0_ch0_dq_b5"/>
                <pin_map port_index="6" component_pin="lpddr4_0_ch0_dq_b6"/>
                <pin_map port_index="7" component_pin="lpddr4_0_ch0_dq_b7"/>
                <pin_map port_index="8" component_pin="lpddr4_0_ch0_dq_b8"/>
                <pin_map port_index="9" component_pin="lpddr4_0_ch0_dq_b9"/>
                <pin_map port_index="10" component_pin="lpddr4_0_ch0_dq_b10"/>
                <pin_map port_index="11" component_pin="lpddr4_0_ch0_dq_b11"/>
                <pin_map port_index="12" component_pin="lpddr4_0_ch0_dq_b12"/>
                <pin_map port_index="13" component_pin="lpddr4_0_ch0_dq_b13"/>
                <pin_map port_index="14" component_pin="lpddr4_0_ch0_dq_b14"/>
                <pin_map port_index="15" component_pin="lpddr4_0_ch0_dq_b15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_A" physical_port="lpddr4_0_ch0_dqs_t_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_dqs_t_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch0_dqs_t_a1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_B" physical_port="lpddr4_0_ch0_dqs_t_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_dqs_t_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch0_dqs_t_b1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_A" physical_port="lpddr4_0_ch0_dqs_c_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_dqs_c_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch0_dqs_c_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_B" physical_port="lpddr4_0_ch0_dqs_c_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_dqs_c_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch0_dqs_c_b1"/>
              </pin_maps>
            </port_map>
    
            <port_map logical_port="CA_A" physical_port="lpddr4_0_ch0_ca_a" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_ca_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch0_ca_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_0_ch0_ca_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_0_ch0_ca_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_0_ch0_ca_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_0_ch0_ca_a5"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CA_B" physical_port="lpddr4_0_ch0_ca_b" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_ca_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch0_ca_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_0_ch0_ca_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_0_ch0_ca_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_0_ch0_ca_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_0_ch0_ca_b5"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_A" physical_port="lpddr4_0_ch0_cs_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_cs_a0"/>
                <!-- CS_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_0_ch0_cs_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_B" physical_port="lpddr4_0_ch0_cs_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_cs_b0"/>
                <!-- CS_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_0_ch0_cs_b1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_T_A" physical_port="lpddr4_0_ch0_ck_t_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_ck_t_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_T_B" physical_port="lpddr4_0_ch0_ck_t_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_ck_t_b0"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_C_A" physical_port="lpddr4_0_ch0_ck_c_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_ck_c_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_C_B" physical_port="lpddr4_0_ch0_ck_c_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_ck_c_b0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CKE_A" physical_port="lpddr4_0_ch0_cke_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_cke_a0"/>
                <!-- CKE_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_0_ch0_cke_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CKE_B" physical_port="lpddr4_0_ch0_cke_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_cke_b0"/>
                <!-- CKE_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_0_ch0_cke_b1"/> !-->
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_A" physical_port="lpddr4_0_ch0_dmi_a" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_dmi_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch0_dmi_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_B" physical_port="lpddr4_0_ch0_dmi_b" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_dmi_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch0_dmi_b1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="RESET_N" physical_port="lpddr4_0_ch0_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch0_reset_n0"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="lpddr4_b0_ch1" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="lpddr4_b0" preset_proc="lpddr4_c0c1c2_preset">
          <description>LPDDR4 SDRAM bank 0 channel 1.</description>
          
          <parameters>
            <parameter name="TYPE" value="CH1_LPDDR4"/>
            <parameter name="presets_special_handling"/>
          </parameters>
      
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="DQ_A" physical_port="lpddr4_0_ch1_dq_a" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_dq_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch1_dq_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_0_ch1_dq_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_0_ch1_dq_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_0_ch1_dq_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_0_ch1_dq_a5"/>
                <pin_map port_index="6" component_pin="lpddr4_0_ch1_dq_a6"/>
                <pin_map port_index="7" component_pin="lpddr4_0_ch1_dq_a7"/>
                <pin_map port_index="8" component_pin="lpddr4_0_ch1_dq_a8"/>
                <pin_map port_index="9" component_pin="lpddr4_0_ch1_dq_a9"/>
                <pin_map port_index="10" component_pin="lpddr4_0_ch1_dq_a10"/>
                <pin_map port_index="11" component_pin="lpddr4_0_ch1_dq_a11"/>
                <pin_map port_index="12" component_pin="lpddr4_0_ch1_dq_a12"/>
                <pin_map port_index="13" component_pin="lpddr4_0_ch1_dq_a13"/>
                <pin_map port_index="14" component_pin="lpddr4_0_ch1_dq_a14"/>
                <pin_map port_index="15" component_pin="lpddr4_0_ch1_dq_a15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQ_B" physical_port="lpddr4_0_ch1_dq_b" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_dq_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch1_dq_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_0_ch1_dq_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_0_ch1_dq_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_0_ch1_dq_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_0_ch1_dq_b5"/>
                <pin_map port_index="6" component_pin="lpddr4_0_ch1_dq_b6"/>
                <pin_map port_index="7" component_pin="lpddr4_0_ch1_dq_b7"/>
                <pin_map port_index="8" component_pin="lpddr4_0_ch1_dq_b8"/>
                <pin_map port_index="9" component_pin="lpddr4_0_ch1_dq_b9"/>
                <pin_map port_index="10" component_pin="lpddr4_0_ch1_dq_b10"/>
                <pin_map port_index="11" component_pin="lpddr4_0_ch1_dq_b11"/>
                <pin_map port_index="12" component_pin="lpddr4_0_ch1_dq_b12"/>
                <pin_map port_index="13" component_pin="lpddr4_0_ch1_dq_b13"/>
                <pin_map port_index="14" component_pin="lpddr4_0_ch1_dq_b14"/>
                <pin_map port_index="15" component_pin="lpddr4_0_ch1_dq_b15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_A" physical_port="lpddr4_0_ch1_dqs_t_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_dqs_t_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch1_dqs_t_a1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_B" physical_port="lpddr4_0_ch1_dqs_t_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_dqs_t_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch1_dqs_t_b1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_A" physical_port="lpddr4_0_ch1_dqs_c_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_dqs_c_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch1_dqs_c_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_B" physical_port="lpddr4_0_ch1_dqs_c_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_dqs_c_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch1_dqs_c_b1"/>
              </pin_maps>
            </port_map>
    
            <port_map logical_port="CA_A" physical_port="lpddr4_0_ch1_ca_a" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_ca_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch1_ca_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_0_ch1_ca_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_0_ch1_ca_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_0_ch1_ca_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_0_ch1_ca_a5"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CA_B" physical_port="lpddr4_0_ch1_ca_b" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_ca_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch1_ca_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_0_ch1_ca_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_0_ch1_ca_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_0_ch1_ca_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_0_ch1_ca_b5"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_A" physical_port="lpddr4_0_ch1_cs_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_cs_a0"/>
                <!-- CS_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_0_ch1_cs_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_B" physical_port="lpddr4_0_ch1_cs_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_cs_b0"/>
                <!-- CS_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_0_ch1_cs_b1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_T_A" physical_port="lpddr4_0_ch1_ck_t_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_ck_t_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_T_B" physical_port="lpddr4_0_ch1_ck_t_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_ck_t_b0"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_C_A" physical_port="lpddr4_0_ch1_ck_c_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_ck_c_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_C_B" physical_port="lpddr4_0_ch1_ck_c_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_ck_c_b0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CKE_A" physical_port="lpddr4_0_ch1_cke_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_cke_a0"/>
                <!-- CKE_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_0_ch1_cke_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CKE_B" physical_port="lpddr4_0_ch1_cke_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_cke_b0"/>
                <!-- CKE_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_0_ch1_cke_b1"/> !-->
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_A" physical_port="lpddr4_0_ch1_dmi_a" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_dmi_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch1_dmi_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_B" physical_port="lpddr4_0_ch1_dmi_b" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_dmi_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_0_ch1_dmi_b1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="RESET_N" physical_port="lpddr4_0_ch1_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_0_ch1_reset_n0"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="lpddr4_b1_ch0" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="lpddr4_b1" preset_proc="lpddr4_c0c1c2_preset">
          <description>LPDDR4 SDRAM bank 1 channel 0.</description>
          
          <parameters>
            <parameter name="TYPE" value="CH0_LPDDR4"/>
            <parameter name="presets_special_handling"/>
          </parameters>
      
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="DQ_A" physical_port="lpddr4_1_ch0_dq_a" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_dq_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch0_dq_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_1_ch0_dq_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_1_ch0_dq_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_1_ch0_dq_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_1_ch0_dq_a5"/>
                <pin_map port_index="6" component_pin="lpddr4_1_ch0_dq_a6"/>
                <pin_map port_index="7" component_pin="lpddr4_1_ch0_dq_a7"/>
                <pin_map port_index="8" component_pin="lpddr4_1_ch0_dq_a8"/>
                <pin_map port_index="9" component_pin="lpddr4_1_ch0_dq_a9"/>
                <pin_map port_index="10" component_pin="lpddr4_1_ch0_dq_a10"/>
                <pin_map port_index="11" component_pin="lpddr4_1_ch0_dq_a11"/>
                <pin_map port_index="12" component_pin="lpddr4_1_ch0_dq_a12"/>
                <pin_map port_index="13" component_pin="lpddr4_1_ch0_dq_a13"/>
                <pin_map port_index="14" component_pin="lpddr4_1_ch0_dq_a14"/>
                <pin_map port_index="15" component_pin="lpddr4_1_ch0_dq_a15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQ_B" physical_port="lpddr4_1_ch0_dq_b" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_dq_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch0_dq_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_1_ch0_dq_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_1_ch0_dq_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_1_ch0_dq_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_1_ch0_dq_b5"/>
                <pin_map port_index="6" component_pin="lpddr4_1_ch0_dq_b6"/>
                <pin_map port_index="7" component_pin="lpddr4_1_ch0_dq_b7"/>
                <pin_map port_index="8" component_pin="lpddr4_1_ch0_dq_b8"/>
                <pin_map port_index="9" component_pin="lpddr4_1_ch0_dq_b9"/>
                <pin_map port_index="10" component_pin="lpddr4_1_ch0_dq_b10"/>
                <pin_map port_index="11" component_pin="lpddr4_1_ch0_dq_b11"/>
                <pin_map port_index="12" component_pin="lpddr4_1_ch0_dq_b12"/>
                <pin_map port_index="13" component_pin="lpddr4_1_ch0_dq_b13"/>
                <pin_map port_index="14" component_pin="lpddr4_1_ch0_dq_b14"/>
                <pin_map port_index="15" component_pin="lpddr4_1_ch0_dq_b15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_A" physical_port="lpddr4_1_ch0_dqs_t_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_dqs_t_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch0_dqs_t_a1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_B" physical_port="lpddr4_1_ch0_dqs_t_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_dqs_t_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch0_dqs_t_b1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_A" physical_port="lpddr4_1_ch0_dqs_c_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_dqs_c_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch0_dqs_c_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_B" physical_port="lpddr4_1_ch0_dqs_c_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_dqs_c_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch0_dqs_c_b1"/>
              </pin_maps>
            </port_map>
    
            <port_map logical_port="CA_A" physical_port="lpddr4_1_ch0_ca_a" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_ca_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch0_ca_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_1_ch0_ca_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_1_ch0_ca_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_1_ch0_ca_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_1_ch0_ca_a5"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CA_B" physical_port="lpddr4_1_ch0_ca_b" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_ca_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch0_ca_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_1_ch0_ca_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_1_ch0_ca_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_1_ch0_ca_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_1_ch0_ca_b5"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_A" physical_port="lpddr4_1_ch0_cs_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_cs_a0"/>
                <!-- CS_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_1_ch0_cs_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_B" physical_port="lpddr4_1_ch0_cs_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_cs_b0"/>
                <!-- CS_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_1_ch0_cs_b1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_T_A" physical_port="lpddr4_1_ch0_ck_t_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_ck_t_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_T_B" physical_port="lpddr4_1_ch0_ck_t_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_ck_t_b0"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_C_A" physical_port="lpddr4_1_ch0_ck_c_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_ck_c_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_C_B" physical_port="lpddr4_1_ch0_ck_c_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_ck_c_b0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CKE_A" physical_port="lpddr4_1_ch0_cke_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_cke_a0"/>
                <!-- CKE_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_1_ch0_cke_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CKE_B" physical_port="lpddr4_1_ch0_cke_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_cke_b0"/>
                <!-- CKE_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_1_ch0_cke_b1"/> !-->
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_A" physical_port="lpddr4_1_ch0_dmi_a" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_dmi_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch0_dmi_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_B" physical_port="lpddr4_1_ch0_dmi_b" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_dmi_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch0_dmi_b1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="RESET_N" physical_port="lpddr4_1_ch0_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch0_reset_n0"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="lpddr4_b1_ch1" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="lpddr4_b1" preset_proc="lpddr4_c0c1c2_preset">
          <description>LPDDR4 SDRAM bank 1 channel 1.</description>
          
          <parameters>
            <parameter name="TYPE" value="CH1_LPDDR4"/>
            <parameter name="presets_special_handling"/>
          </parameters>
      
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="DQ_A" physical_port="lpddr4_1_ch1_dq_a" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_dq_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch1_dq_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_1_ch1_dq_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_1_ch1_dq_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_1_ch1_dq_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_1_ch1_dq_a5"/>
                <pin_map port_index="6" component_pin="lpddr4_1_ch1_dq_a6"/>
                <pin_map port_index="7" component_pin="lpddr4_1_ch1_dq_a7"/>
                <pin_map port_index="8" component_pin="lpddr4_1_ch1_dq_a8"/>
                <pin_map port_index="9" component_pin="lpddr4_1_ch1_dq_a9"/>
                <pin_map port_index="10" component_pin="lpddr4_1_ch1_dq_a10"/>
                <pin_map port_index="11" component_pin="lpddr4_1_ch1_dq_a11"/>
                <pin_map port_index="12" component_pin="lpddr4_1_ch1_dq_a12"/>
                <pin_map port_index="13" component_pin="lpddr4_1_ch1_dq_a13"/>
                <pin_map port_index="14" component_pin="lpddr4_1_ch1_dq_a14"/>
                <pin_map port_index="15" component_pin="lpddr4_1_ch1_dq_a15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQ_B" physical_port="lpddr4_1_ch1_dq_b" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_dq_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch1_dq_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_1_ch1_dq_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_1_ch1_dq_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_1_ch1_dq_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_1_ch1_dq_b5"/>
                <pin_map port_index="6" component_pin="lpddr4_1_ch1_dq_b6"/>
                <pin_map port_index="7" component_pin="lpddr4_1_ch1_dq_b7"/>
                <pin_map port_index="8" component_pin="lpddr4_1_ch1_dq_b8"/>
                <pin_map port_index="9" component_pin="lpddr4_1_ch1_dq_b9"/>
                <pin_map port_index="10" component_pin="lpddr4_1_ch1_dq_b10"/>
                <pin_map port_index="11" component_pin="lpddr4_1_ch1_dq_b11"/>
                <pin_map port_index="12" component_pin="lpddr4_1_ch1_dq_b12"/>
                <pin_map port_index="13" component_pin="lpddr4_1_ch1_dq_b13"/>
                <pin_map port_index="14" component_pin="lpddr4_1_ch1_dq_b14"/>
                <pin_map port_index="15" component_pin="lpddr4_1_ch1_dq_b15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_A" physical_port="lpddr4_1_ch1_dqs_t_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_dqs_t_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch1_dqs_t_a1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_B" physical_port="lpddr4_1_ch1_dqs_t_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_dqs_t_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch1_dqs_t_b1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_A" physical_port="lpddr4_1_ch1_dqs_c_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_dqs_c_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch1_dqs_c_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_B" physical_port="lpddr4_1_ch1_dqs_c_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_dqs_c_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch1_dqs_c_b1"/>
              </pin_maps>
            </port_map>
    
            <port_map logical_port="CA_A" physical_port="lpddr4_1_ch1_ca_a" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_ca_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch1_ca_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_1_ch1_ca_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_1_ch1_ca_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_1_ch1_ca_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_1_ch1_ca_a5"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CA_B" physical_port="lpddr4_1_ch1_ca_b" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_ca_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch1_ca_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_1_ch1_ca_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_1_ch1_ca_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_1_ch1_ca_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_1_ch1_ca_b5"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_A" physical_port="lpddr4_1_ch1_cs_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_cs_a0"/>
                <!-- CS_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_1_ch1_cs_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_B" physical_port="lpddr4_1_ch1_cs_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_cs_b0"/>
                <!-- CS_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_1_ch1_cs_b1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_T_A" physical_port="lpddr4_1_ch1_ck_t_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_ck_t_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_T_B" physical_port="lpddr4_1_ch1_ck_t_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_ck_t_b0"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_C_A" physical_port="lpddr4_1_ch1_ck_c_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_ck_c_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_C_B" physical_port="lpddr4_1_ch1_ck_c_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_ck_c_b0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CKE_A" physical_port="lpddr4_1_ch1_cke_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_cke_a0"/>
                <!-- CKE_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_1_ch1_cke_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CKE_B" physical_port="lpddr4_1_ch1_cke_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_cke_b0"/>
                <!-- CKE_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_1_ch1_cke_b1"/> !-->
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_A" physical_port="lpddr4_1_ch1_dmi_a" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_dmi_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch1_dmi_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_B" physical_port="lpddr4_1_ch1_dmi_b" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_dmi_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_1_ch1_dmi_b1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="RESET_N" physical_port="lpddr4_1_ch1_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_1_ch1_reset_n0"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="lpddr4_b2_ch0" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="lpddr4_b2" preset_proc="lpddr4_c0c1c2_preset">
          <description>LPDDR4 SDRAM bank 2 channel 0.</description>
          
          <parameters>
            <parameter name="TYPE" value="CH0_LPDDR4"/>
            <parameter name="presets_special_handling"/>
          </parameters>
      
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="DQ_A" physical_port="lpddr4_2_ch0_dq_a" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_dq_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch0_dq_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_2_ch0_dq_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_2_ch0_dq_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_2_ch0_dq_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_2_ch0_dq_a5"/>
                <pin_map port_index="6" component_pin="lpddr4_2_ch0_dq_a6"/>
                <pin_map port_index="7" component_pin="lpddr4_2_ch0_dq_a7"/>
                <pin_map port_index="8" component_pin="lpddr4_2_ch0_dq_a8"/>
                <pin_map port_index="9" component_pin="lpddr4_2_ch0_dq_a9"/>
                <pin_map port_index="10" component_pin="lpddr4_2_ch0_dq_a10"/>
                <pin_map port_index="11" component_pin="lpddr4_2_ch0_dq_a11"/>
                <pin_map port_index="12" component_pin="lpddr4_2_ch0_dq_a12"/>
                <pin_map port_index="13" component_pin="lpddr4_2_ch0_dq_a13"/>
                <pin_map port_index="14" component_pin="lpddr4_2_ch0_dq_a14"/>
                <pin_map port_index="15" component_pin="lpddr4_2_ch0_dq_a15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQ_B" physical_port="lpddr4_2_ch0_dq_b" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_dq_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch0_dq_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_2_ch0_dq_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_2_ch0_dq_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_2_ch0_dq_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_2_ch0_dq_b5"/>
                <pin_map port_index="6" component_pin="lpddr4_2_ch0_dq_b6"/>
                <pin_map port_index="7" component_pin="lpddr4_2_ch0_dq_b7"/>
                <pin_map port_index="8" component_pin="lpddr4_2_ch0_dq_b8"/>
                <pin_map port_index="9" component_pin="lpddr4_2_ch0_dq_b9"/>
                <pin_map port_index="10" component_pin="lpddr4_2_ch0_dq_b10"/>
                <pin_map port_index="11" component_pin="lpddr4_2_ch0_dq_b11"/>
                <pin_map port_index="12" component_pin="lpddr4_2_ch0_dq_b12"/>
                <pin_map port_index="13" component_pin="lpddr4_2_ch0_dq_b13"/>
                <pin_map port_index="14" component_pin="lpddr4_2_ch0_dq_b14"/>
                <pin_map port_index="15" component_pin="lpddr4_2_ch0_dq_b15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_A" physical_port="lpddr4_2_ch0_dqs_t_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_dqs_t_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch0_dqs_t_a1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_B" physical_port="lpddr4_2_ch0_dqs_t_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_dqs_t_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch0_dqs_t_b1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_A" physical_port="lpddr4_2_ch0_dqs_c_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_dqs_c_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch0_dqs_c_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_B" physical_port="lpddr4_2_ch0_dqs_c_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_dqs_c_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch0_dqs_c_b1"/>
              </pin_maps>
            </port_map>
    
            <port_map logical_port="CA_A" physical_port="lpddr4_2_ch0_ca_a" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_ca_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch0_ca_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_2_ch0_ca_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_2_ch0_ca_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_2_ch0_ca_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_2_ch0_ca_a5"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CA_B" physical_port="lpddr4_2_ch0_ca_b" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_ca_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch0_ca_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_2_ch0_ca_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_2_ch0_ca_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_2_ch0_ca_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_2_ch0_ca_b5"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_A" physical_port="lpddr4_2_ch0_cs_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_cs_a0"/>
                <!-- CS_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_2_ch0_cs_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_B" physical_port="lpddr4_2_ch0_cs_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_cs_b0"/>
                <!-- CS_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_2_ch0_cs_b1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_T_A" physical_port="lpddr4_2_ch0_ck_t_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_ck_t_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_T_B" physical_port="lpddr4_2_ch0_ck_t_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_ck_t_b0"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_C_A" physical_port="lpddr4_2_ch0_ck_c_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_ck_c_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_C_B" physical_port="lpddr4_2_ch0_ck_c_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_ck_c_b0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CKE_A" physical_port="lpddr4_2_ch0_cke_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_cke_a0"/>
                <!-- CKE_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_2_ch0_cke_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CKE_B" physical_port="lpddr4_2_ch0_cke_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_cke_b0"/>
                <!-- CKE_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_2_ch0_cke_b1"/> !-->
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_A" physical_port="lpddr4_2_ch0_dmi_a" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_dmi_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch0_dmi_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_B" physical_port="lpddr4_2_ch0_dmi_b" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_dmi_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch0_dmi_b1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="RESET_N" physical_port="lpddr4_2_ch0_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch0_reset_n0"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="lpddr4_b2_ch1" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="lpddr4_b2" preset_proc="lpddr4_c0c1c2_preset">
          <description>LPDDR4 SDRAM bank 2 channel 1.</description>
          
          <parameters>
            <parameter name="TYPE" value="CH1_LPDDR4"/>
            <parameter name="presets_special_handling"/>
          </parameters>
      
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="DQ_A" physical_port="lpddr4_2_ch1_dq_a" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_dq_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch1_dq_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_2_ch1_dq_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_2_ch1_dq_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_2_ch1_dq_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_2_ch1_dq_a5"/>
                <pin_map port_index="6" component_pin="lpddr4_2_ch1_dq_a6"/>
                <pin_map port_index="7" component_pin="lpddr4_2_ch1_dq_a7"/>
                <pin_map port_index="8" component_pin="lpddr4_2_ch1_dq_a8"/>
                <pin_map port_index="9" component_pin="lpddr4_2_ch1_dq_a9"/>
                <pin_map port_index="10" component_pin="lpddr4_2_ch1_dq_a10"/>
                <pin_map port_index="11" component_pin="lpddr4_2_ch1_dq_a11"/>
                <pin_map port_index="12" component_pin="lpddr4_2_ch1_dq_a12"/>
                <pin_map port_index="13" component_pin="lpddr4_2_ch1_dq_a13"/>
                <pin_map port_index="14" component_pin="lpddr4_2_ch1_dq_a14"/>
                <pin_map port_index="15" component_pin="lpddr4_2_ch1_dq_a15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQ_B" physical_port="lpddr4_2_ch1_dq_b" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_dq_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch1_dq_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_2_ch1_dq_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_2_ch1_dq_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_2_ch1_dq_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_2_ch1_dq_b5"/>
                <pin_map port_index="6" component_pin="lpddr4_2_ch1_dq_b6"/>
                <pin_map port_index="7" component_pin="lpddr4_2_ch1_dq_b7"/>
                <pin_map port_index="8" component_pin="lpddr4_2_ch1_dq_b8"/>
                <pin_map port_index="9" component_pin="lpddr4_2_ch1_dq_b9"/>
                <pin_map port_index="10" component_pin="lpddr4_2_ch1_dq_b10"/>
                <pin_map port_index="11" component_pin="lpddr4_2_ch1_dq_b11"/>
                <pin_map port_index="12" component_pin="lpddr4_2_ch1_dq_b12"/>
                <pin_map port_index="13" component_pin="lpddr4_2_ch1_dq_b13"/>
                <pin_map port_index="14" component_pin="lpddr4_2_ch1_dq_b14"/>
                <pin_map port_index="15" component_pin="lpddr4_2_ch1_dq_b15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_A" physical_port="lpddr4_2_ch1_dqs_t_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_dqs_t_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch1_dqs_t_a1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_B" physical_port="lpddr4_2_ch1_dqs_t_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_dqs_t_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch1_dqs_t_b1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_A" physical_port="lpddr4_2_ch1_dqs_c_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_dqs_c_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch1_dqs_c_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_B" physical_port="lpddr4_2_ch1_dqs_c_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_dqs_c_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch1_dqs_c_b1"/>
              </pin_maps>
            </port_map>
    
            <port_map logical_port="CA_A" physical_port="lpddr4_2_ch1_ca_a" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_ca_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch1_ca_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_2_ch1_ca_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_2_ch1_ca_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_2_ch1_ca_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_2_ch1_ca_a5"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CA_B" physical_port="lpddr4_2_ch1_ca_b" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_ca_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch1_ca_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_2_ch1_ca_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_2_ch1_ca_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_2_ch1_ca_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_2_ch1_ca_b5"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_A" physical_port="lpddr4_2_ch1_cs_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_cs_a0"/>
                <!-- CS_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_2_ch1_cs_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_B" physical_port="lpddr4_2_ch1_cs_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_cs_b0"/>
                <!-- CS_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_2_ch1_cs_b1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_T_A" physical_port="lpddr4_2_ch1_ck_t_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_ck_t_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_T_B" physical_port="lpddr4_2_ch1_ck_t_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_ck_t_b0"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_C_A" physical_port="lpddr4_2_ch1_ck_c_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_ck_c_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_C_B" physical_port="lpddr4_2_ch1_ck_c_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_ck_c_b0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CKE_A" physical_port="lpddr4_2_ch1_cke_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_cke_a0"/>
                <!-- CKE_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_2_ch1_cke_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CKE_B" physical_port="lpddr4_2_ch1_cke_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_cke_b0"/>
                <!-- CKE_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_2_ch1_cke_b1"/> !-->
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_A" physical_port="lpddr4_2_ch1_dmi_a" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_dmi_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch1_dmi_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_B" physical_port="lpddr4_2_ch1_dmi_b" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_dmi_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_2_ch1_dmi_b1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="RESET_N" physical_port="lpddr4_2_ch1_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_2_ch1_reset_n0"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="lpddr4_b3_ch0" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="lpddr4_b3" preset_proc="lpddr4_c3_preset">
          <description>LPDDR4 SDRAM bank 3 channel 0.</description>
          
          <parameters>
            <parameter name="TYPE" value="CH0_LPDDR4"/>
            <parameter name="presets_special_handling"/>
          </parameters>
      
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="DQ_A" physical_port="lpddr4_3_ch0_dq_a" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_dq_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch0_dq_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_3_ch0_dq_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_3_ch0_dq_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_3_ch0_dq_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_3_ch0_dq_a5"/>
                <pin_map port_index="6" component_pin="lpddr4_3_ch0_dq_a6"/>
                <pin_map port_index="7" component_pin="lpddr4_3_ch0_dq_a7"/>
                <pin_map port_index="8" component_pin="lpddr4_3_ch0_dq_a8"/>
                <pin_map port_index="9" component_pin="lpddr4_3_ch0_dq_a9"/>
                <pin_map port_index="10" component_pin="lpddr4_3_ch0_dq_a10"/>
                <pin_map port_index="11" component_pin="lpddr4_3_ch0_dq_a11"/>
                <pin_map port_index="12" component_pin="lpddr4_3_ch0_dq_a12"/>
                <pin_map port_index="13" component_pin="lpddr4_3_ch0_dq_a13"/>
                <pin_map port_index="14" component_pin="lpddr4_3_ch0_dq_a14"/>
                <pin_map port_index="15" component_pin="lpddr4_3_ch0_dq_a15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQ_B" physical_port="lpddr4_3_ch0_dq_b" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_dq_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch0_dq_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_3_ch0_dq_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_3_ch0_dq_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_3_ch0_dq_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_3_ch0_dq_b5"/>
                <pin_map port_index="6" component_pin="lpddr4_3_ch0_dq_b6"/>
                <pin_map port_index="7" component_pin="lpddr4_3_ch0_dq_b7"/>
                <pin_map port_index="8" component_pin="lpddr4_3_ch0_dq_b8"/>
                <pin_map port_index="9" component_pin="lpddr4_3_ch0_dq_b9"/>
                <pin_map port_index="10" component_pin="lpddr4_3_ch0_dq_b10"/>
                <pin_map port_index="11" component_pin="lpddr4_3_ch0_dq_b11"/>
                <pin_map port_index="12" component_pin="lpddr4_3_ch0_dq_b12"/>
                <pin_map port_index="13" component_pin="lpddr4_3_ch0_dq_b13"/>
                <pin_map port_index="14" component_pin="lpddr4_3_ch0_dq_b14"/>
                <pin_map port_index="15" component_pin="lpddr4_3_ch0_dq_b15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_A" physical_port="lpddr4_3_ch0_dqs_t_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_dqs_t_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch0_dqs_t_a1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_B" physical_port="lpddr4_3_ch0_dqs_t_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_dqs_t_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch0_dqs_t_b1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_A" physical_port="lpddr4_3_ch0_dqs_c_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_dqs_c_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch0_dqs_c_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_B" physical_port="lpddr4_3_ch0_dqs_c_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_dqs_c_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch0_dqs_c_b1"/>
              </pin_maps>
            </port_map>
    
            <port_map logical_port="CA_A" physical_port="lpddr4_3_ch0_ca_a" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_ca_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch0_ca_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_3_ch0_ca_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_3_ch0_ca_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_3_ch0_ca_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_3_ch0_ca_a5"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CA_B" physical_port="lpddr4_3_ch0_ca_b" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_ca_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch0_ca_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_3_ch0_ca_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_3_ch0_ca_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_3_ch0_ca_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_3_ch0_ca_b5"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_A" physical_port="lpddr4_3_ch0_cs_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_cs_a0"/>
                <!-- CS_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_3_ch0_cs_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_B" physical_port="lpddr4_3_ch0_cs_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_cs_b0"/>
                <!-- CS_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_3_ch0_cs_b1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_T_A" physical_port="lpddr4_3_ch0_ck_t_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_ck_t_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_T_B" physical_port="lpddr4_3_ch0_ck_t_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_ck_t_b0"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_C_A" physical_port="lpddr4_3_ch0_ck_c_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_ck_c_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_C_B" physical_port="lpddr4_3_ch0_ck_c_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_ck_c_b0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CKE_A" physical_port="lpddr4_3_ch0_cke_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_cke_a0"/>
                <!-- CKE_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_3_ch0_cke_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CKE_B" physical_port="lpddr4_3_ch0_cke_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_cke_b0"/>
                <!-- CKE_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_3_ch0_cke_b1"/> !-->
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_A" physical_port="lpddr4_3_ch0_dmi_a" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_dmi_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch0_dmi_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_B" physical_port="lpddr4_3_ch0_dmi_b" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_dmi_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch0_dmi_b1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="RESET_N" physical_port="lpddr4_3_ch0_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch0_reset_n0"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="lpddr4_b3_ch1" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="lpddr4_b3" preset_proc="lpddr4_c3_preset">
          <description>LPDDR4 SDRAM bank 3 channel 1.</description>
          
          <parameters>
            <parameter name="TYPE" value="CH1_LPDDR4"/>
            <parameter name="presets_special_handling"/>
          </parameters>
      
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="DQ_A" physical_port="lpddr4_3_ch1_dq_a" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_dq_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch1_dq_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_3_ch1_dq_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_3_ch1_dq_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_3_ch1_dq_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_3_ch1_dq_a5"/>
                <pin_map port_index="6" component_pin="lpddr4_3_ch1_dq_a6"/>
                <pin_map port_index="7" component_pin="lpddr4_3_ch1_dq_a7"/>
                <pin_map port_index="8" component_pin="lpddr4_3_ch1_dq_a8"/>
                <pin_map port_index="9" component_pin="lpddr4_3_ch1_dq_a9"/>
                <pin_map port_index="10" component_pin="lpddr4_3_ch1_dq_a10"/>
                <pin_map port_index="11" component_pin="lpddr4_3_ch1_dq_a11"/>
                <pin_map port_index="12" component_pin="lpddr4_3_ch1_dq_a12"/>
                <pin_map port_index="13" component_pin="lpddr4_3_ch1_dq_a13"/>
                <pin_map port_index="14" component_pin="lpddr4_3_ch1_dq_a14"/>
                <pin_map port_index="15" component_pin="lpddr4_3_ch1_dq_a15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQ_B" physical_port="lpddr4_3_ch1_dq_b" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_dq_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch1_dq_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_3_ch1_dq_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_3_ch1_dq_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_3_ch1_dq_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_3_ch1_dq_b5"/>
                <pin_map port_index="6" component_pin="lpddr4_3_ch1_dq_b6"/>
                <pin_map port_index="7" component_pin="lpddr4_3_ch1_dq_b7"/>
                <pin_map port_index="8" component_pin="lpddr4_3_ch1_dq_b8"/>
                <pin_map port_index="9" component_pin="lpddr4_3_ch1_dq_b9"/>
                <pin_map port_index="10" component_pin="lpddr4_3_ch1_dq_b10"/>
                <pin_map port_index="11" component_pin="lpddr4_3_ch1_dq_b11"/>
                <pin_map port_index="12" component_pin="lpddr4_3_ch1_dq_b12"/>
                <pin_map port_index="13" component_pin="lpddr4_3_ch1_dq_b13"/>
                <pin_map port_index="14" component_pin="lpddr4_3_ch1_dq_b14"/>
                <pin_map port_index="15" component_pin="lpddr4_3_ch1_dq_b15"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_A" physical_port="lpddr4_3_ch1_dqs_t_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_dqs_t_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch1_dqs_t_a1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="DQS_T_B" physical_port="lpddr4_3_ch1_dqs_t_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_dqs_t_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch1_dqs_t_b1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_A" physical_port="lpddr4_3_ch1_dqs_c_a" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_dqs_c_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch1_dqs_c_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DQS_C_B" physical_port="lpddr4_3_ch1_dqs_c_b" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_dqs_c_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch1_dqs_c_b1"/>
              </pin_maps>
            </port_map>
    
            <port_map logical_port="CA_A" physical_port="lpddr4_3_ch1_ca_a" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_ca_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch1_ca_a1"/>
                <pin_map port_index="2" component_pin="lpddr4_3_ch1_ca_a2"/>
                <pin_map port_index="3" component_pin="lpddr4_3_ch1_ca_a3"/>
                <pin_map port_index="4" component_pin="lpddr4_3_ch1_ca_a4"/>
                <pin_map port_index="5" component_pin="lpddr4_3_ch1_ca_a5"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CA_B" physical_port="lpddr4_3_ch1_ca_b" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_ca_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch1_ca_b1"/>
                <pin_map port_index="2" component_pin="lpddr4_3_ch1_ca_b2"/>
                <pin_map port_index="3" component_pin="lpddr4_3_ch1_ca_b3"/>
                <pin_map port_index="4" component_pin="lpddr4_3_ch1_ca_b4"/>
                <pin_map port_index="5" component_pin="lpddr4_3_ch1_ca_b5"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_A" physical_port="lpddr4_3_ch1_cs_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_cs_a0"/>
                <!-- CS_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_3_ch1_cs_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CS_B" physical_port="lpddr4_3_ch1_cs_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_cs_b0"/>
                <!-- CS_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_3_ch1_cs_b1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_T_A" physical_port="lpddr4_3_ch1_ck_t_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_ck_t_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_T_B" physical_port="lpddr4_3_ch1_ck_t_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_ck_t_b0"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="CK_C_A" physical_port="lpddr4_3_ch1_ck_c_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_ck_c_a0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CK_C_B" physical_port="lpddr4_3_ch1_ck_c_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_ck_c_b0"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="CKE_A" physical_port="lpddr4_3_ch1_cke_a" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_cke_a0"/>
                <!-- CKE_A1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_3_ch1_cke_a1"/> !-->
              </pin_maps>
            </port_map>

            <port_map logical_port="CKE_B" physical_port="lpddr4_3_ch1_cke_b" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_cke_b0"/>
                <!-- CKE_B1 reserved for future expansion !-->
                <!-- <pin_map port_index="1" component_pin="lpddr4_3_ch1_cke_b1"/> !-->
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_A" physical_port="lpddr4_3_ch1_dmi_a" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_dmi_a0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch1_dmi_a1"/>
              </pin_maps>
            </port_map>
        
            <port_map logical_port="DMI_B" physical_port="lpddr4_3_ch1_dmi_b" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_dmi_b0"/>
                <pin_map port_index="1" component_pin="lpddr4_3_ch1_dmi_b1"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="RESET_N" physical_port="lpddr4_3_ch1_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="lpddr4_3_ch1_reset_n0"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        
        <interface mode="slave" name="lpddr4_b0_sys_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="lpddr4_b0_sys_clk" preset_proc="sysclk0_preset">
          <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="c0_sys_clk_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mem_clk_0_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="c0_sys_clk_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mem_clk_0_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="lpddr4_b1_sys_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="lpddr4_b1_sys_clk" preset_proc="sysclk1_preset">
          <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="c1_sys_clk_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mem_clk_1_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="c1_sys_clk_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mem_clk_1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="lpddr4_b2_sys_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="lpddr4_b2_sys_clk" preset_proc="sysclk2_preset">
          <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="c2_sys_clk_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mem_clk_2_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="c2_sys_clk_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mem_clk_2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="lpddr4_b3_sys_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="lpddr4_b3_sys_clk" preset_proc="sysclk3_preset">
          <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="c3_sys_clk_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mem_clk_3_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="c3_sys_clk_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mem_clk_3_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <!--
        <interface mode="slave" name="perst_pl_l" type="xilinx.com:signal:reset_rtl:1.0" of_component="pcie_edge">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="RST" physical_port="perst_pl_l" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="perst_pl_l"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>
        !-->
        
        <!--
        <interface mode="master" name="pcie_x16_gen4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pcie_edge">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_x16_txn" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
                <pin_map port_index="1" component_pin="pcie_tx1_n"/>
                <pin_map port_index="2" component_pin="pcie_tx2_n"/>
                <pin_map port_index="3" component_pin="pcie_tx3_n"/>
                <pin_map port_index="4" component_pin="pcie_tx4_n"/>
                <pin_map port_index="5" component_pin="pcie_tx5_n"/>
                <pin_map port_index="6" component_pin="pcie_tx6_n"/>
                <pin_map port_index="7" component_pin="pcie_tx7_n"/>
                <pin_map port_index="8" component_pin="pcie_tx8_n"/>
                <pin_map port_index="9" component_pin="pcie_tx9_n"/>
                <pin_map port_index="10" component_pin="pcie_tx10_n"/>
                <pin_map port_index="11" component_pin="pcie_tx11_n"/>
                <pin_map port_index="12" component_pin="pcie_tx12_n"/>
                <pin_map port_index="13" component_pin="pcie_tx13_n"/>
                <pin_map port_index="14" component_pin="pcie_tx14_n"/>
                <pin_map port_index="15" component_pin="pcie_tx15_n"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="rxn" physical_port="pcie_x16_rxn" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
                <pin_map port_index="1" component_pin="pcie_rx1_n"/>
                <pin_map port_index="2" component_pin="pcie_rx2_n"/>
                <pin_map port_index="3" component_pin="pcie_rx3_n"/>
                <pin_map port_index="4" component_pin="pcie_rx4_n"/>
                <pin_map port_index="5" component_pin="pcie_rx5_n"/>
                <pin_map port_index="6" component_pin="pcie_rx6_n"/>
                <pin_map port_index="7" component_pin="pcie_rx7_n"/>
                <pin_map port_index="8" component_pin="pcie_rx8_n"/>
                <pin_map port_index="9" component_pin="pcie_rx9_n"/>
                <pin_map port_index="10" component_pin="pcie_rx10_n"/>
                <pin_map port_index="11" component_pin="pcie_rx11_n"/>
                <pin_map port_index="12" component_pin="pcie_rx12_n"/>
                <pin_map port_index="13" component_pin="pcie_rx13_n"/>
                <pin_map port_index="14" component_pin="pcie_rx14_n"/>
                <pin_map port_index="15" component_pin="pcie_rx15_n"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="txn" physical_port="pcie_x16_txp" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
                <pin_map port_index="1" component_pin="pcie_tx1_p"/>
                <pin_map port_index="2" component_pin="pcie_tx2_p"/>
                <pin_map port_index="3" component_pin="pcie_tx3_p"/>
                <pin_map port_index="4" component_pin="pcie_tx4_p"/>
                <pin_map port_index="5" component_pin="pcie_tx5_p"/>
                <pin_map port_index="6" component_pin="pcie_tx6_p"/>
                <pin_map port_index="7" component_pin="pcie_tx7_p"/>
                <pin_map port_index="8" component_pin="pcie_tx8_p"/>
                <pin_map port_index="9" component_pin="pcie_tx9_p"/>
                <pin_map port_index="10" component_pin="pcie_tx10_p"/>
                <pin_map port_index="11" component_pin="pcie_tx11_p"/>
                <pin_map port_index="12" component_pin="pcie_tx12_p"/>
                <pin_map port_index="13" component_pin="pcie_tx13_p"/>
                <pin_map port_index="14" component_pin="pcie_tx14_p"/>
                <pin_map port_index="15" component_pin="pcie_tx15_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="rxn" physical_port="pcie_x16_rxp" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
                <pin_map port_index="1" component_pin="pcie_rx1_p"/>
                <pin_map port_index="2" component_pin="pcie_rx2_p"/>
                <pin_map port_index="3" component_pin="pcie_rx3_p"/>
                <pin_map port_index="4" component_pin="pcie_rx4_p"/>
                <pin_map port_index="5" component_pin="pcie_rx5_p"/>
                <pin_map port_index="6" component_pin="pcie_rx6_p"/>
                <pin_map port_index="7" component_pin="pcie_rx7_p"/>
                <pin_map port_index="8" component_pin="pcie_rx8_p"/>
                <pin_map port_index="9" component_pin="pcie_rx9_p"/>
                <pin_map port_index="10" component_pin="pcie_rx10_p"/>
                <pin_map port_index="11" component_pin="pcie_rx11_p"/>
                <pin_map port_index="12" component_pin="pcie_rx12_p"/>
                <pin_map port_index="13" component_pin="pcie_rx13_p"/>
                <pin_map port_index="14" component_pin="pcie_rx14_p"/>
                <pin_map port_index="15" component_pin="pcie_rx15_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          
          <parameters>
            <parameter name="block_location" value="X1Y1"/>
          </parameters>
        </interface>
        !-->
        
        <interface mode="slave" name="pcie_refclk_0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk_0" preset_proc="pcie_refclk_0_preset">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="pcie_refclk_0_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_refclk_0_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="pcie_refclk_0_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_refclk_0_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="pcie_refclk_1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk_1" preset_proc="pcie_refclk_1_preset">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="pcie_refclk_1_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_refclk_1_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="pcie_refclk_1_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_refclk_1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="pcie_lcl_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_lcl_refclk" preset_proc="pcie_lcl_refclk_preset">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="pcie_lcl_refclk_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_lcl_refclk_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="pcie_lcl_refclk_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_lcl_refclk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="slave" name="fabric_clk" type="xilinx.com:signal:clock_rtl:1.0" of_component="fabric_clk">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          
          <port_maps>
            <port_map logical_port="CLK" physical_port="fabric_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fabric_clk"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="slave" name="mgt_progclk_0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="mgt_progclk_0" preset_proc="mgt_progclk_0_preset">
          <parameters>
            <parameter name="frequency" value="161132813"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="mgt_progclk_0_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_progclk_0_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="mgt_progclk_0_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_progclk_0_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="mgt_progclk_1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="mgt_progclk_1" preset_proc="mgt_progclk_1_preset">
          <parameters>
            <parameter name="frequency" value="161132813"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="mgt_progclk_1_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_progclk_1_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="mgt_progclk_1_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_progclk_1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="mgt_progclk_2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="mgt_progclk_2" preset_proc="mgt_progclk_2_preset">
          <parameters>
            <parameter name="frequency" value="161132813"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="mgt_progclk_2_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_progclk_2_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="mgt_progclk_2_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_progclk_2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="si5344_out0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5344_out0" preset_proc="si5344_out0_preset">
          <parameters>
            <parameter name="frequency" value="161132813"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5344_out0_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_out0_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5344_out0_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_out0_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="si5344_out1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5344_out1" preset_proc="si5344_out1_preset">
          <parameters>
            <parameter name="frequency" value="161132813"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5344_out1_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_out1_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5344_out1_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_out1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="si5344_out2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5344_out2" preset_proc="si5344_out2_preset">
          <parameters>
            <parameter name="frequency" value="161132813"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5344_out2_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_out2_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5344_out2_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_out2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="si5402_out1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5402_out1" preset_proc="si5402_out1_preset">
          <parameters>
            <parameter name="frequency" value="161132813"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5402_out1_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out1_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5402_out1_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="si5402_out2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5402_out2" preset_proc="si5402_out2_preset">
          <parameters>
            <parameter name="frequency" value="161132813"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5402_out2_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out2_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5402_out2_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="si5402_out3" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5402_out3" preset_proc="si5402_out3_preset">
          <parameters>
            <parameter name="frequency" value="161132813"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5402_out3_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out3_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5402_out3_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out3_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="si5402_out4" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5402_out4" preset_proc="si5402_out4_preset">
          <parameters>
            <parameter name="frequency" value="161132813"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5402_out4_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out4_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5402_out4_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out4_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="si5402_out5" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5402_out5" preset_proc="si5402_out5_preset">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5402_out5_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out5_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5402_out5_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out5_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="si5402_out6" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5402_out6" preset_proc="si5402_out6_preset">
          <parameters>
            <parameter name="frequency" value="161132813"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5402_out6_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out6_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5402_out6_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out6_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="si5402_out7" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5402_out7" preset_proc="si5402_out7_preset">
          <parameters>
            <parameter name="frequency" value="161132813"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5402_out7_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out7_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5402_out7_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_out7_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="si5402_in0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5402_in0" preset_proc="si5402_in0_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5402_in0_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_in0_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5402_in0_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_in0_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="si5402_in1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5402_in1" preset_proc="si5402_in1_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5402_in1_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_in1_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5402_in1_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_in1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="si5402_in2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5402_in2" preset_proc="si5402_in2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5402_in2_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_in2_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="si5402_in2_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_in2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="slave" name="itu_10mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="itu_10mhz" preset_proc="itu_10mhz_preset">
          <parameters>
            <parameter name="frequency" value="10000000"/>
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="itu_10mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="itu_10mhz_p"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="CLK_N" physical_port="itu_10mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="itu_10mhz_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="qsfp0_i2c" type="xilinx.com:interface:iic_rtl:1.0" of_component="qsfp0_i2c">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="qsfp0_i2c_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="qsfp0_i2c_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="qsfp0_i2c_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="qsfp0_i2c_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="qsfp0_i2c_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="qsfp0_i2c_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_scl"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="qsfp1_i2c" type="xilinx.com:interface:iic_rtl:1.0" of_component="qsfp1_i2c">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="qsfp1_i2c_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="qsfp1_i2c_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="qsfp1_i2c_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="qsfp1_i2c_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="qsfp1_i2c_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="qsfp1_i2c_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_scl"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="qsfp2_i2c" type="xilinx.com:interface:iic_rtl:1.0" of_component="qsfp2_i2c">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="qsfp2_i2c_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="qsfp2_i2c_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="qsfp2_i2c_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="qsfp2_i2c_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="qsfp2_i2c_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="qsfp2_i2c_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_scl"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="si5344_i2c" type="xilinx.com:interface:iic_rtl:1.0" of_component="si5344_i2c">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="si5344_i2c_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="si5344_i2c_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="si5344_i2c_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="si5344_i2c_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="si5344_i2c_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="si5344_i2c_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_scl"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
    
        <interface mode="master" name="si5402_i2c" type="xilinx.com:interface:iic_rtl:1.0" of_component="si5402_i2c">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="si5402_i2c_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="si5402_i2c_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="si5402_i2c_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="si5402_i2c_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="si5402_i2c_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="si5402_i2c_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_scl"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="user_led_l" type="xilinx.com:interface:gpio_rtl:1.0" of_component="user_led" preset_proc="user_led_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="user_led_g_l_tri_o" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_led_g_l0"/>
                <pin_map port_index="1" component_pin="user_led_g_l1"/>
                <pin_map port_index="2" component_pin="user_led_g_l2"/>
                <pin_map port_index="3" component_pin="user_led_g_l3"/>
                <pin_map port_index="4" component_pin="user_led_g_l4"/>
                <pin_map port_index="5" component_pin="user_led_g_l5"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="pmod_io" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pmod_io" preset_proc="pmod_io_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="pmod_io_tri_i" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pmod_io1"/>
                <pin_map port_index="1" component_pin="pmod_io2"/>
                <pin_map port_index="2" component_pin="pmod_io3"/>
                <pin_map port_index="3" component_pin="pmod_io4"/>
                <pin_map port_index="4" component_pin="pmod_io5"/>
                <pin_map port_index="5" component_pin="pmod_io6"/>
                <pin_map port_index="6" component_pin="pmod_io7"/>
                <pin_map port_index="7" component_pin="pmod_io8"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="TRI_O" physical_port="pmod_io_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pmod_io1"/>
                <pin_map port_index="1" component_pin="pmod_io2"/>
                <pin_map port_index="2" component_pin="pmod_io3"/>
                <pin_map port_index="3" component_pin="pmod_io4"/>
                <pin_map port_index="4" component_pin="pmod_io5"/>
                <pin_map port_index="5" component_pin="pmod_io6"/>
                <pin_map port_index="6" component_pin="pmod_io7"/>
                <pin_map port_index="7" component_pin="pmod_io8"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="TRI_T" physical_port="pmod_io_tri_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pmod_io1"/>
                <pin_map port_index="1" component_pin="pmod_io2"/>
                <pin_map port_index="2" component_pin="pmod_io3"/>
                <pin_map port_index="3" component_pin="pmod_io4"/>
                <pin_map port_index="4" component_pin="pmod_io5"/>
                <pin_map port_index="5" component_pin="pmod_io6"/>
                <pin_map port_index="6" component_pin="pmod_io7"/>
                <pin_map port_index="7" component_pin="pmod_io8"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="user_switch" type="xilinx.com:interface:gpio_rtl:1.0" of_component="user_switch" preset_proc="user_switch_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="user_sw_tri_i" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_sw_0"/>
                <pin_map port_index="1" component_pin="user_sw_1"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="spare_wp" type="xilinx.com:interface:gpio_rtl:1.0" of_component="spare_wp" preset_proc="spare_wp_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="spare_wp_tri_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spare_wp"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_O" physical_port="spare_wp_tri_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spare_wp"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="spare_wp_tri_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spare_wp"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="board_monitoring" type="xilinx.com:interface:gpio_rtl:1.0" of_component="board_monitoring" preset_proc="board_monitoring_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="board_monitoring_tri_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="srvc_md_l"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="si5344_mgmt_in" type="xilinx.com:interface:gpio_rtl:1.0" of_component="si5344_mgmt_in" preset_proc="si5344_mgmt_in_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="si5344_mgmt_in_tri_i" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_intr_n"/>
                <pin_map port_index="1" component_pin="si5344_lol_n"/>
                <pin_map port_index="2" component_pin="si5344_lol_xaxb_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="si5344_mgmt_out" type="xilinx.com:interface:gpio_rtl:1.0" of_component="si5344_mgmt_out" preset_proc="si5344_mgmt_out_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="si5344_mgmt_out_tri_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_rst_n"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="TRI_O" physical_port="si5344_mgmt_out_tri_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_rst_n"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="TRI_T" physical_port="si5344_mgmt_out_tri_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5344_rst_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="si5402_mgmt_out" type="xilinx.com:interface:gpio_rtl:1.0" of_component="si5402_mgmt_out" preset_proc="si5402_mgmt_out_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="si5402_mgmt_out_tri_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_rst_n"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="TRI_O" physical_port="si5402_mgmt_out_tri_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_rst_n"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="TRI_T" physical_port="si5402_mgmt_out_tri_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_rst_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="si5402_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="si5402_gpio" preset_proc="si5402_gpio_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="si5402_gpio_tri_i" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_gpio0"/>
                <pin_map port_index="1" component_pin="si5402_gpio1"/>
                <pin_map port_index="2" component_pin="si5402_gpio2"/>
              </pin_maps>
            </port_map>

            <port_map logical_port="TRI_O" physical_port="si5402_gpio_tri_o" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_gpio0"/>
                <pin_map port_index="1" component_pin="si5402_gpio1"/>
                <pin_map port_index="2" component_pin="si5402_gpio2"/>
              </pin_maps>
            </port_map>
            
            <port_map logical_port="TRI_T" physical_port="si5402_gpio_tri_t" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5402_gpio0"/>
                <pin_map port_index="1" component_pin="si5402_gpio1"/>
                <pin_map port_index="2" component_pin="si5402_gpio2"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="qsfp0_mgmt_out" type="xilinx.com:interface:gpio_rtl:1.0" of_component="qsfp0_mgmt_out" preset_proc="qsfp0_mgmt_out_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="qsfp0_mgmt_out_tri_o" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp0_reset_l"/>
                <pin_map port_index="1" component_pin="qsfp0_lpmode"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="qsfp1_mgmt_out" type="xilinx.com:interface:gpio_rtl:1.0" of_component="qsfp1_mgmt_out" preset_proc="qsfp1_mgmt_out_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="qsfp1_mgmt_out_tri_o" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_reset_l"/>
                <pin_map port_index="1" component_pin="qsfp1_lpmode"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="qsfp2_mgmt_out" type="xilinx.com:interface:gpio_rtl:1.0" of_component="qsfp2_mgmt_out" preset_proc="qsfp2_mgmt_out_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="qsfp2_mgmt_out_tri_o" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_reset_l"/>
                <pin_map port_index="1" component_pin="qsfp2_lpmode"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      </interfaces>
    </component>
    
    <component name="ps_pmc_fixed_io" display_name="PS-PMC fixed IO" type="chip" sub_type="fixed_io" major_group="MIO interface" part_name="Versal CIPS" vendor="Xilinx" >
      <description>Versal CIPS component</description>
      
      <component_modes>
        <component_mode name="ps_pmc_fixed_io" display_name="ps_pmc_fixed_io">
          <interfaces>
            <interface name="ps_pmc_fixed_io"/>
          </interfaces>
        </component_mode>

        <component_mode name="ps_pmc_fixed_io_linux" display_name="ps_pmc_fixed_io_linux">
          <interfaces>
            <interface name="ps_pmc_fixed_io"/>
          </interfaces>
        </component_mode>

        <component_mode name="ps_pmc_fixed_io_minimal" display_name="ps_pmc_fixed_io_minimal">
          <interfaces>
            <interface name="ps_pmc_fixed_io"/>
          </interfaces>
        </component_mode>
      </component_modes>
    </component>

    <component name="lpddr4_b0" display_name="LPDDR4 SDRAM bank 0" type="chip" sub_type="ddr" major_group="External Memory" part_name="LPDDR4-3733" vendor="Micron" spec_url="https://www.micron.com/">
      <description>LPDDR4 SDRAM bank 0 (4 GB) @ LPDDR4-3733, 2x32 bits wide.</description>
      
      <parameters>
        <parameter name="ddr_type" value="lpddr4"/>
        <parameter name="size" value="4GB"/>
      </parameters> 
      
      <component_modes>
        <component_mode name="lpddr4_b0" display_name="lpddr4_b0">
          <interfaces>
            <interface name="lpddr4_b0_ch0"/>
            <interface name="lpddr4_b0_ch1"/>
            <interface name="lpddr4_b0_sys_clk" optional="true"/>
          </interfaces>
        </component_mode>
      </component_modes>
    </component>
    
    <component name="lpddr4_b1" display_name="LPDDR4 SDRAM bank 1" type="chip" sub_type="ddr" major_group="External Memory" part_name="LPDDR4-3733" vendor="Micron" spec_url="https://www.micron.com/">
      <description>LPDDR4 SDRAM bank 1 (4 GB) @ LPDDR4-3733, 2x32 bits wide.</description>
      
      <parameters>
        <parameter name="ddr_type" value="lpddr4"/>
        <parameter name="size" value="4GB"/>
      </parameters> 
      
      <component_modes>
        <component_mode name="lpddr4_b1" display_name="lpddr4_b1">
          <interfaces>
            <interface name="lpddr4_b1_ch0"/>
            <interface name="lpddr4_b1_ch1"/>
            <interface name="lpddr4_b1_sys_clk" optional="true"/>
          </interfaces>
        </component_mode>
      </component_modes>
    </component>
    
    <component name="lpddr4_b2" display_name="LPDDR4 SDRAM bank 2" type="chip" sub_type="ddr" major_group="External Memory" part_name="LPDDR4-3733" vendor="Micron" spec_url="https://www.micron.com/">
      <description>LPDDR4 SDRAM bank 2 (4 GB) @ LPDDR4-3733, 2x32 bits wide.</description>
      
      <parameters>
        <parameter name="ddr_type" value="lpddr4"/>
        <parameter name="size" value="4GB"/>
      </parameters> 
      
      <component_modes>
        <component_mode name="lpddr4_b2" display_name="lpddr4_b2">
          <interfaces>
            <interface name="lpddr4_b2_ch0"/>
            <interface name="lpddr4_b2_ch1"/>
            <interface name="lpddr4_b2_sys_clk" optional="true"/>
          </interfaces>
        </component_mode>
      </component_modes>
    </component>
    
    <component name="lpddr4_b3" display_name="LPDDR4 SDRAM bank 3" type="chip" sub_type="ddr" major_group="External Memory" part_name="LPDDR4-3200" vendor="Micron" spec_url="https://www.micron.com/">
      <description>LPDDR4 SDRAM bank 3 (4 GB) @ LPDDR4-3200, 2x32 bits wide.</description>
      
      <parameters>
        <parameter name="ddr_type" value="lpddr4"/>
        <parameter name="size" value="4GB"/>
      </parameters> 
      
      <component_modes>
        <component_mode name="lpddr4_b3" display_name="lpddr4_b3">
          <interfaces>
            <interface name="lpddr4_b3_ch0"/>
            <interface name="lpddr4_b3_ch1"/>
            <interface name="lpddr4_b3_sys_clk" optional="true"/>
          </interfaces>
        </component_mode>
      </component_modes>
    </component>
    
    <component name="lpddr4_b0_sys_clk" display_name="LPDDR4 SDRAM bank 0 system clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="LMK61E2BAA-SIAT" vendor="Texas Instruments" spec_url="www.ti.com">
      <description>Clock generator used as LPDDR4 SDRAM bank 0 controller system clock (factory default 300 MHz).</description>
      
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
      
      <component_modes>
        <component_mode name="lpddr4_b0_sys_clk" display_name="lpddr4_b0_sys_clk">
          <interfaces>
            <interface name="lpddr4_b0_sys_clk"/>
          </interfaces>
        </component_mode>
      </component_modes>
    </component>

    <component name="lpddr4_b1_sys_clk" display_name="LPDDR4 SDRAM bank 1 system clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="LMK61E2BAA-SIAT" vendor="Texas Instruments" spec_url="www.ti.com">
      <description>Clock generator used as LPDDR4 SDRAM bank 1 controller system clock (factory default 300 MHz).</description>
      
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
      
      <component_modes>
        <component_mode name="lpddr4_b1_sys_clk" display_name="lpddr4_b1_sys_clk">
          <interfaces>
            <interface name="lpddr4_b1_sys_clk"/>
          </interfaces>
        </component_mode>
      </component_modes>
    </component>

    <component name="lpddr4_b2_sys_clk" display_name="LPDDR4 SDRAM bank 2 system clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="LMK61E2BAA-SIAT" vendor="Texas Instruments" spec_url="www.ti.com">
      <description>Clock generator used as LPDDR4 SDRAM bank 2 controller system clock (factory default 300 MHz).</description>
      
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
      
      <component_modes>
        <component_mode name="lpddr4_b2_sys_clk" display_name="lpddr4_b2_sys_clk">
          <interfaces>
            <interface name="lpddr4_b2_sys_clk"/>
          </interfaces>
        </component_mode>
      </component_modes>
    </component>

    <component name="lpddr4_b3_sys_clk" display_name="LPDDR4 SDRAM bank 3 system clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="LMK61E2BAA-SIAT" vendor="Texas Instruments" spec_url="www.ti.com">
      <description>Clock generator used as LPDDR4 SDRAM bank 3 controller system clock (factory default 300 MHz).</description>
      
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
      
      <component_modes>
        <component_mode name="lpddr4_b3_sys_clk" display_name="lpddr4_b3_sys_clk">
          <interfaces>
            <interface name="lpddr4_b3_sys_clk"/>
          </interfaces>
        </component_mode>
      </component_modes>
    </component>

    <component name="fabric_clk" display_name="General purpose 100 MHz clock for PL" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="ETXO-H33CL-100.000" vendor="ECS" spec_url="ecsxtal.com">
      <description>Fixed-frequency 100 MHz clock for PL.</description>
      
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>

    <!--
    <component name="pcie_edge" display_name="PCIe edge connector" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>PCIe edge connector.</description>
    </component>
    !-->
    
    <component name="pcie_refclk_0" display_name="PCIe reference clock copy 0" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="NB6N11S" vendor="ON Semiconductor" spec_url="www.onsemi.com">
      <description>GT Quad 102 reference clock 0 that is a copy of the PCIe reference clock from the PCIe edge connector. The nominal frequency of this clock is 100 MHz but is determined by the PCIe motherboard.</description>
      
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>

    <component name="pcie_refclk_1" display_name="PCIe reference clock copy 1" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="NB6N11S" vendor="ON Semiconductor" spec_url="www.onsemi.com">
      <description>GT Quad 104 reference clock 0 that is a copy of the PCIe reference clock from the PCIe edge connector. The nominal frequency of this clock is 100 MHz but is determined by the PCIe motherboard.</description>
      
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
    
    <component name="pcie_lcl_refclk" display_name="PCIe local reference clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="ASFLMPLV-100.000MHZ-LR-T" vendor="Abracon" spec_url="abracon.com">
      <description>GT Quad 103 reference clock 0 that is generated locally on the board by a fixed-frequency 100 MHz oscillator. It can be used as a PCIe reference clock in cases where the motherboard does not provide a suitable PCIe reference clock.</description>
      
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
    
    <component name="mgt_progclk_0" display_name="MGT programmable clock copy 0" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="LMK61E2BAA-SIAT" vendor="Texas Instruments" spec_url="www.ti.com">
      <description>Programmable clock generator output 0 (factory default 161.1328125 MHz) to GT Quad 204 REFCLK0.</description>
      
      <parameters>
        <parameter name="frequency" value="161132813"/>
      </parameters>
    </component>
    
    <component name="mgt_progclk_1" display_name="MGT programmable clock copy 1" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="LMK61E2BAA-SIAT" vendor="Texas Instruments" spec_url="www.ti.com">
      <description>Programmable clock generator output 1 (factory default 161.1328125 MHz) to GT Quad 203 REFCLK0.</description>
      
      <parameters>
        <parameter name="frequency" value="161132813"/>
      </parameters>
    </component>
    
    <component name="mgt_progclk_2" display_name="MGT programmable clock copy 2" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="LMK61E2BAA-SIAT" vendor="Texas Instruments" spec_url="www.ti.com">
      <description>Programmable clock generator output 2 (factory default 161.1328125 MHz) to GT Quad 200 REFCLK0.</description>
      
      <parameters>
        <parameter name="frequency" value="161132813"/>
      </parameters>
    </component>
    
    <component name="si5344_out0" display_name="SI5344C output 0" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5344C-D-GM" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5344C jitter attenuator output 0 to GT Quad 205 REFCLK0.</description>
      
      <parameters>
        <parameter name="frequency" value="161132813"/>
      </parameters>
    </component>
    
    <component name="si5344_out1" display_name="SI5344C output 1" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5344C-D-GM" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5344C jitter attenuator output 1 to GT Quad 202 REFCLK0.</description>
      
      <parameters>
        <parameter name="frequency" value="161132813"/>
      </parameters>
    </component>
    
    <component name="si5344_out2" display_name="SI5344C output 2" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5344C-D-GM" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5344C jitter attenuator output 2 to GT Quad 201 REFCLK0.</description>
      
      <parameters>
        <parameter name="frequency" value="161132813"/>
      </parameters>
    </component>
    
    <component name="si5402_out1" display_name="SI5402B output 1" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5402B" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5402B jitter attenuator output 1 to GT Quad 200 REFCLK1.</description>
      
      <parameters>
        <parameter name="frequency" value="161132813"/>
      </parameters>
    </component>
    
    <component name="si5402_out2" display_name="SI5402B output 2" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5402B" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5402B jitter attenuator output 2 to GT Quad 201 REFCLK1.</description>
      
      <parameters>
        <parameter name="frequency" value="161132813"/>
      </parameters>
    </component>
    
    <component name="si5402_out3" display_name="SI5402B output 3" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5402B" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5402B jitter attenuator output 3 to GT Quad 202 REFCLK1.</description>
      
      <parameters>
        <parameter name="frequency" value="161132813"/>
      </parameters>
    </component>
    
    <component name="si5402_out4" display_name="SI5402B output 4" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5402B" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5402B jitter attenuator output 4 to GT Quad 203 REFCLK1.</description>
      
      <parameters>
        <parameter name="frequency" value="161132813"/>
      </parameters>
    </component>
    
    <component name="si5402_out5" display_name="SI5402B output 5" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5402B" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5402B jitter attenuator output 5 to PL.</description>
      
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
    
    <component name="si5402_out6" display_name="SI5402B output 9" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5402B" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5402B jitter attenuator output 9 to GT Quad 204 REFCLK1.</description>
      
      <parameters>
        <parameter name="frequency" value="161132813"/>
      </parameters>
    </component>
    
    <component name="si5402_out7" display_name="SI5402B output 10" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5402B" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5402B jitter attenuator output 10 to GT Quad 205 REFCLK1.</description>
      
      <parameters>
        <parameter name="frequency" value="161132813"/>
      </parameters>
    </component>
    
    <component name="si5402_in0" display_name="SI5402B input 0" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5402B" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5402B jitter attenuator input 0.</description>
    </component>
    
    <component name="si5402_in1" display_name="SI5402B input 1" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5402B" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5402B jitter attenuator input 1.</description>
    </component>
    
    <component name="si5402_in2" display_name="SI5402B input 2" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5402B" vendor="Skyworks" spec_url="www.skyworksinc.com">
      <description>Programmable SI5402B jitter attenuator input 2.</description>
    </component>
    
    <component name="itu_10mhz" display_name="ITU 10 MHz clock input" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="itu_10mhz" vendor="Clock" spec_url="">
      <description>10 MHz clock input to PL, as per ITU-T G.703 section 20.</description>
    </component>
    
    <component name="qsfp0_i2c" display_name="QSFP0 module management interface" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>Interface (I2C) for managing QSFP0 module.</description>
    </component>

    <component name="qsfp1_i2c" display_name="QSFP1 module management interface" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>Interface (I2C) for managing QSFP1 module.</description>
    </component>

    <component name="qsfp2_i2c" display_name="QSFP2 module management interface" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>Interface (I2C) for managing QSFP2 module.</description>
    </component>

    <component name="si5344_i2c" display_name="SI5344C jitter attenuator management interface" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>Interface (I2C) for managing SI5344C jitter attenuator.</description>
    </component>

    <component name="si5402_i2c" display_name="SI5402B jitter attenuator management interface" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>Interface (I2C) for managing SI5402B jitter attenuator.</description>
    </component>

    <component name="user_led" display_name="User-defined LEDs" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="Green LED">
      <description>User-defined LEDs: [5:0] = { user_led_g5_l, ..., user_led_g0_l }.</description>
    </component>

    <component name="pmod_io" display_name="Pmod connector" type="chip" sub_type="chip" major_group="General Purpose Input or Output" part_name="DIP switch">
      <description>GPIO signals on 0.1&quot; Digilent Pmod right-angle socket: [7:0] = { pmod_io8, ..., pmod_io1 }.</description>
    </component>

    <component name="user_switch" display_name="User-defined switches" type="chip" sub_type="chip" major_group="General Purpose Input or Output" part_name="DIP switch">
      <description>User-defined switches: [1:0] = { usr_sw_1, usr_sw_0 }.</description>
    </component>

    <component name="spare_wp" display_name="Write protect for user-definable I2C EEPROM" type="chip" sub_type="chip" major_group="General Purpose Input or Output">
      <description>[0:0] = { spare_wp }.</description>
    </component>

    <component name="board_monitoring" display_name="Board status signals" type="chip" sub_type="chip" major_group="General Purpose Input or Output" part_name="DIP switch">
      <description>Board status signals: [0:0] = { srvc_md_l }.</description>
    </component>

    <component name="si5344_mgmt_in" display_name="SI5344 management input signals" type="chip" sub_type="chip" major_group="General Purpose Input or Output" part_name="DIP switch">
      <description>SI5344 management input signals: [2:0] = { si5344_lol_xaxb_n, si5344_lol_n, si5344_intr_n }.</description>
    </component>

    <component name="si5344_mgmt_out" display_name="SI5344 management output signals" type="chip" sub_type="chip" major_group="General Purpose Input or Output" part_name="DIP switch">
      <description>SI5344 management output signals: [0:0] = { si5344_rst_n }.</description>
    </component>

    <component name="si5402_mgmt_out" display_name="SI5402B management output signals" type="chip" sub_type="chip" major_group="General Purpose Input or Output" part_name="DIP switch">
      <description>SI5402 management output signals: [0] = { si5402_rst_n }.</description>
    </component>

    <component name="si5402_gpio" display_name="SI5402B GPIO" type="chip" sub_type="chip" major_group="General Purpose Input or Output" part_name="DIP switch">
      <description>SI5402B GPIO signals: [0] = { si5402_gpio2, si5402_gpio1, si5402_gpio0 }.</description>
    </component>

    <component name="qsfp0_mgmt_out" display_name="QSFP0 management output signals" type="chip" sub_type="chip" major_group="General Purpose Input or Output" part_name="DIP switch">
      <description>QSFP0 management output signals: [1:0] = { qsfp0_lpmode, qsfp0_reset_l }.</description>
    </component>

    <component name="qsfp1_mgmt_out" display_name="QSFP1 management output signals" type="chip" sub_type="chip" major_group="General Purpose Input or Output" part_name="DIP switch">
      <description>QSFP1 management output signals: [1:0] = { qsfp1_lpmode, qsfp1_reset_l }.</description>
    </component>

    <component name="qsfp2_mgmt_out" display_name="QSFP2 management output signals" type="chip" sub_type="chip" major_group="General Purpose Input or Output" part_name="DIP switch">
      <description>QSFP2 management output signals: [1:0] = { qsfp2_lpmode, qsfp2_reset_l }.</description>
    </component>
  </components>
  
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  
  <connections>
    <connection name="part0_lpddr4_b0" component1="part0" component2="lpddr4_b0">
      <connection_map name="part0_lpddr4_b0_0" typical_delay="5" c1_st_index="2400" c1_end_index="2429" c2_st_index="0" c2_end_index="29"/>
      <connection_map name="part0_lpddr4_b0_1" typical_delay="5" c1_st_index="2432" c1_end_index="2451" c2_st_index="32" c2_end_index="51"/>
      <connection_map name="part0_lpddr4_b0_2" typical_delay="5" c1_st_index="2500" c1_end_index="2506" c2_st_index="100" c2_end_index="106"/>
      <connection_map name="part0_lpddr4_b0_3" typical_delay="5" c1_st_index="2508" c1_end_index="2518" c2_st_index="108" c2_end_index="118"/>
      <connection_map name="part0_lpddr4_b0_4" typical_delay="5" c1_st_index="2520" c1_end_index="2530" c2_st_index="120" c2_end_index="130"/>
      <connection_map name="part0_lpddr4_b0_5" typical_delay="5" c1_st_index="2532" c1_end_index="2536" c2_st_index="132" c2_end_index="136"/>
      <connection_map name="part0_lpddr4_b0_6" typical_delay="5" c1_st_index="2538" c1_end_index="2547" c2_st_index="138" c2_end_index="147"/>
      <connection_map name="part0_lpddr4_b0_7" typical_delay="5" c1_st_index="2600" c1_end_index="2631" c2_st_index="200" c2_end_index="231"/>
      <connection_map name="part0_lpddr4_b0_8" typical_delay="5" c1_st_index="2634" c1_end_index="2647" c2_st_index="234" c2_end_index="247"/>
    </connection>

    <connection name="part0_lpddr4_b1" component1="part0" component2="lpddr4_b1">
      <connection_map name="part0_lpddr4_b1_0" typical_delay="5" c1_st_index="2700" c1_end_index="2729" c2_st_index="0" c2_end_index="29"/>
      <connection_map name="part0_lpddr4_b1_1" typical_delay="5" c1_st_index="2732" c1_end_index="2747" c2_st_index="32" c2_end_index="47"/>
      <connection_map name="part0_lpddr4_b1_2" typical_delay="5" c1_st_index="2750" c1_end_index="2751" c2_st_index="50" c2_end_index="51"/>
      <connection_map name="part0_lpddr4_b1_3" typical_delay="5" c1_st_index="2800" c1_end_index="2806" c2_st_index="100" c2_end_index="106"/>
      <connection_map name="part0_lpddr4_b1_4" typical_delay="5" c1_st_index="2808" c1_end_index="2818" c2_st_index="108" c2_end_index="118"/>
      <connection_map name="part0_lpddr4_b1_5" typical_delay="5" c1_st_index="2820" c1_end_index="2830" c2_st_index="120" c2_end_index="130"/>
      <connection_map name="part0_lpddr4_b1_6" typical_delay="5" c1_st_index="2832" c1_end_index="2836" c2_st_index="132" c2_end_index="136"/>
      <connection_map name="part0_lpddr4_b1_7" typical_delay="5" c1_st_index="2838" c1_end_index="2847" c2_st_index="138" c2_end_index="147"/>
      <connection_map name="part0_lpddr4_b1_8" typical_delay="5" c1_st_index="2900" c1_end_index="2931" c2_st_index="200" c2_end_index="231"/>
      <connection_map name="part0_lpddr4_b1_9" typical_delay="5" c1_st_index="2934" c1_end_index="2947" c2_st_index="234" c2_end_index="247"/>
    </connection>

    <connection name="part0_lpddr4_b2" component1="part0" component2="lpddr4_b2">
      <connection_map name="part0_lpddr4_b2_0" typical_delay="5" c1_st_index="3000" c1_end_index="3029" c2_st_index="0" c2_end_index="29"/>
      <connection_map name="part0_lpddr4_b2_1" typical_delay="5" c1_st_index="3032" c1_end_index="3047" c2_st_index="32" c2_end_index="47"/>
      <connection_map name="part0_lpddr4_b2_2" typical_delay="5" c1_st_index="3050" c1_end_index="3051" c2_st_index="50" c2_end_index="51"/>
      <connection_map name="part0_lpddr4_b2_3" typical_delay="5" c1_st_index="3100" c1_end_index="3106" c2_st_index="100" c2_end_index="106"/>
      <connection_map name="part0_lpddr4_b2_4" typical_delay="5" c1_st_index="3108" c1_end_index="3118" c2_st_index="108" c2_end_index="118"/>
      <connection_map name="part0_lpddr4_b2_5" typical_delay="5" c1_st_index="3120" c1_end_index="3130" c2_st_index="120" c2_end_index="130"/>
      <connection_map name="part0_lpddr4_b2_6" typical_delay="5" c1_st_index="3132" c1_end_index="3136" c2_st_index="132" c2_end_index="136"/>
      <connection_map name="part0_lpddr4_b2_7" typical_delay="5" c1_st_index="3138" c1_end_index="3147" c2_st_index="138" c2_end_index="147"/>
      <connection_map name="part0_lpddr4_b2_8" typical_delay="5" c1_st_index="3200" c1_end_index="3231" c2_st_index="200" c2_end_index="231"/>
      <connection_map name="part0_lpddr4_b2_9" typical_delay="5" c1_st_index="3234" c1_end_index="3247" c2_st_index="234" c2_end_index="247"/>
    </connection>

    <connection name="part0_lpddr4_b3" component1="part0" component2="lpddr4_b3">
      <connection_map name="part0_lpddr4_b3_0" typical_delay="5" c1_st_index="3300" c1_end_index="3313" c2_st_index="0" c2_end_index="13"/>
      <connection_map name="part0_lpddr4_b3_1" typical_delay="5" c1_st_index="3316" c1_end_index="3347" c2_st_index="16" c2_end_index="47"/>
      <connection_map name="part0_lpddr4_b3_2" typical_delay="5" c1_st_index="3400" c1_end_index="3406" c2_st_index="100" c2_end_index="106"/>
      <connection_map name="part0_lpddr4_b3_3" typical_delay="5" c1_st_index="3408" c1_end_index="3412" c2_st_index="108" c2_end_index="112"/>
      <connection_map name="part0_lpddr4_b3_4" typical_delay="5" c1_st_index="3414" c1_end_index="3424" c2_st_index="114" c2_end_index="124"/>
      <connection_map name="part0_lpddr4_b3_5" typical_delay="5" c1_st_index="3426" c1_end_index="3436" c2_st_index="126" c2_end_index="136"/>
      <connection_map name="part0_lpddr4_b3_6" typical_delay="5" c1_st_index="3438" c1_end_index="3447" c2_st_index="138" c2_end_index="147"/>
      <connection_map name="part0_lpddr4_b3_7" typical_delay="5" c1_st_index="3500" c1_end_index="3511" c2_st_index="200" c2_end_index="211"/>
      <connection_map name="part0_lpddr4_b3_8" typical_delay="5" c1_st_index="3514" c1_end_index="3547" c2_st_index="214" c2_end_index="247"/>
      <connection_map name="part0_lpddr4_b3_9" typical_delay="5" c1_st_index="3550" c1_end_index="3551" c2_st_index="250" c2_end_index="251"/>
    </connection>

    <connection name="part0_lpddr4_b0_sys_clk" component1="part0" component2="lpddr4_b0_sys_clk">
      <connection_map name="part0_lpddr4_b0_sys_clk_0" typical_delay="5" c1_st_index="2448" c1_end_index="2449" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_lpddr4_b1_sys_clk" component1="part0" component2="lpddr4_b1_sys_clk">
      <connection_map name="part0_lpddr4_b1_sys_clk_0" typical_delay="5" c1_st_index="2748" c1_end_index="2749" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_lpddr4_b2_sys_clk" component1="part0" component2="lpddr4_b2_sys_clk">
      <connection_map name="part0_lpddr4_b2_sys_clk_0" typical_delay="5" c1_st_index="3048" c1_end_index="3049" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_lpddr4_b3_sys_clk" component1="part0" component2="lpddr4_b3_sys_clk">
      <connection_map name="part0_lpddr4_b3_sys_clk_0" typical_delay="5" c1_st_index="3548" c1_end_index="3549" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_fabric_clk" component1="part0" component2="fabric_clk">
      <connection_map name="part0_fabric_clk_0" typical_delay="5" c1_st_index="3618" c1_end_index="3618" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <!--
    <connection name="part0_pcie_edge" component1="part0" component2="pcie_edge">
      <connection_map name="part0_pcie_edge_0" typical_delay="5" c1_st_index="1" c1_end_index="16" c2_st_index="1" c2_end_index="16"/>
      <connection_map name="part0_pcie_edge_1" typical_delay="5" c1_st_index="101" c1_end_index="116" c2_st_index="101" c2_end_index="116"/>
      <connection_map name="part0_pcie_edge_2" typical_delay="5" c1_st_index="201" c1_end_index="216" c2_st_index="201" c2_end_index="216"/>
      <connection_map name="part0_pcie_edge_3" typical_delay="5" c1_st_index="301" c1_end_index="316" c2_st_index="301" c2_end_index="316"/>
      <connection_map name="part0_pcie_edge_4" typical_delay="5" c1_st_index="3617" c1_end_index="3617" c2_st_index="3617" c2_end_index="3617"/>
    </connection>
    !-->
    
    <connection name="part0_pcie_refclk_0" component1="part0" component2="pcie_refclk_0">
      <connection_map name="part0_pcie_refclk_0_0" typical_delay="5" c1_st_index="17" c1_end_index="18" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_pcie_refclk_1" component1="part0" component2="pcie_refclk_1">
      <connection_map name="part0_pcie_refclk_1_0" typical_delay="5" c1_st_index="217" c1_end_index="218" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_pcie_lcl_refclk_1" component1="part0" component2="pcie_lcl_refclk">
      <connection_map name="part0_pcie_lcl_refclk_1" typical_delay="5" c1_st_index="117" c1_end_index="118" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <connection name="part0_mgt_progclk_0" component1="part0" component2="mgt_progclk_0">
      <connection_map name="part0_mgt_progclk_0_0" typical_delay="5" c1_st_index="1317" c1_end_index="1318" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_mgt_progclk_1" component1="part0" component2="mgt_progclk_1">
      <connection_map name="part0_mgt_progclk_1_0" typical_delay="5" c1_st_index="1217" c1_end_index="1218" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_mgt_progclk_2" component1="part0" component2="mgt_progclk_2">
      <connection_map name="part0_mgt_progclk_2_0" typical_delay="5" c1_st_index="917" c1_end_index="918" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_mgt_progclk_2" component1="part0" component2="mgt_progclk_2">
      <connection_map name="part0_mgt_progclk_2_0" typical_delay="5" c1_st_index="917" c1_end_index="918" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5344_out0" component1="part0" component2="si5344_out0">
      <connection_map name="part0_si5344_out0_0" typical_delay="5" c1_st_index="1417" c1_end_index="1418" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5344_out1" component1="part0" component2="si5344_out1">
      <connection_map name="part0_si5344_out1_0" typical_delay="5" c1_st_index="1117" c1_end_index="1118" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5344_out2" component1="part0" component2="si5344_out2">
      <connection_map name="part0_si5344_out2_0" typical_delay="5" c1_st_index="1017" c1_end_index="1018" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5402_out1" component1="part0" component2="si5402_out1">
      <connection_map name="part0_si5402_out1_0" typical_delay="5" c1_st_index="919" c1_end_index="920" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5402_out2" component1="part0" component2="si5402_out2">
      <connection_map name="part0_si5402_out2_0" typical_delay="5" c1_st_index="1019" c1_end_index="1020" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5402_out3" component1="part0" component2="si5402_out3">
      <connection_map name="part0_si5402_out3_0" typical_delay="5" c1_st_index="1119" c1_end_index="1120" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5402_out4" component1="part0" component2="si5402_out4">
      <connection_map name="part0_si5402_out4_0" typical_delay="5" c1_st_index="1219" c1_end_index="1220" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5402_out5" component1="part0" component2="si5402_out5">
      <connection_map name="part0_si5402_out5_0" typical_delay="5" c1_st_index="3612" c1_end_index="3613" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5402_out6" component1="part0" component2="si5402_out6">
      <connection_map name="part0_si5402_out6_0" typical_delay="5" c1_st_index="1319" c1_end_index="1320" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5402_out7" component1="part0" component2="si5402_out7">
      <connection_map name="part0_si5402_out7_0" typical_delay="5" c1_st_index="1419" c1_end_index="1420" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5402_in0" component1="part0" component2="si5402_in0">
      <connection_map name="part0_si5402_in0_0" typical_delay="5" c1_st_index="3608" c1_end_index="3609" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5402_in1" component1="part0" component2="si5402_in1">
      <connection_map name="part0_si5402_in1_0" typical_delay="5" c1_st_index="3606" c1_end_index="3607" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5402_in2" component1="part0" component2="si5402_in2">
      <connection_map name="part0_si5402_in2_0" typical_delay="5" c1_st_index="3604" c1_end_index="3605" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_itu_10mhz" component1="part0" component2="itu_10mhz">
      <connection_map name="part0_itu_10mhz_0" typical_delay="5" c1_st_index="3624" c1_end_index="3625" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_qsfp0_i2c" component1="part0" component2="qsfp0_i2c">
      <connection_map name="part0_qsfp0_i2c_0" typical_delay="5" c1_st_index="3628" c1_end_index="3629" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_qsfp1_i2c" component1="part0" component2="qsfp1_i2c">
      <connection_map name="part0_qsfp1_i2c_0" typical_delay="5" c1_st_index="3630" c1_end_index="3631" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_qsfp2_i2c" component1="part0" component2="qsfp2_i2c">
      <connection_map name="part0_qsfp2_i2c_0" typical_delay="5" c1_st_index="3632" c1_end_index="3633" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5344_i2c" component1="part0" component2="si5344_i2c">
      <connection_map name="part0_si5344_i2c_0" typical_delay="5" c1_st_index="3634" c1_end_index="3635" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5402_i2c" component1="part0" component2="si5402_i2c">
      <connection_map name="part0_si5402_i2c_0" typical_delay="5" c1_st_index="3615" c1_end_index="3616" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_user_led" component1="part0" component2="user_led">
      <connection_map name="part0_user_led_0" typical_delay="5" c1_st_index="2948" c1_end_index="2953" c2_st_index="0" c2_end_index="5"/>
    </connection>

    <connection name="part0_pmod_io" component1="part0" component2="pmod_io">
      <connection_map name="part0_pmod_io_0" typical_delay="5" c1_st_index="3640" c1_end_index="3647" c2_st_index="0" c2_end_index="7"/>
    </connection>

    <connection name="part0_user_switch" component1="part0" component2="user_switch">
      <connection_map name="part0_user_switch_0" typical_delay="5" c1_st_index="2852" c1_end_index="2853" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_spare_wp" component1="part0" component2="spare_wp">
      <connection_map name="part0_spare_wp_0" typical_delay="5" c1_st_index="3153" c1_end_index="3153" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <connection name="part0_board_monitoring" component1="part0" component2="board_monitoring">
      <!--
      <connection_map name="part0_board_monitoring_0" typical_delay="5" c1_st_index="3150" c1_end_index="3150" c2_st_index="1" c2_end_index="1"/>
      !-->
      <connection_map name="part0_board_monitoring_1" typical_delay="5" c1_st_index="3619" c1_end_index="3619" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <connection name="part0_si5344_mgmt_in" component1="part0" component2="si5344_mgmt_in">
      <connection_map name="part0_si5344_mgmt_in_0" typical_delay="5" c1_st_index="3636" c1_end_index="3636" c2_st_index="0" c2_end_index="0"/>
      <connection_map name="part0_si5344_mgmt_in_1" typical_delay="5" c1_st_index="3638" c1_end_index="3639" c2_st_index="1" c2_end_index="2"/>
    </connection>
    
    <connection name="part0_si5344_mgmt_out" component1="part0" component2="si5344_mgmt_out">
      <connection_map name="part0_si5344_mgmt_out_0" typical_delay="5" c1_st_index="3637" c1_end_index="3637" c2_st_index="0" c2_end_index="0"/>
    </connection>
    
    <connection name="part0_si5402_mgmt_out" component1="part0" component2="pmod_si5402_mgmt_out">
      <connection_map name="part0_si5402_mgmt_out_0" typical_delay="5" c1_st_index="3603" c1_end_index="3603" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <connection name="part0_si5402_gpio" component1="part0" component2="pmod_si5402_gpio">
      <connection_map name="part0_si5402_gpio_0" typical_delay="5" c1_st_index="3610" c1_end_index="3611" c2_st_index="0" c2_end_index="1"/>
      <connection_map name="part0_si5402_gpio_1" typical_delay="5" c1_st_index="3614" c1_end_index="3614" c2_st_index="2" c2_end_index="2"/>
    </connection>
    
    <connection name="part0_qsfp0_mgmt_out" component1="part0" component2="qsfp0_mgmt_out">
      <connection_map name="part0_qsfp0_mgmt_out_0" typical_delay="5" c1_st_index="3351" c1_end_index="3352" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <connection name="part0_qsfp1_mgmt_out" component1="part0" component2="qsfp1_mgmt_out">
      <connection_map name="part0_qsfp1_mgmt_out_0" typical_delay="5" c1_st_index="3451" c1_end_index="3452" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <connection name="part0_qsfp2_mgmt_out" component1="part0" component2="qsfp2_mgmt_out">
      <connection_map name="part0_qsfp2_mgmt_out_0" typical_delay="5" c1_st_index="3251" c1_end_index="3252" c2_st_index="0" c2_end_index="1"/>
    </connection>
  </connections>
  
</board>
