Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Nov 18 10:39:28 2021
| Host         : BRN320-124 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file aclock_timing_summary_routed.rpt -pb aclock_timing_summary_routed.pb -rpx aclock_timing_summary_routed.rpx -warn_on_violation
| Design       : aclock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: H_in0[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: H_in0[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: H_in0[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: H_in0[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: H_in1[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: H_in1[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: M_in0[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: M_in0[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: M_in0[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M_in0[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: M_in1[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: M_in1[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M_in1[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_in1[3] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DUT1/clock_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: a_hour1_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: a_hour1_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: clk_1s_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: regN_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: regN_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: regN_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[1]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[1]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[1]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[2]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[2]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[2]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[3]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[3]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[3]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[4]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[4]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[4]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[5]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[5]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tmp_hour_reg[5]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 183 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.057        0.000                      0                   65        0.210        0.000                      0                   65        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
UUT1/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
UUT1/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.057        0.000                      0                   65        0.210        0.000                      0                   65       13.360        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  UUT1/inst/clk_in1
  To Clock:  UUT1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         UUT1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { UUT1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.057ns  (required time - arrival time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.828ns (19.731%)  route 3.369ns (80.269%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 197.170 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -2.299    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456    -1.843 f  DUT1/count_reg[31]/Q
                         net (fo=2, routed)           0.951    -0.892    DUT1/count[31]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124    -0.768 f  DUT1/count[31]_i_9/O
                         net (fo=1, routed)           0.797     0.029    DUT1/count[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     0.153 f  DUT1/count[31]_i_6/O
                         net (fo=2, routed)           0.819     0.972    DUT1/count[31]_i_6_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  DUT1/count[31]_i_1/O
                         net (fo=31, routed)          0.801     1.897    DUT1/count[31]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.601   197.170    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[29]/C
                         clock pessimism              0.531   197.700    
                         clock uncertainty           -0.318   197.383    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.429   196.954    DUT1/count_reg[29]
  -------------------------------------------------------------------
                         required time                        196.954    
                         arrival time                          -1.897    
  -------------------------------------------------------------------
                         slack                                195.057    

Slack (MET) :             195.057ns  (required time - arrival time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.828ns (19.731%)  route 3.369ns (80.269%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 197.170 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -2.299    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456    -1.843 f  DUT1/count_reg[31]/Q
                         net (fo=2, routed)           0.951    -0.892    DUT1/count[31]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124    -0.768 f  DUT1/count[31]_i_9/O
                         net (fo=1, routed)           0.797     0.029    DUT1/count[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     0.153 f  DUT1/count[31]_i_6/O
                         net (fo=2, routed)           0.819     0.972    DUT1/count[31]_i_6_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  DUT1/count[31]_i_1/O
                         net (fo=31, routed)          0.801     1.897    DUT1/count[31]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.601   197.170    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[30]/C
                         clock pessimism              0.531   197.700    
                         clock uncertainty           -0.318   197.383    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.429   196.954    DUT1/count_reg[30]
  -------------------------------------------------------------------
                         required time                        196.954    
                         arrival time                          -1.897    
  -------------------------------------------------------------------
                         slack                                195.057    

Slack (MET) :             195.057ns  (required time - arrival time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.828ns (19.731%)  route 3.369ns (80.269%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 197.170 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -2.299    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456    -1.843 f  DUT1/count_reg[31]/Q
                         net (fo=2, routed)           0.951    -0.892    DUT1/count[31]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124    -0.768 f  DUT1/count[31]_i_9/O
                         net (fo=1, routed)           0.797     0.029    DUT1/count[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     0.153 f  DUT1/count[31]_i_6/O
                         net (fo=2, routed)           0.819     0.972    DUT1/count[31]_i_6_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  DUT1/count[31]_i_1/O
                         net (fo=31, routed)          0.801     1.897    DUT1/count[31]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.601   197.170    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
                         clock pessimism              0.531   197.700    
                         clock uncertainty           -0.318   197.383    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.429   196.954    DUT1/count_reg[31]
  -------------------------------------------------------------------
                         required time                        196.954    
                         arrival time                          -1.897    
  -------------------------------------------------------------------
                         slack                                195.057    

Slack (MET) :             195.165ns  (required time - arrival time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.393%)  route 3.232ns (79.607%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.833ns = ( 197.167 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -2.299    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456    -1.843 f  DUT1/count_reg[31]/Q
                         net (fo=2, routed)           0.951    -0.892    DUT1/count[31]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124    -0.768 f  DUT1/count[31]_i_9/O
                         net (fo=1, routed)           0.797     0.029    DUT1/count[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     0.153 f  DUT1/count[31]_i_6/O
                         net (fo=2, routed)           0.819     0.972    DUT1/count[31]_i_6_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  DUT1/count[31]_i_1/O
                         net (fo=31, routed)          0.665     1.761    DUT1/count[31]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  DUT1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.598   197.167    DUT1/clk_out1
    SLICE_X4Y86          FDRE                                         r  DUT1/count_reg[13]/C
                         clock pessimism              0.506   197.673    
                         clock uncertainty           -0.318   197.355    
    SLICE_X4Y86          FDRE (Setup_fdre_C_R)       -0.429   196.926    DUT1/count_reg[13]
  -------------------------------------------------------------------
                         required time                        196.926    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                195.165    

Slack (MET) :             195.165ns  (required time - arrival time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.393%)  route 3.232ns (79.607%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.833ns = ( 197.167 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -2.299    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456    -1.843 f  DUT1/count_reg[31]/Q
                         net (fo=2, routed)           0.951    -0.892    DUT1/count[31]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124    -0.768 f  DUT1/count[31]_i_9/O
                         net (fo=1, routed)           0.797     0.029    DUT1/count[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     0.153 f  DUT1/count[31]_i_6/O
                         net (fo=2, routed)           0.819     0.972    DUT1/count[31]_i_6_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  DUT1/count[31]_i_1/O
                         net (fo=31, routed)          0.665     1.761    DUT1/count[31]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  DUT1/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.598   197.167    DUT1/clk_out1
    SLICE_X4Y86          FDRE                                         r  DUT1/count_reg[14]/C
                         clock pessimism              0.506   197.673    
                         clock uncertainty           -0.318   197.355    
    SLICE_X4Y86          FDRE (Setup_fdre_C_R)       -0.429   196.926    DUT1/count_reg[14]
  -------------------------------------------------------------------
                         required time                        196.926    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                195.165    

Slack (MET) :             195.165ns  (required time - arrival time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.393%)  route 3.232ns (79.607%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.833ns = ( 197.167 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -2.299    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456    -1.843 f  DUT1/count_reg[31]/Q
                         net (fo=2, routed)           0.951    -0.892    DUT1/count[31]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124    -0.768 f  DUT1/count[31]_i_9/O
                         net (fo=1, routed)           0.797     0.029    DUT1/count[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     0.153 f  DUT1/count[31]_i_6/O
                         net (fo=2, routed)           0.819     0.972    DUT1/count[31]_i_6_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  DUT1/count[31]_i_1/O
                         net (fo=31, routed)          0.665     1.761    DUT1/count[31]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  DUT1/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.598   197.167    DUT1/clk_out1
    SLICE_X4Y86          FDRE                                         r  DUT1/count_reg[15]/C
                         clock pessimism              0.506   197.673    
                         clock uncertainty           -0.318   197.355    
    SLICE_X4Y86          FDRE (Setup_fdre_C_R)       -0.429   196.926    DUT1/count_reg[15]
  -------------------------------------------------------------------
                         required time                        196.926    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                195.165    

Slack (MET) :             195.165ns  (required time - arrival time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.393%)  route 3.232ns (79.607%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.833ns = ( 197.167 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -2.299    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456    -1.843 f  DUT1/count_reg[31]/Q
                         net (fo=2, routed)           0.951    -0.892    DUT1/count[31]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124    -0.768 f  DUT1/count[31]_i_9/O
                         net (fo=1, routed)           0.797     0.029    DUT1/count[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     0.153 f  DUT1/count[31]_i_6/O
                         net (fo=2, routed)           0.819     0.972    DUT1/count[31]_i_6_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  DUT1/count[31]_i_1/O
                         net (fo=31, routed)          0.665     1.761    DUT1/count[31]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  DUT1/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.598   197.167    DUT1/clk_out1
    SLICE_X4Y86          FDRE                                         r  DUT1/count_reg[16]/C
                         clock pessimism              0.506   197.673    
                         clock uncertainty           -0.318   197.355    
    SLICE_X4Y86          FDRE (Setup_fdre_C_R)       -0.429   196.926    DUT1/count_reg[16]
  -------------------------------------------------------------------
                         required time                        196.926    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                195.165    

Slack (MET) :             195.170ns  (required time - arrival time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.404%)  route 3.230ns (79.596%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 197.170 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -2.299    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456    -1.843 f  DUT1/count_reg[31]/Q
                         net (fo=2, routed)           0.951    -0.892    DUT1/count[31]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124    -0.768 f  DUT1/count[31]_i_9/O
                         net (fo=1, routed)           0.797     0.029    DUT1/count[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     0.153 f  DUT1/count[31]_i_6/O
                         net (fo=2, routed)           0.819     0.972    DUT1/count[31]_i_6_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  DUT1/count[31]_i_1/O
                         net (fo=31, routed)          0.663     1.759    DUT1/count[31]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  DUT1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.601   197.170    DUT1/clk_out1
    SLICE_X4Y89          FDRE                                         r  DUT1/count_reg[25]/C
                         clock pessimism              0.506   197.675    
                         clock uncertainty           -0.318   197.358    
    SLICE_X4Y89          FDRE (Setup_fdre_C_R)       -0.429   196.929    DUT1/count_reg[25]
  -------------------------------------------------------------------
                         required time                        196.929    
                         arrival time                          -1.759    
  -------------------------------------------------------------------
                         slack                                195.170    

Slack (MET) :             195.170ns  (required time - arrival time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.404%)  route 3.230ns (79.596%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 197.170 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -2.299    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456    -1.843 f  DUT1/count_reg[31]/Q
                         net (fo=2, routed)           0.951    -0.892    DUT1/count[31]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124    -0.768 f  DUT1/count[31]_i_9/O
                         net (fo=1, routed)           0.797     0.029    DUT1/count[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     0.153 f  DUT1/count[31]_i_6/O
                         net (fo=2, routed)           0.819     0.972    DUT1/count[31]_i_6_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  DUT1/count[31]_i_1/O
                         net (fo=31, routed)          0.663     1.759    DUT1/count[31]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  DUT1/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.601   197.170    DUT1/clk_out1
    SLICE_X4Y89          FDRE                                         r  DUT1/count_reg[26]/C
                         clock pessimism              0.506   197.675    
                         clock uncertainty           -0.318   197.358    
    SLICE_X4Y89          FDRE (Setup_fdre_C_R)       -0.429   196.929    DUT1/count_reg[26]
  -------------------------------------------------------------------
                         required time                        196.929    
                         arrival time                          -1.759    
  -------------------------------------------------------------------
                         slack                                195.170    

Slack (MET) :             195.170ns  (required time - arrival time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.404%)  route 3.230ns (79.596%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 197.170 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -2.299    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456    -1.843 f  DUT1/count_reg[31]/Q
                         net (fo=2, routed)           0.951    -0.892    DUT1/count[31]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124    -0.768 f  DUT1/count[31]_i_9/O
                         net (fo=1, routed)           0.797     0.029    DUT1/count[31]_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     0.153 f  DUT1/count[31]_i_6/O
                         net (fo=2, routed)           0.819     0.972    DUT1/count[31]_i_6_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124     1.096 r  DUT1/count[31]_i_1/O
                         net (fo=31, routed)          0.663     1.759    DUT1/count[31]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  DUT1/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.601   197.170    DUT1/clk_out1
    SLICE_X4Y89          FDRE                                         r  DUT1/count_reg[27]/C
                         clock pessimism              0.506   197.675    
                         clock uncertainty           -0.318   197.358    
    SLICE_X4Y89          FDRE (Setup_fdre_C_R)       -0.429   196.929    DUT1/count_reg[27]
  -------------------------------------------------------------------
                         required time                        196.929    
                         arrival time                          -1.759    
  -------------------------------------------------------------------
                         slack                                195.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DUT1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.076%)  route 0.129ns (40.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.814    DUT1/clk_out1
    SLICE_X4Y87          FDRE                                         r  DUT1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.673 f  DUT1/count_reg[19]/Q
                         net (fo=3, routed)           0.129    -0.544    DUT1/count[19]
    SLICE_X5Y86          LUT5 (Prop_lut5_I2_O)        0.045    -0.499 r  DUT1/clock_out_i_1/O
                         net (fo=2, routed)           0.000    -0.499    DUT1/clock_out_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  DUT1/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.869    -1.242    DUT1/clk_out1
    SLICE_X5Y86          FDRE                                         r  DUT1/clock_out_reg/C
                         clock pessimism              0.442    -0.800    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.091    -0.709    DUT1/clock_out_reg
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 DUT1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.813    DUT1/clk_out1
    SLICE_X4Y88          FDRE                                         r  DUT1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  DUT1/count_reg[23]/Q
                         net (fo=2, routed)           0.133    -0.539    DUT1/count[23]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.428 r  DUT1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.428    DUT1/count_reg[24]_i_1_n_5
    SLICE_X4Y88          FDRE                                         r  DUT1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -1.239    DUT1/clk_out1
    SLICE_X4Y88          FDRE                                         r  DUT1/count_reg[23]/C
                         clock pessimism              0.426    -0.813    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.105    -0.708    DUT1/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 DUT1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.813    DUT1/clk_out1
    SLICE_X4Y89          FDRE                                         r  DUT1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  DUT1/count_reg[27]/Q
                         net (fo=2, routed)           0.133    -0.539    DUT1/count[27]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.428 r  DUT1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.428    DUT1/count_reg[28]_i_1_n_5
    SLICE_X4Y89          FDRE                                         r  DUT1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -1.239    DUT1/clk_out1
    SLICE_X4Y89          FDRE                                         r  DUT1/count_reg[27]/C
                         clock pessimism              0.426    -0.813    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.105    -0.708    DUT1/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DUT1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.816    DUT1/clk_out1
    SLICE_X4Y83          FDRE                                         r  DUT1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  DUT1/count_reg[3]/Q
                         net (fo=2, routed)           0.134    -0.541    DUT1/count[3]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.430 r  DUT1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.430    DUT1/count_reg[4]_i_1_n_5
    SLICE_X4Y83          FDRE                                         r  DUT1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.867    -1.244    DUT1/clk_out1
    SLICE_X4Y83          FDRE                                         r  DUT1/count_reg[3]/C
                         clock pessimism              0.428    -0.816    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.105    -0.711    DUT1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DUT1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.815    DUT1/clk_out1
    SLICE_X4Y86          FDRE                                         r  DUT1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  DUT1/count_reg[15]/Q
                         net (fo=3, routed)           0.134    -0.540    DUT1/count[15]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.429 r  DUT1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.429    DUT1/count_reg[16]_i_1_n_5
    SLICE_X4Y86          FDRE                                         r  DUT1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.869    -1.242    DUT1/clk_out1
    SLICE_X4Y86          FDRE                                         r  DUT1/count_reg[15]/C
                         clock pessimism              0.427    -0.815    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.105    -0.710    DUT1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DUT1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.814    DUT1/clk_out1
    SLICE_X4Y87          FDRE                                         r  DUT1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  DUT1/count_reg[19]/Q
                         net (fo=3, routed)           0.134    -0.539    DUT1/count[19]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.428 r  DUT1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.428    DUT1/count_reg[20]_i_1_n_5
    SLICE_X4Y87          FDRE                                         r  DUT1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.870    -1.241    DUT1/clk_out1
    SLICE_X4Y87          FDRE                                         r  DUT1/count_reg[19]/C
                         clock pessimism              0.427    -0.814    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105    -0.709    DUT1/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.602    -0.812    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  DUT1/count_reg[31]/Q
                         net (fo=2, routed)           0.134    -0.537    DUT1/count[31]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.426 r  DUT1/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.426    DUT1/count_reg[31]_i_2_n_5
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.873    -1.238    DUT1/clk_out1
    SLICE_X4Y90          FDRE                                         r  DUT1/count_reg[31]/C
                         clock pessimism              0.426    -0.812    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.105    -0.707    DUT1/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DUT1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.815    DUT1/clk_out1
    SLICE_X4Y85          FDRE                                         r  DUT1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  DUT1/count_reg[11]/Q
                         net (fo=3, routed)           0.144    -0.530    DUT1/count[11]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.419 r  DUT1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.419    DUT1/count_reg[12]_i_1_n_5
    SLICE_X4Y85          FDRE                                         r  DUT1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.869    -1.242    DUT1/clk_out1
    SLICE_X4Y85          FDRE                                         r  DUT1/count_reg[11]/C
                         clock pessimism              0.427    -0.815    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.105    -0.710    DUT1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DUT1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.630%)  route 0.144ns (36.370%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.815    DUT1/clk_out1
    SLICE_X4Y84          FDRE                                         r  DUT1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  DUT1/count_reg[7]/Q
                         net (fo=3, routed)           0.144    -0.530    DUT1/count[7]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.419 r  DUT1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.419    DUT1/count_reg[8]_i_1_n_5
    SLICE_X4Y84          FDRE                                         r  DUT1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.868    -1.243    DUT1/clk_out1
    SLICE_X4Y84          FDRE                                         r  DUT1/count_reg[7]/C
                         clock pessimism              0.428    -0.815    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.105    -0.710    DUT1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.288ns (70.227%)  route 0.122ns (29.773%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.815    DUT1/clk_out1
    SLICE_X5Y85          FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           0.122    -0.552    DUT1/count[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.405 r  DUT1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.405    DUT1/count_reg[4]_i_1_n_7
    SLICE_X4Y83          FDRE                                         r  DUT1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.867    -1.244    DUT1/clk_out1
    SLICE_X4Y83          FDRE                                         r  DUT1/count_reg[1]/C
                         clock pessimism              0.442    -0.802    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.105    -0.697    DUT1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { UUT1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   UUT1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y86      DUT1/clock_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y86      DUT1/clock_out_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y85      DUT1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y85      DUT1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y85      DUT1/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y85      DUT1/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      DUT1/count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      DUT1/count_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y83      DUT1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y83      DUT1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y83      DUT1/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y83      DUT1/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y86      DUT1/clock_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y86      DUT1/clock_out_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y85      DUT1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y85      DUT1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y85      DUT1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y85      DUT1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      DUT1/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      DUT1/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      DUT1/count_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y83      DUT1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      DUT1/count_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y83      DUT1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y83      DUT1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y83      DUT1/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y86      DUT1/clock_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y86      DUT1/clock_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { UUT1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   UUT1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKFBOUT



