PPA Report for UART_ProgrammableParity.v (Module: UART_ProgrammableParity)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 18
IO Count: 30
Cell Count: 99

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 832.64 MHz
Reg-to-Reg Critical Path Delay: 1.067 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
