// Seed: 3897999065
module module_0 (
    input wire id_0,
    output tri0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    output tri id_9,
    input supply0 id_10
    , id_17,
    output wor id_11,
    output wor id_12,
    input supply1 id_13,
    input tri1 id_14,
    output uwire id_15
);
  assign id_11 = id_0.id_17;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output wire id_2,
    input wire id_3,
    input uwire id_4,
    output tri0 id_5,
    output supply1 id_6
);
  wire id_8;
  module_0(
      id_4, id_5, id_5, id_0, id_6, id_6, id_3, id_6, id_3, id_0, id_3, id_5, id_5, id_3, id_3, id_2
  );
endmodule
