Data Load Init Finish.
dmem[0] =          4
dmem[1] =          5
dmem[2] =          3
dmem[3] =          1
dmem[4] =          2
=== Enhanced CPU Testbench with Internal Memory ===
Debug Level: 3, Show Pipeline: 1
Reset released at time 20000 - Starting execution...
Time: 25000, PC: 0x00000000, Inst: 0x00000413, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000000, Next PC: 0x00000004, PC+4: 0x00000004
     pc_write=1 (1=update, 0=stall)
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         0, x7=         0, x28=         0

Time: 35000, PC: 0x00000004, Inst: 0x00000293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 8
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000004, Next PC: 0x00000008, PC+4: 0x00000008
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 35000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         0, x7=         0, x28=         0

Time: 45000, PC: 0x00000008, Inst: 0x00400313, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 5
     EX: rs1= 0, rs2= 0, rd= 8
  -> PC Control:
     Current PC: 0x00000008, Next PC: 0x0000000c, PC+4: 0x0000000c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 45000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         0, x7=         0, x28=         0

Time: 55000, PC: 0x0000000c, Inst: 0x0462da63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 4, rd= 6
     EX: rs1= 0, rs2= 0, rd= 5
  -> PC Control:
     Current PC: 0x0000000c, Next PC: 0x00000010, PC+4: 0x00000010
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 55000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 8, data=        0
     Key Registers: x5=         0, x6=         0, x7=         0, x28=         0

Time: 65000, PC: 0x00000010, Inst: 0x00000393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 6, rd=20
     EX: rs1= 0, rs2= 4, rd= 6
  -> PC Control:
     Current PC: 0x00000010, Next PC: 0x00000014, PC+4: 0x00000014
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 65000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 5, data=        0
     Key Registers: x5=         0, x6=         0, x7=         0, x28=         0
  -> DATA FORWARDING:
     Forward A: 10, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          4
     Branch comparison: rs1_data=          0 >= rs2_data=          4 ? FALSE

Time: 75000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 7
     EX: rs1= 5, rs2= 6, rd=20
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 75000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Write: rd= 6, data=        4
     Key Registers: x5=         0, x6=         0, x7=         0, x28=         0

Time: 85000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 7
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 85000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         0
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         0
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         0
     ALU Result:          4 (should be          4 -          0 =          4)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 7, reg_write=1, alu_result=         0
       WB stage: rd=20, reg_write=0, write_data=4294967292
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 7 == ex_rs1= 6) && mem_reg_write=1 = 0
       Forward A: WB condition: (wb_rd=20 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 7 == ex_rs2= 5) && mem_reg_write=1 = 0
       Forward B: WB condition: (wb_rd=20 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 95000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 95000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        0
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         0
  -> DATA FORWARDING:
     Forward A: 10, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          4
     Branch comparison: rs1_data=          0 >= rs2_data=          4 ? FALSE

Time: 105000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000024, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 105000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=28, data=        4
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         0

Time: 115000, PC: 0x00000024, Inst: 0x000eaf03, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=29, rd=29
     EX: rs1= 7, rs2= 2, rd=29
  -> PC Control:
     Current PC: 0x00000024, Next PC: 0x00000028, PC+4: 0x00000028
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 115000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          0

Time: 125000, PC: 0x00000028, Inst: 0x00138f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2= 0, rd=30
     EX: rs1= 8, rs2=29, rd=29
  -> PC Control:
     Current PC: 0x00000028, Next PC: 0x0000002c, PC+4: 0x0000002c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 125000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=29, data=        0
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000000

Time: 135000, PC: 0x0000002c, Inst: 0x002f9f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd=31
     EX: rs1=29, rs2= 0, rd=30
  -> PC Control:
     Current PC: 0x0000002c, Next PC: 0x00000030, PC+4: 0x00000030
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 135000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=29, data=        0
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4

Time: 145000, PC: 0x00000030, Inst: 0x01f40fb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 2, rd=31
     EX: rs1= 7, rs2= 1, rd=31
  -> PC Control:
     Current PC: 0x00000030, Next PC: 0x00000034, PC+4: 0x00000034
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 145000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=30, data=        4
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          1, ALU Input B_temp (forwarded):          0

Time: 155000, PC: 0x00000034, Inst: 0x000faf83, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=31, rd=31
     EX: rs1=31, rs2= 2, rd=31
  -> PC Control:
     Current PC: 0x00000034, Next PC: 0x00000038, PC+4: 0x00000038
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 155000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Write: rd=31, data=        1
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          4

Time: 165000, PC: 0x00000038, Inst: 0x01ff5c63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 0, rd=31
     EX: rs1= 8, rs2=31, rd=31
  -> PC Control:
     Current PC: 0x00000038, Next PC: 0x0000003c, PC+4: 0x0000003c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 165000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        4
     Write: rd=31, data=        4
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4
  -> STALL DETECTED! Load-Use hazard causing pipeline stall
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000004

Time: 175000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=31, rs2= 0, rd=31
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=0 (1=update, 0=stall)
Debug: PC consistency check at time 175000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        4
     Write: rd=31, data=        4
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          4

Time: 185000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=30, rs2=31, rd=24
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 185000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        5
     Write: rd=31, data=        5
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 10
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          5
     Branch comparison: rs1_data=          4 >= rs2_data=          5 ? FALSE

Time: 195000, PC: 0x00000040, Inst: 0x00138e13, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2=31, rd= 0
     EX: rs1=30, rs2=31, rd=24
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000040, Next PC: 0x00000044, PC+4: 0x00000044
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 195000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4
  -> MEMORY OPERATION:
     Store to address: 0x00000000, data:          5

Time: 205000, PC: 0x00000044, Inst: 0x002e1e13, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd=28
     EX: rs1=29, rs2=31, rd= 0
  -> PC Control:
     Current PC: 0x00000044, Next PC: 0x00000048, PC+4: 0x00000048
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 205000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4

Time: 215000, PC: 0x00000048, Inst: 0x01c40e33, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1=28, rs2= 2, rd=28
     EX: rs1= 7, rs2= 1, rd=28
  -> PC Control:
     Current PC: 0x00000048, Next PC: 0x0000004c, PC+4: 0x0000004c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 215000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        4
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          1, ALU Input B_temp (forwarded):          0

Time: 225000, PC: 0x0000004c, Inst: 0x01ee2023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=28, rd=28
     EX: rs1=28, rs2= 2, rd=28
  -> PC Control:
     Current PC: 0x0000004c, Next PC: 0x00000050, PC+4: 0x00000050
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 225000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        4
     Write: rd=28, data=        1
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          4

Time: 235000, PC: 0x00000050, Inst: 0x00138393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=28, rs2=30, rd= 0
     EX: rs1= 8, rs2=28, rd=28
  -> PC Control:
     Current PC: 0x00000050, Next PC: 0x00000054, PC+4: 0x00000054
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 235000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=28, data=        4
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         1
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          4
  -> MEMORY OPERATION:
     Store to address: 0x00000004, data:          4

Time: 245000, PC: 0x00000054, Inst: 0xfc1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd= 7
     EX: rs1=28, rs2=30, rd= 0
  -> PC Control:
     Current PC: 0x00000054, Next PC: 0x00000058, PC+4: 0x00000058
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 245000
  -> Register File:
     Read: rs1_data=        5, rs2_data=        0
     Write: rd=28, data=        4
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4

Time: 255000, PC: 0x00000058, Inst: 0x00128293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 1, rd= 0
     EX: rs1= 7, rs2= 1, rd= 7
  -> PC Control:
     Current PC: 0x00000058, Next PC: 0x0000005c, PC+4: 0x0000005c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 255000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4

Time: 265000, PC: 0x0000005c, Inst: 0xfb1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 1, rd= 5
     EX: rs1=31, rs2= 1, rd= 0
  -> Control Transfer:
     EX Branch: 0, Jump: 1
     Jump Target: 0x00000014
  -> PC Control:
     Current PC: 0x0000005c, Next PC: 0x00000014, PC+4: 0x00000060
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason: Jump instruction
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 265000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        1
     Key Registers: x5=         0, x6=         4, x7=         0, x28=         4

Time: 275000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 275000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4

Time: 285000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 285000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        4
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         0
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         0
     ALU Result:          4 (should be          4 -          0 =          4)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 0, reg_write=0, alu_result=         0
       WB stage: rd= 0, reg_write=0, write_data=         0
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 0 == ex_rs1= 6) && mem_reg_write=0 = 0
       Forward A: WB condition: (wb_rd= 0 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 0 == ex_rs2= 5) && mem_reg_write=0 = 0
       Forward B: WB condition: (wb_rd= 0 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 295000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 295000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          1, ALU Input B_temp (forwarded):          4
     Branch comparison: rs1_data=          1 >= rs2_data=          4 ? FALSE

Time: 305000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000024, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 305000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=28, data=        4
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4

Time: 315000, PC: 0x00000024, Inst: 0x000eaf03, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=29, rd=29
     EX: rs1= 7, rs2= 2, rd=29
  -> PC Control:
     Current PC: 0x00000024, Next PC: 0x00000028, PC+4: 0x00000028
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 315000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          4

Time: 325000, PC: 0x00000028, Inst: 0x00138f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2= 0, rd=30
     EX: rs1= 8, rs2=29, rd=29
  -> PC Control:
     Current PC: 0x00000028, Next PC: 0x0000002c, PC+4: 0x0000002c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 325000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Write: rd=29, data=        4
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000004

Time: 335000, PC: 0x0000002c, Inst: 0x002f9f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd=31
     EX: rs1=29, rs2= 0, rd=30
  -> PC Control:
     Current PC: 0x0000002c, Next PC: 0x00000030, PC+4: 0x00000030
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 335000
  -> Register File:
     Read: rs1_data=        5, rs2_data=        0
     Write: rd=29, data=        4
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4

Time: 345000, PC: 0x00000030, Inst: 0x01f40fb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 2, rd=31
     EX: rs1= 7, rs2= 1, rd=31
  -> PC Control:
     Current PC: 0x00000030, Next PC: 0x00000034, PC+4: 0x00000034
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 345000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        5
     Write: rd=30, data=        4
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          2, ALU Input B_temp (forwarded):          0

Time: 355000, PC: 0x00000034, Inst: 0x000faf83, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=31, rd=31
     EX: rs1=31, rs2= 2, rd=31
  -> PC Control:
     Current PC: 0x00000034, Next PC: 0x00000038, PC+4: 0x00000038
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 355000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Write: rd=31, data=        2
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          8

Time: 365000, PC: 0x00000038, Inst: 0x01ff5c63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 0, rd=31
     EX: rs1= 8, rs2=31, rd=31
  -> PC Control:
     Current PC: 0x00000038, Next PC: 0x0000003c, PC+4: 0x0000003c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 365000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        8
     Write: rd=31, data=        8
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4
  -> STALL DETECTED! Load-Use hazard causing pipeline stall
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          8, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000008

Time: 375000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=31, rs2= 0, rd=31
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=0 (1=update, 0=stall)
Debug: PC consistency check at time 375000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        8
     Write: rd=31, data=        8
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          8

Time: 385000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=30, rs2=31, rd=24
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 385000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        3
     Write: rd=31, data=        3
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 10
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          3
     Branch comparison: rs1_data=          4 >= rs2_data=          3 ?  TRUE

Time: 395000, PC: 0x00000040, Inst: 0x00138e13, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2=31, rd= 0
     EX: rs1=30, rs2=31, rd=24
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
     Branch Taken: 1
     Branch Target: 0x00000050
  -> PC Control:
     Current PC: 0x00000040, Next PC: 0x00000050, PC+4: 0x00000044
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason:     Branch taken
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 395000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4

Time: 405000, PC: 0x00000050, Inst: 0x00138393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000050, Next PC: 0x00000054, PC+4: 0x00000054
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 405000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4

Time: 415000, PC: 0x00000054, Inst: 0xfc1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd= 7
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000054, Next PC: 0x00000058, PC+4: 0x00000058
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 415000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4

Time: 425000, PC: 0x00000058, Inst: 0x00128293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 1, rd= 0
     EX: rs1= 7, rs2= 1, rd= 7
  -> PC Control:
     Current PC: 0x00000058, Next PC: 0x0000005c, PC+4: 0x0000005c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 425000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4

Time: 435000, PC: 0x0000005c, Inst: 0xfb1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 1, rd= 5
     EX: rs1=31, rs2= 1, rd= 0
  -> Control Transfer:
     EX Branch: 0, Jump: 1
     Jump Target: 0x00000014
  -> PC Control:
     Current PC: 0x0000005c, Next PC: 0x00000014, PC+4: 0x00000060
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason: Jump instruction
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 435000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        2
     Key Registers: x5=         0, x6=         4, x7=         1, x28=         4

Time: 445000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 445000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4

Time: 455000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 455000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        4
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         0
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         0
     ALU Result:          4 (should be          4 -          0 =          4)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 0, reg_write=0, alu_result=         0
       WB stage: rd= 0, reg_write=0, write_data=         0
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 0 == ex_rs1= 6) && mem_reg_write=0 = 0
       Forward A: WB condition: (wb_rd= 0 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 0 == ex_rs2= 5) && mem_reg_write=0 = 0
       Forward B: WB condition: (wb_rd= 0 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 465000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 465000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          2, ALU Input B_temp (forwarded):          4
     Branch comparison: rs1_data=          2 >= rs2_data=          4 ? FALSE

Time: 475000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000024, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 475000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        4
     Write: rd=28, data=        4
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4

Time: 485000, PC: 0x00000024, Inst: 0x000eaf03, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=29, rd=29
     EX: rs1= 7, rs2= 2, rd=29
  -> PC Control:
     Current PC: 0x00000024, Next PC: 0x00000028, PC+4: 0x00000028
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 485000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          8

Time: 495000, PC: 0x00000028, Inst: 0x00138f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2= 0, rd=30
     EX: rs1= 8, rs2=29, rd=29
  -> PC Control:
     Current PC: 0x00000028, Next PC: 0x0000002c, PC+4: 0x0000002c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 495000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Write: rd=29, data=        8
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          8, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000008

Time: 505000, PC: 0x0000002c, Inst: 0x002f9f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd=31
     EX: rs1=29, rs2= 0, rd=30
  -> PC Control:
     Current PC: 0x0000002c, Next PC: 0x00000030, PC+4: 0x00000030
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 505000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Write: rd=29, data=        8
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4

Time: 515000, PC: 0x00000030, Inst: 0x01f40fb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 2, rd=31
     EX: rs1= 7, rs2= 1, rd=31
  -> PC Control:
     Current PC: 0x00000030, Next PC: 0x00000034, PC+4: 0x00000034
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 515000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        3
     Write: rd=30, data=        3
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          3, ALU Input B_temp (forwarded):          0

Time: 525000, PC: 0x00000034, Inst: 0x000faf83, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=31, rd=31
     EX: rs1=31, rs2= 2, rd=31
  -> PC Control:
     Current PC: 0x00000034, Next PC: 0x00000038, PC+4: 0x00000038
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 525000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Write: rd=31, data=        3
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):         12

Time: 535000, PC: 0x00000038, Inst: 0x01ff5c63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 0, rd=31
     EX: rs1= 8, rs2=31, rd=31
  -> PC Control:
     Current PC: 0x00000038, Next PC: 0x0000003c, PC+4: 0x0000003c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 535000
  -> Register File:
     Read: rs1_data=        3, rs2_data=       12
     Write: rd=31, data=       12
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4
  -> STALL DETECTED! Load-Use hazard causing pipeline stall
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):         12, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x0000000c

Time: 545000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=31, rs2= 0, rd=31
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=0 (1=update, 0=stall)
Debug: PC consistency check at time 545000
  -> Register File:
     Read: rs1_data=        3, rs2_data=       12
     Write: rd=31, data=       12
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          3, ALU Input B_temp (forwarded):         12

Time: 555000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=30, rs2=31, rd=24
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 555000
  -> Register File:
     Read: rs1_data=        8, rs2_data=        1
     Write: rd=31, data=        1
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 10
     ALU Input A (forwarded):          3, ALU Input B_temp (forwarded):          1
     Branch comparison: rs1_data=          3 >= rs2_data=          1 ?  TRUE

Time: 565000, PC: 0x00000040, Inst: 0x00138e13, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2=31, rd= 0
     EX: rs1=30, rs2=31, rd=24
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
     Branch Taken: 1
     Branch Target: 0x00000050
  -> PC Control:
     Current PC: 0x00000040, Next PC: 0x00000050, PC+4: 0x00000044
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason:     Branch taken
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 565000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4

Time: 575000, PC: 0x00000050, Inst: 0x00138393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000050, Next PC: 0x00000054, PC+4: 0x00000054
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 575000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4

Time: 585000, PC: 0x00000054, Inst: 0xfc1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd= 7
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000054, Next PC: 0x00000058, PC+4: 0x00000058
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 585000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4

Time: 595000, PC: 0x00000058, Inst: 0x00128293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 1, rd= 0
     EX: rs1= 7, rs2= 1, rd= 7
  -> PC Control:
     Current PC: 0x00000058, Next PC: 0x0000005c, PC+4: 0x0000005c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 595000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4

Time: 605000, PC: 0x0000005c, Inst: 0xfb1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 1, rd= 5
     EX: rs1=31, rs2= 1, rd= 0
  -> Control Transfer:
     EX Branch: 0, Jump: 1
     Jump Target: 0x00000014
  -> PC Control:
     Current PC: 0x0000005c, Next PC: 0x00000014, PC+4: 0x00000060
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason: Jump instruction
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 605000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        3
     Key Registers: x5=         0, x6=         4, x7=         2, x28=         4

Time: 615000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 615000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4

Time: 625000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 625000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        4
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         0
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         0
     ALU Result:          4 (should be          4 -          0 =          4)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 0, reg_write=0, alu_result=         0
       WB stage: rd= 0, reg_write=0, write_data=         0
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 0 == ex_rs1= 6) && mem_reg_write=0 = 0
       Forward A: WB condition: (wb_rd= 0 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 0 == ex_rs2= 5) && mem_reg_write=0 = 0
       Forward B: WB condition: (wb_rd= 0 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 635000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 635000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          3, ALU Input B_temp (forwarded):          4
     Branch comparison: rs1_data=          3 >= rs2_data=          4 ? FALSE

Time: 645000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000024, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 645000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        8
     Write: rd=28, data=        4
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4

Time: 655000, PC: 0x00000024, Inst: 0x000eaf03, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=29, rd=29
     EX: rs1= 7, rs2= 2, rd=29
  -> PC Control:
     Current PC: 0x00000024, Next PC: 0x00000028, PC+4: 0x00000028
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 655000
  -> Register File:
     Read: rs1_data=        8, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):         12

Time: 665000, PC: 0x00000028, Inst: 0x00138f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2= 0, rd=30
     EX: rs1= 8, rs2=29, rd=29
  -> PC Control:
     Current PC: 0x00000028, Next PC: 0x0000002c, PC+4: 0x0000002c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 665000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Write: rd=29, data=       12
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):         12, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x0000000c

Time: 675000, PC: 0x0000002c, Inst: 0x002f9f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd=31
     EX: rs1=29, rs2= 0, rd=30
  -> PC Control:
     Current PC: 0x0000002c, Next PC: 0x00000030, PC+4: 0x00000030
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 675000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Write: rd=29, data=       12
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4

Time: 685000, PC: 0x00000030, Inst: 0x01f40fb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 2, rd=31
     EX: rs1= 7, rs2= 1, rd=31
  -> PC Control:
     Current PC: 0x00000030, Next PC: 0x00000034, PC+4: 0x00000034
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 685000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        1
     Write: rd=30, data=        1
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          0

Time: 695000, PC: 0x00000034, Inst: 0x000faf83, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=31, rd=31
     EX: rs1=31, rs2= 2, rd=31
  -> PC Control:
     Current PC: 0x00000034, Next PC: 0x00000038, PC+4: 0x00000038
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 695000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Write: rd=31, data=        4
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):         16

Time: 705000, PC: 0x00000038, Inst: 0x01ff5c63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 0, rd=31
     EX: rs1= 8, rs2=31, rd=31
  -> PC Control:
     Current PC: 0x00000038, Next PC: 0x0000003c, PC+4: 0x0000003c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 705000
  -> Register File:
     Read: rs1_data=        1, rs2_data=       16
     Write: rd=31, data=       16
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> STALL DETECTED! Load-Use hazard causing pipeline stall
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):         16, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000010

Time: 715000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=31, rs2= 0, rd=31
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=0 (1=update, 0=stall)
Debug: PC consistency check at time 715000
  -> Register File:
     Read: rs1_data=        1, rs2_data=       16
     Write: rd=31, data=       16
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          1, ALU Input B_temp (forwarded):         16

Time: 725000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=30, rs2=31, rd=24
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 725000
  -> Register File:
     Read: rs1_data=       12, rs2_data=        2
     Write: rd=31, data=        2
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 10
     ALU Input A (forwarded):          1, ALU Input B_temp (forwarded):          2
     Branch comparison: rs1_data=          1 >= rs2_data=          2 ? FALSE

Time: 735000, PC: 0x00000040, Inst: 0x00138e13, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2=31, rd= 0
     EX: rs1=30, rs2=31, rd=24
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000040, Next PC: 0x00000044, PC+4: 0x00000044
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 735000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> MEMORY OPERATION:
     Store to address: 0x0000000c, data:          2

Time: 745000, PC: 0x00000044, Inst: 0x002e1e13, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd=28
     EX: rs1=29, rs2=31, rd= 0
  -> PC Control:
     Current PC: 0x00000044, Next PC: 0x00000048, PC+4: 0x00000048
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 745000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4

Time: 755000, PC: 0x00000048, Inst: 0x01c40e33, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1=28, rs2= 2, rd=28
     EX: rs1= 7, rs2= 1, rd=28
  -> PC Control:
     Current PC: 0x00000048, Next PC: 0x0000004c, PC+4: 0x0000004c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 755000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        4
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          0

Time: 765000, PC: 0x0000004c, Inst: 0x01ee2023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=28, rd=28
     EX: rs1=28, rs2= 2, rd=28
  -> PC Control:
     Current PC: 0x0000004c, Next PC: 0x00000050, PC+4: 0x00000050
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 765000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        1
     Write: rd=28, data=        4
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):         16

Time: 775000, PC: 0x00000050, Inst: 0x00138393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=28, rs2=30, rd= 0
     EX: rs1= 8, rs2=28, rd=28
  -> PC Control:
     Current PC: 0x00000050, Next PC: 0x00000054, PC+4: 0x00000054
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 775000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Write: rd=28, data=       16
     Key Registers: x5=         0, x6=         4, x7=         3, x28=         4
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):         16, ALU Input B_temp (forwarded):          1
  -> MEMORY OPERATION:
     Store to address: 0x00000010, data:          1

Time: 785000, PC: 0x00000054, Inst: 0xfc1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd= 7
     EX: rs1=28, rs2=30, rd= 0
  -> PC Control:
     Current PC: 0x00000054, Next PC: 0x00000058, PC+4: 0x00000058
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 785000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Write: rd=28, data=       16
     Key Registers: x5=         0, x6=         4, x7=         3, x28=        16

Time: 795000, PC: 0x00000058, Inst: 0x00128293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 1, rd= 0
     EX: rs1= 7, rs2= 1, rd= 7
  -> PC Control:
     Current PC: 0x00000058, Next PC: 0x0000005c, PC+4: 0x0000005c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 795000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         3, x28=        16

Time: 805000, PC: 0x0000005c, Inst: 0xfb1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 1, rd= 5
     EX: rs1=31, rs2= 1, rd= 0
  -> Control Transfer:
     EX Branch: 0, Jump: 1
     Jump Target: 0x00000014
  -> PC Control:
     Current PC: 0x0000005c, Next PC: 0x00000014, PC+4: 0x00000060
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason: Jump instruction
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 805000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        4
     Key Registers: x5=         0, x6=         4, x7=         3, x28=        16

Time: 815000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 815000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         4, x28=        16

Time: 825000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 825000
  -> Register File:
     Read: rs1_data=        4, rs2_data=       16
     Key Registers: x5=         0, x6=         4, x7=         4, x28=        16
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         0
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         0
     ALU Result:          4 (should be          4 -          0 =          4)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 0, reg_write=0, alu_result=         0
       WB stage: rd= 0, reg_write=0, write_data=         0
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 0 == ex_rs1= 6) && mem_reg_write=0 = 0
       Forward A: WB condition: (wb_rd= 0 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 0 == ex_rs2= 5) && mem_reg_write=0 = 0
       Forward B: WB condition: (wb_rd= 0 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 835000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 835000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         4, x28=        16
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          4
     Branch comparison: rs1_data=          4 >= rs2_data=          4 ?  TRUE

Time: 845000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
     Branch Taken: 1
     Branch Target: 0x00000058
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000058, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason:     Branch taken
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 845000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=28, data=        4
     Key Registers: x5=         0, x6=         4, x7=         4, x28=        16

Time: 855000, PC: 0x00000058, Inst: 0x00128293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000058, Next PC: 0x0000005c, PC+4: 0x0000005c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 855000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         4, x28=         4

Time: 865000, PC: 0x0000005c, Inst: 0xfb1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 1, rd= 5
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x0000005c, Next PC: 0x00000060, PC+4: 0x00000060
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 865000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         4, x28=         4

Time: 875000, PC: 0x00000060, Inst: 0x0000006f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2=17, rd= 0
     EX: rs1= 5, rs2= 1, rd= 5
  -> PC Control:
     Current PC: 0x00000060, Next PC: 0x00000064, PC+4: 0x00000064
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 875000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         0, x6=         4, x7=         4, x28=         4

Time: 885000, PC: 0x00000064, Inst: 0x00000013, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1=31, rs2=17, rd= 0
  -> Control Transfer:
     EX Branch: 0, Jump: 1
     Jump Target: 0x0000000c
  -> PC Control:
     Current PC: 0x00000064, Next PC: 0x0000000c, PC+4: 0x00000068
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason: Jump instruction
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 885000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 5, data=        1
     Key Registers: x5=         0, x6=         4, x7=         4, x28=         4

Time: 895000, PC: 0x0000000c, Inst: 0x0462da63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x0000000c, Next PC: 0x00000010, PC+4: 0x00000010
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 895000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        4
     Key Registers: x5=         1, x6=         4, x7=         4, x28=         4

Time: 905000, PC: 0x00000010, Inst: 0x00000393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 6, rd=20
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000010, Next PC: 0x00000014, PC+4: 0x00000014
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 905000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         4, x28=         4

Time: 915000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 7
     EX: rs1= 5, rs2= 6, rd=20
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 915000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        1
     Key Registers: x5=         1, x6=         4, x7=         4, x28=         4

Time: 925000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 7
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 925000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        4
     Key Registers: x5=         1, x6=         4, x7=         4, x28=         4
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         1
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         1
     ALU Result:          3 (should be          4 -          1 =          3)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 7, reg_write=1, alu_result=         0
       WB stage: rd=20, reg_write=0, write_data=4294967293
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 7 == ex_rs1= 6) && mem_reg_write=1 = 0
       Forward A: WB condition: (wb_rd=20 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 7 == ex_rs2= 5) && mem_reg_write=1 = 0
       Forward B: WB condition: (wb_rd=20 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 935000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 935000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        0
     Key Registers: x5=         1, x6=         4, x7=         4, x28=         4
  -> DATA FORWARDING:
     Forward A: 10, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          3
     Branch comparison: rs1_data=          0 >= rs2_data=          3 ? FALSE

Time: 945000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000024, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 945000
  -> Register File:
     Read: rs1_data=        0, rs2_data=       12
     Write: rd=28, data=        3
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         4

Time: 955000, PC: 0x00000024, Inst: 0x000eaf03, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=29, rd=29
     EX: rs1= 7, rs2= 2, rd=29
  -> PC Control:
     Current PC: 0x00000024, Next PC: 0x00000028, PC+4: 0x00000028
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 955000
  -> Register File:
     Read: rs1_data=       12, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          0

Time: 965000, PC: 0x00000028, Inst: 0x00138f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2= 0, rd=30
     EX: rs1= 8, rs2=29, rd=29
  -> PC Control:
     Current PC: 0x00000028, Next PC: 0x0000002c, PC+4: 0x0000002c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 965000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=29, data=        0
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000000

Time: 975000, PC: 0x0000002c, Inst: 0x002f9f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd=31
     EX: rs1=29, rs2= 0, rd=30
  -> PC Control:
     Current PC: 0x0000002c, Next PC: 0x00000030, PC+4: 0x00000030
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 975000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Write: rd=29, data=        0
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3

Time: 985000, PC: 0x00000030, Inst: 0x01f40fb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 2, rd=31
     EX: rs1= 7, rs2= 1, rd=31
  -> PC Control:
     Current PC: 0x00000030, Next PC: 0x00000034, PC+4: 0x00000034
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 985000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        2
     Write: rd=30, data=        5
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          1, ALU Input B_temp (forwarded):          0

Time: 995000, PC: 0x00000034, Inst: 0x000faf83, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=31, rd=31
     EX: rs1=31, rs2= 2, rd=31
  -> PC Control:
     Current PC: 0x00000034, Next PC: 0x00000038, PC+4: 0x00000038
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 995000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Write: rd=31, data=        1
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          4

INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Time: 1005000, PC: 0x00000038, Inst: 0x01ff5c63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 0, rd=31
     EX: rs1= 8, rs2=31, rd=31
  -> PC Control:
     Current PC: 0x00000038, Next PC: 0x0000003c, PC+4: 0x0000003c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1005000
  -> Register File:
     Read: rs1_data=        5, rs2_data=        4
     Write: rd=31, data=        4
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3
  -> STALL DETECTED! Load-Use hazard causing pipeline stall
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000004

Time: 1015000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=31, rs2= 0, rd=31
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=0 (1=update, 0=stall)
Debug: PC consistency check at time 1015000
  -> Register File:
     Read: rs1_data=        5, rs2_data=        4
     Write: rd=31, data=        4
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          5, ALU Input B_temp (forwarded):          4

Time: 1025000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=30, rs2=31, rd=24
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1025000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        4
     Write: rd=31, data=        4
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 10
     ALU Input A (forwarded):          5, ALU Input B_temp (forwarded):          4
     Branch comparison: rs1_data=          5 >= rs2_data=          4 ?  TRUE

Time: 1035000, PC: 0x00000040, Inst: 0x00138e13, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2=31, rd= 0
     EX: rs1=30, rs2=31, rd=24
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
     Branch Taken: 1
     Branch Target: 0x00000050
  -> PC Control:
     Current PC: 0x00000040, Next PC: 0x00000050, PC+4: 0x00000044
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason:     Branch taken
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1035000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3

Time: 1045000, PC: 0x00000050, Inst: 0x00138393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000050, Next PC: 0x00000054, PC+4: 0x00000054
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1045000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3

Time: 1055000, PC: 0x00000054, Inst: 0xfc1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd= 7
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000054, Next PC: 0x00000058, PC+4: 0x00000058
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1055000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3

Time: 1065000, PC: 0x00000058, Inst: 0x00128293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 1, rd= 0
     EX: rs1= 7, rs2= 1, rd= 7
  -> PC Control:
     Current PC: 0x00000058, Next PC: 0x0000005c, PC+4: 0x0000005c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1065000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3

Time: 1075000, PC: 0x0000005c, Inst: 0xfb1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 1, rd= 5
     EX: rs1=31, rs2= 1, rd= 0
  -> Control Transfer:
     EX Branch: 0, Jump: 1
     Jump Target: 0x00000014
  -> PC Control:
     Current PC: 0x0000005c, Next PC: 0x00000014, PC+4: 0x00000060
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason: Jump instruction
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1075000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        1
     Key Registers: x5=         1, x6=         4, x7=         0, x28=         3

Time: 1085000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1085000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        1
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3

Time: 1095000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1095000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        3
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         1
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         1
     ALU Result:          3 (should be          4 -          1 =          3)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 0, reg_write=0, alu_result=         0
       WB stage: rd= 0, reg_write=0, write_data=         0
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 0 == ex_rs1= 6) && mem_reg_write=0 = 0
       Forward A: WB condition: (wb_rd= 0 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 0 == ex_rs2= 5) && mem_reg_write=0 = 0
       Forward B: WB condition: (wb_rd= 0 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 1105000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1105000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          1, ALU Input B_temp (forwarded):          3
     Branch comparison: rs1_data=          1 >= rs2_data=          3 ? FALSE

Time: 1115000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000024, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1115000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=28, data=        3
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3

Time: 1125000, PC: 0x00000024, Inst: 0x000eaf03, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=29, rd=29
     EX: rs1= 7, rs2= 2, rd=29
  -> PC Control:
     Current PC: 0x00000024, Next PC: 0x00000028, PC+4: 0x00000028
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1125000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          4

Time: 1135000, PC: 0x00000028, Inst: 0x00138f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2= 0, rd=30
     EX: rs1= 8, rs2=29, rd=29
  -> PC Control:
     Current PC: 0x00000028, Next PC: 0x0000002c, PC+4: 0x0000002c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1135000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Write: rd=29, data=        4
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000004

Time: 1145000, PC: 0x0000002c, Inst: 0x002f9f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd=31
     EX: rs1=29, rs2= 0, rd=30
  -> PC Control:
     Current PC: 0x0000002c, Next PC: 0x00000030, PC+4: 0x00000030
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1145000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Write: rd=29, data=        4
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3

Time: 1155000, PC: 0x00000030, Inst: 0x01f40fb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 2, rd=31
     EX: rs1= 7, rs2= 1, rd=31
  -> PC Control:
     Current PC: 0x00000030, Next PC: 0x00000034, PC+4: 0x00000034
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1155000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        4
     Write: rd=30, data=        4
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          2, ALU Input B_temp (forwarded):          0

Time: 1165000, PC: 0x00000034, Inst: 0x000faf83, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=31, rd=31
     EX: rs1=31, rs2= 2, rd=31
  -> PC Control:
     Current PC: 0x00000034, Next PC: 0x00000038, PC+4: 0x00000038
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1165000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Write: rd=31, data=        2
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          8

Time: 1175000, PC: 0x00000038, Inst: 0x01ff5c63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 0, rd=31
     EX: rs1= 8, rs2=31, rd=31
  -> PC Control:
     Current PC: 0x00000038, Next PC: 0x0000003c, PC+4: 0x0000003c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1175000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        8
     Write: rd=31, data=        8
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3
  -> STALL DETECTED! Load-Use hazard causing pipeline stall
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          8, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000008

Time: 1185000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=31, rs2= 0, rd=31
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=0 (1=update, 0=stall)
Debug: PC consistency check at time 1185000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        8
     Write: rd=31, data=        8
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          8

Time: 1195000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=30, rs2=31, rd=24
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1195000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        3
     Write: rd=31, data=        3
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 10
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          3
     Branch comparison: rs1_data=          4 >= rs2_data=          3 ?  TRUE

Time: 1205000, PC: 0x00000040, Inst: 0x00138e13, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2=31, rd= 0
     EX: rs1=30, rs2=31, rd=24
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
     Branch Taken: 1
     Branch Target: 0x00000050
  -> PC Control:
     Current PC: 0x00000040, Next PC: 0x00000050, PC+4: 0x00000044
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason:     Branch taken
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1205000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3

Time: 1215000, PC: 0x00000050, Inst: 0x00138393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000050, Next PC: 0x00000054, PC+4: 0x00000054
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1215000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3

Time: 1225000, PC: 0x00000054, Inst: 0xfc1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd= 7
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000054, Next PC: 0x00000058, PC+4: 0x00000058
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1225000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3

Time: 1235000, PC: 0x00000058, Inst: 0x00128293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 1, rd= 0
     EX: rs1= 7, rs2= 1, rd= 7
  -> PC Control:
     Current PC: 0x00000058, Next PC: 0x0000005c, PC+4: 0x0000005c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1235000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3

Time: 1245000, PC: 0x0000005c, Inst: 0xfb1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 1, rd= 5
     EX: rs1=31, rs2= 1, rd= 0
  -> Control Transfer:
     EX Branch: 0, Jump: 1
     Jump Target: 0x00000014
  -> PC Control:
     Current PC: 0x0000005c, Next PC: 0x00000014, PC+4: 0x00000060
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason: Jump instruction
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1245000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        2
     Key Registers: x5=         1, x6=         4, x7=         1, x28=         3

Time: 1255000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1255000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        1
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3

Time: 1265000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1265000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        3
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         1
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         1
     ALU Result:          3 (should be          4 -          1 =          3)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 0, reg_write=0, alu_result=         0
       WB stage: rd= 0, reg_write=0, write_data=         0
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 0 == ex_rs1= 6) && mem_reg_write=0 = 0
       Forward A: WB condition: (wb_rd= 0 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 0 == ex_rs2= 5) && mem_reg_write=0 = 0
       Forward B: WB condition: (wb_rd= 0 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 1275000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1275000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          2, ALU Input B_temp (forwarded):          3
     Branch comparison: rs1_data=          2 >= rs2_data=          3 ? FALSE

Time: 1285000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000024, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1285000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        4
     Write: rd=28, data=        3
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3

Time: 1295000, PC: 0x00000024, Inst: 0x000eaf03, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=29, rd=29
     EX: rs1= 7, rs2= 2, rd=29
  -> PC Control:
     Current PC: 0x00000024, Next PC: 0x00000028, PC+4: 0x00000028
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1295000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          8

Time: 1305000, PC: 0x00000028, Inst: 0x00138f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2= 0, rd=30
     EX: rs1= 8, rs2=29, rd=29
  -> PC Control:
     Current PC: 0x00000028, Next PC: 0x0000002c, PC+4: 0x0000002c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1305000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Write: rd=29, data=        8
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          8, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000008

Time: 1315000, PC: 0x0000002c, Inst: 0x002f9f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd=31
     EX: rs1=29, rs2= 0, rd=30
  -> PC Control:
     Current PC: 0x0000002c, Next PC: 0x00000030, PC+4: 0x00000030
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1315000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Write: rd=29, data=        8
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3

Time: 1325000, PC: 0x00000030, Inst: 0x01f40fb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 2, rd=31
     EX: rs1= 7, rs2= 1, rd=31
  -> PC Control:
     Current PC: 0x00000030, Next PC: 0x00000034, PC+4: 0x00000034
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1325000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        3
     Write: rd=30, data=        3
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          3, ALU Input B_temp (forwarded):          0

Time: 1335000, PC: 0x00000034, Inst: 0x000faf83, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=31, rd=31
     EX: rs1=31, rs2= 2, rd=31
  -> PC Control:
     Current PC: 0x00000034, Next PC: 0x00000038, PC+4: 0x00000038
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1335000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Write: rd=31, data=        3
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):         12

Time: 1345000, PC: 0x00000038, Inst: 0x01ff5c63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 0, rd=31
     EX: rs1= 8, rs2=31, rd=31
  -> PC Control:
     Current PC: 0x00000038, Next PC: 0x0000003c, PC+4: 0x0000003c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1345000
  -> Register File:
     Read: rs1_data=        3, rs2_data=       12
     Write: rd=31, data=       12
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3
  -> STALL DETECTED! Load-Use hazard causing pipeline stall
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):         12, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x0000000c

Time: 1355000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=31, rs2= 0, rd=31
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=0 (1=update, 0=stall)
Debug: PC consistency check at time 1355000
  -> Register File:
     Read: rs1_data=        3, rs2_data=       12
     Write: rd=31, data=       12
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          3, ALU Input B_temp (forwarded):         12

Time: 1365000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=30, rs2=31, rd=24
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1365000
  -> Register File:
     Read: rs1_data=        8, rs2_data=        2
     Write: rd=31, data=        2
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 10
     ALU Input A (forwarded):          3, ALU Input B_temp (forwarded):          2
     Branch comparison: rs1_data=          3 >= rs2_data=          2 ?  TRUE

Time: 1375000, PC: 0x00000040, Inst: 0x00138e13, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2=31, rd= 0
     EX: rs1=30, rs2=31, rd=24
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
     Branch Taken: 1
     Branch Target: 0x00000050
  -> PC Control:
     Current PC: 0x00000040, Next PC: 0x00000050, PC+4: 0x00000044
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason:     Branch taken
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1375000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3

Time: 1385000, PC: 0x00000050, Inst: 0x00138393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000050, Next PC: 0x00000054, PC+4: 0x00000054
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1385000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3

Time: 1395000, PC: 0x00000054, Inst: 0xfc1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd= 7
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000054, Next PC: 0x00000058, PC+4: 0x00000058
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1395000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3

Time: 1405000, PC: 0x00000058, Inst: 0x00128293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 1, rd= 0
     EX: rs1= 7, rs2= 1, rd= 7
  -> PC Control:
     Current PC: 0x00000058, Next PC: 0x0000005c, PC+4: 0x0000005c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1405000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3

Time: 1415000, PC: 0x0000005c, Inst: 0xfb1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 1, rd= 5
     EX: rs1=31, rs2= 1, rd= 0
  -> Control Transfer:
     EX Branch: 0, Jump: 1
     Jump Target: 0x00000014
  -> PC Control:
     Current PC: 0x0000005c, Next PC: 0x00000014, PC+4: 0x00000060
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason: Jump instruction
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1415000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        3
     Key Registers: x5=         1, x6=         4, x7=         2, x28=         3

Time: 1425000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1425000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        1
     Key Registers: x5=         1, x6=         4, x7=         3, x28=         3

Time: 1435000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1435000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        3
     Key Registers: x5=         1, x6=         4, x7=         3, x28=         3
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         1
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         1
     ALU Result:          3 (should be          4 -          1 =          3)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 0, reg_write=0, alu_result=         0
       WB stage: rd= 0, reg_write=0, write_data=         0
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 0 == ex_rs1= 6) && mem_reg_write=0 = 0
       Forward A: WB condition: (wb_rd= 0 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 0 == ex_rs2= 5) && mem_reg_write=0 = 0
       Forward B: WB condition: (wb_rd= 0 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 1445000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1445000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         3, x28=         3
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          3, ALU Input B_temp (forwarded):          3
     Branch comparison: rs1_data=          3 >= rs2_data=          3 ?  TRUE

Time: 1455000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
     Branch Taken: 1
     Branch Target: 0x00000058
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000058, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason:     Branch taken
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1455000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=28, data=        3
     Key Registers: x5=         1, x6=         4, x7=         3, x28=         3

Time: 1465000, PC: 0x00000058, Inst: 0x00128293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000058, Next PC: 0x0000005c, PC+4: 0x0000005c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1465000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         3, x28=         3

Time: 1475000, PC: 0x0000005c, Inst: 0xfb1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 1, rd= 5
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x0000005c, Next PC: 0x00000060, PC+4: 0x00000060
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1475000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         3, x28=         3

Time: 1485000, PC: 0x00000060, Inst: 0x0000006f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2=17, rd= 0
     EX: rs1= 5, rs2= 1, rd= 5
  -> PC Control:
     Current PC: 0x00000060, Next PC: 0x00000064, PC+4: 0x00000064
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1485000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         1, x6=         4, x7=         3, x28=         3

Time: 1495000, PC: 0x00000064, Inst: 0x00000013, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1=31, rs2=17, rd= 0
  -> Control Transfer:
     EX Branch: 0, Jump: 1
     Jump Target: 0x0000000c
  -> PC Control:
     Current PC: 0x00000064, Next PC: 0x0000000c, PC+4: 0x00000068
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason: Jump instruction
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1495000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 5, data=        2
     Key Registers: x5=         1, x6=         4, x7=         3, x28=         3

Time: 1505000, PC: 0x0000000c, Inst: 0x0462da63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x0000000c, Next PC: 0x00000010, PC+4: 0x00000010
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1505000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        4
     Key Registers: x5=         2, x6=         4, x7=         3, x28=         3

Time: 1515000, PC: 0x00000010, Inst: 0x00000393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 6, rd=20
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000010, Next PC: 0x00000014, PC+4: 0x00000014
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1515000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         3, x28=         3

Time: 1525000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 7
     EX: rs1= 5, rs2= 6, rd=20
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1525000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        2
     Key Registers: x5=         2, x6=         4, x7=         3, x28=         3

Time: 1535000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 7
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1535000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        3
     Key Registers: x5=         2, x6=         4, x7=         3, x28=         3
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         2
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         2
     ALU Result:          2 (should be          4 -          2 =          2)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 7, reg_write=1, alu_result=         0
       WB stage: rd=20, reg_write=0, write_data=4294967294
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 7 == ex_rs1= 6) && mem_reg_write=1 = 0
       Forward A: WB condition: (wb_rd=20 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 7 == ex_rs2= 5) && mem_reg_write=1 = 0
       Forward B: WB condition: (wb_rd=20 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 1545000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1545000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        0
     Key Registers: x5=         2, x6=         4, x7=         3, x28=         3
  -> DATA FORWARDING:
     Forward A: 10, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          2
     Branch comparison: rs1_data=          0 >= rs2_data=          2 ? FALSE

Time: 1555000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000024, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1555000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        8
     Write: rd=28, data=        2
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         3

Time: 1565000, PC: 0x00000024, Inst: 0x000eaf03, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=29, rd=29
     EX: rs1= 7, rs2= 2, rd=29
  -> PC Control:
     Current PC: 0x00000024, Next PC: 0x00000028, PC+4: 0x00000028
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1565000
  -> Register File:
     Read: rs1_data=        8, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          0

Time: 1575000, PC: 0x00000028, Inst: 0x00138f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2= 0, rd=30
     EX: rs1= 8, rs2=29, rd=29
  -> PC Control:
     Current PC: 0x00000028, Next PC: 0x0000002c, PC+4: 0x0000002c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1575000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=29, data=        0
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000000

Time: 1585000, PC: 0x0000002c, Inst: 0x002f9f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd=31
     EX: rs1=29, rs2= 0, rd=30
  -> PC Control:
     Current PC: 0x0000002c, Next PC: 0x00000030, PC+4: 0x00000030
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1585000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Write: rd=29, data=        0
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2

Time: 1595000, PC: 0x00000030, Inst: 0x01f40fb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 2, rd=31
     EX: rs1= 7, rs2= 1, rd=31
  -> PC Control:
     Current PC: 0x00000030, Next PC: 0x00000034, PC+4: 0x00000034
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1595000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        2
     Write: rd=30, data=        5
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          1, ALU Input B_temp (forwarded):          0

Time: 1605000, PC: 0x00000034, Inst: 0x000faf83, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=31, rd=31
     EX: rs1=31, rs2= 2, rd=31
  -> PC Control:
     Current PC: 0x00000034, Next PC: 0x00000038, PC+4: 0x00000038
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1605000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Write: rd=31, data=        1
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          4

Time: 1615000, PC: 0x00000038, Inst: 0x01ff5c63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 0, rd=31
     EX: rs1= 8, rs2=31, rd=31
  -> PC Control:
     Current PC: 0x00000038, Next PC: 0x0000003c, PC+4: 0x0000003c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1615000
  -> Register File:
     Read: rs1_data=        5, rs2_data=        4
     Write: rd=31, data=        4
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2
  -> STALL DETECTED! Load-Use hazard causing pipeline stall
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000004

Time: 1625000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=31, rs2= 0, rd=31
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=0 (1=update, 0=stall)
Debug: PC consistency check at time 1625000
  -> Register File:
     Read: rs1_data=        5, rs2_data=        4
     Write: rd=31, data=        4
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          5, ALU Input B_temp (forwarded):          4

Time: 1635000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=30, rs2=31, rd=24
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1635000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        4
     Write: rd=31, data=        4
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 10
     ALU Input A (forwarded):          5, ALU Input B_temp (forwarded):          4
     Branch comparison: rs1_data=          5 >= rs2_data=          4 ?  TRUE

Time: 1645000, PC: 0x00000040, Inst: 0x00138e13, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2=31, rd= 0
     EX: rs1=30, rs2=31, rd=24
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
     Branch Taken: 1
     Branch Target: 0x00000050
  -> PC Control:
     Current PC: 0x00000040, Next PC: 0x00000050, PC+4: 0x00000044
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason:     Branch taken
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1645000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2

Time: 1655000, PC: 0x00000050, Inst: 0x00138393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000050, Next PC: 0x00000054, PC+4: 0x00000054
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1655000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2

Time: 1665000, PC: 0x00000054, Inst: 0xfc1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd= 7
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000054, Next PC: 0x00000058, PC+4: 0x00000058
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1665000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2

Time: 1675000, PC: 0x00000058, Inst: 0x00128293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 1, rd= 0
     EX: rs1= 7, rs2= 1, rd= 7
  -> PC Control:
     Current PC: 0x00000058, Next PC: 0x0000005c, PC+4: 0x0000005c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1675000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2

Time: 1685000, PC: 0x0000005c, Inst: 0xfb1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 1, rd= 5
     EX: rs1=31, rs2= 1, rd= 0
  -> Control Transfer:
     EX Branch: 0, Jump: 1
     Jump Target: 0x00000014
  -> PC Control:
     Current PC: 0x0000005c, Next PC: 0x00000014, PC+4: 0x00000060
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason: Jump instruction
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1685000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        1
     Key Registers: x5=         2, x6=         4, x7=         0, x28=         2

Time: 1695000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1695000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        2
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2

Time: 1705000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1705000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        2
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         2
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         2
     ALU Result:          2 (should be          4 -          2 =          2)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 0, reg_write=0, alu_result=         0
       WB stage: rd= 0, reg_write=0, write_data=         0
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 0 == ex_rs1= 6) && mem_reg_write=0 = 0
       Forward A: WB condition: (wb_rd= 0 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 0 == ex_rs2= 5) && mem_reg_write=0 = 0
       Forward B: WB condition: (wb_rd= 0 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 1715000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1715000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          1, ALU Input B_temp (forwarded):          2
     Branch comparison: rs1_data=          1 >= rs2_data=          2 ? FALSE

Time: 1725000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000024, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1725000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=28, data=        2
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2

Time: 1735000, PC: 0x00000024, Inst: 0x000eaf03, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=29, rd=29
     EX: rs1= 7, rs2= 2, rd=29
  -> PC Control:
     Current PC: 0x00000024, Next PC: 0x00000028, PC+4: 0x00000028
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1735000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          4

Time: 1745000, PC: 0x00000028, Inst: 0x00138f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2= 0, rd=30
     EX: rs1= 8, rs2=29, rd=29
  -> PC Control:
     Current PC: 0x00000028, Next PC: 0x0000002c, PC+4: 0x0000002c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1745000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Write: rd=29, data=        4
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000004

Time: 1755000, PC: 0x0000002c, Inst: 0x002f9f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd=31
     EX: rs1=29, rs2= 0, rd=30
  -> PC Control:
     Current PC: 0x0000002c, Next PC: 0x00000030, PC+4: 0x00000030
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1755000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Write: rd=29, data=        4
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2

Time: 1765000, PC: 0x00000030, Inst: 0x01f40fb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 2, rd=31
     EX: rs1= 7, rs2= 1, rd=31
  -> PC Control:
     Current PC: 0x00000030, Next PC: 0x00000034, PC+4: 0x00000034
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1765000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        4
     Write: rd=30, data=        4
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          2, ALU Input B_temp (forwarded):          0

Time: 1775000, PC: 0x00000034, Inst: 0x000faf83, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=31, rd=31
     EX: rs1=31, rs2= 2, rd=31
  -> PC Control:
     Current PC: 0x00000034, Next PC: 0x00000038, PC+4: 0x00000038
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1775000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Write: rd=31, data=        2
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          8

Time: 1785000, PC: 0x00000038, Inst: 0x01ff5c63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 0, rd=31
     EX: rs1= 8, rs2=31, rd=31
  -> PC Control:
     Current PC: 0x00000038, Next PC: 0x0000003c, PC+4: 0x0000003c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1785000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        8
     Write: rd=31, data=        8
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2
  -> STALL DETECTED! Load-Use hazard causing pipeline stall
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          8, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000008

Time: 1795000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=31, rs2= 0, rd=31
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=0 (1=update, 0=stall)
Debug: PC consistency check at time 1795000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        8
     Write: rd=31, data=        8
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          8

Time: 1805000, PC: 0x0000003c, Inst: 0x01fea023, Description:               SW
  -> Pipeline Register Addresses:
     ID: rs1=30, rs2=31, rd=24
     EX: rs1=30, rs2=31, rd=24
  -> PC Control:
     Current PC: 0x0000003c, Next PC: 0x00000040, PC+4: 0x00000040
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1805000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        3
     Write: rd=31, data=        3
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 10
     ALU Input A (forwarded):          4, ALU Input B_temp (forwarded):          3
     Branch comparison: rs1_data=          4 >= rs2_data=          3 ?  TRUE

Time: 1815000, PC: 0x00000040, Inst: 0x00138e13, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2=31, rd= 0
     EX: rs1=30, rs2=31, rd=24
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
     Branch Taken: 1
     Branch Target: 0x00000050
  -> PC Control:
     Current PC: 0x00000040, Next PC: 0x00000050, PC+4: 0x00000044
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason:     Branch taken
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1815000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2

Time: 1825000, PC: 0x00000050, Inst: 0x00138393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000050, Next PC: 0x00000054, PC+4: 0x00000054
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1825000
  -> Register File:
     Read: rs1_data=        1, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2

Time: 1835000, PC: 0x00000054, Inst: 0xfc1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 1, rd= 7
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000054, Next PC: 0x00000058, PC+4: 0x00000058
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1835000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2

Time: 1845000, PC: 0x00000058, Inst: 0x00128293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2= 1, rd= 0
     EX: rs1= 7, rs2= 1, rd= 7
  -> PC Control:
     Current PC: 0x00000058, Next PC: 0x0000005c, PC+4: 0x0000005c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1845000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2

Time: 1855000, PC: 0x0000005c, Inst: 0xfb1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 1, rd= 5
     EX: rs1=31, rs2= 1, rd= 0
  -> Control Transfer:
     EX Branch: 0, Jump: 1
     Jump Target: 0x00000014
  -> PC Control:
     Current PC: 0x0000005c, Next PC: 0x00000014, PC+4: 0x00000060
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason: Jump instruction
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1855000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        2
     Key Registers: x5=         2, x6=         4, x7=         1, x28=         2

Time: 1865000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1865000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        2
     Key Registers: x5=         2, x6=         4, x7=         2, x28=         2

Time: 1875000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1875000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        2
     Key Registers: x5=         2, x6=         4, x7=         2, x28=         2
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         2
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         2
     ALU Result:          2 (should be          4 -          2 =          2)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 0, reg_write=0, alu_result=         0
       WB stage: rd= 0, reg_write=0, write_data=         0
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 0 == ex_rs1= 6) && mem_reg_write=0 = 0
       Forward A: WB condition: (wb_rd= 0 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 0 == ex_rs2= 5) && mem_reg_write=0 = 0
       Forward B: WB condition: (wb_rd= 0 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 1885000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1885000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         2, x28=         2
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          2, ALU Input B_temp (forwarded):          2
     Branch comparison: rs1_data=          2 >= rs2_data=          2 ?  TRUE

Time: 1895000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
     Branch Taken: 1
     Branch Target: 0x00000058
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000058, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason:     Branch taken
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1895000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=28, data=        2
     Key Registers: x5=         2, x6=         4, x7=         2, x28=         2

Time: 1905000, PC: 0x00000058, Inst: 0x00128293, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000058, Next PC: 0x0000005c, PC+4: 0x0000005c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1905000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         2, x28=         2

Time: 1915000, PC: 0x0000005c, Inst: 0xfb1ff06f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 1, rd= 5
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x0000005c, Next PC: 0x00000060, PC+4: 0x00000060
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1915000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         2, x28=         2

Time: 1925000, PC: 0x00000060, Inst: 0x0000006f, Description:              JAL
  -> Pipeline Register Addresses:
     ID: rs1=31, rs2=17, rd= 0
     EX: rs1= 5, rs2= 1, rd= 5
  -> PC Control:
     Current PC: 0x00000060, Next PC: 0x00000064, PC+4: 0x00000064
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1925000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         2, x6=         4, x7=         2, x28=         2

Time: 1935000, PC: 0x00000064, Inst: 0x00000013, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1=31, rs2=17, rd= 0
  -> Control Transfer:
     EX Branch: 0, Jump: 1
     Jump Target: 0x0000000c
  -> PC Control:
     Current PC: 0x00000064, Next PC: 0x0000000c, PC+4: 0x00000068
     pc_write=1 (1=update, 0=stall)
  -> PIPELINE FLUSH!
     Reason: Jump instruction
     Flushing IF/ID and ID/EX stages
Debug: PC consistency check at time 1935000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 5, data=        3
     Key Registers: x5=         2, x6=         4, x7=         2, x28=         2

Time: 1945000, PC: 0x0000000c, Inst: 0x0462da63, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 0
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x0000000c, Next PC: 0x00000010, PC+4: 0x00000010
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1945000
  -> Register File:
     Read: rs1_data=        3, rs2_data=        4
     Key Registers: x5=         3, x6=         4, x7=         2, x28=         2

Time: 1955000, PC: 0x00000010, Inst: 0x00000393, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 5, rs2= 6, rd=20
     EX: rs1= 0, rs2= 0, rd= 0
  -> PC Control:
     Current PC: 0x00000010, Next PC: 0x00000014, PC+4: 0x00000014
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1955000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Key Registers: x5=         3, x6=         4, x7=         2, x28=         2

Time: 1965000, PC: 0x00000014, Inst: 0x40530e33, Description:              SUB
  -> Pipeline Register Addresses:
     ID: rs1= 0, rs2= 0, rd= 7
     EX: rs1= 5, rs2= 6, rd=20
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000014, Next PC: 0x00000018, PC+4: 0x00000018
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1965000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        3
     Key Registers: x5=         3, x6=         4, x7=         2, x28=         2

Time: 1975000, PC: 0x00000018, Inst: 0x05c3d063, Description:              BGE
  -> Pipeline Register Addresses:
     ID: rs1= 6, rs2= 5, rd=28
     EX: rs1= 0, rs2= 0, rd= 7
  -> PC Control:
     Current PC: 0x00000018, Next PC: 0x0000001c, PC+4: 0x0000001c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1975000
  -> Register File:
     Read: rs1_data=        2, rs2_data=        2
     Key Registers: x5=         3, x6=         4, x7=         2, x28=         2
  -> SUB INSTRUCTION DEBUG:
     Instruction: SUB x28, x 6, x 5
     Operands: rs1_data(x 6)=         4, rs2_data(x 5)=         3
     ALU Control: alu_op=10, funct3=000, funct7=0100000
     ALU Control Signal: 0001 (should be 0001 for SUB)
     ALU Inputs: A=         4, B=         3
     ALU Result:          1 (should be          4 -          3 =          1)
     Forwarding: Forward A=00, Forward B=00
     Pipeline Status:
       MEM stage: rd= 7, reg_write=1, alu_result=         0
       WB stage: rd=20, reg_write=0, write_data=4294967295
     Forwarding Check:
       Forward A: MEM condition: (mem_rd= 7 == ex_rs1= 6) && mem_reg_write=1 = 0
       Forward A: WB condition: (wb_rd=20 == ex_rs1= 6) && wb_reg_write=0 = 0
       Forward B: MEM condition: (mem_rd= 7 == ex_rs2= 5) && mem_reg_write=1 = 0
       Forward B: WB condition: (wb_rd=20 == ex_rs2= 5) && wb_reg_write=0 = 0
     Expected Forward A = 00 (01=MEM, 10=WB)

Time: 1985000, PC: 0x0000001c, Inst: 0x00239e93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2=28, rd= 0
     EX: rs1= 6, rs2= 5, rd=28
  -> PC Control:
     Current PC: 0x0000001c, Next PC: 0x00000020, PC+4: 0x00000020
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1985000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd= 7, data=        0
     Key Registers: x5=         3, x6=         4, x7=         2, x28=         2
  -> DATA FORWARDING:
     Forward A: 10, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          1
     Branch comparison: rs1_data=          0 >= rs2_data=          1 ? FALSE

Time: 1995000, PC: 0x00000020, Inst: 0x01d40eb3, Description:              ADD
  -> Pipeline Register Addresses:
     ID: rs1= 7, rs2= 2, rd=29
     EX: rs1= 7, rs2=28, rd= 0
  -> Control Transfer:
     EX Branch: 1, Jump: 0
     Branch Type (funct3): 101
  -> PC Control:
     Current PC: 0x00000020, Next PC: 0x00000024, PC+4: 0x00000024
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 1995000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        4
     Write: rd=28, data=        1
     Key Registers: x5=         3, x6=         4, x7=         0, x28=         2

Time: 2005000, PC: 0x00000024, Inst: 0x000eaf03, Description:               LW
  -> Pipeline Register Addresses:
     ID: rs1= 8, rs2=29, rd=29
     EX: rs1= 7, rs2= 2, rd=29
  -> PC Control:
     Current PC: 0x00000024, Next PC: 0x00000028, PC+4: 0x00000028
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 2005000
  -> Register File:
     Read: rs1_data=        4, rs2_data=        0
     Key Registers: x5=         3, x6=         4, x7=         0, x28=         1
  -> DATA FORWARDING:
     Forward A: 00, Forward B: 01
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          0

Time: 2015000, PC: 0x00000028, Inst: 0x00138f93, Description:             ADDI
  -> Pipeline Register Addresses:
     ID: rs1=29, rs2= 0, rd=30
     EX: rs1= 8, rs2=29, rd=29
  -> PC Control:
     Current PC: 0x00000028, Next PC: 0x0000002c, PC+4: 0x0000002c
     pc_write=1 (1=update, 0=stall)
Debug: PC consistency check at time 2015000
  -> Register File:
     Read: rs1_data=        0, rs2_data=        0
     Write: rd=29, data=        0
     Key Registers: x5=         3, x6=         4, x7=         0, x28=         1
  -> DATA FORWARDING:
     Forward A: 01, Forward B: 00
     ALU Input A (forwarded):          0, ALU Input B_temp (forwarded):          0
  -> MEMORY OPERATION:
     Load from address: 0x00000000


=== FINAL RESULTS ===
Register Values:
x1  =  0 
x2  =  0 
x3  =  0 
x4  =  0 
x5  =  3 
x6  =  4 
x7  =  0 
x8  =  0 
x9  =  0 
x10 =  0 
x11 =  0 
x12 =  0 
x13 =  0 
x14 =  0 
x15 =  0 
x16 =  0 
x17 =  0 
x18 =  0 
x19 =  0 
x20 =  0 
x21 =  0 
x22 =  0 
x23 =  0 
x24 =  0 
x25 =  0 
x26 =  0 
x27 =  0 
x28 =  1 
x29 =  4 
x30 =  4 
x31 =  3 

Memory State:
mem[0x0] =          5
mem[0x1] =          4
mem[0x2] =          3
mem[0x3] =          2
mem[0x4] =          1
Total execution cycles: 200
Final PC: 0x0000002c