Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: firfilter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "firfilter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "firfilter"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : firfilter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\mohd\___job\Company\V-Nova\fpga-design-task\syn\proj\firfilter.vhd" into library work
Parsing entity <firfilter>.
Parsing architecture <rtl> of entity <firfilter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <firfilter> (architecture <rtl>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <firfilter>.
    Related source file is "C:\mohd\___job\Company\V-Nova\fpga-design-task\syn\proj\firfilter.vhd".
    Register <coeff<3>_dummy_dummy_dummy_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<3>_dummy_dummy_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<3>_dummy_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<3>_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<3>_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<3>> equivalent to <coeff<0>> has been removed
    Register <coeff<2>_dummy_dummy_dummy_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<2>_dummy_dummy_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<2>_dummy_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<2>_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<2>_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<2>> equivalent to <coeff<0>> has been removed
    Register <coeff<1>_dummy_dummy_dummy_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<1>_dummy_dummy_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<1>_dummy_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<1>_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<1>_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<1>> equivalent to <coeff<0>> has been removed
    Register <coeff<0>_dummy_dummy_dummy_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<0>_dummy_dummy_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<0>_dummy_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<0>_dummy_dummy> equivalent to <coeff<0>> has been removed
    Register <coeff<0>_dummy> equivalent to <coeff<0>> has been removed
    Found 16-bit register for signal <r_mult<0>>.
    Found 16-bit register for signal <r_mult<1>>.
    Found 16-bit register for signal <r_mult<2>>.
    Found 16-bit register for signal <r_mult<3>>.
    Found 8-bit register for signal <p_data<1>>.
    Found 8-bit register for signal <p_data<2>>.
    Found 8-bit register for signal <p_data<3>>.
    Found 8-bit register for signal <o_data>.
    Found 8-bit register for signal <p_data<0>>.
    Found 17-bit register for signal <r_add_st0<0>>.
    Found 17-bit register for signal <r_add_st0<1>>.
    Found 18-bit register for signal <r_add_st1>.
    Found 1-bit register for signal <coeff<0>>.
    Found 17-bit adder for signal <r_mult[0][16]_r_mult[1][16]_add_16_OUT> created at line 84.
    Found 17-bit adder for signal <r_mult[2][16]_r_mult[3][16]_add_17_OUT> created at line 84.
    Found 18-bit adder for signal <r_add_st0[0][17]_r_add_st0[1][17]_add_20_OUT> created at line 98.
    Found 8x8-bit multiplier for signal <p_data[0][7]_coeff[0][7]_MuLt_8_OUT> created at line 69.
    Found 8x8-bit multiplier for signal <p_data[1][7]_coeff[1][7]_MuLt_9_OUT> created at line 69.
    Found 8x8-bit multiplier for signal <p_data[2][7]_coeff[2][7]_MuLt_10_OUT> created at line 69.
    Found 8x8-bit multiplier for signal <p_data[3][7]_coeff[3][7]_MuLt_11_OUT> created at line 69.
    WARNING:Xst:2404 -  FFs/Latches <coeff<0><1:2>> (without init value) have a constant value of 0 in block <firfilter>.
    WARNING:Xst:2404 -  FFs/Latches <coeff<1><1:2>> (without init value) have a constant value of 0 in block <firfilter>.
    WARNING:Xst:2404 -  FFs/Latches <coeff<2><1:2>> (without init value) have a constant value of 0 in block <firfilter>.
    WARNING:Xst:2404 -  FFs/Latches <coeff<3><1:2>> (without init value) have a constant value of 0 in block <firfilter>.
    WARNING:Xst:2404 -  FFs/Latches <r_mult<0><16:16>> (without init value) have a constant value of 0 in block <firfilter>.
    WARNING:Xst:2404 -  FFs/Latches <r_mult<1><16:16>> (without init value) have a constant value of 0 in block <firfilter>.
    WARNING:Xst:2404 -  FFs/Latches <r_mult<2><16:16>> (without init value) have a constant value of 0 in block <firfilter>.
    WARNING:Xst:2404 -  FFs/Latches <r_mult<3><16:16>> (without init value) have a constant value of 0 in block <firfilter>.
    WARNING:Xst:2404 -  FFs/Latches <r_add_st0<0><17:17>> (without init value) have a constant value of 0 in block <firfilter>.
    WARNING:Xst:2404 -  FFs/Latches <r_add_st0<1><17:17>> (without init value) have a constant value of 0 in block <firfilter>.
    Summary:
	inferred   4 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred 157 D-type flip-flop(s).
Unit <firfilter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 8x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 2
 18-bit adder                                          : 1
# Registers                                            : 13
 1-bit register                                        : 1
 16-bit register                                       : 4
 17-bit register                                       : 2
 18-bit register                                       : 1
 8-bit register                                        : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <r_add_st1_0> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_1> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_2> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_3> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_4> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_5> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_6> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_7> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_16> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_17> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_0> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_1> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_2> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_3> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_4> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_5> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_6> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_7> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_16> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st1_17> of sequential type is unconnected in block <firfilter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 8x7-bit multiplier                                    : 4
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 2
 18-bit adder                                          : 1
# Registers                                            : 147
 Flip-Flops                                            : 147

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <r_mult_0_14> in Unit <firfilter> is equivalent to the following FF/Latch, which will be removed : <r_mult_0_15> 
INFO:Xst:2261 - The FF/Latch <r_mult_2_14> in Unit <firfilter> is equivalent to the following FF/Latch, which will be removed : <r_mult_2_15> 
INFO:Xst:2261 - The FF/Latch <r_mult_1_14> in Unit <firfilter> is equivalent to the following FF/Latch, which will be removed : <r_mult_1_15> 
INFO:Xst:2261 - The FF/Latch <r_mult_3_14> in Unit <firfilter> is equivalent to the following FF/Latch, which will be removed : <r_mult_3_15> 
WARNING:Xst:2677 - Node <r_add_st0_0_16> of sequential type is unconnected in block <firfilter>.
WARNING:Xst:2677 - Node <r_add_st0_1_16> of sequential type is unconnected in block <firfilter>.

Optimizing unit <firfilter> ...
WARNING:Xst:1710 - FF/Latch <r_mult_0_14> (without init value) has a constant value of 0 in block <firfilter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_mult_1_14> (without init value) has a constant value of 0 in block <firfilter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_mult_2_14> (without init value) has a constant value of 0 in block <firfilter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_mult_3_14> (without init value) has a constant value of 0 in block <firfilter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_add_st0_0_15> (without init value) has a constant value of 0 in block <firfilter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_add_st0_1_15> (without init value) has a constant value of 0 in block <firfilter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <p_data_1_0> in Unit <firfilter> is equivalent to the following FF/Latch, which will be removed : <r_mult_0_0> 
INFO:Xst:2261 - The FF/Latch <p_data_2_0> in Unit <firfilter> is equivalent to the following FF/Latch, which will be removed : <r_mult_1_0> 
INFO:Xst:2261 - The FF/Latch <p_data_3_0> in Unit <firfilter> is equivalent to the following FF/Latch, which will be removed : <r_mult_2_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block firfilter, actual ratio is 0.
FlipFlop coeff_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 133
 Flip-Flops                                            : 133

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : firfilter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 456
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 56
#      LUT3                        : 28
#      LUT4                        : 32
#      LUT5                        : 40
#      LUT6                        : 36
#      MUXCY                       : 131
#      VCC                         : 1
#      XORCY                       : 130
# FlipFlops/Latches                : 133
#      FDC                         : 133
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             133  out of  126800     0%  
 Number of Slice LUTs:                  193  out of  63400     0%  
    Number used as Logic:               193  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    220
   Number with an unused Flip Flop:      87  out of    220    39%  
   Number with an unused LUT:            27  out of    220    12%  
   Number of fully used LUT-FF pairs:   106  out of    220    48%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    210     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 133   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.805ns (Maximum Frequency: 208.127MHz)
   Minimum input arrival time before clock: 1.614ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.805ns (frequency: 208.127MHz)
  Total number of paths / destination ports: 19242 / 123
-------------------------------------------------------------------------
Delay:               4.805ns (Levels of Logic = 10)
  Source:            coeff_0_1 (FF)
  Destination:       r_mult_0_13 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: coeff_0_1 to r_mult_0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.478   0.736  coeff_0_1 (coeff_0_1)
     LUT3:I0->O            1   0.124   0.716  Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd2_lut<2>1 (Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd2_lut<2>)
     LUT6:I3->O            1   0.124   0.000  Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd3_lut<8> (Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd3_lut<8>)
     MUXCY:S->O            1   0.472   0.000  Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd3_cy<8> (Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd3_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd3_cy<9> (Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd3_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd3_cy<10> (Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd3_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd3_cy<11> (Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd3_cy<11>)
     XORCY:CI->O           1   0.510   0.421  Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd3_xor<12> (Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd_122)
     LUT5:I4->O            1   0.124   0.000  Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd4_lut<12> (Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd4_lut<12>)
     MUXCY:S->O            0   0.472   0.000  Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd4_cy<12> (Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd4_cy<12>)
     XORCY:CI->O           1   0.510   0.000  Mmult_p_data[3][7]_coeff[3][7]_MuLt_11_OUT_Madd4_xor<13> (p_data[3][7]_coeff[3][7]_MuLt_11_OUT<13>)
     FDC:D                     0.030          r_mult_3_13
    ----------------------------------------
    Total                      4.805ns (2.932ns logic, 1.873ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 141 / 141
-------------------------------------------------------------------------
Offset:              1.614ns (Levels of Logic = 2)
  Source:            rstn (PAD)
  Destination:       p_data_0_0 (FF)
  Destination Clock: clk rising

  Data Path: rstn to p_data_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.399  rstn_IBUF (rstn_IBUF)
     INV:I->O            133   0.146   0.574  rstn_inv1_INV_0 (rstn_inv)
     FDC:CLR                   0.494          p_data_0_0
    ----------------------------------------
    Total                      1.614ns (0.641ns logic, 0.973ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            o_data_7 (FF)
  Destination:       o_data<7> (PAD)
  Source Clock:      clk rising

  Data Path: o_data_7 to o_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.478   0.399  o_data_7 (o_data_7)
     OBUF:I->O                 0.000          o_data_7_OBUF (o_data<7>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.805|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.66 secs
 
--> 

Total memory usage is 317920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    7 (   0 filtered)

