Found 1 solution(s) in hls4ml_projects/pytorch_layernorm_uniform_10_8//myproject_prj.
Reports for solution "solution1":

C SIMULATION RESULT:
INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch CLANG as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
-0.832723 0.259469 1.2457 0.395981 -1.89586 -0.360987 1.33578 -0.147362 0.387959 0.413514 -1.40506 1.73416 -0.354695 -0.322935 0.860783 -1.31373 -0.733745 -1.80832 0.331265 1.52529 -0.150088 -0.570068 1.16096 0.244706 -0.0292122 2.1203 -1.09859 -0.694914 -0.0354629 1.00483 -0.627282 -0.639672 0.0979693 -0.032674 -2.2748 -0.056535 -0.339617 1.0215 0.3461 1.23805 -0.0530024 -2.00097 0.391725 1.13812 -0.470641 -0.733316 1.24603 0.482054 1.45352 0.795247 -0.0597729 0.932337 0.30459 -0.949058 -0.837787 -1.63908 0.0736179 1.31344 -0.559646 0.881058 0.871377 -1.91939 -0.839348 0.178891 -0.666876 -0.381344 0.600817 2.06189 -0.53242 -1.0698 -0.833587 0.821315 -0.822977 1.5839 0.531496 0.696476 -1.73401 -0.577925 0.733074 -0.410041 
Quantized predictions
-0.871094 0.271484 1.30371 0.414063 -1.9834 -0.37793 1.39746 -0.154297 0.400879 0.427246 -1.45264 1.79248 -0.366699 -0.333496 0.890137 -1.35791 -0.733713 -1.8085 0.331695 1.52486 -0.150024 -0.569624 1.16035 0.244962 -0.0307617 2.25342 -1.16748 -0.73877 -0.0375977 1.06787 -0.666504 -0.680176 0.11438 -0.0379639 -2.65808 -0.0662842 -0.396362 1.19348 0.404419 1.44641 -0.0538158 -2.00115 0.392656 1.13811 -0.47039 -0.73349 1.24574 0.482349 1.48865 0.813843 -0.0611572 0.954468 0.31189 -0.971313 -0.858032 -1.67834 0.0734892 1.31275 -0.559561 0.880963 0.871205 -1.91836 -0.838883 0.178388 -0.667282 -0.381638 0.60054 2.06172 -0.53215 -1.06938 -0.833176 0.821365 -0.822556 1.58261 0.531234 0.695543 -1.73281 -0.577603 0.732841 -0.409262 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************

SYNTHESIS REPORT:
================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Dec 11 13:10:45 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.097 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                 |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                               Module                              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |call_ret9_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s_fu_758  |transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s     |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |call_ret_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_764   |transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s     |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848     |layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       40|    160|    12411|    10920|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       36|     -|
|Register             |        -|      -|     1287|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       40|    160|    13698|    10962|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|      5|        1|        2|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                     Instance                                    |                               Module                              | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848     |layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |       40|  160|  12411|  10920|    0|
    |call_ret9_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s_fu_758  |transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s     |        0|    0|      0|      0|    0|
    |call_ret_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_764   |transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s     |        0|    0|      0|      0|    0|
    +---------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                            |                                                                   |       40|  160|  12411|  10920|    0|
    +---------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp170  |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0                              |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0|   6|           3|           4|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+------+-----------+
    |          Name         | LUT| Input Size| Bits | Total Bits|
    +-----------------------+----+-----------+------+-----------+
    |input_1_ap_vld_in_sig  |   9|          2|     1|          2|
    |input_1_ap_vld_preg    |   9|          2|     1|          2|
    |input_1_blk_n          |   9|          2|     1|          2|
    |input_1_in_sig         |   9|          2|  1280|       2560|
    +-----------------------+----+-----------+------+-----------+
    |Total                  |  36|          8|  1283|       2566|
    +-----------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------+------+----+------+-----------+
    |           Name          |  FF  | LUT| Bits | Const Bits|
    +-------------------------+------+----+------+-----------+
    |ap_CS_fsm                |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5  |     1|   0|     1|          0|
    |input_1_ap_vld_preg      |     1|   0|     1|          0|
    |input_1_preg             |  1280|   0|  1280|          0|
    +-------------------------+------+----+------+-----------+
    |Total                    |  1287|   0|  1287|          0|
    +-------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  | Source Object |    C Type    |
+----------------------+-----+------+------------+---------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|      myproject|  return value|
|input_1_ap_vld        |   in|     1|      ap_vld|        input_1|       pointer|
|input_1               |   in|  1280|      ap_vld|        input_1|       pointer|
|layer2_out_0          |  out|    33|      ap_vld|   layer2_out_0|       pointer|
|layer2_out_0_ap_vld   |  out|     1|      ap_vld|   layer2_out_0|       pointer|
|layer2_out_1          |  out|    33|      ap_vld|   layer2_out_1|       pointer|
|layer2_out_1_ap_vld   |  out|     1|      ap_vld|   layer2_out_1|       pointer|
|layer2_out_2          |  out|    33|      ap_vld|   layer2_out_2|       pointer|
|layer2_out_2_ap_vld   |  out|     1|      ap_vld|   layer2_out_2|       pointer|
|layer2_out_3          |  out|    33|      ap_vld|   layer2_out_3|       pointer|
|layer2_out_3_ap_vld   |  out|     1|      ap_vld|   layer2_out_3|       pointer|
|layer2_out_4          |  out|    33|      ap_vld|   layer2_out_4|       pointer|
|layer2_out_4_ap_vld   |  out|     1|      ap_vld|   layer2_out_4|       pointer|
|layer2_out_5          |  out|    33|      ap_vld|   layer2_out_5|       pointer|
|layer2_out_5_ap_vld   |  out|     1|      ap_vld|   layer2_out_5|       pointer|
|layer2_out_6          |  out|    33|      ap_vld|   layer2_out_6|       pointer|
|layer2_out_6_ap_vld   |  out|     1|      ap_vld|   layer2_out_6|       pointer|
|layer2_out_7          |  out|    33|      ap_vld|   layer2_out_7|       pointer|
|layer2_out_7_ap_vld   |  out|     1|      ap_vld|   layer2_out_7|       pointer|
|layer2_out_8          |  out|    33|      ap_vld|   layer2_out_8|       pointer|
|layer2_out_8_ap_vld   |  out|     1|      ap_vld|   layer2_out_8|       pointer|
|layer2_out_9          |  out|    33|      ap_vld|   layer2_out_9|       pointer|
|layer2_out_9_ap_vld   |  out|     1|      ap_vld|   layer2_out_9|       pointer|
|layer2_out_10         |  out|    33|      ap_vld|  layer2_out_10|       pointer|
|layer2_out_10_ap_vld  |  out|     1|      ap_vld|  layer2_out_10|       pointer|
|layer2_out_11         |  out|    33|      ap_vld|  layer2_out_11|       pointer|
|layer2_out_11_ap_vld  |  out|     1|      ap_vld|  layer2_out_11|       pointer|
|layer2_out_12         |  out|    33|      ap_vld|  layer2_out_12|       pointer|
|layer2_out_12_ap_vld  |  out|     1|      ap_vld|  layer2_out_12|       pointer|
|layer2_out_13         |  out|    33|      ap_vld|  layer2_out_13|       pointer|
|layer2_out_13_ap_vld  |  out|     1|      ap_vld|  layer2_out_13|       pointer|
|layer2_out_14         |  out|    33|      ap_vld|  layer2_out_14|       pointer|
|layer2_out_14_ap_vld  |  out|     1|      ap_vld|  layer2_out_14|       pointer|
|layer2_out_15         |  out|    33|      ap_vld|  layer2_out_15|       pointer|
|layer2_out_15_ap_vld  |  out|     1|      ap_vld|  layer2_out_15|       pointer|
|layer2_out_16         |  out|    33|      ap_vld|  layer2_out_16|       pointer|
|layer2_out_16_ap_vld  |  out|     1|      ap_vld|  layer2_out_16|       pointer|
|layer2_out_17         |  out|    33|      ap_vld|  layer2_out_17|       pointer|
|layer2_out_17_ap_vld  |  out|     1|      ap_vld|  layer2_out_17|       pointer|
|layer2_out_18         |  out|    33|      ap_vld|  layer2_out_18|       pointer|
|layer2_out_18_ap_vld  |  out|     1|      ap_vld|  layer2_out_18|       pointer|
|layer2_out_19         |  out|    33|      ap_vld|  layer2_out_19|       pointer|
|layer2_out_19_ap_vld  |  out|     1|      ap_vld|  layer2_out_19|       pointer|
|layer2_out_20         |  out|    33|      ap_vld|  layer2_out_20|       pointer|
|layer2_out_20_ap_vld  |  out|     1|      ap_vld|  layer2_out_20|       pointer|
|layer2_out_21         |  out|    33|      ap_vld|  layer2_out_21|       pointer|
|layer2_out_21_ap_vld  |  out|     1|      ap_vld|  layer2_out_21|       pointer|
|layer2_out_22         |  out|    33|      ap_vld|  layer2_out_22|       pointer|
|layer2_out_22_ap_vld  |  out|     1|      ap_vld|  layer2_out_22|       pointer|
|layer2_out_23         |  out|    33|      ap_vld|  layer2_out_23|       pointer|
|layer2_out_23_ap_vld  |  out|     1|      ap_vld|  layer2_out_23|       pointer|
|layer2_out_24         |  out|    33|      ap_vld|  layer2_out_24|       pointer|
|layer2_out_24_ap_vld  |  out|     1|      ap_vld|  layer2_out_24|       pointer|
|layer2_out_25         |  out|    33|      ap_vld|  layer2_out_25|       pointer|
|layer2_out_25_ap_vld  |  out|     1|      ap_vld|  layer2_out_25|       pointer|
|layer2_out_26         |  out|    33|      ap_vld|  layer2_out_26|       pointer|
|layer2_out_26_ap_vld  |  out|     1|      ap_vld|  layer2_out_26|       pointer|
|layer2_out_27         |  out|    33|      ap_vld|  layer2_out_27|       pointer|
|layer2_out_27_ap_vld  |  out|     1|      ap_vld|  layer2_out_27|       pointer|
|layer2_out_28         |  out|    33|      ap_vld|  layer2_out_28|       pointer|
|layer2_out_28_ap_vld  |  out|     1|      ap_vld|  layer2_out_28|       pointer|
|layer2_out_29         |  out|    33|      ap_vld|  layer2_out_29|       pointer|
|layer2_out_29_ap_vld  |  out|     1|      ap_vld|  layer2_out_29|       pointer|
|layer2_out_30         |  out|    33|      ap_vld|  layer2_out_30|       pointer|
|layer2_out_30_ap_vld  |  out|     1|      ap_vld|  layer2_out_30|       pointer|
|layer2_out_31         |  out|    33|      ap_vld|  layer2_out_31|       pointer|
|layer2_out_31_ap_vld  |  out|     1|      ap_vld|  layer2_out_31|       pointer|
|layer2_out_32         |  out|    33|      ap_vld|  layer2_out_32|       pointer|
|layer2_out_32_ap_vld  |  out|     1|      ap_vld|  layer2_out_32|       pointer|
|layer2_out_33         |  out|    33|      ap_vld|  layer2_out_33|       pointer|
|layer2_out_33_ap_vld  |  out|     1|      ap_vld|  layer2_out_33|       pointer|
|layer2_out_34         |  out|    33|      ap_vld|  layer2_out_34|       pointer|
|layer2_out_34_ap_vld  |  out|     1|      ap_vld|  layer2_out_34|       pointer|
|layer2_out_35         |  out|    33|      ap_vld|  layer2_out_35|       pointer|
|layer2_out_35_ap_vld  |  out|     1|      ap_vld|  layer2_out_35|       pointer|
|layer2_out_36         |  out|    33|      ap_vld|  layer2_out_36|       pointer|
|layer2_out_36_ap_vld  |  out|     1|      ap_vld|  layer2_out_36|       pointer|
|layer2_out_37         |  out|    33|      ap_vld|  layer2_out_37|       pointer|
|layer2_out_37_ap_vld  |  out|     1|      ap_vld|  layer2_out_37|       pointer|
|layer2_out_38         |  out|    33|      ap_vld|  layer2_out_38|       pointer|
|layer2_out_38_ap_vld  |  out|     1|      ap_vld|  layer2_out_38|       pointer|
|layer2_out_39         |  out|    33|      ap_vld|  layer2_out_39|       pointer|
|layer2_out_39_ap_vld  |  out|     1|      ap_vld|  layer2_out_39|       pointer|
|layer2_out_40         |  out|    33|      ap_vld|  layer2_out_40|       pointer|
|layer2_out_40_ap_vld  |  out|     1|      ap_vld|  layer2_out_40|       pointer|
|layer2_out_41         |  out|    33|      ap_vld|  layer2_out_41|       pointer|
|layer2_out_41_ap_vld  |  out|     1|      ap_vld|  layer2_out_41|       pointer|
|layer2_out_42         |  out|    33|      ap_vld|  layer2_out_42|       pointer|
|layer2_out_42_ap_vld  |  out|     1|      ap_vld|  layer2_out_42|       pointer|
|layer2_out_43         |  out|    33|      ap_vld|  layer2_out_43|       pointer|
|layer2_out_43_ap_vld  |  out|     1|      ap_vld|  layer2_out_43|       pointer|
|layer2_out_44         |  out|    33|      ap_vld|  layer2_out_44|       pointer|
|layer2_out_44_ap_vld  |  out|     1|      ap_vld|  layer2_out_44|       pointer|
|layer2_out_45         |  out|    33|      ap_vld|  layer2_out_45|       pointer|
|layer2_out_45_ap_vld  |  out|     1|      ap_vld|  layer2_out_45|       pointer|
|layer2_out_46         |  out|    33|      ap_vld|  layer2_out_46|       pointer|
|layer2_out_46_ap_vld  |  out|     1|      ap_vld|  layer2_out_46|       pointer|
|layer2_out_47         |  out|    33|      ap_vld|  layer2_out_47|       pointer|
|layer2_out_47_ap_vld  |  out|     1|      ap_vld|  layer2_out_47|       pointer|
|layer2_out_48         |  out|    33|      ap_vld|  layer2_out_48|       pointer|
|layer2_out_48_ap_vld  |  out|     1|      ap_vld|  layer2_out_48|       pointer|
|layer2_out_49         |  out|    33|      ap_vld|  layer2_out_49|       pointer|
|layer2_out_49_ap_vld  |  out|     1|      ap_vld|  layer2_out_49|       pointer|
|layer2_out_50         |  out|    33|      ap_vld|  layer2_out_50|       pointer|
|layer2_out_50_ap_vld  |  out|     1|      ap_vld|  layer2_out_50|       pointer|
|layer2_out_51         |  out|    33|      ap_vld|  layer2_out_51|       pointer|
|layer2_out_51_ap_vld  |  out|     1|      ap_vld|  layer2_out_51|       pointer|
|layer2_out_52         |  out|    33|      ap_vld|  layer2_out_52|       pointer|
|layer2_out_52_ap_vld  |  out|     1|      ap_vld|  layer2_out_52|       pointer|
|layer2_out_53         |  out|    33|      ap_vld|  layer2_out_53|       pointer|
|layer2_out_53_ap_vld  |  out|     1|      ap_vld|  layer2_out_53|       pointer|
|layer2_out_54         |  out|    33|      ap_vld|  layer2_out_54|       pointer|
|layer2_out_54_ap_vld  |  out|     1|      ap_vld|  layer2_out_54|       pointer|
|layer2_out_55         |  out|    33|      ap_vld|  layer2_out_55|       pointer|
|layer2_out_55_ap_vld  |  out|     1|      ap_vld|  layer2_out_55|       pointer|
|layer2_out_56         |  out|    33|      ap_vld|  layer2_out_56|       pointer|
|layer2_out_56_ap_vld  |  out|     1|      ap_vld|  layer2_out_56|       pointer|
|layer2_out_57         |  out|    33|      ap_vld|  layer2_out_57|       pointer|
|layer2_out_57_ap_vld  |  out|     1|      ap_vld|  layer2_out_57|       pointer|
|layer2_out_58         |  out|    33|      ap_vld|  layer2_out_58|       pointer|
|layer2_out_58_ap_vld  |  out|     1|      ap_vld|  layer2_out_58|       pointer|
|layer2_out_59         |  out|    33|      ap_vld|  layer2_out_59|       pointer|
|layer2_out_59_ap_vld  |  out|     1|      ap_vld|  layer2_out_59|       pointer|
|layer2_out_60         |  out|    33|      ap_vld|  layer2_out_60|       pointer|
|layer2_out_60_ap_vld  |  out|     1|      ap_vld|  layer2_out_60|       pointer|
|layer2_out_61         |  out|    33|      ap_vld|  layer2_out_61|       pointer|
|layer2_out_61_ap_vld  |  out|     1|      ap_vld|  layer2_out_61|       pointer|
|layer2_out_62         |  out|    33|      ap_vld|  layer2_out_62|       pointer|
|layer2_out_62_ap_vld  |  out|     1|      ap_vld|  layer2_out_62|       pointer|
|layer2_out_63         |  out|    33|      ap_vld|  layer2_out_63|       pointer|
|layer2_out_63_ap_vld  |  out|     1|      ap_vld|  layer2_out_63|       pointer|
|layer2_out_64         |  out|    33|      ap_vld|  layer2_out_64|       pointer|
|layer2_out_64_ap_vld  |  out|     1|      ap_vld|  layer2_out_64|       pointer|
|layer2_out_65         |  out|    33|      ap_vld|  layer2_out_65|       pointer|
|layer2_out_65_ap_vld  |  out|     1|      ap_vld|  layer2_out_65|       pointer|
|layer2_out_66         |  out|    33|      ap_vld|  layer2_out_66|       pointer|
|layer2_out_66_ap_vld  |  out|     1|      ap_vld|  layer2_out_66|       pointer|
|layer2_out_67         |  out|    33|      ap_vld|  layer2_out_67|       pointer|
|layer2_out_67_ap_vld  |  out|     1|      ap_vld|  layer2_out_67|       pointer|
|layer2_out_68         |  out|    33|      ap_vld|  layer2_out_68|       pointer|
|layer2_out_68_ap_vld  |  out|     1|      ap_vld|  layer2_out_68|       pointer|
|layer2_out_69         |  out|    33|      ap_vld|  layer2_out_69|       pointer|
|layer2_out_69_ap_vld  |  out|     1|      ap_vld|  layer2_out_69|       pointer|
|layer2_out_70         |  out|    33|      ap_vld|  layer2_out_70|       pointer|
|layer2_out_70_ap_vld  |  out|     1|      ap_vld|  layer2_out_70|       pointer|
|layer2_out_71         |  out|    33|      ap_vld|  layer2_out_71|       pointer|
|layer2_out_71_ap_vld  |  out|     1|      ap_vld|  layer2_out_71|       pointer|
|layer2_out_72         |  out|    33|      ap_vld|  layer2_out_72|       pointer|
|layer2_out_72_ap_vld  |  out|     1|      ap_vld|  layer2_out_72|       pointer|
|layer2_out_73         |  out|    33|      ap_vld|  layer2_out_73|       pointer|
|layer2_out_73_ap_vld  |  out|     1|      ap_vld|  layer2_out_73|       pointer|
|layer2_out_74         |  out|    33|      ap_vld|  layer2_out_74|       pointer|
|layer2_out_74_ap_vld  |  out|     1|      ap_vld|  layer2_out_74|       pointer|
|layer2_out_75         |  out|    33|      ap_vld|  layer2_out_75|       pointer|
|layer2_out_75_ap_vld  |  out|     1|      ap_vld|  layer2_out_75|       pointer|
|layer2_out_76         |  out|    33|      ap_vld|  layer2_out_76|       pointer|
|layer2_out_76_ap_vld  |  out|     1|      ap_vld|  layer2_out_76|       pointer|
|layer2_out_77         |  out|    33|      ap_vld|  layer2_out_77|       pointer|
|layer2_out_77_ap_vld  |  out|     1|      ap_vld|  layer2_out_77|       pointer|
|layer2_out_78         |  out|    33|      ap_vld|  layer2_out_78|       pointer|
|layer2_out_78_ap_vld  |  out|     1|      ap_vld|  layer2_out_78|       pointer|
|layer2_out_79         |  out|    33|      ap_vld|  layer2_out_79|       pointer|
|layer2_out_79_ap_vld  |  out|     1|      ap_vld|  layer2_out_79|       pointer|
+----------------------+-----+------+------------+---------------+--------------+

CO-SIMULATION RESULT:
Report time       : Wed Dec 11 01:11:18 PM EST 2024.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

