INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_1/project_1.srcs/sources_1/new/jishuqi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jishuqi
INFO: [VRFC 10-311] analyzing module JK
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_1/project_1.srcs/sim_1/new/jishuqi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jishuqi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
