AArch64 S+dmb.ldpl+dmb.stpl
"DMB.LDdWWPL RfeLP DMB.STdRWPL WseLP"
Cycle=RfeLP DMB.STdRWPL WseLP DMB.LDdWWPL
Relax=
Safe=DMB.LDdWW DMB.STdRW RfeLP WseLP
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Ws
Orig=DMB.LDdWWPL RfeLP DMB.STdRWPL WseLP
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 MOV W0,#2    | LDR W0,[X1]  ;
 STR W0,[X1]  | DMB ST       ;
 DMB LD       | MOV W2,#1    ;
 MOV W2,#1    | STLR W2,[X3] ;
 STLR W2,[X3] |              ;
exists
(x=2 /\ 1:X0=1)
