TRACE::2021-09-11.11:02:30::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:30::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-09-11.11:02:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-09-11.11:02:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-09-11.11:02:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-09-11.11:02:30::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-09-11.11:02:30::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2021-09-11.11:02:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-09-11.11:02:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-09-11.11:02:30::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:30::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:30::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:30::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:30::SCWDomain::checking for install qemu data   : 
TRACE::2021-09-11.11:02:30::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:30::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:30::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:30::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:30::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:30::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:30::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:30::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-09-11.11:02:30::SCWMssOS::No sw design opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:30::SCWMssOS::mss does not exists at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:30::SCWMssOS::Creating sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:30::SCWMssOS::Adding the swdes entry, created swdb C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:30::SCWMssOS::updating the scw layer changes to swdes at   C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:30::SCWMssOS::Writing mss at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:30::SCWMssOS::Completed writing the mss file at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-09-11.11:02:30::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-09-11.11:02:30::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-09-11.11:02:30::SCWMssOS::Completed writing the mss file at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-09-11.11:02:30::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-09-11.11:02:36::SCWMssOS::Saving the mss changes C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-09-11.11:02:36::SCWMssOS::Writing the mss file completed C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::Commit changes completed.
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"a426075a626f37b8291644313ffd393f",
					"compatibleApp":	"lwip_echo_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-09-11.11:02:36::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-09-11.11:02:36::SCWPlatform::Sanity checking of platform is completed
LOG::2021-09-11.11:02:36::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-09-11.11:02:36::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-09-11.11:02:36::SCWSystem::Not a boot domain 
LOG::2021-09-11.11:02:36::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-09-11.11:02:36::SCWDomain::Generating domain artifcats
TRACE::2021-09-11.11:02:36::SCWMssOS::Generating standalone artifcats
TRACE::2021-09-11.11:02:36::SCWMssOS:: Copying the user libraries. 
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::Completed writing the mss file at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-09-11.11:02:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-09-11.11:02:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-09-11.11:02:36::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-09-11.11:02:36::SCWMssOS::skipping the bsp build ... 
TRACE::2021-09-11.11:02:36::SCWMssOS::Copying to export directory.
TRACE::2021-09-11.11:02:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-09-11.11:02:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-09-11.11:02:36::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-09-11.11:02:36::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-09-11.11:02:36::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-09-11.11:02:36::SCWPlatform::Started preparing the platform 
TRACE::2021-09-11.11:02:36::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-09-11.11:02:36::SCWSystem::dir created 
TRACE::2021-09-11.11:02:36::SCWSystem::Writing the bif 
TRACE::2021-09-11.11:02:36::SCWPlatform::Started writing the spfm file 
TRACE::2021-09-11.11:02:36::SCWPlatform::Started writing the xpfm file 
TRACE::2021-09-11.11:02:36::SCWPlatform::Completed generating the platform
TRACE::2021-09-11.11:02:36::SCWMssOS::Saving the mss changes C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-09-11.11:02:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-09-11.11:02:36::SCWMssOS::Commit changes completed.
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"a426075a626f37b8291644313ffd393f",
					"compatibleApp":	"lwip_echo_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-09-11.11:02:36::SCWPlatform::updated the xpfm file.
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::Saving the mss changes C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-09-11.11:02:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-09-11.11:02:36::SCWMssOS::Commit changes completed.
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"a426075a626f37b8291644313ffd393f",
					"compatibleApp":	"lwip_echo_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::Saving the mss changes C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-09-11.11:02:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-09-11.11:02:36::SCWMssOS::Commit changes completed.
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"a426075a626f37b8291644313ffd393f",
					"compatibleApp":	"lwip_echo_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-09-11.11:02:36::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-09-11.11:02:36::SCWPlatform::Sanity checking of platform is completed
LOG::2021-09-11.11:02:36::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-09-11.11:02:36::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-09-11.11:02:36::SCWDomain::Generating domain artifcats
TRACE::2021-09-11.11:02:36::SCWMssOS::Generating standalone artifcats
TRACE::2021-09-11.11:02:36::SCWMssOS:: Copying the user libraries. 
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::Completed writing the mss file at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-09-11.11:02:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-09-11.11:02:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-09-11.11:02:36::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-09-11.11:02:36::SCWMssOS::skipping the bsp build ... 
TRACE::2021-09-11.11:02:36::SCWMssOS::Copying to export directory.
TRACE::2021-09-11.11:02:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-09-11.11:02:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-09-11.11:02:36::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-09-11.11:02:36::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-09-11.11:02:36::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-09-11.11:02:36::SCWPlatform::Started preparing the platform 
TRACE::2021-09-11.11:02:36::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-09-11.11:02:36::SCWSystem::dir created 
TRACE::2021-09-11.11:02:36::SCWSystem::Writing the bif 
TRACE::2021-09-11.11:02:36::SCWPlatform::Started writing the spfm file 
TRACE::2021-09-11.11:02:36::SCWPlatform::Started writing the xpfm file 
TRACE::2021-09-11.11:02:36::SCWPlatform::Completed generating the platform
TRACE::2021-09-11.11:02:36::SCWMssOS::Saving the mss changes C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-09-11.11:02:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-09-11.11:02:36::SCWMssOS::Commit changes completed.
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:02:36::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:02:36::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-09-11.11:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:02:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:02:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:02:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"a426075a626f37b8291644313ffd393f",
					"compatibleApp":	"lwip_echo_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-09-11.11:02:36::SCWPlatform::updated the xpfm file.
TRACE::2021-09-11.11:05:27::SCWPlatform::Clearing the existing platform
TRACE::2021-09-11.11:05:27::SCWSystem::Clearing the existing sysconfig
TRACE::2021-09-11.11:05:27::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:27::SCWSystem::Clearing the domains completed.
TRACE::2021-09-11.11:05:27::SCWPlatform::Clearing the opened hw db.
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform:: Platform location is C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:27::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:27::SCWPlatform::Removing the HwDB with name C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:27::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-09-11.11:05:27::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-09-11.11:05:27::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-09-11.11:05:27::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-09-11.11:05:27::SCWDomain::checking for install qemu data   : 
TRACE::2021-09-11.11:05:27::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:27::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:05:27::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:05:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:05:27::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:27::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:05:27::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:05:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:05:27::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:27::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:05:27::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:05:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:05:27::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:27::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:05:27::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:05:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:05:27::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-09-11.11:05:27::SCWMssOS::No sw design opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:27::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:27::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:27::SCWMssOS::Adding the swdes entry C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-09-11.11:05:27::SCWMssOS::updating the scw layer about changes
TRACE::2021-09-11.11:05:27::SCWMssOS::Opened the sw design.  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:27::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:27::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:27::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:05:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:05:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:05:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:05:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:28::SCWMssOS:: library already available in sw design:  lwip211:1.5
TRACE::2021-09-11.11:05:28::SCWMssOS::Saving the mss changes C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-09-11.11:05:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-09-11.11:05:28::SCWMssOS::Commit changes completed.
TRACE::2021-09-11.11:05:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-09-11.11:05:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-09-11.11:05:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:28::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:28::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:28::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:28::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:05:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:05:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:05:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:05:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:28::SCWReader::No isolation master present  
TRACE::2021-09-11.11:05:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:28::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:28::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:28::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:28::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:05:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:05:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:05:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:05:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:29::SCWMssOS::In reload Mss file.
TRACE::2021-09-11.11:05:29::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:29::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:29::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:29::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:29::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:29::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:05:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:05:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:05:29::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-09-11.11:05:29::SCWMssOS::No sw design opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:29::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:29::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:29::SCWMssOS::Adding the swdes entry C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-09-11.11:05:29::SCWMssOS::updating the scw layer about changes
TRACE::2021-09-11.11:05:29::SCWMssOS::Opened the sw design.  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:29::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:29::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:29::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:29::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:29::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:29::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:05:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:05:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:05:29::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:29::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:05:29::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:29::SCWMssOS:: library already available in sw design:  lwip211:1.5
TRACE::2021-09-11.11:05:29::SCWMssOS::Saving the mss changes C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-09-11.11:05:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-09-11.11:05:29::SCWMssOS::Commit changes completed.
TRACE::2021-09-11.11:05:29::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:29::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:29::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:29::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:29::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:29::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:05:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:05:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:05:29::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:29::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:05:29::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:29::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:54::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:54::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:54::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:54::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:05:54::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:05:54::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:05:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:05:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:05:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:05:54::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-09-11.11:05:54::SCWMssOS::No sw design opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:54::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:54::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:05:54::SCWMssOS::Adding the swdes entry C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-09-11.11:05:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-09-11.11:05:54::SCWMssOS::Opened the sw design.  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:06:52::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:06:52::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:06:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:06:52::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:06:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:06:52::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:06:52::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:06:52::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:06:52::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:06:52::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:06:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:06:52::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:06:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:06:52::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:06:52::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:06:52::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:06:52::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:06:52::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:06:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:06:52::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:06:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:06:52::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:06:52::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:06:52::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:06:52::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:06:52::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:06:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:06:52::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:06:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:06:52::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:06:52::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:06:52::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:06:52::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:06:52::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:06:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:06:52::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:06:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:06:52::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:06:52::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:06:52::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:06:52::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:06:52::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:06:52::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:06:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:06:52::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:06:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:06:52::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:06:52::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:06:52::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:06::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:06::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:06::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:06::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:06::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:06::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWMssOS::Saving the mss changes C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-09-11.11:07:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-09-11.11:07:06::SCWMssOS::Commit changes completed.
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:06::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"a426075a626f37b8291644313ffd393f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.5"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"pbuf_pool_size":	"2048",
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "pbuf_pool_size", "phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-09-11.11:07:06::SCWMssOS::Saving the mss changes C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-09-11.11:07:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-09-11.11:07:06::SCWMssOS::Commit changes completed.
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:06::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:06::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:06::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::In reload Mss file.
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:07::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:07::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-09-11.11:07:07::SCWMssOS::No sw design opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::Adding the swdes entry C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-09-11.11:07:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-09-11.11:07:07::SCWMssOS::Opened the sw design.  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:07::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:07::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:07::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS:: library already available in sw design:  lwip211:1.5
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:07::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:07::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:07::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:07::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:07::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:07::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:07::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:07::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:07::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:07::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:07::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:07::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:07::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:07::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:07::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:07::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:07::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:07::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:07::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:07::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:07::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:07::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:07::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:07::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::Saving the mss changes C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-09-11.11:07:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-09-11.11:07:07::SCWMssOS::Commit changes completed.
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:07::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:07::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:07:07::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:07:07::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:07:07::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:07:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:07:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:07:07::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-09-11.11:07:07::SCWMssOS::No sw design opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::Adding the swdes entry C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-09-11.11:07:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-09-11.11:07:07::SCWMssOS::Opened the sw design.  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:07:07::SCWMssOS::Completed writing the mss file at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-09-11.11:07:07::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-09-11.11:10:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-09-11.11:10:47::SCWPlatform::Sanity checking of platform is completed
LOG::2021-09-11.11:10:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-09-11.11:10:47::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-09-11.11:10:47::SCWSystem::Not a boot domain 
LOG::2021-09-11.11:10:47::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-09-11.11:10:47::SCWDomain::Generating domain artifcats
TRACE::2021-09-11.11:10:47::SCWMssOS::Generating standalone artifcats
TRACE::2021-09-11.11:10:47::SCWMssOS:: Copying the user libraries. 
TRACE::2021-09-11.11:10:47::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:10:47::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:10:47::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:10:47::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:10:47::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:10:47::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:10:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:10:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:10:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:10:47::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:10:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-09-11.11:10:47::SCWMssOS::No sw design opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:10:47::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:10:47::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:10:47::SCWMssOS::Adding the swdes entry C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-09-11.11:10:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-09-11.11:10:47::SCWMssOS::Opened the sw design.  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:10:47::SCWMssOS::Completed writing the mss file at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-09-11.11:10:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:10:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-09-11.11:10:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-09-11.11:10:47::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-09-11.11:10:47::SCWMssOS::doing bsp build ... 
TRACE::2021-09-11.11:10:47::SCWMssOS::System Command Ran  C: & cd  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-09-11.11:10:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-09-11.11:10:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_6/src"

TRACE::2021-09-11.11:10:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-09-11.11:10:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-09-11.11:10:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:10:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_13/src"

TRACE::2021-09-11.11:10:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-09-11.11:10:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-09-11.11:10:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:10:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-09-11.11:10:48::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-09-11.11:10:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-09-11.11:10:48::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:10:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2021-09-11.11:10:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-09-11.11:10:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-09-11.11:10:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:10:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_5/src"

TRACE::2021-09-11.11:10:49::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-09-11.11:10:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-09-11.11:10:49::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:10:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_5/src"

TRACE::2021-09-11.11:10:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-09-11.11:10:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-09-11.11:10:50::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:10:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_8/src"

TRACE::2021-09-11.11:10:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-09-11.11:10:51::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-09-11.11:10:51::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:10:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2021-09-11.11:10:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-09-11.11:10:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-09-11.11:10:51::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:10:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/lwip211_v1_5/src"

TRACE::2021-09-11.11:10:51::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-09-11.11:10:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-09-11.11:10:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:10:51::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2021-09-11.11:11:00::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-09-11.11:11:00::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2021-09-11.11:11:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_6/src"

TRACE::2021-09-11.11:11:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-09-11.11:11:00::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-09-11.11:11:00::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_13/src"

TRACE::2021-09-11.11:11:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-09-11.11:11:00::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-09-11.11:11:00::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-09-11.11:11:00::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-09-11.11:11:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-09-11.11:11:00::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2021-09-11.11:11:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-09-11.11:11:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-09-11.11:11:00::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/lwip211_v1_5/src"

TRACE::2021-09-11.11:11:00::SCWMssOS::make -C microblaze_0/libsrc/lwip211_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-09-11.11:11:00::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-09-11.11:11:00::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_5/src"

TRACE::2021-09-11.11:11:00::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-09-11.11:11:00::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-09-11.11:11:00::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_8/src"

TRACE::2021-09-11.11:11:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-09-11.11:11:00::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2021-09-11.11:11:00::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2021-09-11.11:11:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-09-11.11:11:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-09-11.11:11:00::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_6/src"

TRACE::2021-09-11.11:11:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-09-11.11:11:01::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-09-11.11:11:01::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_13/src"

TRACE::2021-09-11.11:11:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-09-11.11:11:01::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-09-11.11:11:01::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_6/src"

TRACE::2021-09-11.11:11:01::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-09-11.11:11:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-09-11.11:11:01::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2021-09-11.11:11:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-09-11.11:11:01::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2021-09-11.11:11:01::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_5/src"

TRACE::2021-09-11.11:11:01::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-09-11.11:11:01::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-09-11.11:11:01::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_8/src"

TRACE::2021-09-11.11:11:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-09-11.11:11:01::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-09-11.11:11:01::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2021-09-11.11:11:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-09-11.11:11:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-09-11.11:11:02::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2021-09-11.11:11:04::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-09-11.11:11:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-09-11.11:11:04::SCWMssOS::make --no-print-directory archive

TRACE::2021-09-11.11:11:04::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-09-11.11:11:04::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xemaclite_intr.o microblaze_0/lib/xtmrctr_options.o microblaze_0
TRACE::2021-09-11.11:11:04::SCWMssOS::/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2021-09-11.11:11:04::SCWMssOS::e_range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_misc_psreset_ap
TRACE::2021-09-11.11:11:04::SCWMssOS::i.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib/xbram_g.o microblaze_0/l
TRACE::2021-09-11.11:11:04::SCWMssOS::ib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze
TRACE::2021-09-11.11:11:04::SCWMssOS::_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbra
TRACE::2021-09-11.11:11:04::SCWMssOS::m_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xil_
TRACE::2021-09-11.11:11:04::SCWMssOS::mem.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2021-09-11.11:11:04::SCWMssOS::laze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_
TRACE::2021-09-11.11:11:04::SCWMssOS::0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xt
TRACE::2021-09-11.11:11:04::SCWMssOS::mrctr_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaz
TRACE::2021-09-11.11:11:04::SCWMssOS::e_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib
TRACE::2021-09-11.11:11:04::SCWMssOS::/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_
TRACE::2021-09-11.11:11:04::SCWMssOS::selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xemaclite_g.o microblaze_0/lib/microblaze_enable_excepti
TRACE::2021-09-11.11:11:04::SCWMssOS::ons.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o 
TRACE::2021-09-11.11:11:04::SCWMssOS::microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcac
TRACE::2021-09-11.11:11:04::SCWMssOS::he_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0
TRACE::2021-09-11.11:11:04::SCWMssOS::/lib/xil_util.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xint
TRACE::2021-09-11.11:11:04::SCWMssOS::c_intr.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xil_testmem.o mi
TRACE::2021-09-11.11:11:04::SCWMssOS::croblaze_0/lib/xemaclite_l.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_as
TRACE::2021-09-11.11:11:04::SCWMssOS::sert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xemaclite_sinit.o microblaze_0/lib/microblaze_enable_ic
TRACE::2021-09-11.11:11:04::SCWMssOS::ache.o microblaze_0/lib/xintc.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xtmrctr
TRACE::2021-09-11.11:11:04::SCWMssOS::_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-09-11.11:11:04::SCWMssOS::'Finished building libraries'

TRACE::2021-09-11.11:11:05::SCWMssOS::Copying to export directory.
TRACE::2021-09-11.11:11:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-09-11.11:11:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-09-11.11:11:05::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-09-11.11:11:05::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-09-11.11:11:05::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-09-11.11:11:05::SCWPlatform::Started preparing the platform 
TRACE::2021-09-11.11:11:05::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-09-11.11:11:05::SCWSystem::dir created 
TRACE::2021-09-11.11:11:05::SCWSystem::Writing the bif 
TRACE::2021-09-11.11:11:05::SCWPlatform::Started writing the spfm file 
TRACE::2021-09-11.11:11:05::SCWPlatform::Started writing the xpfm file 
TRACE::2021-09-11.11:11:05::SCWPlatform::Completed generating the platform
TRACE::2021-09-11.11:11:05::SCWMssOS::Saving the mss changes C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:11:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-09-11.11:11:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-09-11.11:11:05::SCWMssOS::Commit changes completed.
TRACE::2021-09-11.11:11:05::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:11:05::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:11:05::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:11:05::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:11:05::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:11:05::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:11:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:11:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:11:05::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:11:05::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:11:05::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:11:05::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"0c77cff708bccc68aa4fe3b24c91589a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.5"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"pbuf_pool_size":	"2048",
							"phy_link_speed":	"CONFIG_LINKSPEED100",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp", "pbuf_pool_size", "phy_link_speed"]
						},
						"libsContainingOptions":	["lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-09-11.11:11:05::SCWPlatform::updated the xpfm file.
TRACE::2021-09-11.11:11:05::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:11:05::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:11:05::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:11:05::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:11:05::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:11:05::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:11:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:11:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:11:05::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:11:05::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:11:05::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:15:29::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:15:29::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:15:29::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:15:29::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:15:29::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:15:29::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:15:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:15:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:15:29::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:15:29::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:15:29::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:27::SCWMssOS::In reload Mss file.
TRACE::2021-09-11.11:16:27::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:27::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:27::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:27::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:16:27::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:27::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:16:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:16:27::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:16:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:16:27::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-09-11.11:16:27::SCWMssOS::No sw design opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:27::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:27::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:27::SCWMssOS::Adding the swdes entry C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-09-11.11:16:27::SCWMssOS::updating the scw layer about changes
TRACE::2021-09-11.11:16:28::SCWMssOS::Opened the sw design.  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:16:28::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:16:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:16:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS:: library already available in sw design:  lwip211:1.5
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:16:28::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:16:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:16:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:16:28::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:16:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:16:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:16:28::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:16:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:16:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:16:28::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:16:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:16:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:16:28::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:16:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:16:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:16:28::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:16:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:16:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:16:28::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:16:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:16:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:16:28::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:16:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:16:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::Saving the mss changes C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-09-11.11:16:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-09-11.11:16:28::SCWMssOS::Commit changes completed.
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA given C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA absoulate path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform::DSA directory C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw
TRACE::2021-09-11.11:16:28::SCWPlatform:: Platform Path C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-09-11.11:16:28::SCWPlatform:: Unique name xilinx:arty-a7-100::0.0
TRACE::2021-09-11.11:16:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-09-11.11:16:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-09-11.11:16:28::SCWMssOS::Checking the sw design at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-09-11.11:16:28::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-09-11.11:16:28::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Vivado/2021.1/myDev/arty7_ethernet_v1/arty7_ethernet_v1/software/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
