{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730500943873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730500943873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 19:42:23 2024 " "Processing started: Fri Nov 01 19:42:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730500943873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730500943873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PARTE_C -c PARTE_C " "Command: quartus_map --read_settings_files=on --write_settings_files=off PARTE_C -c PARTE_C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730500943873 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730500944133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadorcompleto_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restadorcompleto_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RestadorCompleto_C-Behavioral " "Found design unit 1: RestadorCompleto_C-Behavioral" {  } { { "RestadorCompleto_C.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/RestadorCompleto_C.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730500944673 ""} { "Info" "ISGN_ENTITY_NAME" "1 RestadorCompleto_C " "Found entity 1: RestadorCompleto_C" {  } { { "RestadorCompleto_C.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/RestadorCompleto_C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730500944673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730500944673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parte_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PARTE_C " "Found entity 1: PARTE_C" {  } { { "PARTE_C.bdf" "" { Schematic "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/PARTE_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730500944675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730500944675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte_c_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parte_c_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARTE_C_tb-behavior " "Found design unit 1: PARTE_C_tb-behavior" {  } { { "PARTE_C_tb.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/PARTE_C_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730500944679 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARTE_C_tb " "Found entity 1: PARTE_C_tb" {  } { { "PARTE_C_tb.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/PARTE_C_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730500944679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730500944679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PARTE_C_tb " "Elaborating entity \"PARTE_C_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730500944711 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ASINC_tb PARTE_C_tb.vhd(25) " "VHDL Signal Declaration warning at PARTE_C_tb.vhd(25): used explicit default value for signal \"ASINC_tb\" because signal was never assigned a value" {  } { { "PARTE_C_tb.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/PARTE_C_tb.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1730500944714 "|PARTE_C_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C0_tb PARTE_C_tb.vhd(27) " "Verilog HDL or VHDL warning at PARTE_C_tb.vhd(27): object \"C0_tb\" assigned a value but never read" {  } { { "PARTE_C_tb.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/PARTE_C_tb.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730500944714 "|PARTE_C_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C1_tb PARTE_C_tb.vhd(27) " "Verilog HDL or VHDL warning at PARTE_C_tb.vhd(27): object \"C1_tb\" assigned a value but never read" {  } { { "PARTE_C_tb.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/PARTE_C_tb.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730500944714 "|PARTE_C_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C2_tb PARTE_C_tb.vhd(27) " "Verilog HDL or VHDL warning at PARTE_C_tb.vhd(27): object \"C2_tb\" assigned a value but never read" {  } { { "PARTE_C_tb.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/PARTE_C_tb.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730500944714 "|PARTE_C_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C3_tb PARTE_C_tb.vhd(27) " "Verilog HDL or VHDL warning at PARTE_C_tb.vhd(27): object \"C3_tb\" assigned a value but never read" {  } { { "PARTE_C_tb.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/PARTE_C_tb.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730500944714 "|PARTE_C_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_tb PARTE_C_tb.vhd(28) " "Verilog HDL or VHDL warning at PARTE_C_tb.vhd(28): object \"Z_tb\" assigned a value but never read" {  } { { "PARTE_C_tb.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/PARTE_C_tb.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730500944714 "|PARTE_C_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_tb PARTE_C_tb.vhd(28) " "Verilog HDL or VHDL warning at PARTE_C_tb.vhd(28): object \"B_tb\" assigned a value but never read" {  } { { "PARTE_C_tb.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/PARTE_C_tb.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730500944714 "|PARTE_C_tb"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PARTE_C_tb.vhd(57) " "Verilog HDL or VHDL warning at PARTE_C_tb.vhd(57): conditional expression evaluates to a constant" {  } { { "PARTE_C_tb.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/PARTE_C_tb.vhd" 57 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1730500944714 "|PARTE_C_tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "PARTE_C_tb.vhd(59) " "VHDL Wait Statement error at PARTE_C_tb.vhd(59): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "PARTE_C_tb.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_C/PARTE_C_tb.vhd" 59 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1730500944714 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1730500944714 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730500944848 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 01 19:42:24 2024 " "Processing ended: Fri Nov 01 19:42:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730500944848 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730500944848 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730500944848 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730500944848 ""}
