
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34 (git sha1 4a1b55992, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Reading SCL library '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib' as a blackboxâ¦

1. Executing Liberty frontend: /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: overall.v
Parsing SystemVerilog input from `overall.v' to AST representation.
Generating RTLIL representation for module `\systolic_top_uart_4parallel_q8_24'.
Warning: wire '\states[0].state' is assigned in a block at overall.v:533.13-533.42.
Warning: wire '\states[0].k' is assigned in a block at overall.v:534.13-534.39.
Warning: wire '\states[0].busy' is assigned in a block at overall.v:535.13-535.42.
Warning: wire '\states[0].partial_sum' is assigned in a block at overall.v:536.13-536.40.
Warning: wire '\states[1].state' is assigned in a block at overall.v:533.13-533.42.
Warning: wire '\states[1].k' is assigned in a block at overall.v:534.13-534.39.
Warning: wire '\states[1].busy' is assigned in a block at overall.v:535.13-535.42.
Warning: wire '\states[1].partial_sum' is assigned in a block at overall.v:536.13-536.40.
Warning: wire '\states[2].state' is assigned in a block at overall.v:533.13-533.42.
Warning: wire '\states[2].k' is assigned in a block at overall.v:534.13-534.39.
Warning: wire '\states[2].busy' is assigned in a block at overall.v:535.13-535.42.
Warning: wire '\states[2].partial_sum' is assigned in a block at overall.v:536.13-536.40.
Warning: wire '\states[3].state' is assigned in a block at overall.v:533.13-533.42.
Warning: wire '\states[3].k' is assigned in a block at overall.v:534.13-534.39.
Warning: wire '\states[3].busy' is assigned in a block at overall.v:535.13-535.42.
Warning: wire '\states[3].partial_sum' is assigned in a block at overall.v:536.13-536.40.
overall.v:561: ERROR: Invalid nesting of always blocks and/or initializations.
