#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jul 14 14:18:55 2022
# Process ID: 28154
# Current directory: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD
# Command line: vivado -source make_project_clean.tcl
# Log file: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/vivado.log
# Journal file: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/vivado.jou
#-----------------------------------------------------------
start_gui
source make_project_clean.tcl
# set project_name SPGD
# set project_path home/taylor/Documents/GH/SPGD/fpga_projects
# set part_name xc7z020clg400-3
# set bd_path tmp/$project_name/$project_name.srcs/sources_1/bd/system
# file delete -force tmp/$project_name
# create_project $project_name tmp/$project_name -part $part_name
WARNING: [Board 49-91] Board repository path '/home/taylor/redpitaya/RedPitaya/fpga/prj/brd' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
# create_bd_design system
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
# source cfg/ports.tcl
## create_bd_port -dir I TRIG_IN
## create_bd_port -dir I -from 5 -to 0 adc_dat_a_p_i
## create_bd_port -dir I -from 5 -to 0 adc_dat_a_n_i
## create_bd_port -dir I -from 5 -to 0 adc_dat_b_p_i
## create_bd_port -dir I -from 5 -to 0 adc_dat_b_n_i
## create_bd_port -dir I adc_clk_p
## create_bd_port -dir I adc_clk_n
## create_bd_port -dir O -from 13 -to 0 dac_dat_a_o
## create_bd_port -dir O -from 13 -to 0 dac_dat_b_o
## create_bd_port -dir O dac_spi_csb_o
## create_bd_port -dir IO dac_spi_sdio_o
## create_bd_port -dir O dac_spi_clk_o
## create_bd_port -dir O dac_spi_reset_o
## create_bd_port -dir O -from 7 -to 0 led_o
# set_property IP_REPO_PATHS tmp/cores [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
# set files [glob -nocomplain  /$project_path/$project_name/src/*.v]
# if {[llength $files] > 0} {
#   add_files -norecurse $files
# }
# set folder_files [glob -nocomplain  /$project_path/$project_name/src/*/*.v]
# if {[llength $folder_files] > 0} {
#   add_files -norecurse $folder_files
# }
# set subfolder_files [glob -nocomplain  /$project_path/$project_name/src/*/*/*.v]
# if {[llength $subfolder_files] > 0} {
#   add_files -norecurse $subfolder_files
# }
# create_bd_cell -type module -reference ADC_REG ADC_REG
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk_p': Added interface parameter 'FREQ_HZ' with value '125000000'.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'adc_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk_p' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
# create_bd_cell -type module -reference LED_CONTROLLER LED_CONTROLLER
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
# create_bd_cell -type module -reference ADC_DAC_LOOP ADC_DAC_LOOP
INFO: [IP_Flow 19-5107] Inferred bus interface 'ADC_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'ADC_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
# create_bd_cell -type module -reference axi_cfg_register axi_cfg_register
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_data_mux' has a dependency on the module local parameter or undefined parameter 'CFG_SIZE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_ce_wire' has a dependency on the module local parameter or undefined parameter 'CFG_SIZE'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
# set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
# connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
# connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
# endgroup
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio axi_gpio_0
# set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
# connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins axi_gpio_0/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
# endgroup
# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
# set_property offset 0x42000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
# set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
# set_property -dict [list CONFIG.C_SIZE {6}] [get_bd_cells util_ds_buf_0]
# connect_bd_net [get_bd_ports adc_dat_a_p_i] [get_bd_pins util_ds_buf_0/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin /util_ds_buf_0/IBUF_DS_P is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
# connect_bd_net [get_bd_ports adc_dat_a_n_i] [get_bd_pins util_ds_buf_0/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin /util_ds_buf_0/IBUF_DS_N is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_1
# set_property -dict [list CONFIG.C_SIZE {6}] [get_bd_cells util_ds_buf_1]
# connect_bd_net [get_bd_ports adc_dat_b_p_i] [get_bd_pins util_ds_buf_1/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin /util_ds_buf_1/IBUF_DS_P is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
# connect_bd_net [get_bd_ports adc_dat_b_n_i] [get_bd_pins util_ds_buf_1/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin /util_ds_buf_1/IBUF_DS_N is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
# endgroup
# set_property LEFT 7 [get_bd_ports led_o]
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
# set_property -dict [list CONFIG.IN0_WIDTH {6} CONFIG.IN1_WIDTH {6}] [get_bd_cells xlconcat_0]
# endgroup
# connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins util_ds_buf_0/IBUF_OUT]
# connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins util_ds_buf_1/IBUF_OUT]
# connect_bd_net [get_bd_pins ADC_REG/data_in] [get_bd_pins xlconcat_0/dout]
# connect_bd_net [get_bd_pins ADC_REG/adc_clk_p] [get_bd_ports adc_clk_p]
# connect_bd_net [get_bd_pins ADC_REG/adc_clk_n] [get_bd_ports adc_clk_n]
# connect_bd_net [get_bd_pins ADC_DAC_LOOP/ADC_DATA_IN] [get_bd_pins ADC_REG/a_data_out]
# connect_bd_net [get_bd_pins ADC_REG/adc_clk] [get_bd_pins ADC_DAC_LOOP/ADC_CLK]
# connect_bd_net [get_bd_pins ADC_DAC_LOOP/CFG_IN] [get_bd_pins axi_cfg_register/cfg_data]
# connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins ADC_DAC_LOOP/GP_IN]
# connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins ADC_DAC_LOOP/GP_OUT]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
# connect_bd_net [get_bd_pins LED_CONTROLLER/val] [get_bd_pins ADC_DAC_LOOP/DONE]
# connect_bd_net [get_bd_pins ADC_DAC_LOOP/DACA_CODE_OUT] [get_bd_ports dac_dat_a_o]
# connect_bd_net [get_bd_pins ADC_DAC_LOOP/DACB_CODE_OUT] [get_bd_ports dac_dat_b_o]
# connect_bd_net [get_bd_pins LED_CONTROLLER/led_o] [get_bd_ports led_o]
# connect_bd_net [get_bd_ports dac_spi_clk_o] [get_bd_pins ADC_DAC_LOOP/val_0]
# connect_bd_net [get_bd_ports dac_spi_csb_o] [get_bd_pins ADC_DAC_LOOP/val_0]
# connect_bd_net [get_bd_ports dac_spi_reset_o] [get_bd_pins ADC_DAC_LOOP/val_0]
# connect_bd_net [get_bd_pins ADC_DAC_LOOP/val_1] [get_bd_ports dac_spi_sdio_o]
# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_cfg_register/s_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_cfg_register/s_axi]
Slave segment '/axi_cfg_register/s_axi/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
# generate_target all [get_files  $bd_path/system.bd]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-927] Following properties on pin /axi_cfg_register/aclk have been updated from connected ip, but BD cell '/axi_cfg_register' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_cfg_register> to completely resolve these warnings.
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_REG .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_CONTROLLER .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_DAC_LOOP .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cfg_register .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 7170.020 ; gain = 0.000 ; free physical = 6122 ; free virtual = 18455
# make_wrapper -files [get_files $bd_path/system.bd] -top
# add_files -norecurse $bd_path/hdl/system_wrapper.v
# set files [glob -nocomplain cfg/*.xdc]
# if {[llength $files] > 0} {
#   add_files -norecurse -fileset constrs_1 $files
# }
# set_property VERILOG_DEFINE {TOOL_VIVADO} [current_fileset]
# set_property STRATEGY Flow_PerfOptimized_High [get_runs synth_1]
# set_property STRATEGY Performance_NetDelay_high [get_runs impl_1]
# group_bd_cells PS7 [get_bd_cells processing_system7_0] [get_bd_cells rst_ps7_0_50M] [get_bd_cells ps7_0_axi_periph] [get_bd_cells axi_gpio_0]
WARNING: [BD 41-1306] The connection to interface pin /PS7/axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /PS7/axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /PS7/axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
# group_bd_cells ADC_BLOCK [get_bd_cells util_ds_buf_0] [get_bd_cells util_ds_buf_1] [get_bd_cells xlconcat_0] [get_bd_cells ADC_REG]
WARNING: [BD 41-1306] The connection to interface pin /ADC_BLOCK/util_ds_buf_0/IBUF_DS_P is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
WARNING: [BD 41-1306] The connection to interface pin /ADC_BLOCK/util_ds_buf_0/IBUF_DS_N is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
WARNING: [BD 41-1306] The connection to interface pin /ADC_BLOCK/util_ds_buf_1/IBUF_DS_P is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
WARNING: [BD 41-1306] The connection to interface pin /ADC_BLOCK/util_ds_buf_1/IBUF_DS_N is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
# set_property top system_wrapper [current_fileset]
# regenerate_bd_layout
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
save_bd_design
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-927] Following properties on pin /axi_cfg_register/aclk have been updated from connected ip, but BD cell '/axi_cfg_register' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_cfg_register> to completely resolve these warnings.
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.hwdef
[Thu Jul 14 14:20:25 2022] Launched system_processing_system7_0_0_synth_1, system_xbar_0_synth_1, system_ADC_DAC_LOOP_0_synth_1, system_axi_gpio_0_0_synth_1, system_auto_pc_0_synth_1, system_util_ds_buf_1_0_synth_1, system_util_ds_buf_0_0_synth_1, system_axi_cfg_register_0_synth_1, system_rst_ps7_0_50M_0_synth_1, system_LED_CONTROLLER_0_synth_1, system_ADC_REG_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_processing_system7_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_xbar_0_synth_1/runme.log
system_ADC_DAC_LOOP_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_ADC_DAC_LOOP_0_synth_1/runme.log
system_axi_gpio_0_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_axi_gpio_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_auto_pc_0_synth_1/runme.log
system_util_ds_buf_1_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_util_ds_buf_1_0_synth_1/runme.log
system_util_ds_buf_0_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_util_ds_buf_0_0_synth_1/runme.log
system_axi_cfg_register_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_axi_cfg_register_0_synth_1/runme.log
system_rst_ps7_0_50M_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_rst_ps7_0_50M_0_synth_1/runme.log
system_LED_CONTROLLER_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_LED_CONTROLLER_0_synth_1/runme.log
system_ADC_REG_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_ADC_REG_0_synth_1/runme.log
synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/synth_1/runme.log
[Thu Jul 14 14:20:25 2022] Launched impl_1...
Run output will be captured here: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 7428.266 ; gain = 90.176 ; free physical = 6067 ; free virtual = 18403
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-3
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7435.020 ; gain = 0.000 ; free physical = 7322 ; free virtual = 18329
INFO: [Netlist 29-17] Analyzing 284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[2]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[3]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[4]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[5]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_0/IBUF_OUT[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.26 . Memory (MB): peak = 7804.750 ; gain = 0.000 ; free physical = 6772 ; free virtual = 17785
Restored from archive | CPU: 0.280000 secs | Memory: 6.352409 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.26 . Memory (MB): peak = 7804.750 ; gain = 0.000 ; free physical = 6772 ; free virtual = 17785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7804.750 ; gain = 0.000 ; free physical = 6772 ; free virtual = 17785
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  (Flop,Flop) => IDDR: 6 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 8026.340 ; gain = 591.320 ; free physical = 6615 ; free virtual = 17642
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd}
update_module_reference system_ADC_DAC_LOOP_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ADC_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'ADC_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_ADC_DAC_LOOP_0 from ADC_DAC_LOOP_v1_0 1.0 to ADC_DAC_LOOP_v1_0 1.0
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-927] Following properties on pin /axi_cfg_register/aclk have been updated from connected ip, but BD cell '/axi_cfg_register' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_cfg_register> to completely resolve these warnings.
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_DAC_LOOP .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = a458f946524ddaca; cache size = 3.389 MB.
[Thu Jul 14 14:47:39 2022] Launched system_ADC_DAC_LOOP_0_synth_1, synth_1...
Run output will be captured here:
system_ADC_DAC_LOOP_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_ADC_DAC_LOOP_0_synth_1/runme.log
synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/synth_1/runme.log
[Thu Jul 14 14:47:39 2022] Launched impl_1...
Run output will be captured here: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 8268.797 ; gain = 0.000 ; free physical = 5992 ; free virtual = 17388
open_bd_design {/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd}
open_bd_design {/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd}
update_module_reference system_ADC_DAC_LOOP_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ADC_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'ADC_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_ADC_DAC_LOOP_0 from ADC_DAC_LOOP_v1_0 1.0 to ADC_DAC_LOOP_v1_0 1.0
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-927] Following properties on pin /axi_cfg_register/aclk have been updated from connected ip, but BD cell '/axi_cfg_register' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_cfg_register> to completely resolve these warnings.
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_DAC_LOOP .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = a458f946524ddaca; cache size = 3.389 MB.
[Thu Jul 14 14:59:38 2022] Launched system_ADC_DAC_LOOP_0_synth_1, synth_1...
Run output will be captured here:
system_ADC_DAC_LOOP_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_ADC_DAC_LOOP_0_synth_1/runme.log
synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/synth_1/runme.log
[Thu Jul 14 14:59:38 2022] Launched impl_1...
Run output will be captured here: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 8294.816 ; gain = 6.008 ; free physical = 5596 ; free virtual = 17398
update_module_reference system_ADC_DAC_LOOP_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ADC_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'ADC_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_ADC_DAC_LOOP_0 from ADC_DAC_LOOP_v1_0 1.0 to ADC_DAC_LOOP_v1_0 1.0
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
pwd
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD
cd src
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
ADC_AVERAGE.v
ADC_DAC_LOOP.v
ADC_IN.v
ADC_REG.v
axi_cfg_register.v
C
CLT_RNG.v
DAC_offset_to_twos.v
DAC_OUT.v
FSM.v
gen
GPIO_BOX.v
LED_CONTROLLER.v
LFSR.v
my_D_FF.v
my_mult.v
my_timer.v
pulse_DAC.v
pulse_FSM.v
tb
TOP_RNG.v
twos_to_ADC_offset.v
cd gen
add_files gen_subber.v
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_subber.v
cd ..
cd ..
update_module_reference system_ADC_DAC_LOOP_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ADC_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'ADC_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_ADC_DAC_LOOP_0 from ADC_DAC_LOOP_v1_0 1.0 to ADC_DAC_LOOP_v1_0 1.0
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-927] Following properties on pin /axi_cfg_register/aclk have been updated from connected ip, but BD cell '/axi_cfg_register' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_cfg_register> to completely resolve these warnings.
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_DAC_LOOP .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = a458f946524ddaca; cache size = 3.389 MB.
[Thu Jul 14 15:41:02 2022] Launched system_ADC_DAC_LOOP_0_synth_1, synth_1...
Run output will be captured here:
system_ADC_DAC_LOOP_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_ADC_DAC_LOOP_0_synth_1/runme.log
synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/synth_1/runme.log
[Thu Jul 14 15:41:02 2022] Launched impl_1...
Run output will be captured here: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 8395.859 ; gain = 0.000 ; free physical = 3303 ; free virtual = 16730
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v:27]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v:27]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v:27]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v:27]
update_module_reference system_ADC_DAC_LOOP_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ADC_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'ADC_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_ADC_DAC_LOOP_0 from ADC_DAC_LOOP_v1_0 1.0 to ADC_DAC_LOOP_v1_0 1.0
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-927] Following properties on pin /axi_cfg_register/aclk have been updated from connected ip, but BD cell '/axi_cfg_register' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_cfg_register> to completely resolve these warnings.
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_DAC_LOOP .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = a458f946524ddaca; cache size = 3.389 MB.
[Thu Jul 14 16:49:11 2022] Launched system_ADC_DAC_LOOP_0_synth_1, synth_1...
Run output will be captured here:
system_ADC_DAC_LOOP_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_ADC_DAC_LOOP_0_synth_1/runme.log
synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/synth_1/runme.log
[Thu Jul 14 16:49:11 2022] Launched impl_1...
Run output will be captured here: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 8483.867 ; gain = 0.000 ; free physical = 2624 ; free virtual = 16542
update_module_reference system_ADC_DAC_LOOP_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ADC_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'ADC_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_ADC_DAC_LOOP_0 from ADC_DAC_LOOP_v1_0 1.0 to ADC_DAC_LOOP_v1_0 1.0
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-927] Following properties on pin /axi_cfg_register/aclk have been updated from connected ip, but BD cell '/axi_cfg_register' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_cfg_register> to completely resolve these warnings.
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_DAC_LOOP .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = a458f946524ddaca; cache size = 3.389 MB.
[Thu Jul 14 16:52:04 2022] Launched system_ADC_DAC_LOOP_0_synth_1, synth_1...
Run output will be captured here:
system_ADC_DAC_LOOP_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_ADC_DAC_LOOP_0_synth_1/runme.log
synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/synth_1/runme.log
[Thu Jul 14 16:52:04 2022] Launched impl_1...
Run output will be captured here: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 8523.891 ; gain = 30.016 ; free physical = 2607 ; free virtual = 16526
update_module_reference system_ADC_DAC_LOOP_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ADC_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'ADC_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_ADC_DAC_LOOP_0 from ADC_DAC_LOOP_v1_0 1.0 to ADC_DAC_LOOP_v1_0 1.0
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-927] Following properties on pin /axi_cfg_register/aclk have been updated from connected ip, but BD cell '/axi_cfg_register' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_cfg_register> to completely resolve these warnings.
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_DAC_LOOP .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = a458f946524ddaca; cache size = 3.389 MB.
[Thu Jul 14 16:53:37 2022] Launched system_ADC_DAC_LOOP_0_synth_1, synth_1...
Run output will be captured here:
system_ADC_DAC_LOOP_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_ADC_DAC_LOOP_0_synth_1/runme.log
synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/synth_1/runme.log
[Thu Jul 14 16:53:37 2022] Launched impl_1...
Run output will be captured here: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 8573.613 ; gain = 12.707 ; free physical = 2579 ; free virtual = 16498
set_property top ADC_AVERAGE_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_AVERAGE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj ADC_AVERAGE_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_AVERAGE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_AVERAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_DAC_LOOP
INFO: [VRFC 10-2458] undeclared symbol DAC_CAL_GAIN, assumed default net type wire [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v:55]
INFO: [VRFC 10-2458] undeclared symbol DAC_CAL_OFFSET, assumed default net type wire [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_IN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_IN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_padder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_subber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_subber
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/tb/ADC_AVERAGE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_AVERAGE_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
xelab -wto 6e71d1509e0e4207ae3dfb78e4d0e008 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_AVERAGE_tb_behav xil_defaultlib.ADC_AVERAGE_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 6e71d1509e0e4207ae3dfb78e4d0e008 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_AVERAGE_tb_behav xil_defaultlib.ADC_AVERAGE_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DAC_CAL_GAIN' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DAC_CAL_OFFSET' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v:109]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_counter
Compiling module xil_defaultlib.ADC_AVERAGE(NUM_SAMPS=1023)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.gen_adder_default
Compiling module xil_defaultlib.gen_padder(OUT_WIDTH=32,R_PAD_WI...
Compiling module xil_defaultlib.gen_mult(DATA_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32,BIT_SHIFT=...
Compiling module xil_defaultlib.ADC_IN(FLOAT_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32)
Compiling module xil_defaultlib.gen_subber_default
Compiling module xil_defaultlib.gen_reg(DATA_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32,OUT_WIDTH=...
Compiling module xil_defaultlib.DAC_OUT(FLOAT_WIDTH=32)
Compiling module xil_defaultlib.ADC_DAC_LOOP
Compiling module xil_defaultlib.ADC_AVERAGE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_AVERAGE_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/xsim.dir/ADC_AVERAGE_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/xsim.dir/ADC_AVERAGE_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 14 17:08:52 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 14 17:08:52 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ADC_AVERAGE_tb_behav -key {Behavioral:sim_1:Functional:ADC_AVERAGE_tb} -tclbatch {ADC_AVERAGE_tb.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
source ADC_AVERAGE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ADC_AVERAGE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 8591.617 ; gain = 0.000 ; free physical = 2528 ; free virtual = 16612
run all
$finish called at time : 16809988 ns : File "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/tb/ADC_AVERAGE_tb.v" Line 61
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_AVERAGE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj ADC_AVERAGE_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_AVERAGE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_AVERAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_DAC_LOOP
INFO: [VRFC 10-2458] undeclared symbol DAC_CAL_GAIN, assumed default net type wire [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v:55]
INFO: [VRFC 10-2458] undeclared symbol DAC_CAL_OFFSET, assumed default net type wire [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_IN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_IN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_padder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_subber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_subber
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/tb/ADC_AVERAGE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_AVERAGE_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
xelab -wto 6e71d1509e0e4207ae3dfb78e4d0e008 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_AVERAGE_tb_behav xil_defaultlib.ADC_AVERAGE_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 6e71d1509e0e4207ae3dfb78e4d0e008 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_AVERAGE_tb_behav xil_defaultlib.ADC_AVERAGE_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DAC_CAL_GAIN' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'DAC_CAL_OFFSET' [/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v:109]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_counter
Compiling module xil_defaultlib.ADC_AVERAGE(NUM_SAMPS=1023)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.gen_adder_default
Compiling module xil_defaultlib.gen_padder(OUT_WIDTH=32,R_PAD_WI...
Compiling module xil_defaultlib.gen_mult(DATA_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32,BIT_SHIFT=...
Compiling module xil_defaultlib.ADC_IN(FLOAT_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32)
Compiling module xil_defaultlib.gen_subber_default
Compiling module xil_defaultlib.gen_reg(DATA_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32,OUT_WIDTH=...
Compiling module xil_defaultlib.DAC_OUT(FLOAT_WIDTH=32)
Compiling module xil_defaultlib.ADC_DAC_LOOP
Compiling module xil_defaultlib.ADC_AVERAGE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_AVERAGE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ADC_AVERAGE_tb_behav -key {Behavioral:sim_1:Functional:ADC_AVERAGE_tb} -tclbatch {ADC_AVERAGE_tb.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
source ADC_AVERAGE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ADC_AVERAGE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8720.391 ; gain = 0.000 ; free physical = 2494 ; free virtual = 16580
run all
$finish called at time : 16809988 ns : File "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/tb/ADC_AVERAGE_tb.v" Line 61
save_wave_config {/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/ADC_AVERAGE_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/ADC_AVERAGE_tb_behav.wcfg
set_property xsim.view /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/ADC_AVERAGE_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_AVERAGE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj ADC_AVERAGE_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_AVERAGE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_AVERAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_DAC_LOOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_IN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_IN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_padder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_subber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_subber
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/tb/ADC_AVERAGE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_AVERAGE_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
xelab -wto 6e71d1509e0e4207ae3dfb78e4d0e008 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_AVERAGE_tb_behav xil_defaultlib.ADC_AVERAGE_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 6e71d1509e0e4207ae3dfb78e4d0e008 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_AVERAGE_tb_behav xil_defaultlib.ADC_AVERAGE_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_counter
Compiling module xil_defaultlib.ADC_AVERAGE(NUM_SAMPS=1023)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.gen_adder_default
Compiling module xil_defaultlib.gen_padder(OUT_WIDTH=32,R_PAD_WI...
Compiling module xil_defaultlib.gen_mult(DATA_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32,BIT_SHIFT=...
Compiling module xil_defaultlib.ADC_IN(FLOAT_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32)
Compiling module xil_defaultlib.gen_subber_default
Compiling module xil_defaultlib.gen_reg(DATA_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32,OUT_WIDTH=...
Compiling module xil_defaultlib.DAC_OUT(FLOAT_WIDTH=32)
Compiling module xil_defaultlib.ADC_DAC_LOOP
Compiling module xil_defaultlib.ADC_AVERAGE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_AVERAGE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ADC_AVERAGE_tb_behav -key {Behavioral:sim_1:Functional:ADC_AVERAGE_tb} -tclbatch {ADC_AVERAGE_tb.tcl} -protoinst "protoinst_files/system.protoinst" -view {/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/ADC_AVERAGE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
open_wave_config /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/ADC_AVERAGE_tb_behav.wcfg
source ADC_AVERAGE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ADC_AVERAGE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8739.402 ; gain = 0.000 ; free physical = 2444 ; free virtual = 16535
run all
$finish called at time : 16809988 ns : File "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/tb/ADC_AVERAGE_tb.v" Line 61
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jul 14 17:16:24 2022] Launched synth_1...
Run output will be captured here: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/synth_1/runme.log
[Thu Jul 14 17:16:24 2022] Launched impl_1...
Run output will be captured here: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/impl_1/runme.log
open_bd_design {/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd}
update_module_reference system_ADC_DAC_LOOP_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ADC_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'ADC_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_ADC_DAC_LOOP_0 from ADC_DAC_LOOP_v1_0 1.0 to ADC_DAC_LOOP_v1_0 1.0
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4096 ns
run 4096 ns
run 4096 ns
run 4096 ns
run 4096 ns
run 4096 ns
run 4096 ns
run 4096 ns
run 4096 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4096 ns
run 4096 ns
run 4096 ns
run 4096 ns
run 4096 ns
run 4096 ns
open_bd_design {/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd}
open_bd_design {/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd}
run 4096 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_AVERAGE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj ADC_AVERAGE_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_AVERAGE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_AVERAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_DAC_LOOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_IN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_IN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_padder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_subber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_subber
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/tb/ADC_AVERAGE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_AVERAGE_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
xelab -wto 6e71d1509e0e4207ae3dfb78e4d0e008 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_AVERAGE_tb_behav xil_defaultlib.ADC_AVERAGE_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 6e71d1509e0e4207ae3dfb78e4d0e008 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_AVERAGE_tb_behav xil_defaultlib.ADC_AVERAGE_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_counter
Compiling module xil_defaultlib.ADC_AVERAGE(NUM_SAMPS=1023)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.gen_adder_default
Compiling module xil_defaultlib.gen_padder(OUT_WIDTH=32,R_PAD_WI...
Compiling module xil_defaultlib.gen_mult(DATA_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32,BIT_SHIFT=...
Compiling module xil_defaultlib.ADC_IN(FLOAT_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32)
Compiling module xil_defaultlib.gen_subber_default
Compiling module xil_defaultlib.gen_reg(DATA_WIDTH=32)
Compiling module xil_defaultlib.my_mult(DATA_WIDTH=32,OUT_WIDTH=...
Compiling module xil_defaultlib.DAC_OUT(FLOAT_WIDTH=32)
Compiling module xil_defaultlib.ADC_DAC_LOOP
Compiling module xil_defaultlib.ADC_AVERAGE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_AVERAGE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ADC_AVERAGE_tb_behav -key {Behavioral:sim_1:Functional:ADC_AVERAGE_tb} -tclbatch {ADC_AVERAGE_tb.tcl} -view {/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/ADC_AVERAGE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/ADC_AVERAGE_tb_behav.wcfg
source ADC_AVERAGE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ADC_AVERAGE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8770.414 ; gain = 0.000 ; free physical = 2405 ; free virtual = 16529
run all
$finish called at time : 16809988 ns : File "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/tb/ADC_AVERAGE_tb.v" Line 61
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 16809988 ns : File "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/tb/ADC_AVERAGE_tb.v" Line 61
open_bd_design {/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-927] Following properties on pin /axi_cfg_register/aclk have been updated from connected ip, but BD cell '/axi_cfg_register' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_cfg_register> to completely resolve these warnings.
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_DAC_LOOP .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = a458f946524ddaca; cache size = 3.389 MB.
[Thu Jul 14 17:38:04 2022] Launched system_ADC_DAC_LOOP_0_synth_1, synth_1...
Run output will be captured here:
system_ADC_DAC_LOOP_0_synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/system_ADC_DAC_LOOP_0_synth_1/runme.log
synth_1: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/synth_1/runme.log
[Thu Jul 14 17:38:04 2022] Launched impl_1...
Run output will be captured here: /home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8815.438 ; gain = 45.023 ; free physical = 2249 ; free virtual = 16475
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 18 15:00:55 2022...
