
AVRASM ver. 2.1.30  E:\Projects\3ph_motor_driver\Debug\List\md.asm Fri Jun 09 18:20:42 2017

E:\Projects\3ph_motor_driver\Debug\List\md.asm(1088): warning: Register r4 already defined by the .DEF directive
E:\Projects\3ph_motor_driver\Debug\List\md.asm(1089): warning: Register r3 already defined by the .DEF directive
E:\Projects\3ph_motor_driver\Debug\List\md.asm(1090): warning: Register r6 already defined by the .DEF directive
E:\Projects\3ph_motor_driver\Debug\List\md.asm(1091): warning: Register r5 already defined by the .DEF directive
E:\Projects\3ph_motor_driver\Debug\List\md.asm(1092): warning: Register r8 already defined by the .DEF directive
E:\Projects\3ph_motor_driver\Debug\List\md.asm(1093): warning: Register r7 already defined by the .DEF directive
E:\Projects\3ph_motor_driver\Debug\List\md.asm(1094): warning: Register r10 already defined by the .DEF directive
E:\Projects\3ph_motor_driver\Debug\List\md.asm(1095): warning: Register r11 already defined by the .DEF directive
E:\Projects\3ph_motor_driver\Debug\List\md.asm(1096): warning: Register r12 already defined by the .DEF directive
E:\Projects\3ph_motor_driver\Debug\List\md.asm(1097): warning: Register r13 already defined by the .DEF directive
E:\Projects\3ph_motor_driver\Debug\List\md.asm(1098): warning: Register r14 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega48
                 ;Program type           : Application
                 ;Clock frequency        : 8,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 128 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega48
                 	#pragma AVRPART MEMORY PROG_FLASH 4096
                 	#pragma AVRPART MEMORY EEPROM 256
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 512
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x02FF
                 	.EQU __DSTACK_SIZE=0x0080
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _mode=R4
                 	.DEF _ph0a=R3
                 	.DEF _ph0b=R6
                 	.DEF _ph1a=R5
                 	.DEF _ph1b=R8
                 	.DEF _ph2a=R7
                 	.DEF _ph2b=R10
                 	.DEF _sinpos=R11
                 	.DEF _sinpos_msb=R12
                 	.DEF _direct=R13
                 	.DEF _direct_msb=R14
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c143      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 c185      	RJMP _timer0_ovf_isr
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
000013 cfec      	RJMP 0x00
000014 cfeb      	RJMP 0x00
000015 cfea      	RJMP 0x00
000016 cfe9      	RJMP 0x00
000017 cfe8      	RJMP 0x00
000018 cfe7      	RJMP 0x00
000019 cfe6      	RJMP 0x00
                 
                 _sineTable:
00001a 0000
00001b 08dd
00001c e100
00001d 0011      	.DB  0x0,0x0,0xDD,0x8,0x0,0xE1,0x11,0x0
00001e 19e5
00001f e800
000020 0021
000021 2aec      	.DB  0xE5,0x19,0x0,0xE8,0x21,0x0,0xEC,0x2A
000022 ef00
000023 0032
000024 3af1
000025 f400      	.DB  0x0,0xEF,0x32,0x0,0xF1,0x3A,0x0,0xF4
000026 0042
000027 4af6
000028 f800
000029 0052      	.DB  0x42,0x0,0xF6,0x4A,0x0,0xF8,0x52,0x0
00002a 5afa
00002b fc00
00002c 0062
00002d 69fd      	.DB  0xFA,0x5A,0x0,0xFC,0x62,0x0,0xFD,0x69
00002e fe00
00002f 0071
000030 78fe
000031 ff00      	.DB  0x0,0xFE,0x71,0x0,0xFE,0x78,0x0,0xFF
000032 0080
000033 87ff
000034 ff00
000035 008e      	.DB  0x80,0x0,0xFF,0x87,0x0,0xFF,0x8E,0x0
000036 95fe
000037 fe00
000038 009b
000039 a2fd      	.DB  0xFE,0x95,0x0,0xFE,0x9B,0x0,0xFD,0xA2
00003a fc00
00003b 00a8
00003c aefa
00003d f800      	.DB  0x0,0xFC,0xA8,0x0,0xFA,0xAE,0x0,0xF8
00003e 00b4
00003f baf6
000040 f400
000041 00c0      	.DB  0xB4,0x0,0xF6,0xBA,0x0,0xF4,0xC0,0x0
000042 c5f1
000043 ef00
000044 00ca
000045 cfec      	.DB  0xF1,0xC5,0x0,0xEF,0xCA,0x0,0xEC,0xCF
000046 e800
000047 00d4
000048 d9e5
000049 e100      	.DB  0x0,0xE8,0xD4,0x0,0xE5,0xD9,0x0,0xE1
00004a 00dd
00004b e1dd
00004c d900
00004d 00e5      	.DB  0xDD,0x0,0xDD,0xE1,0x0,0xD9,0xE5,0x0
00004e e8d4
00004f cf00
000050 00ec
000051 efca      	.DB  0xD4,0xE8,0x0,0xCF,0xEC,0x0,0xCA,0xEF
000052 c500
000053 00f1
000054 f4c0
000055 ba00      	.DB  0x0,0xC5,0xF1,0x0,0xC0,0xF4,0x0,0xBA
000056 00f6
000057 f8b4
000058 ae00
000059 00fa      	.DB  0xF6,0x0,0xB4,0xF8,0x0,0xAE,0xFA,0x0
00005a fca8
00005b a200
00005c 00fd
00005d fe9b      	.DB  0xA8,0xFC,0x0,0xA2,0xFD,0x0,0x9B,0xFE
00005e 9500
00005f 00fe
000060 ff8e
000061 8700      	.DB  0x0,0x95,0xFE,0x0,0x8E,0xFF,0x0,0x87
000062 00ff
000063 ff7f
000064 7800
000065 00fe      	.DB  0xFF,0x0,0x7F,0xFF,0x0,0x78,0xFE,0x0
000066 fe71
000067 6900
000068 00fd
000069 fc62      	.DB  0x71,0xFE,0x0,0x69,0xFD,0x0,0x62,0xFC
00006a 5a00
00006b 00fa
00006c f852
00006d 4a00      	.DB  0x0,0x5A,0xFA,0x0,0x52,0xF8,0x0,0x4A
00006e 00f6
00006f f442
000070 3a00
000071 00f1      	.DB  0xF6,0x0,0x42,0xF4,0x0,0x3A,0xF1,0x0
000072 ef32
000073 2a00
000074 00ec
000075 e821      	.DB  0x32,0xEF,0x0,0x2A,0xEC,0x0,0x21,0xE8
000076 1900
000077 00e5
000078 e111
000079 0800      	.DB  0x0,0x19,0xE5,0x0,0x11,0xE1,0x0,0x8
00007a 00dd
00007b e100
00007c 0008
00007d 11e5      	.DB  0xDD,0x0,0x0,0xE1,0x8,0x0,0xE5,0x11
00007e e800
00007f 0019
000080 21ec
000081 ef00      	.DB  0x0,0xE8,0x19,0x0,0xEC,0x21,0x0,0xEF
000082 002a
000083 32f1
000084 f400
000085 003a      	.DB  0x2A,0x0,0xF1,0x32,0x0,0xF4,0x3A,0x0
000086 42f6
000087 f800
000088 004a
000089 52fa      	.DB  0xF6,0x42,0x0,0xF8,0x4A,0x0,0xFA,0x52
00008a fc00
00008b 005a
00008c 62fd
00008d fe00      	.DB  0x0,0xFC,0x5A,0x0,0xFD,0x62,0x0,0xFE
00008e 0069
00008f 71fe
000090 ff00
000091 0078      	.DB  0x69,0x0,0xFE,0x71,0x0,0xFF,0x78,0x0
000092 7fff
000093 ff00
000094 0087
000095 8efe      	.DB  0xFF,0x7F,0x0,0xFF,0x87,0x0,0xFE,0x8E
000096 fe00
000097 0095
000098 9bfd
000099 fc00      	.DB  0x0,0xFE,0x95,0x0,0xFD,0x9B,0x0,0xFC
00009a 00a2
00009b a8fa
00009c f800
00009d 00ae      	.DB  0xA2,0x0,0xFA,0xA8,0x0,0xF8,0xAE,0x0
00009e b4f6
00009f f400
0000a0 00ba
0000a1 c0f1      	.DB  0xF6,0xB4,0x0,0xF4,0xBA,0x0,0xF1,0xC0
0000a2 ef00
0000a3 00c5
0000a4 caec
0000a5 e800      	.DB  0x0,0xEF,0xC5,0x0,0xEC,0xCA,0x0,0xE8
0000a6 00cf
0000a7 d4e5
0000a8 e100
0000a9 00d9      	.DB  0xCF,0x0,0xE5,0xD4,0x0,0xE1,0xD9,0x0
0000aa dddd
0000ab d900
0000ac 00e1
0000ad e5d4      	.DB  0xDD,0xDD,0x0,0xD9,0xE1,0x0,0xD4,0xE5
0000ae cf00
0000af 00e8
0000b0 ecca
0000b1 c500      	.DB  0x0,0xCF,0xE8,0x0,0xCA,0xEC,0x0,0xC5
0000b2 00ef
0000b3 f1c0
0000b4 ba00
0000b5 00f4      	.DB  0xEF,0x0,0xC0,0xF1,0x0,0xBA,0xF4,0x0
0000b6 f6b4
0000b7 ae00
0000b8 00f8
0000b9 faa8      	.DB  0xB4,0xF6,0x0,0xAE,0xF8,0x0,0xA8,0xFA
0000ba a200
0000bb 00fc
0000bc fd9b
0000bd 9500      	.DB  0x0,0xA2,0xFC,0x0,0x9B,0xFD,0x0,0x95
0000be 00fe
0000bf fe8e
0000c0 8700
0000c1 00ff      	.DB  0xFE,0x0,0x8E,0xFE,0x0,0x87,0xFF,0x0
0000c2 ff80
0000c3 7800
0000c4 00ff
0000c5 fe71      	.DB  0x80,0xFF,0x0,0x78,0xFF,0x0,0x71,0xFE
0000c6 6900
0000c7 00fe
0000c8 fd62
0000c9 5a00      	.DB  0x0,0x69,0xFE,0x0,0x62,0xFD,0x0,0x5A
0000ca 00fc
0000cb fa52
0000cc 4a00
0000cd 00f8      	.DB  0xFC,0x0,0x52,0xFA,0x0,0x4A,0xF8,0x0
0000ce f642
0000cf 3a00
0000d0 00f4
0000d1 f132      	.DB  0x42,0xF6,0x0,0x3A,0xF4,0x0,0x32,0xF1
0000d2 2a00
0000d3 00ef
0000d4 ec21
0000d5 1900      	.DB  0x0,0x2A,0xEF,0x0,0x21,0xEC,0x0,0x19
0000d6 00e8
0000d7 e511
0000d8 0800
0000d9 00e1      	.DB  0xE8,0x0,0x11,0xE5,0x0,0x8,0xE1,0x0
0000da dd00
0000db 0000
0000dc 08e1
0000dd e500      	.DB  0x0,0xDD,0x0,0x0,0xE1,0x8,0x0,0xE5
0000de 0011
0000df 19e8
0000e0 ec00
0000e1 0021      	.DB  0x11,0x0,0xE8,0x19,0x0,0xEC,0x21,0x0
0000e2 2aef
0000e3 f100
0000e4 0032
0000e5 3af4      	.DB  0xEF,0x2A,0x0,0xF1,0x32,0x0,0xF4,0x3A
0000e6 f600
0000e7 0042
0000e8 4af8
0000e9 fa00      	.DB  0x0,0xF6,0x42,0x0,0xF8,0x4A,0x0,0xFA
0000ea 0052
0000eb 5afc
0000ec fd00
0000ed 0062      	.DB  0x52,0x0,0xFC,0x5A,0x0,0xFD,0x62,0x0
0000ee 69fe
0000ef fe00
0000f0 0071
0000f1 78ff      	.DB  0xFE,0x69,0x0,0xFE,0x71,0x0,0xFF,0x78
0000f2 ff00
0000f3 0080
0000f4 87ff
0000f5 fe00      	.DB  0x0,0xFF,0x80,0x0,0xFF,0x87,0x0,0xFE
0000f6 008e
0000f7 95fe
0000f8 fd00
0000f9 009b      	.DB  0x8E,0x0,0xFE,0x95,0x0,0xFD,0x9B,0x0
0000fa a2fc
0000fb fa00
0000fc 00a8
0000fd aef8      	.DB  0xFC,0xA2,0x0,0xFA,0xA8,0x0,0xF8,0xAE
0000fe f600
0000ff 00b4
000100 baf4
000101 f100      	.DB  0x0,0xF6,0xB4,0x0,0xF4,0xBA,0x0,0xF1
000102 00c0
000103 c5ef
000104 ec00
000105 00ca      	.DB  0xC0,0x0,0xEF,0xC5,0x0,0xEC,0xCA,0x0
000106 cfe8
000107 e500
000108 00d4
000109 d9e1      	.DB  0xE8,0xCF,0x0,0xE5,0xD4,0x0,0xE1,0xD9
00010a dd00
00010b 00dd
00010c e1d9
00010d d400      	.DB  0x0,0xDD,0xDD,0x0,0xD9,0xE1,0x0,0xD4
00010e 00e5
00010f e8cf
000110 ca00
000111 00ec      	.DB  0xE5,0x0,0xCF,0xE8,0x0,0xCA,0xEC,0x0
000112 efc5
000113 c000
000114 00f1
000115 f4ba      	.DB  0xC5,0xEF,0x0,0xC0,0xF1,0x0,0xBA,0xF4
000116 b400
000117 00f6
000118 f8ae
000119 a800      	.DB  0x0,0xB4,0xF6,0x0,0xAE,0xF8,0x0,0xA8
00011a 00fa
00011b fca2
00011c 9b00
00011d 00fd      	.DB  0xFA,0x0,0xA2,0xFC,0x0,0x9B,0xFD,0x0
00011e fe95
00011f 8e00
000120 00fe
000121 ff87      	.DB  0x95,0xFE,0x0,0x8E,0xFE,0x0,0x87,0xFF
000122 8000
000123 00ff
000124 ff78
000125 7100      	.DB  0x0,0x80,0xFF,0x0,0x78,0xFF,0x0,0x71
000126 00fe
000127 fe69
000128 6200
000129 00fd      	.DB  0xFE,0x0,0x69,0xFE,0x0,0x62,0xFD,0x0
00012a fc5a
00012b 5200
00012c 00fa
00012d f84a      	.DB  0x5A,0xFC,0x0,0x52,0xFA,0x0,0x4A,0xF8
00012e 4200
00012f 00f6
000130 f43a
000131 3200      	.DB  0x0,0x42,0xF6,0x0,0x3A,0xF4,0x0,0x32
000132 00f1
000133 ef2a
000134 2100
000135 00ec      	.DB  0xF1,0x0,0x2A,0xEF,0x0,0x21,0xEC,0x0
000136 e819
000137 1100
000138 00e5
000139 e108      	.DB  0x19,0xE8,0x0,0x11,0xE5,0x0,0x8,0xE1
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00013a 0000
00013b 0000      	.DB  0x0,0x0,0x0,0x0
00013c 0000
00013d 0000      	.DB  0x0,0x0,0x0,0x0
00013e 0000
00013f 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 
                 __GLOBAL_INI_TBL:
000140 000c      	.DW  0x0C
000141 0003      	.DW  0x03
000142 0274      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000143 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000144 94f8      	CLI
000145 27ee      	CLR  R30
000146 bbef      	OUT  EECR,R30
000147 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000148 e08d      	LDI  R24,(14-2)+1
000149 e0a2      	LDI  R26,2
00014a 27bb      	CLR  R27
                 __CLEAR_REG:
00014b 93ed      	ST   X+,R30
00014c 958a      	DEC  R24
00014d f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00014e e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00014f e092      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000150 e0a0      	LDI  R26,LOW(__SRAM_START)
000151 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000152 93ed      	ST   X+,R30
000153 9701      	SBIW R24,1
000154 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000155 e8e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000156 e0f2      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000157 9185      	LPM  R24,Z+
000158 9195      	LPM  R25,Z+
000159 9700      	SBIW R24,0
00015a f061      	BREQ __GLOBAL_INI_END
00015b 91a5      	LPM  R26,Z+
00015c 91b5      	LPM  R27,Z+
00015d 9005      	LPM  R0,Z+
00015e 9015      	LPM  R1,Z+
00015f 01bf      	MOVW R22,R30
000160 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000161 9005      	LPM  R0,Z+
000162 920d      	ST   X+,R0
000163 9701      	SBIW R24,1
000164 f7e1      	BRNE __GLOBAL_INI_LOOP
000165 01fb      	MOVW R30,R22
000166 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0 INITIALIZATION
000167 e0e0      	LDI  R30,__GPIOR0_INIT
000168 bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000169 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00016a bfed      	OUT  SPL,R30
00016b e0e2      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00016c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00016d e8c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00016e e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00016f c14c      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x180
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 08.06.2017
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega48
                 ;AVR Core Clock frequency: 8,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 128
                 ;*******************************************************/
                 ;#define DEAD_TIME_HALF 2
                 ;#define SINE_TABLE_LENGTH 192
                 ;
                 ;#define DIRECTION_FORWARD       0
                 ;#define DIRECTION_REVERSE       1
                 ;
                 ;#define start_but PIND.1
                 ;#define stop_but PIND.0
                 ;#define revers_but PINC.5
                 ;
                 ;#include <mega48.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;#include <md.h>
                 ;
                 ;void InsertDeadband(char compareValue, char * compareHighPtr, char * compareLowPtr);
                 ;void gen_next_sinpos(void);
                 ;void off_pwm(void);
                 ;// Declare your global variables here
                 ;char mode=0;
                 ;char ph0a=0,ph0b=0,ph1a=0,ph1b=0,ph2a=0,ph2b=0;
                 ;int sinpos=0;
                 ;int direct=0;
                 ;float amplitude=0;
                 ;int sinseg_period=0,sinseg=0;
                 ;long map(long x, long in_min, long in_max, long out_min, long out_max)
                 ; 0000 0030 {
                 
                 	.CSEG
                 _map:
                 ; .FSTART _map
                 ; 0000 0031   return ((x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
000170 d416      	RCALL __PUTPARD2
                 ;	x -> Y+16
                 ;	in_min -> Y+12
                 ;	in_max -> Y+8
                 ;	out_min -> Y+4
                 ;	out_max -> Y+0
000171 d1db      	RCALL SUBOPT_0x0
                +
000172 89e8     +LDD R30 , Y + 16
000173 89f9     +LDD R31 , Y + 16 + 1
000174 896a     +LDD R22 , Y + 16 + 2
000175 897b     +LDD R23 , Y + 16 + 3
                 	__GETD1S 16
000176 d347      	RCALL __SUBD12
000177 937f      	PUSH R23
000178 936f      	PUSH R22
000179 93ff      	PUSH R31
00017a 93ef      	PUSH R30
00017b d1d6      	RCALL SUBOPT_0x1
00017c d3f6      	RCALL __GETD1S0
00017d d340      	RCALL __SUBD12
00017e 91af      	POP  R26
00017f 91bf      	POP  R27
000180 918f      	POP  R24
000181 919f      	POP  R25
000182 d388      	RCALL __MULD12
000183 937f      	PUSH R23
000184 936f      	PUSH R22
000185 93ff      	PUSH R31
000186 93ef      	PUSH R30
000187 d1c5      	RCALL SUBOPT_0x0
                +
000188 85e8     +LDD R30 , Y + 8
000189 85f9     +LDD R31 , Y + 8 + 1
00018a 856a     +LDD R22 , Y + 8 + 2
00018b 857b     +LDD R23 , Y + 8 + 3
                 	__GETD1S 8
00018c d331      	RCALL __SUBD12
00018d 91af      	POP  R26
00018e 91bf      	POP  R27
00018f 918f      	POP  R24
000190 919f      	POP  R25
000191 d3bb      	RCALL __DIVD21
000192 d1bf      	RCALL SUBOPT_0x1
000193 d325      	RCALL __ADDD12
000194 9664      	ADIW R28,20
000195 9508      	RET
                 ; 0000 0032 }
                 ; .FEND
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0034 {
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
000196 920a      	ST   -Y,R0
000197 921a      	ST   -Y,R1
000198 92fa      	ST   -Y,R15
000199 936a      	ST   -Y,R22
00019a 937a      	ST   -Y,R23
00019b 938a      	ST   -Y,R24
00019c 939a      	ST   -Y,R25
00019d 93aa      	ST   -Y,R26
00019e 93ba      	ST   -Y,R27
00019f 93ea      	ST   -Y,R30
0001a0 93fa      	ST   -Y,R31
0001a1 b7ef      	IN   R30,SREG
0001a2 93ea      	ST   -Y,R30
                 ; 0000 0035  sinseg++;
0001a3 e8a6      	LDI  R26,LOW(_sinseg)
0001a4 e0b1      	LDI  R27,HIGH(_sinseg)
0001a5 91ed      	LD   R30,X+
0001a6 91fd      	LD   R31,X+
0001a7 9631      	ADIW R30,1
0001a8 93fe      	ST   -X,R31
0001a9 93ee      	ST   -X,R30
                 ; 0000 0036  if (sinseg>=sinseg_period)
0001aa 91e0 0184 	LDS  R30,_sinseg_period
0001ac 91f0 0185 	LDS  R31,_sinseg_period+1
0001ae 91a0 0186 	LDS  R26,_sinseg
0001b0 91b0 0187 	LDS  R27,_sinseg+1
0001b2 17ae      	CP   R26,R30
0001b3 07bf      	CPC  R27,R31
0001b4 f0a4      	BRLT _0x3
                 ; 0000 0037  {
                 ; 0000 0038     sinseg=0;
0001b5 e0e0      	LDI  R30,LOW(0)
0001b6 93e0 0186 	STS  _sinseg,R30
0001b8 93e0 0187 	STS  _sinseg+1,R30
                 ; 0000 0039     if (amplitude==0 || mode==0){off_pwm();} else {gen_next_sinpos();}
0001ba 91a0 0180 	LDS  R26,_amplitude
0001bc 91b0 0181 	LDS  R27,_amplitude+1
0001be 9180 0182 	LDS  R24,_amplitude+2
0001c0 9190 0183 	LDS  R25,_amplitude+3
0001c2 d3db      	RCALL __CPD02
0001c3 f011      	BREQ _0x5
0001c4 2044      	TST  R4
0001c5 f411      	BRNE _0x4
                 _0x5:
0001c6 d0d2      	RCALL _off_pwm
0001c7 c001      	RJMP _0x7
                 _0x4:
0001c8 d018      	RCALL _gen_next_sinpos
                 _0x7:
                 ; 0000 003A 
                 ; 0000 003B 
                 ; 0000 003C  }
                 ; 0000 003D     OCR0A=ph0a;OCR0B=ph0b;OCR1AL=ph1a;OCR1BL=ph1b;OCR2A=ph2a;OCR2B=ph2b;
                 _0x3:
0001c9 bc37      	OUT  0x27,R3
0001ca bc68      	OUT  0x28,R6
0001cb 9250 0088 	STS  136,R5
0001cd 9280 008a 	STS  138,R8
0001cf 9270 00b3 	STS  179,R7
0001d1 92a0 00b4 	STS  180,R10
                 ; 0000 003E 
                 ; 0000 003F }
0001d3 91e9      	LD   R30,Y+
0001d4 bfef      	OUT  SREG,R30
0001d5 91f9      	LD   R31,Y+
0001d6 91e9      	LD   R30,Y+
0001d7 91b9      	LD   R27,Y+
0001d8 91a9      	LD   R26,Y+
0001d9 9199      	LD   R25,Y+
0001da 9189      	LD   R24,Y+
0001db 9179      	LD   R23,Y+
0001dc 9169      	LD   R22,Y+
0001dd 90f9      	LD   R15,Y+
0001de 9019      	LD   R1,Y+
0001df 9009      	LD   R0,Y+
0001e0 9518      	RETI
                 ; .FEND
                 ;
                 ;void gen_next_sinpos(void)
                 ; 0000 0042 {
                 _gen_next_sinpos:
                 ; .FSTART _gen_next_sinpos
                 ; 0000 0043     char tempU,tempV,tempW;
                 ; 0000 0044     char compareHigh, compareLow;
                 ; 0000 0045     int tsp;
                 ; 0000 0046     sinpos++;
0001e1 9722      	SBIW R28,2
0001e2 d3c1      	RCALL __SAVELOCR6
                 ;	tempU -> R17
                 ;	tempV -> R16
                 ;	tempW -> R19
                 ;	compareHigh -> R18
                 ;	compareLow -> R21
                 ;	tsp -> Y+6
0001e3 e0e1      	LDI  R30,LOW(1)
0001e4 e0f0      	LDI  R31,HIGH(1)
                +
0001e5 0ebe     +ADD R11 , R30
0001e6 1ecf     +ADC R12 , R31
                 	__ADDWRR 11,12,30,31
                 ; 0000 0047     if (sinpos==SINE_TABLE_LENGTH) sinpos=0;
0001e7 ece0      	LDI  R30,LOW(192)
0001e8 e0f0      	LDI  R31,HIGH(192)
0001e9 15eb      	CP   R30,R11
0001ea 05fc      	CPC  R31,R12
0001eb f411      	BRNE _0x8
0001ec 24bb      	CLR  R11
0001ed 24cc      	CLR  R12
                 ; 0000 0048     tsp=sinpos*3;
                 _0x8:
                +
0001ee 2deb     +MOV R30 , R11
0001ef 2dfc     +MOV R31 , R12
                 	__GETW1R 11,12
0001f0 e0a3      	LDI  R26,LOW(3)
0001f1 e0b0      	LDI  R27,HIGH(3)
0001f2 d313      	RCALL __MULW12
0001f3 83ee      	STD  Y+6,R30
0001f4 83ff      	STD  Y+6+1,R31
                 ; 0000 0049     tempU=sineTable[tsp]*amplitude;
0001f5 d161      	RCALL SUBOPT_0x2
0001f6 5cec      	SUBI R30,LOW(-_sineTable*2)
0001f7 4fff      	SBCI R31,HIGH(-_sineTable*2)
0001f8 d161      	RCALL SUBOPT_0x3
0001f9 2f1e      	MOV  R17,R30
                 ; 0000 004A     if (direct == DIRECTION_FORWARD)
0001fa 2c0d      	MOV  R0,R13
0001fb 280e      	OR   R0,R14
0001fc f429      	BRNE _0x9
                 ; 0000 004B     {
                 ; 0000 004C         tempV = sineTable[tsp+1]*amplitude;
0001fd d16b      	RCALL SUBOPT_0x4
0001fe 2f0e      	MOV  R16,R30
                 ; 0000 004D         tempW = sineTable[tsp+2]*amplitude;
0001ff d16d      	RCALL SUBOPT_0x5
000200 2f3e      	MOV  R19,R30
                 ; 0000 004E     }
                 ; 0000 004F     else
000201 c004      	RJMP _0xA
                 _0x9:
                 ; 0000 0050     {
                 ; 0000 0051         tempW = sineTable[tsp+1]*amplitude;
000202 d166      	RCALL SUBOPT_0x4
000203 2f3e      	MOV  R19,R30
                 ; 0000 0052         tempV = sineTable[tsp+2]*amplitude;
000204 d168      	RCALL SUBOPT_0x5
000205 2f0e      	MOV  R16,R30
                 ; 0000 0053     }
                 _0xA:
                 ; 0000 0054 
                 ; 0000 0055     InsertDeadband(tempU, &compareHigh, &compareLow);
000206 931a      	ST   -Y,R17
000207 b7ed      	IN   R30,SPL
000208 b7fe      	IN   R31,SPH
000209 93fa      	ST   -Y,R31
00020a 93ea      	ST   -Y,R30
00020b 932f      	PUSH R18
00020c b7ad      	IN   R26,SPL
00020d b7be      	IN   R27,SPH
00020e 935f      	PUSH R21
00020f d023      	RCALL _InsertDeadband
000210 915f      	POP  R21
000211 912f      	POP  R18
                 ; 0000 0056     ph0a = compareHigh;
000212 2e32      	MOV  R3,R18
                 ; 0000 0057     ph0b = compareLow;
000213 2e65      	MOV  R6,R21
                 ; 0000 0058 
                 ; 0000 0059     InsertDeadband(tempV, &compareHigh, &compareLow);
000214 930a      	ST   -Y,R16
000215 b7ed      	IN   R30,SPL
000216 b7fe      	IN   R31,SPH
000217 93fa      	ST   -Y,R31
000218 93ea      	ST   -Y,R30
000219 932f      	PUSH R18
00021a b7ad      	IN   R26,SPL
00021b b7be      	IN   R27,SPH
00021c 935f      	PUSH R21
00021d d015      	RCALL _InsertDeadband
00021e 915f      	POP  R21
00021f 912f      	POP  R18
                 ; 0000 005A     ph1a = compareHigh;
000220 2e52      	MOV  R5,R18
                 ; 0000 005B     ph1b = compareLow;
000221 2e85      	MOV  R8,R21
                 ; 0000 005C 
                 ; 0000 005D     InsertDeadband(tempW, &compareHigh, &compareLow);
000222 933a      	ST   -Y,R19
000223 b7ed      	IN   R30,SPL
000224 b7fe      	IN   R31,SPH
000225 93fa      	ST   -Y,R31
000226 93ea      	ST   -Y,R30
000227 932f      	PUSH R18
000228 b7ad      	IN   R26,SPL
000229 b7be      	IN   R27,SPH
00022a 935f      	PUSH R21
00022b d007      	RCALL _InsertDeadband
00022c 915f      	POP  R21
00022d 912f      	POP  R18
                 ; 0000 005E     ph2a = compareHigh;
00022e 2e72      	MOV  R7,R18
                 ; 0000 005F     ph2b = compareLow;
00022f 2ea5      	MOV  R10,R21
                 ; 0000 0060 }
000230 d37a      	RCALL __LOADLOCR6
000231 9628      	ADIW R28,8
000232 9508      	RET
                 ; .FEND
                 ;
                 ;void InsertDeadband(char compareValue, char * compareHighPtr, char * compareLowPtr)   //âñòàâêà ìåòâîãî ÷àñó
                 ; 0000 0063 {
                 _InsertDeadband:
                 ; .FSTART _InsertDeadband
                 ; 0000 0064   if (compareValue <= DEAD_TIME_HALF)
000233 93ba      	ST   -Y,R27
000234 93aa      	ST   -Y,R26
                 ;	compareValue -> Y+4
                 ;	*compareHighPtr -> Y+2
                 ;	*compareLowPtr -> Y+0
000235 81ac      	LDD  R26,Y+4
000236 30a3      	CPI  R26,LOW(0x3)
000237 f430      	BRSH _0xB
                 ; 0000 0065   {
                 ; 0000 0066     *compareHighPtr = 0x00;
000238 81aa      	LDD  R26,Y+2
000239 81bb      	LDD  R27,Y+2+1
00023a e0e0      	LDI  R30,LOW(0)
00023b 93ec      	ST   X,R30
                 ; 0000 0067     *compareLowPtr = compareValue;
00023c 81ec      	LDD  R30,Y+4
00023d c012      	RJMP _0x1A
                 ; 0000 0068   }
                 ; 0000 0069   else if (compareValue >= (0xff - DEAD_TIME_HALF))
                 _0xB:
00023e 81ac      	LDD  R26,Y+4
00023f 3fad      	CPI  R26,LOW(0xFD)
000240 f040      	BRLO _0xD
                 ; 0000 006A   {
                 ; 0000 006B     *compareHighPtr = 0xff - (2 * DEAD_TIME_HALF);
000241 81aa      	LDD  R26,Y+2
000242 81bb      	LDD  R27,Y+2+1
000243 efeb      	LDI  R30,LOW(251)
000244 93ec      	ST   X,R30
                 ; 0000 006C     *compareLowPtr = 0xff;
000245 81a8      	LD   R26,Y
000246 81b9      	LDD  R27,Y+1
000247 efef      	LDI  R30,LOW(255)
000248 c009      	RJMP _0x1B
                 ; 0000 006D   }
                 ; 0000 006E   else
                 _0xD:
                 ; 0000 006F   {
                 ; 0000 0070     *compareHighPtr = compareValue - DEAD_TIME_HALF;
000249 81ec      	LDD  R30,Y+4
00024a 50e2      	SUBI R30,LOW(2)
00024b 81aa      	LDD  R26,Y+2
00024c 81bb      	LDD  R27,Y+2+1
00024d 93ec      	ST   X,R30
                 ; 0000 0071     *compareLowPtr = compareValue + DEAD_TIME_HALF;
00024e 81ec      	LDD  R30,Y+4
00024f 5fee      	SUBI R30,-LOW(2)
                 _0x1A:
000250 81a8      	LD   R26,Y
000251 81b9      	LDD  R27,Y+1
                 _0x1B:
000252 93ec      	ST   X,R30
                 ; 0000 0072   }
                 ; 0000 0073 }
000253 9625      	ADIW R28,5
000254 9508      	RET
                 ; .FEND
                 ;
                 ;void set_freq(int freq)
                 ; 0000 0076 {
                 _set_freq:
                 ; .FSTART _set_freq
                 ; 0000 0077    float amp;
                 ; 0000 0078    if (freq==0) {amplitude=0; return;}
000255 93ba      	ST   -Y,R27
000256 93aa      	ST   -Y,R26
000257 9724      	SBIW R28,4
                 ;	freq -> Y+4
                 ;	amp -> Y+0
000258 81ec      	LDD  R30,Y+4
000259 81fd      	LDD  R31,Y+4+1
00025a 9730      	SBIW R30,0
00025b f451      	BRNE _0xF
00025c e0e0      	LDI  R30,LOW(0)
00025d 93e0 0180 	STS  _amplitude,R30
00025f 93e0 0181 	STS  _amplitude+1,R30
000261 93e0 0182 	STS  _amplitude+2,R30
000263 93e0 0183 	STS  _amplitude+3,R30
000265 c031      	RJMP _0x2000001
                 ; 0000 0079    sinseg_period=124/freq;
                 _0xF:
000266 81ec      	LDD  R30,Y+4
000267 81fd      	LDD  R31,Y+4+1
000268 e7ac      	LDI  R26,LOW(124)
000269 e0b0      	LDI  R27,HIGH(124)
00026a d2b8      	RCALL __DIVW21
00026b 93e0 0184 	STS  _sinseg_period,R30
00026d 93f0 0185 	STS  _sinseg_period+1,R31
                 ; 0000 007A    amp=map(freq,1,60,30,100);
00026f 81ec      	LDD  R30,Y+4
000270 81fd      	LDD  R31,Y+4+1
000271 d25d      	RCALL __CWD1
000272 d30f      	RCALL __PUTPARD1
                +
000273 e0e1     +LDI R30 , LOW ( 0x1 )
000274 e0f0     +LDI R31 , HIGH ( 0x1 )
000275 e060     +LDI R22 , BYTE3 ( 0x1 )
000276 e070     +LDI R23 , BYTE4 ( 0x1 )
                 	__GETD1N 0x1
000277 d30a      	RCALL __PUTPARD1
                +
000278 e3ec     +LDI R30 , LOW ( 0x3C )
000279 e0f0     +LDI R31 , HIGH ( 0x3C )
00027a e060     +LDI R22 , BYTE3 ( 0x3C )
00027b e070     +LDI R23 , BYTE4 ( 0x3C )
                 	__GETD1N 0x3C
00027c d305      	RCALL __PUTPARD1
                +
00027d e1ee     +LDI R30 , LOW ( 0x1E )
00027e e0f0     +LDI R31 , HIGH ( 0x1E )
00027f e060     +LDI R22 , BYTE3 ( 0x1E )
000280 e070     +LDI R23 , BYTE4 ( 0x1E )
                 	__GETD1N 0x1E
000281 d300      	RCALL __PUTPARD1
                +
000282 e6a4     +LDI R26 , LOW ( 0x64 )
000283 e0b0     +LDI R27 , HIGH ( 0x64 )
000284 e080     +LDI R24 , BYTE3 ( 0x64 )
000285 e090     +LDI R25 , BYTE4 ( 0x64 )
                 	__GETD2N 0x64
000286 dee9      	RCALL _map
000287 d170      	RCALL __CDF1
000288 d2f4      	RCALL __PUTD1S0
                 ; 0000 007B    amplitude=amp/100;
000289 d2ee      	RCALL __GETD2S0
                +
00028a e0e0     +LDI R30 , LOW ( 0x42C80000 )
00028b e0f0     +LDI R31 , HIGH ( 0x42C80000 )
00028c ec68     +LDI R22 , BYTE3 ( 0x42C80000 )
00028d e472     +LDI R23 , BYTE4 ( 0x42C80000 )
                 	__GETD1N 0x42C80000
00028e d1e5      	RCALL __DIVF21
00028f 93e0 0180 	STS  _amplitude,R30
000291 93f0 0181 	STS  _amplitude+1,R31
000293 9360 0182 	STS  _amplitude+2,R22
000295 9370 0183 	STS  _amplitude+3,R23
                 ; 0000 007C 
                 ; 0000 007D }
                 _0x2000001:
000297 9626      	ADIW R28,6
000298 9508      	RET
                 ; .FEND
                 ;void off_pwm(void)
                 ; 0000 007F {
                 _off_pwm:
                 ; .FSTART _off_pwm
                 ; 0000 0080     OCR0A=0x00;
000299 d0d7      	RCALL SUBOPT_0x6
                 ; 0000 0081     OCR0B=0xFF;
                 ; 0000 0082     OCR1AL=0x00;
00029a e0e0      	LDI  R30,LOW(0)
00029b 93e0 0088 	STS  136,R30
                 ; 0000 0083     OCR1BL=0xFF;
00029d d0d8      	RCALL SUBOPT_0x7
                 ; 0000 0084     OCR2A=0x00;
00029e d0dc      	RCALL SUBOPT_0x8
                 ; 0000 0085     OCR2B=0xFF;
                 ; 0000 0086 }
00029f 9508      	RET
                 ; .FEND
                 ;// Voltage Reference: AVCC pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (1<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 008C {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 008D ADMUX=adc_input | ADC_VREF_TYPE;
0002a0 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
0002a1 81e8      	LD   R30,Y
0002a2 64e0      	ORI  R30,0x40
0002a3 93e0 007c 	STS  124,R30
                 ; 0000 008E // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 008F delay_us(10);
                +
0002a5 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0002a6 958a     +DEC R24
0002a7 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0000 0090 // Start the AD conversion
                 ; 0000 0091 ADCSRA|=(1<<ADSC);
0002a8 91e0 007a 	LDS  R30,122
0002aa 64e0      	ORI  R30,0x40
0002ab 93e0 007a 	STS  122,R30
                 ; 0000 0092 // Wait for the AD conversion to complete
                 ; 0000 0093 while ((ADCSRA & (1<<ADIF))==0);
                 _0x10:
0002ad 91e0 007a 	LDS  R30,122
0002af 71e0      	ANDI R30,LOW(0x10)
0002b0 f3e1      	BREQ _0x10
                 ; 0000 0094 ADCSRA|=(1<<ADIF);
0002b1 91e0 007a 	LDS  R30,122
0002b3 61e0      	ORI  R30,0x10
0002b4 93e0 007a 	STS  122,R30
                 ; 0000 0095 return ADCW;
0002b6 91e0 0078 	LDS  R30,120
0002b8 91f0 0079 	LDS  R31,120+1
0002ba 9621      	ADIW R28,1
0002bb 9508      	RET
                 ; 0000 0096 }
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0099 {
                 _main:
                 ; .FSTART _main
                 ; 0000 009A // Declare your local variables here
                 ; 0000 009B int adcv=0;
                 ; 0000 009C // Crystal Oscillator division factor: 1
                 ; 0000 009D #pragma optsize-
                 ; 0000 009E CLKPR=(1<<CLKPCE);
                 ;	adcv -> R16,R17
                +
0002bc e000     +LDI R16 , LOW ( 0 )
0002bd e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
0002be e8e0      	LDI  R30,LOW(128)
0002bf 93e0 0061 	STS  97,R30
                 ; 0000 009F CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
0002c1 e0e0      	LDI  R30,LOW(0)
0002c2 93e0 0061 	STS  97,R30
                 ; 0000 00A0 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 00A1 #pragma optsize+
                 ; 0000 00A2 #endif
                 ; 0000 00A3 
                 ; 0000 00A4 // Input/Output Ports initialization
                 ; 0000 00A5 // Port B initialization
                 ; 0000 00A6 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=Out Bit2=Out Bit1=Out Bit0=In
                 ; 0000 00A7 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
0002c4 e0ef      	LDI  R30,LOW(15)
0002c5 b9e4      	OUT  0x4,R30
                 ; 0000 00A8 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=0 Bit2=0 Bit1=0 Bit0=T
                 ; 0000 00A9 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0002c6 e0e0      	LDI  R30,LOW(0)
0002c7 b9e5      	OUT  0x5,R30
                 ; 0000 00AA 
                 ; 0000 00AB // Port C initialization
                 ; 0000 00AC // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00AD DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0002c8 b9e7      	OUT  0x7,R30
                 ; 0000 00AE // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00AF PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0002c9 b9e8      	OUT  0x8,R30
                 ; 0000 00B0 
                 ; 0000 00B1 // Port D initialization
                 ; 0000 00B2 // Function: Bit7=In Bit6=Out Bit5=Out Bit4=In Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0000 00B3 DDRD=(0<<DDD7) | (1<<DDD6) | (1<<DDD5) | (0<<DDD4) | (1<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0002ca e6e8      	LDI  R30,LOW(104)
0002cb b9ea      	OUT  0xA,R30
                 ; 0000 00B4 // State: Bit7=T Bit6=0 Bit5=0 Bit4=T Bit3=0 Bit2=T Bit1=T Bit0=T
                 ; 0000 00B5 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0002cc e0e0      	LDI  R30,LOW(0)
0002cd b9eb      	OUT  0xB,R30
                 ; 0000 00B6 
                 ; 0000 00B7 // Timer/Counter 0 initialization
                 ; 0000 00B8 // Clock source: System Clock
                 ; 0000 00B9 // Clock value: 8000,000 kHz
                 ; 0000 00BA // Mode: Phase correct PWM top=0xFF
                 ; 0000 00BB // OC0A output: Non-Inverted PWM
                 ; 0000 00BC // OC0B output: Inverted PWM
                 ; 0000 00BD // Timer Period: 0,06375 ms
                 ; 0000 00BE // Output Pulse(s):
                 ; 0000 00BF // OC0A Period: 0,06375 ms Width: 0 us// OC0B Period: 0,06375 ms Width: 0,06375 ms
                 ; 0000 00C0 TCCR0A=(1<<COM0A1) | (0<<COM0A0) | (1<<COM0B1) | (1<<COM0B0) | (0<<WGM01) | (1<<WGM00);
0002ce ebe1      	LDI  R30,LOW(177)
0002cf bde4      	OUT  0x24,R30
                 ; 0000 00C1 TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (1<<CS00);
0002d0 e0e1      	LDI  R30,LOW(1)
0002d1 bde5      	OUT  0x25,R30
                 ; 0000 00C2 TCNT0=0x00;
0002d2 e0e0      	LDI  R30,LOW(0)
0002d3 bde6      	OUT  0x26,R30
                 ; 0000 00C3 OCR0A=0x00;
0002d4 d09c      	RCALL SUBOPT_0x6
                 ; 0000 00C4 OCR0B=0xFF;
                 ; 0000 00C5 
                 ; 0000 00C6 // Timer/Counter 1 initialization
                 ; 0000 00C7 // Clock source: System Clock
                 ; 0000 00C8 // Clock value: 8000,000 kHz
                 ; 0000 00C9 // Mode: Ph. correct PWM top=0x00FF
                 ; 0000 00CA // OC1A output: Non-Inverted PWM
                 ; 0000 00CB // OC1B output: Inverted PWM
                 ; 0000 00CC // Noise Canceler: Off
                 ; 0000 00CD // Input Capture on Falling Edge
                 ; 0000 00CE // Timer Period: 0,06375 ms
                 ; 0000 00CF // Output Pulse(s):
                 ; 0000 00D0 // OC1A Period: 0,06375 ms Width: 0 us// OC1B Period: 0,06375 ms Width: 0,06375 ms
                 ; 0000 00D1 // Timer1 Overflow Interrupt: On
                 ; 0000 00D2 // Input Capture Interrupt: Off
                 ; 0000 00D3 // Compare A Match Interrupt: Off
                 ; 0000 00D4 // Compare B Match Interrupt: Off
                 ; 0000 00D5 TCCR1A=(1<<COM1A1) | (0<<COM1A0) | (1<<COM1B1) | (1<<COM1B0) | (0<<WGM11) | (1<<WGM10);
0002d5 ebe1      	LDI  R30,LOW(177)
0002d6 93e0 0080 	STS  128,R30
                 ; 0000 00D6 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10);
0002d8 e0e1      	LDI  R30,LOW(1)
0002d9 93e0 0081 	STS  129,R30
                 ; 0000 00D7 TCNT1H=0x00;
0002db e0e0      	LDI  R30,LOW(0)
0002dc 93e0 0085 	STS  133,R30
                 ; 0000 00D8 TCNT1L=0x00;
0002de 93e0 0084 	STS  132,R30
                 ; 0000 00D9 ICR1H=0x00;
0002e0 93e0 0087 	STS  135,R30
                 ; 0000 00DA ICR1L=0x00;
0002e2 93e0 0086 	STS  134,R30
                 ; 0000 00DB OCR1AH=0x00;
0002e4 93e0 0089 	STS  137,R30
                 ; 0000 00DC OCR1AL=0x00;
0002e6 93e0 0088 	STS  136,R30
                 ; 0000 00DD OCR1BH=0x00;
0002e8 93e0 008b 	STS  139,R30
                 ; 0000 00DE OCR1BL=0xFF;
0002ea d08b      	RCALL SUBOPT_0x7
                 ; 0000 00DF 
                 ; 0000 00E0 // Timer/Counter 2 initialization
                 ; 0000 00E1 // Clock source: System Clock
                 ; 0000 00E2 // Clock value: 8000,000 kHz
                 ; 0000 00E3 // Mode: Phase correct PWM top=0xFF
                 ; 0000 00E4 // OC2A output: Non-Inverted PWM
                 ; 0000 00E5 // OC2B output: Inverted PWM
                 ; 0000 00E6 // Timer Period: 0,06375 ms
                 ; 0000 00E7 // Output Pulse(s):
                 ; 0000 00E8 // OC2A Period: 0,06375 ms Width: 0 us// OC2B Period: 0,06375 ms Width: 0,06375 ms
                 ; 0000 00E9 ASSR=(0<<EXCLK) | (0<<AS2);
0002eb 93e0 00b6 	STS  182,R30
                 ; 0000 00EA TCCR2A=(1<<COM2A1) | (0<<COM2A0) | (1<<COM2B1) | (1<<COM2B0) | (0<<WGM21) | (1<<WGM20);
0002ed ebe1      	LDI  R30,LOW(177)
0002ee 93e0 00b0 	STS  176,R30
                 ; 0000 00EB TCCR2B=(0<<WGM22) | (0<<CS22) | (0<<CS21) | (1<<CS20);
0002f0 e0e1      	LDI  R30,LOW(1)
0002f1 93e0 00b1 	STS  177,R30
                 ; 0000 00EC TCNT2=0x00;
0002f3 e0e0      	LDI  R30,LOW(0)
0002f4 93e0 00b2 	STS  178,R30
                 ; 0000 00ED OCR2A=0x00;
0002f6 d084      	RCALL SUBOPT_0x8
                 ; 0000 00EE OCR2B=0xFF;
                 ; 0000 00EF 
                 ; 0000 00F0 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 00F1 TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (1<<TOIE0);
0002f7 e0e1      	LDI  R30,LOW(1)
0002f8 93e0 006e 	STS  110,R30
                 ; 0000 00F2 
                 ; 0000 00F3 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 00F4 TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (0<<OCIE1A) | (0<<TOIE1);
0002fa e0e0      	LDI  R30,LOW(0)
0002fb 93e0 006f 	STS  111,R30
                 ; 0000 00F5 
                 ; 0000 00F6 // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 00F7 TIMSK2=(0<<OCIE2B) | (0<<OCIE2A) | (0<<TOIE2);
0002fd 93e0 0070 	STS  112,R30
                 ; 0000 00F8 
                 ; 0000 00F9 // External Interrupt(s) initialization
                 ; 0000 00FA // INT0: Off
                 ; 0000 00FB // INT1: Off
                 ; 0000 00FC // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 00FD // Interrupt on any change on pins PCINT8-14: Off
                 ; 0000 00FE // Interrupt on any change on pins PCINT16-23: Off
                 ; 0000 00FF EICRA=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0002ff 93e0 0069 	STS  105,R30
                 ; 0000 0100 EIMSK=(0<<INT1) | (0<<INT0);
000301 bbed      	OUT  0x1D,R30
                 ; 0000 0101 PCICR=(0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);
000302 93e0 0068 	STS  104,R30
                 ; 0000 0102 
                 ; 0000 0103 // USART initialization
                 ; 0000 0104 // USART disabled
                 ; 0000 0105 UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (0<<RXEN0) | (0<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
000304 93e0 00c1 	STS  193,R30
                 ; 0000 0106 
                 ; 0000 0107 // Analog Comparator initialization
                 ; 0000 0108 // Analog Comparator: Off
                 ; 0000 0109 // The Analog Comparator's positive input is
                 ; 0000 010A // connected to the AIN0 pin
                 ; 0000 010B // The Analog Comparator's negative input is
                 ; 0000 010C // connected to the AIN1 pin
                 ; 0000 010D ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000306 e8e0      	LDI  R30,LOW(128)
000307 bfe0      	OUT  0x30,R30
                 ; 0000 010E // Digital input buffer on AIN0: On
                 ; 0000 010F // Digital input buffer on AIN1: On
                 ; 0000 0110 DIDR1=(0<<AIN0D) | (0<<AIN1D);
000308 e0e0      	LDI  R30,LOW(0)
000309 93e0 007f 	STS  127,R30
                 ; 0000 0111 
                 ; 0000 0112 // ADC initialization
                 ; 0000 0113 // ADC Clock frequency: 62,500 kHz
                 ; 0000 0114 // ADC Voltage Reference: AREF pin
                 ; 0000 0115 // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 0116 // Digital input buffers on ADC0: On, ADC1: On, ADC2: On, ADC3: On
                 ; 0000 0117 // ADC4: On, ADC5: On
                 ; 0000 0118 DIDR0=(0<<ADC5D) | (0<<ADC4D) | (0<<ADC3D) | (0<<ADC2D) | (0<<ADC1D) | (0<<ADC0D);
00030b 93e0 007e 	STS  126,R30
                 ; 0000 0119 ADMUX=ADC_VREF_TYPE;
00030d e4e0      	LDI  R30,LOW(64)
00030e 93e0 007c 	STS  124,R30
                 ; 0000 011A ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
000310 e8e7      	LDI  R30,LOW(135)
000311 93e0 007a 	STS  122,R30
                 ; 0000 011B ADCSRB=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
000313 e0e0      	LDI  R30,LOW(0)
000314 93e0 007b 	STS  123,R30
                 ; 0000 011C 
                 ; 0000 011D // SPI initialization
                 ; 0000 011E // SPI disabled
                 ; 0000 011F SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000316 bdec      	OUT  0x2C,R30
                 ; 0000 0120 
                 ; 0000 0121 // TWI initialization
                 ; 0000 0122 // TWI disabled
                 ; 0000 0123 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000317 93e0 00bc 	STS  188,R30
                 ; 0000 0124 
                 ; 0000 0125 // Global enable interrupts
                 ; 0000 0126 TCNT0=0;
000319 bde6      	OUT  0x26,R30
                 ; 0000 0127 TCNT1L=2;
00031a e0e2      	LDI  R30,LOW(2)
00031b 93e0 0084 	STS  132,R30
                 ; 0000 0128 TCNT2=5;
00031d e0e5      	LDI  R30,LOW(5)
00031e 93e0 00b2 	STS  178,R30
                 ; 0000 0129 #asm("sei")
000320 9478      	sei
                 ; 0000 012A       set_freq(1);
000321 e0a1      	LDI  R26,LOW(1)
000322 e0b0      	LDI  R27,0
000323 df31      	RCALL _set_freq
                 ; 0000 012B while (1)
                 _0x13:
                 ; 0000 012C       {
                 ; 0000 012D       // Place your code here
                 ; 0000 012E 
                 ; 0000 012F        delay_ms(5);
000324 e0a5      	LDI  R26,LOW(5)
000325 e0b0      	LDI  R27,0
000326 d061      	RCALL _delay_ms
                 ; 0000 0130        if (start_but==0) mode=1;
000327 9949      	SBIC 0x9,1
000328 c002      	RJMP _0x16
000329 e0e1      	LDI  R30,LOW(1)
00032a 2e4e      	MOV  R4,R30
                 ; 0000 0131        if (stop_but==0) mode=0;
                 _0x16:
00032b 9b48      	SBIS 0x9,0
00032c 2444      	CLR  R4
                 ; 0000 0132        if (revers_but==0) {direct=!direct;delay_ms(500);}
00032d 9935      	SBIC 0x6,5
00032e c008      	RJMP _0x18
                +
00032f 2ded     +MOV R30 , R13
000330 2dfe     +MOV R31 , R14
                 	__GETW1R 13,14
000331 d1a7      	RCALL __LNEGW1
000332 2ede      	MOV  R13,R30
000333 24ee      	CLR  R14
000334 efa4      	LDI  R26,LOW(500)
000335 e0b1      	LDI  R27,HIGH(500)
000336 d051      	RCALL _delay_ms
                 ; 0000 0133        adcv=map( read_adc(7),0,1023,0,60);
                 _0x18:
000337 e0a7      	LDI  R26,LOW(7)
000338 df67      	RCALL _read_adc
000339 2766      	CLR  R22
00033a 2777      	CLR  R23
00033b d045      	RCALL SUBOPT_0x9
                +
00033c efef     +LDI R30 , LOW ( 0x3FF )
00033d e0f3     +LDI R31 , HIGH ( 0x3FF )
00033e e060     +LDI R22 , BYTE3 ( 0x3FF )
00033f e070     +LDI R23 , BYTE4 ( 0x3FF )
                 	__GETD1N 0x3FF
000340 d040      	RCALL SUBOPT_0x9
                +
000341 e3ac     +LDI R26 , LOW ( 0x3C )
000342 e0b0     +LDI R27 , HIGH ( 0x3C )
000343 e080     +LDI R24 , BYTE3 ( 0x3C )
000344 e090     +LDI R25 , BYTE4 ( 0x3C )
                 	__GETD2N 0x3C
000345 de2a      	RCALL _map
000346 018f      	MOVW R16,R30
                 ; 0000 0134        set_freq(adcv);
000347 01d8      	MOVW R26,R16
000348 df0c      	RCALL _set_freq
                 ; 0000 0135        OCR1AH=adcv;
000349 9300 0089 	STS  137,R16
                 ; 0000 0136       }
00034b cfd8      	RJMP _0x13
                 ; 0000 0137 }
                 _0x19:
00034c cfff      	RJMP _0x19
                 ; .FEND
                 
                 	.DSEG
                 _amplitude:
000180           	.BYTE 0x4
                 _sinseg_period:
000184           	.BYTE 0x2
                 _sinseg:
000186           	.BYTE 0x2
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
                +
00034d 85ac     +LDD R26 , Y + 12
00034e 85bd     +LDD R27 , Y + 12 + 1
00034f 858e     +LDD R24 , Y + 12 + 2
000350 859f     +LDD R25 , Y + 12 + 3
                 	__GETD2S 12
000351 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
                +
000352 81ac     +LDD R26 , Y + 4
000353 81bd     +LDD R27 , Y + 4 + 1
000354 818e     +LDD R24 , Y + 4 + 2
000355 819f     +LDD R25 , Y + 4 + 3
                 	__GETD2S 4
000356 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x2:
000357 81ee      	LDD  R30,Y+6
000358 81ff      	LDD  R31,Y+6+1
000359 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:54 WORDS
                 SUBOPT_0x3:
00035a 91a4      	LPM  R26,Z
00035b e0b0      	LDI  R27,0
00035c 91e0 0180 	LDS  R30,_amplitude
00035e 91f0 0181 	LDS  R31,_amplitude+1
000360 9160 0182 	LDS  R22,_amplitude+2
000362 9170 0183 	LDS  R23,_amplitude+3
000364 d16f      	RCALL __CWD2
000365 d228      	RCALL __CDF2
000366 d0bf      	RCALL __MULF12
000367 d057      	RCALL __CFD1U
000368 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
000369 dfed      	RCALL SUBOPT_0x2
                +
00036a 5ceb     +SUBI R30 , LOW ( - 2 * _sineTable - ( 1 ) )
00036b 4fff     +SBCI R31 , HIGH ( - 2 * _sineTable - ( 1 ) )
                 	__ADDW1FN _sineTable,1
00036c cfed      	RJMP SUBOPT_0x3
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
00036d dfe9      	RCALL SUBOPT_0x2
                +
00036e 5cea     +SUBI R30 , LOW ( - 2 * _sineTable - ( 2 ) )
00036f 4fff     +SBCI R31 , HIGH ( - 2 * _sineTable - ( 2 ) )
                 	__ADDW1FN _sineTable,2
000370 cfe9      	RJMP SUBOPT_0x3
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
000371 e0e0      	LDI  R30,LOW(0)
000372 bde7      	OUT  0x27,R30
000373 efef      	LDI  R30,LOW(255)
000374 bde8      	OUT  0x28,R30
000375 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x7:
000376 efef      	LDI  R30,LOW(255)
000377 93e0 008a 	STS  138,R30
000379 e0e0      	LDI  R30,LOW(0)
00037a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x8:
00037b 93e0 00b3 	STS  179,R30
00037d efef      	LDI  R30,LOW(255)
00037e 93e0 00b4 	STS  180,R30
000380 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x9:
000381 d200      	RCALL __PUTPARD1
                +
000382 e0e0     +LDI R30 , LOW ( 0x0 )
000383 e0f0     +LDI R31 , HIGH ( 0x0 )
000384 e060     +LDI R22 , BYTE3 ( 0x0 )
000385 e070     +LDI R23 , BYTE4 ( 0x0 )
                 	__GETD1N 0x0
000386 d1fb      	RCALL __PUTPARD1
000387 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000388 9610      	adiw r26,0
000389 f039      	breq __delay_ms1
                 __delay_ms0:
                +
00038a ed80     +LDI R24 , LOW ( 0x7D0 )
00038b e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00038c 9701     +SBIW R24 , 1
00038d f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
00038e 95a8      	wdr
00038f 9711      	sbiw r26,1
000390 f7c9      	brne __delay_ms0
                 __delay_ms1:
000391 9508      	ret
                 
                 __ROUND_REPACK:
000392 2355      	TST  R21
000393 f442      	BRPL __REPACK
000394 3850      	CPI  R21,0x80
000395 f411      	BRNE __ROUND_REPACK0
000396 ffe0      	SBRS R30,0
000397 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
000398 9631      	ADIW R30,1
000399 1f69      	ADC  R22,R25
00039a 1f79      	ADC  R23,R25
00039b f06b      	BRVS __REPACK1
                 
                 __REPACK:
00039c e850      	LDI  R21,0x80
00039d 2757      	EOR  R21,R23
00039e f411      	BRNE __REPACK0
00039f 935f      	PUSH R21
0003a0 c073      	RJMP __ZERORES
                 __REPACK0:
0003a1 3f5f      	CPI  R21,0xFF
0003a2 f031      	BREQ __REPACK1
0003a3 0f66      	LSL  R22
0003a4 0c00      	LSL  R0
0003a5 9557      	ROR  R21
0003a6 9567      	ROR  R22
0003a7 2f75      	MOV  R23,R21
0003a8 9508      	RET
                 __REPACK1:
0003a9 935f      	PUSH R21
0003aa 2000      	TST  R0
0003ab f00a      	BRMI __REPACK2
0003ac c073      	RJMP __MAXRES
                 __REPACK2:
0003ad c06c      	RJMP __MINRES
                 
                 __UNPACK:
0003ae e850      	LDI  R21,0x80
0003af 2e19      	MOV  R1,R25
0003b0 2215      	AND  R1,R21
0003b1 0f88      	LSL  R24
0003b2 1f99      	ROL  R25
0003b3 2795      	EOR  R25,R21
0003b4 0f55      	LSL  R21
0003b5 9587      	ROR  R24
                 
                 __UNPACK1:
0003b6 e850      	LDI  R21,0x80
0003b7 2e07      	MOV  R0,R23
0003b8 2205      	AND  R0,R21
0003b9 0f66      	LSL  R22
0003ba 1f77      	ROL  R23
0003bb 2775      	EOR  R23,R21
0003bc 0f55      	LSL  R21
0003bd 9567      	ROR  R22
0003be 9508      	RET
                 
                 __CFD1U:
0003bf 9468      	SET
0003c0 c001      	RJMP __CFD1U0
                 __CFD1:
0003c1 94e8      	CLT
                 __CFD1U0:
0003c2 935f      	PUSH R21
0003c3 dff2      	RCALL __UNPACK1
0003c4 3870      	CPI  R23,0x80
0003c5 f018      	BRLO __CFD10
0003c6 3f7f      	CPI  R23,0xFF
0003c7 f408      	BRCC __CFD10
0003c8 c04b      	RJMP __ZERORES
                 __CFD10:
0003c9 e156      	LDI  R21,22
0003ca 1b57      	SUB  R21,R23
0003cb f4aa      	BRPL __CFD11
0003cc 9551      	NEG  R21
0003cd 3058      	CPI  R21,8
0003ce f40e      	BRTC __CFD19
0003cf 3059      	CPI  R21,9
                 __CFD19:
0003d0 f030      	BRLO __CFD17
0003d1 efef      	SER  R30
0003d2 efff      	SER  R31
0003d3 ef6f      	SER  R22
0003d4 e77f      	LDI  R23,0x7F
0003d5 f977      	BLD  R23,7
0003d6 c01a      	RJMP __CFD15
                 __CFD17:
0003d7 2777      	CLR  R23
0003d8 2355      	TST  R21
0003d9 f0b9      	BREQ __CFD15
                 __CFD18:
0003da 0fee      	LSL  R30
0003db 1fff      	ROL  R31
0003dc 1f66      	ROL  R22
0003dd 1f77      	ROL  R23
0003de 955a      	DEC  R21
0003df f7d1      	BRNE __CFD18
0003e0 c010      	RJMP __CFD15
                 __CFD11:
0003e1 2777      	CLR  R23
                 __CFD12:
0003e2 3058      	CPI  R21,8
0003e3 f028      	BRLO __CFD13
0003e4 2fef      	MOV  R30,R31
0003e5 2ff6      	MOV  R31,R22
0003e6 2f67      	MOV  R22,R23
0003e7 5058      	SUBI R21,8
0003e8 cff9      	RJMP __CFD12
                 __CFD13:
0003e9 2355      	TST  R21
0003ea f031      	BREQ __CFD15
                 __CFD14:
0003eb 9576      	LSR  R23
0003ec 9567      	ROR  R22
0003ed 95f7      	ROR  R31
0003ee 95e7      	ROR  R30
0003ef 955a      	DEC  R21
0003f0 f7d1      	BRNE __CFD14
                 __CFD15:
0003f1 2000      	TST  R0
0003f2 f40a      	BRPL __CFD16
0003f3 d0d3      	RCALL __ANEGD1
                 __CFD16:
0003f4 915f      	POP  R21
0003f5 9508      	RET
                 
                 __CDF1U:
0003f6 9468      	SET
0003f7 c001      	RJMP __CDF1U0
                 __CDF1:
0003f8 94e8      	CLT
                 __CDF1U0:
0003f9 9730      	SBIW R30,0
0003fa 4060      	SBCI R22,0
0003fb 4070      	SBCI R23,0
0003fc f0b1      	BREQ __CDF10
0003fd 2400      	CLR  R0
0003fe f026      	BRTS __CDF11
0003ff 2377      	TST  R23
000400 f412      	BRPL __CDF11
000401 9400      	COM  R0
000402 d0c4      	RCALL __ANEGD1
                 __CDF11:
000403 2e17      	MOV  R1,R23
000404 e17e      	LDI  R23,30
000405 2011      	TST  R1
                 __CDF12:
000406 f032      	BRMI __CDF13
000407 957a      	DEC  R23
000408 0fee      	LSL  R30
000409 1fff      	ROL  R31
00040a 1f66      	ROL  R22
00040b 1c11      	ROL  R1
00040c cff9      	RJMP __CDF12
                 __CDF13:
00040d 2fef      	MOV  R30,R31
00040e 2ff6      	MOV  R31,R22
00040f 2d61      	MOV  R22,R1
000410 935f      	PUSH R21
000411 df8a      	RCALL __REPACK
000412 915f      	POP  R21
                 __CDF10:
000413 9508      	RET
                 
                 __ZERORES:
000414 27ee      	CLR  R30
000415 27ff      	CLR  R31
000416 2766      	CLR  R22
000417 2777      	CLR  R23
000418 915f      	POP  R21
000419 9508      	RET
                 
                 __MINRES:
00041a efef      	SER  R30
00041b efff      	SER  R31
00041c e76f      	LDI  R22,0x7F
00041d ef7f      	SER  R23
00041e 915f      	POP  R21
00041f 9508      	RET
                 
                 __MAXRES:
000420 efef      	SER  R30
000421 efff      	SER  R31
000422 e76f      	LDI  R22,0x7F
000423 e77f      	LDI  R23,0x7F
000424 915f      	POP  R21
000425 9508      	RET
                 
                 __MULF12:
000426 935f      	PUSH R21
000427 df86      	RCALL __UNPACK
000428 3870      	CPI  R23,0x80
000429 f351      	BREQ __ZERORES
00042a 3890      	CPI  R25,0x80
00042b f341      	BREQ __ZERORES
00042c 2401      	EOR  R0,R1
00042d 9408      	SEC
00042e 1f79      	ADC  R23,R25
00042f f423      	BRVC __MULF124
000430 f31c      	BRLT __ZERORES
                 __MULF125:
000431 2000      	TST  R0
000432 f33a      	BRMI __MINRES
000433 cfec      	RJMP __MAXRES
                 __MULF124:
000434 920f      	PUSH R0
000435 931f      	PUSH R17
000436 932f      	PUSH R18
000437 933f      	PUSH R19
000438 934f      	PUSH R20
000439 2711      	CLR  R17
00043a 2722      	CLR  R18
00043b 2799      	CLR  R25
00043c 9f68      	MUL  R22,R24
00043d 01a0      	MOVW R20,R0
00043e 9f8f      	MUL  R24,R31
00043f 2d30      	MOV  R19,R0
000440 0d41      	ADD  R20,R1
000441 1f59      	ADC  R21,R25
000442 9f6b      	MUL  R22,R27
000443 0d30      	ADD  R19,R0
000444 1d41      	ADC  R20,R1
000445 1f59      	ADC  R21,R25
000446 9f8e      	MUL  R24,R30
000447 d027      	RCALL __MULF126
000448 9fbf      	MUL  R27,R31
000449 d025      	RCALL __MULF126
00044a 9f6a      	MUL  R22,R26
00044b d023      	RCALL __MULF126
00044c 9fbe      	MUL  R27,R30
00044d d01d      	RCALL __MULF127
00044e 9faf      	MUL  R26,R31
00044f d01b      	RCALL __MULF127
000450 9fae      	MUL  R26,R30
000451 0d11      	ADD  R17,R1
000452 1f29      	ADC  R18,R25
000453 1f39      	ADC  R19,R25
000454 1f49      	ADC  R20,R25
000455 1f59      	ADC  R21,R25
000456 2fe3      	MOV  R30,R19
000457 2ff4      	MOV  R31,R20
000458 2f65      	MOV  R22,R21
000459 2f52      	MOV  R21,R18
00045a 914f      	POP  R20
00045b 913f      	POP  R19
00045c 912f      	POP  R18
00045d 911f      	POP  R17
00045e 900f      	POP  R0
00045f 2366      	TST  R22
000460 f02a      	BRMI __MULF122
000461 0f55      	LSL  R21
000462 1fee      	ROL  R30
000463 1fff      	ROL  R31
000464 1f66      	ROL  R22
000465 c002      	RJMP __MULF123
                 __MULF122:
000466 9573      	INC  R23
000467 f24b      	BRVS __MULF125
                 __MULF123:
000468 df29      	RCALL __ROUND_REPACK
000469 915f      	POP  R21
00046a 9508      	RET
                 
                 __MULF127:
00046b 0d10      	ADD  R17,R0
00046c 1d21      	ADC  R18,R1
00046d 1f39      	ADC  R19,R25
00046e c002      	RJMP __MULF128
                 __MULF126:
00046f 0d20      	ADD  R18,R0
000470 1d31      	ADC  R19,R1
                 __MULF128:
000471 1f49      	ADC  R20,R25
000472 1f59      	ADC  R21,R25
000473 9508      	RET
                 
                 __DIVF21:
000474 935f      	PUSH R21
000475 df38      	RCALL __UNPACK
000476 3870      	CPI  R23,0x80
000477 f421      	BRNE __DIVF210
000478 2011      	TST  R1
                 __DIVF211:
000479 f40a      	BRPL __DIVF219
00047a cf9f      	RJMP __MINRES
                 __DIVF219:
00047b cfa4      	RJMP __MAXRES
                 __DIVF210:
00047c 3890      	CPI  R25,0x80
00047d f409      	BRNE __DIVF218
                 __DIVF217:
00047e cf95      	RJMP __ZERORES
                 __DIVF218:
00047f 2401      	EOR  R0,R1
000480 9408      	SEC
000481 0b97      	SBC  R25,R23
000482 f41b      	BRVC __DIVF216
000483 f3d4      	BRLT __DIVF217
000484 2000      	TST  R0
000485 cff3      	RJMP __DIVF211
                 __DIVF216:
000486 2f79      	MOV  R23,R25
000487 931f      	PUSH R17
000488 932f      	PUSH R18
000489 933f      	PUSH R19
00048a 934f      	PUSH R20
00048b 2411      	CLR  R1
00048c 2711      	CLR  R17
00048d 2722      	CLR  R18
00048e 2733      	CLR  R19
00048f 2744      	CLR  R20
000490 2755      	CLR  R21
000491 e290      	LDI  R25,32
                 __DIVF212:
000492 17ae      	CP   R26,R30
000493 07bf      	CPC  R27,R31
000494 0786      	CPC  R24,R22
000495 0741      	CPC  R20,R17
000496 f030      	BRLO __DIVF213
000497 1bae      	SUB  R26,R30
000498 0bbf      	SBC  R27,R31
000499 0b86      	SBC  R24,R22
00049a 0b41      	SBC  R20,R17
00049b 9408      	SEC
00049c c001      	RJMP __DIVF214
                 __DIVF213:
00049d 9488      	CLC
                 __DIVF214:
00049e 1f55      	ROL  R21
00049f 1f22      	ROL  R18
0004a0 1f33      	ROL  R19
0004a1 1c11      	ROL  R1
0004a2 1faa      	ROL  R26
0004a3 1fbb      	ROL  R27
0004a4 1f88      	ROL  R24
0004a5 1f44      	ROL  R20
0004a6 959a      	DEC  R25
0004a7 f751      	BRNE __DIVF212
0004a8 01f9      	MOVW R30,R18
0004a9 2d61      	MOV  R22,R1
0004aa 914f      	POP  R20
0004ab 913f      	POP  R19
0004ac 912f      	POP  R18
0004ad 911f      	POP  R17
0004ae 2366      	TST  R22
0004af f032      	BRMI __DIVF215
0004b0 0f55      	LSL  R21
0004b1 1fee      	ROL  R30
0004b2 1fff      	ROL  R31
0004b3 1f66      	ROL  R22
0004b4 957a      	DEC  R23
0004b5 f243      	BRVS __DIVF217
                 __DIVF215:
0004b6 dedb      	RCALL __ROUND_REPACK
0004b7 915f      	POP  R21
0004b8 9508      	RET
                 
                 __ADDD12:
0004b9 0fea      	ADD  R30,R26
0004ba 1ffb      	ADC  R31,R27
0004bb 1f68      	ADC  R22,R24
0004bc 1f79      	ADC  R23,R25
0004bd 9508      	RET
                 
                 __SUBD12:
0004be 1bea      	SUB  R30,R26
0004bf 0bfb      	SBC  R31,R27
0004c0 0b68      	SBC  R22,R24
0004c1 0b79      	SBC  R23,R25
0004c2 9508      	RET
                 
                 __ANEGW1:
0004c3 95f1      	NEG  R31
0004c4 95e1      	NEG  R30
0004c5 40f0      	SBCI R31,0
0004c6 9508      	RET
                 
                 __ANEGD1:
0004c7 95f0      	COM  R31
0004c8 9560      	COM  R22
0004c9 9570      	COM  R23
0004ca 95e1      	NEG  R30
0004cb 4fff      	SBCI R31,-1
0004cc 4f6f      	SBCI R22,-1
0004cd 4f7f      	SBCI R23,-1
0004ce 9508      	RET
                 
                 __CWD1:
0004cf 2f6f      	MOV  R22,R31
0004d0 0f66      	ADD  R22,R22
0004d1 0b66      	SBC  R22,R22
0004d2 2f76      	MOV  R23,R22
0004d3 9508      	RET
                 
                 __CWD2:
0004d4 2f8b      	MOV  R24,R27
0004d5 0f88      	ADD  R24,R24
0004d6 0b88      	SBC  R24,R24
0004d7 2f98      	MOV  R25,R24
0004d8 9508      	RET
                 
                 __LNEGW1:
0004d9 2bef      	OR   R30,R31
0004da e0e1      	LDI  R30,1
0004db f009      	BREQ __LNEGW1F
0004dc e0e0      	LDI  R30,0
                 __LNEGW1F:
0004dd 9508      	RET
                 
                 __MULW12U:
0004de 9ffa      	MUL  R31,R26
0004df 2df0      	MOV  R31,R0
0004e0 9feb      	MUL  R30,R27
0004e1 0df0      	ADD  R31,R0
0004e2 9fea      	MUL  R30,R26
0004e3 2de0      	MOV  R30,R0
0004e4 0df1      	ADD  R31,R1
0004e5 9508      	RET
                 
                 __MULD12U:
0004e6 9f7a      	MUL  R23,R26
0004e7 2d70      	MOV  R23,R0
0004e8 9f6b      	MUL  R22,R27
0004e9 0d70      	ADD  R23,R0
0004ea 9ff8      	MUL  R31,R24
0004eb 0d70      	ADD  R23,R0
0004ec 9fe9      	MUL  R30,R25
0004ed 0d70      	ADD  R23,R0
0004ee 9f6a      	MUL  R22,R26
0004ef 2d60      	MOV  R22,R0
0004f0 0d71      	ADD  R23,R1
0004f1 9ffb      	MUL  R31,R27
0004f2 0d60      	ADD  R22,R0
0004f3 1d71      	ADC  R23,R1
0004f4 9fe8      	MUL  R30,R24
0004f5 0d60      	ADD  R22,R0
0004f6 1d71      	ADC  R23,R1
0004f7 2788      	CLR  R24
0004f8 9ffa      	MUL  R31,R26
0004f9 2df0      	MOV  R31,R0
0004fa 0d61      	ADD  R22,R1
0004fb 1f78      	ADC  R23,R24
0004fc 9feb      	MUL  R30,R27
0004fd 0df0      	ADD  R31,R0
0004fe 1d61      	ADC  R22,R1
0004ff 1f78      	ADC  R23,R24
000500 9fea      	MUL  R30,R26
000501 2de0      	MOV  R30,R0
000502 0df1      	ADD  R31,R1
000503 1f68      	ADC  R22,R24
000504 1f78      	ADC  R23,R24
000505 9508      	RET
                 
                 __MULW12:
000506 d04b      	RCALL __CHKSIGNW
000507 dfd6      	RCALL __MULW12U
000508 f40e      	BRTC __MULW121
000509 dfb9      	RCALL __ANEGW1
                 __MULW121:
00050a 9508      	RET
                 
                 __MULD12:
00050b d054      	RCALL __CHKSIGND
00050c dfd9      	RCALL __MULD12U
00050d f40e      	BRTC __MULD121
00050e dfb8      	RCALL __ANEGD1
                 __MULD121:
00050f 9508      	RET
                 
                 __DIVW21U:
000510 2400      	CLR  R0
000511 2411      	CLR  R1
000512 e190      	LDI  R25,16
                 __DIVW21U1:
000513 0faa      	LSL  R26
000514 1fbb      	ROL  R27
000515 1c00      	ROL  R0
000516 1c11      	ROL  R1
000517 1a0e      	SUB  R0,R30
000518 0a1f      	SBC  R1,R31
000519 f418      	BRCC __DIVW21U2
00051a 0e0e      	ADD  R0,R30
00051b 1e1f      	ADC  R1,R31
00051c c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00051d 60a1      	SBR  R26,1
                 __DIVW21U3:
00051e 959a      	DEC  R25
00051f f799      	BRNE __DIVW21U1
000520 01fd      	MOVW R30,R26
000521 01d0      	MOVW R26,R0
000522 9508      	RET
                 
                 __DIVW21:
000523 d02e      	RCALL __CHKSIGNW
000524 dfeb      	RCALL __DIVW21U
000525 f40e      	BRTC __DIVW211
000526 df9c      	RCALL __ANEGW1
                 __DIVW211:
000527 9508      	RET
                 
                 __DIVD21U:
000528 933f      	PUSH R19
000529 934f      	PUSH R20
00052a 935f      	PUSH R21
00052b 2400      	CLR  R0
00052c 2411      	CLR  R1
00052d 2744      	CLR  R20
00052e 2755      	CLR  R21
00052f e230      	LDI  R19,32
                 __DIVD21U1:
000530 0faa      	LSL  R26
000531 1fbb      	ROL  R27
000532 1f88      	ROL  R24
000533 1f99      	ROL  R25
000534 1c00      	ROL  R0
000535 1c11      	ROL  R1
000536 1f44      	ROL  R20
000537 1f55      	ROL  R21
000538 1a0e      	SUB  R0,R30
000539 0a1f      	SBC  R1,R31
00053a 0b46      	SBC  R20,R22
00053b 0b57      	SBC  R21,R23
00053c f428      	BRCC __DIVD21U2
00053d 0e0e      	ADD  R0,R30
00053e 1e1f      	ADC  R1,R31
00053f 1f46      	ADC  R20,R22
000540 1f57      	ADC  R21,R23
000541 c001      	RJMP __DIVD21U3
                 __DIVD21U2:
000542 60a1      	SBR  R26,1
                 __DIVD21U3:
000543 953a      	DEC  R19
000544 f759      	BRNE __DIVD21U1
000545 01fd      	MOVW R30,R26
000546 01bc      	MOVW R22,R24
000547 01d0      	MOVW R26,R0
000548 01ca      	MOVW R24,R20
000549 915f      	POP  R21
00054a 914f      	POP  R20
00054b 913f      	POP  R19
00054c 9508      	RET
                 
                 __DIVD21:
00054d d012      	RCALL __CHKSIGND
00054e dfd9      	RCALL __DIVD21U
00054f f40e      	BRTC __DIVD211
000550 df76      	RCALL __ANEGD1
                 __DIVD211:
000551 9508      	RET
                 
                 __CHKSIGNW:
000552 94e8      	CLT
000553 fff7      	SBRS R31,7
000554 c002      	RJMP __CHKSW1
000555 df6d      	RCALL __ANEGW1
000556 9468      	SET
                 __CHKSW1:
000557 ffb7      	SBRS R27,7
000558 c006      	RJMP __CHKSW2
000559 95a0      	COM  R26
00055a 95b0      	COM  R27
00055b 9611      	ADIW R26,1
00055c f800      	BLD  R0,0
00055d 9403      	INC  R0
00055e fa00      	BST  R0,0
                 __CHKSW2:
00055f 9508      	RET
                 
                 __CHKSIGND:
000560 94e8      	CLT
000561 ff77      	SBRS R23,7
000562 c002      	RJMP __CHKSD1
000563 df63      	RCALL __ANEGD1
000564 9468      	SET
                 __CHKSD1:
000565 ff97      	SBRS R25,7
000566 c00b      	RJMP __CHKSD2
000567 2400      	CLR  R0
000568 95a0      	COM  R26
000569 95b0      	COM  R27
00056a 9580      	COM  R24
00056b 9590      	COM  R25
00056c 9611      	ADIW R26,1
00056d 1d80      	ADC  R24,R0
00056e 1d90      	ADC  R25,R0
00056f f800      	BLD  R0,0
000570 9403      	INC  R0
000571 fa00      	BST  R0,0
                 __CHKSD2:
000572 9508      	RET
                 
                 __GETD1S0:
000573 81e8      	LD   R30,Y
000574 81f9      	LDD  R31,Y+1
000575 816a      	LDD  R22,Y+2
000576 817b      	LDD  R23,Y+3
000577 9508      	RET
                 
                 __GETD2S0:
000578 81a8      	LD   R26,Y
000579 81b9      	LDD  R27,Y+1
00057a 818a      	LDD  R24,Y+2
00057b 819b      	LDD  R25,Y+3
00057c 9508      	RET
                 
                 __PUTD1S0:
00057d 83e8      	ST   Y,R30
00057e 83f9      	STD  Y+1,R31
00057f 836a      	STD  Y+2,R22
000580 837b      	STD  Y+3,R23
000581 9508      	RET
                 
                 __PUTPARD1:
000582 937a      	ST   -Y,R23
000583 936a      	ST   -Y,R22
000584 93fa      	ST   -Y,R31
000585 93ea      	ST   -Y,R30
000586 9508      	RET
                 
                 __PUTPARD2:
000587 939a      	ST   -Y,R25
000588 938a      	ST   -Y,R24
000589 93ba      	ST   -Y,R27
00058a 93aa      	ST   -Y,R26
00058b 9508      	RET
                 
                 __CDF2U:
00058c 9468      	SET
00058d c001      	RJMP __CDF2U0
                 __CDF2:
00058e 94e8      	CLT
                 __CDF2U0:
00058f d001      	RCALL __SWAPD12
000590 de68      	RCALL __CDF1U0
                 
                 __SWAPD12:
000591 2e18      	MOV  R1,R24
000592 2f86      	MOV  R24,R22
000593 2d61      	MOV  R22,R1
000594 2e19      	MOV  R1,R25
000595 2f97      	MOV  R25,R23
000596 2d71      	MOV  R23,R1
                 
                 __SWAPW12:
000597 2e1b      	MOV  R1,R27
000598 2fbf      	MOV  R27,R31
000599 2df1      	MOV  R31,R1
                 
                 __SWAPB12:
00059a 2e1a      	MOV  R1,R26
00059b 2fae      	MOV  R26,R30
00059c 2de1      	MOV  R30,R1
00059d 9508      	RET
                 
                 __CPD02:
00059e 2400      	CLR  R0
00059f 160a      	CP   R0,R26
0005a0 060b      	CPC  R0,R27
0005a1 0608      	CPC  R0,R24
0005a2 0609      	CPC  R0,R25
0005a3 9508      	RET
                 
                 __SAVELOCR6:
0005a4 935a      	ST   -Y,R21
                 __SAVELOCR5:
0005a5 934a      	ST   -Y,R20
                 __SAVELOCR4:
0005a6 933a      	ST   -Y,R19
                 __SAVELOCR3:
0005a7 932a      	ST   -Y,R18
                 __SAVELOCR2:
0005a8 931a      	ST   -Y,R17
0005a9 930a      	ST   -Y,R16
0005aa 9508      	RET
                 
                 __LOADLOCR6:
0005ab 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0005ac 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0005ad 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0005ae 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0005af 8119      	LDD  R17,Y+1
0005b0 8108      	LD   R16,Y
0005b1 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega48 register use summary:
r0 :  63 r1 :  43 r2 :   0 r3 :   2 r4 :   3 r5 :   2 r6 :   2 r7 :   2 
r8 :   2 r9 :   0 r10:   2 r11:   4 r12:   4 r13:   3 r14:   3 r15:   2 
r16:   9 r17:  15 r18:  23 r19:  21 r20:  23 r21:  66 r22:  71 r23:  70 
r24:  53 r25:  49 r26:  71 r27:  54 r28:   8 r29:   1 r30: 226 r31:  88 
x  :  11 y  : 112 z  :   8 
Registers used: 33 out of 35 (94.3%)

ATmega48 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  32 add   :  22 
adiw  :  10 and   :   2 andi  :   1 asr   :   0 bclr  :   0 bld   :   3 
brbc  :   0 brbs  :   0 brcc  :   3 brcs  :   0 break :   0 breq  :  11 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 
brlt  :   3 brmi  :   5 brne  :  19 brpl  :   5 brsh  :   1 brtc  :   5 
brts  :   1 brvc  :   2 brvs  :   3 bset  :   0 bst   :   2 cbi   :   0 
cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 clr   :  33 
cls   :   0 clt   :   5 clv   :   0 clz   :   0 com   :  10 cp    :   4 
cpc   :   8 cpi   :  13 cpse  :   0 dec   :   9 des   :   0 eor   :   5 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :  13 
inc   :   3 ld    :  20 ldd   :  48 ldi   : 118 lds   :  17 lpm   :   9 
lsl   :  12 lsr   :   1 mov   :  57 movw  :  13 mul   :  22 muls  :   0 
mulsu :   0 neg   :   4 nop   :   0 or    :   2 ori   :   3 out   :  23 
pop   :  33 push  :  32 rcall :  90 ret   :  51 reti  :   1 rjmp  :  65 
rol   :  32 ror   :   7 sbc   :  13 sbci  :   9 sbi   :   0 sbic  :   2 
sbis  :   1 sbiw  :   9 sbr   :   2 sbrc  :   0 sbrs  :   5 sec   :   3 
seh   :   0 sei   :   1 sen   :   0 ser   :   8 ses   :   0 set   :   5 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  50 std   :   5 
sts   :  53 sub   :   5 subi  :   6 swap  :   0 tst   :  13 wdr   :   1 

Instructions used: 71 out of 114 (62.3%)

ATmega48 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000b64   2320    596   2916    4096  71.2%
[.dseg] 0x000100 0x000188      0      8      8     512   1.6%
[.eseg] 0x000000 0x000000      0      0      0     256   0.0%

Assembly complete, 0 errors, 11 warnings
