#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5612d8ba7010 .scope module, "testbench" "testbench" 2 6;
 .timescale 0 0;
v0x5612d8bccf90_0 .net "CLK", 0 0, v0x5612d8bcc8b0_0;  1 drivers
v0x5612d8bcd050_0 .net "DATA_A", 31 0, v0x5612d8bcc950_0;  1 drivers
v0x5612d8bcd110_0 .net "DATA_B", 31 0, v0x5612d8bcca10_0;  1 drivers
v0x5612d8bcd1e0_0 .net "NIBBLE_OUT", 15 0, L_0x5612d8bce2d0;  1 drivers
v0x5612d8bcd2b0_0 .net "RESET_L", 0 0, v0x5612d8bccbb0_0;  1 drivers
v0x5612d8bcd3a0_0 .net "SEL", 3 0, v0x5612d8bccc50_0;  1 drivers
v0x5612d8bcd4b0_0 .net "sel_A", 11 0, v0x5612d8bcccf0_0;  1 drivers
v0x5612d8bcd5a0_0 .net "sel_B", 11 0, v0x5612d8bccdf0_0;  1 drivers
S_0x5612d8ba63f0 .scope module, "pog" "selector4" 2 23, 3 5 0, S_0x5612d8ba7010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "NIBBLE_OUT"
    .port_info 1 /INPUT 32 "DATA_A"
    .port_info 2 /INPUT 32 "DATA_B"
    .port_info 3 /INPUT 12 "sel_A"
    .port_info 4 /INPUT 12 "sel_B"
    .port_info 5 /INPUT 4 "SEL"
    .port_info 6 /INPUT 1 "RESET_L"
    .port_info 7 /INPUT 1 "CLK"
v0x5612d8bcbd20_0 .net "CLK", 0 0, v0x5612d8bcc8b0_0;  alias, 1 drivers
v0x5612d8bcbe70_0 .net "DATA_A", 31 0, v0x5612d8bcc950_0;  alias, 1 drivers
v0x5612d8bcbfc0_0 .net "DATA_B", 31 0, v0x5612d8bcca10_0;  alias, 1 drivers
v0x5612d8bcc0f0_0 .net "NIBBLE_OUT", 15 0, L_0x5612d8bce2d0;  alias, 1 drivers
v0x5612d8bcc1b0_0 .net "RESET_L", 0 0, v0x5612d8bccbb0_0;  alias, 1 drivers
v0x5612d8bcc2e0_0 .net "SEL", 3 0, v0x5612d8bccc50_0;  alias, 1 drivers
v0x5612d8bcc3c0_0 .net "sel_A", 11 0, v0x5612d8bcccf0_0;  alias, 1 drivers
v0x5612d8bcc480_0 .net "sel_B", 11 0, v0x5612d8bccdf0_0;  alias, 1 drivers
L_0x5612d8bcd690 .part v0x5612d8bcccf0_0, 0, 3;
L_0x5612d8bcd730 .part v0x5612d8bccdf0_0, 0, 3;
L_0x5612d8bcd7d0 .part v0x5612d8bccc50_0, 0, 1;
L_0x5612d8bcd870 .part v0x5612d8bcccf0_0, 3, 3;
L_0x5612d8bcda00 .part v0x5612d8bccdf0_0, 3, 3;
L_0x5612d8bcdb60 .part v0x5612d8bccc50_0, 1, 1;
L_0x5612d8bcdd00 .part v0x5612d8bcccf0_0, 6, 3;
L_0x5612d8bcdda0 .part v0x5612d8bccdf0_0, 6, 3;
L_0x5612d8bcdec0 .part v0x5612d8bccc50_0, 2, 1;
L_0x5612d8bcdf90 .part v0x5612d8bcccf0_0, 9, 3;
L_0x5612d8bce0c0 .part v0x5612d8bccdf0_0, 9, 3;
L_0x5612d8bce190 .part v0x5612d8bccc50_0, 3, 1;
L_0x5612d8bce2d0 .concat8 [ 4 4 4 4], v0x5612d8ba29f0_0, v0x5612d8bc90b0_0, v0x5612d8bca300_0, v0x5612d8bcb4f0_0;
S_0x5612d8ba3f10 .scope generate, "selectores[0]" "selectores[0]" 3 16, 3 16 0, S_0x5612d8ba63f0;
 .timescale 0 0;
P_0x5612d8ba5a10 .param/l "i" 0 3 16, +C4<00>;
S_0x5612d8ba6140 .scope module, "seli" "selector" 3 18, 4 1 0, S_0x5612d8ba3f10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x5612d8ba6a20_0 .net "clk", 0 0, v0x5612d8bcc8b0_0;  alias, 1 drivers
v0x5612d8ba4540_0 .net "dataA", 31 0, v0x5612d8bcc950_0;  alias, 1 drivers
v0x5612d8ba2060_0 .net "dataB", 31 0, v0x5612d8bcca10_0;  alias, 1 drivers
v0x5612d8b9fb20_0 .var "nibbleA", 3 0;
v0x5612d8ba4ed0_0 .var "nibbleB", 3 0;
v0x5612d8ba29f0_0 .var "nibbleOut", 3 0;
v0x5612d8ba04b0_0 .net "reset_L", 0 0, v0x5612d8bccbb0_0;  alias, 1 drivers
v0x5612d8bc80f0_0 .net "sel", 0 0, L_0x5612d8bcd7d0;  1 drivers
v0x5612d8bc81b0_0 .net "selA", 2 0, L_0x5612d8bcd690;  1 drivers
v0x5612d8bc8290_0 .net "selB", 2 0, L_0x5612d8bcd730;  1 drivers
v0x5612d8bc8370_0 .var "tempA", 3 0;
v0x5612d8bc8450_0 .var "tempB", 3 0;
v0x5612d8bc8530_0 .var "tempOut", 3 0;
E_0x5612d8b82bd0/0 .event edge, v0x5612d8bc81b0_0, v0x5612d8ba4540_0, v0x5612d8bc8290_0, v0x5612d8ba2060_0;
E_0x5612d8b82bd0/1 .event edge, v0x5612d8bc80f0_0, v0x5612d8bc8370_0, v0x5612d8bc8450_0;
E_0x5612d8b82bd0 .event/or E_0x5612d8b82bd0/0, E_0x5612d8b82bd0/1;
E_0x5612d8b8f120 .event posedge, v0x5612d8ba6a20_0;
S_0x5612d8bc8710 .scope generate, "selectores[1]" "selectores[1]" 3 16, 3 16 0, S_0x5612d8ba63f0;
 .timescale 0 0;
P_0x5612d8bc88d0 .param/l "i" 0 3 16, +C4<01>;
S_0x5612d8bc8990 .scope module, "seli" "selector" 3 18, 4 1 0, S_0x5612d8bc8710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x5612d8bc8ce0_0 .net "clk", 0 0, v0x5612d8bcc8b0_0;  alias, 1 drivers
v0x5612d8bc8da0_0 .net "dataA", 31 0, v0x5612d8bcc950_0;  alias, 1 drivers
v0x5612d8bc8e40_0 .net "dataB", 31 0, v0x5612d8bcca10_0;  alias, 1 drivers
v0x5612d8bc8ee0_0 .var "nibbleA", 3 0;
v0x5612d8bc8f80_0 .var "nibbleB", 3 0;
v0x5612d8bc90b0_0 .var "nibbleOut", 3 0;
v0x5612d8bc9190_0 .net "reset_L", 0 0, v0x5612d8bccbb0_0;  alias, 1 drivers
v0x5612d8bc9230_0 .net "sel", 0 0, L_0x5612d8bcdb60;  1 drivers
v0x5612d8bc92d0_0 .net "selA", 2 0, L_0x5612d8bcd870;  1 drivers
v0x5612d8bc93b0_0 .net "selB", 2 0, L_0x5612d8bcda00;  1 drivers
v0x5612d8bc9490_0 .var "tempA", 3 0;
v0x5612d8bc9570_0 .var "tempB", 3 0;
v0x5612d8bc9650_0 .var "tempOut", 3 0;
E_0x5612d8b9f840/0 .event edge, v0x5612d8bc92d0_0, v0x5612d8ba4540_0, v0x5612d8bc93b0_0, v0x5612d8ba2060_0;
E_0x5612d8b9f840/1 .event edge, v0x5612d8bc9230_0, v0x5612d8bc9490_0, v0x5612d8bc9570_0;
E_0x5612d8b9f840 .event/or E_0x5612d8b9f840/0, E_0x5612d8b9f840/1;
S_0x5612d8bc9830 .scope generate, "selectores[2]" "selectores[2]" 3 16, 3 16 0, S_0x5612d8ba63f0;
 .timescale 0 0;
P_0x5612d8bc99d0 .param/l "i" 0 3 16, +C4<010>;
S_0x5612d8bc9a90 .scope module, "seli" "selector" 3 18, 4 1 0, S_0x5612d8bc9830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x5612d8bc9de0_0 .net "clk", 0 0, v0x5612d8bcc8b0_0;  alias, 1 drivers
v0x5612d8bc9ef0_0 .net "dataA", 31 0, v0x5612d8bcc950_0;  alias, 1 drivers
v0x5612d8bca000_0 .net "dataB", 31 0, v0x5612d8bcca10_0;  alias, 1 drivers
v0x5612d8bca0f0_0 .var "nibbleA", 3 0;
v0x5612d8bca1d0_0 .var "nibbleB", 3 0;
v0x5612d8bca300_0 .var "nibbleOut", 3 0;
v0x5612d8bca3e0_0 .net "reset_L", 0 0, v0x5612d8bccbb0_0;  alias, 1 drivers
v0x5612d8bca4d0_0 .net "sel", 0 0, L_0x5612d8bcdec0;  1 drivers
v0x5612d8bca590_0 .net "selA", 2 0, L_0x5612d8bcdd00;  1 drivers
v0x5612d8bca670_0 .net "selB", 2 0, L_0x5612d8bcdda0;  1 drivers
v0x5612d8bca750_0 .var "tempA", 3 0;
v0x5612d8bca830_0 .var "tempB", 3 0;
v0x5612d8bca910_0 .var "tempOut", 3 0;
E_0x5612d8b82970/0 .event edge, v0x5612d8bca590_0, v0x5612d8ba4540_0, v0x5612d8bca670_0, v0x5612d8ba2060_0;
E_0x5612d8b82970/1 .event edge, v0x5612d8bca4d0_0, v0x5612d8bca750_0, v0x5612d8bca830_0;
E_0x5612d8b82970 .event/or E_0x5612d8b82970/0, E_0x5612d8b82970/1;
S_0x5612d8bcaaf0 .scope generate, "selectores[3]" "selectores[3]" 3 16, 3 16 0, S_0x5612d8ba63f0;
 .timescale 0 0;
P_0x5612d8bcac90 .param/l "i" 0 3 16, +C4<011>;
S_0x5612d8bcad70 .scope module, "seli" "selector" 3 18, 4 1 0, S_0x5612d8bcaaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x5612d8bcb0c0_0 .net "clk", 0 0, v0x5612d8bcc8b0_0;  alias, 1 drivers
v0x5612d8bcb180_0 .net "dataA", 31 0, v0x5612d8bcc950_0;  alias, 1 drivers
v0x5612d8bcb240_0 .net "dataB", 31 0, v0x5612d8bcca10_0;  alias, 1 drivers
v0x5612d8bcb2e0_0 .var "nibbleA", 3 0;
v0x5612d8bcb3c0_0 .var "nibbleB", 3 0;
v0x5612d8bcb4f0_0 .var "nibbleOut", 3 0;
v0x5612d8bcb5d0_0 .net "reset_L", 0 0, v0x5612d8bccbb0_0;  alias, 1 drivers
v0x5612d8bcb670_0 .net "sel", 0 0, L_0x5612d8bce190;  1 drivers
v0x5612d8bcb730_0 .net "selA", 2 0, L_0x5612d8bcdf90;  1 drivers
v0x5612d8bcb8a0_0 .net "selB", 2 0, L_0x5612d8bce0c0;  1 drivers
v0x5612d8bcb980_0 .var "tempA", 3 0;
v0x5612d8bcba60_0 .var "tempB", 3 0;
v0x5612d8bcbb40_0 .var "tempOut", 3 0;
E_0x5612d8b81fa0/0 .event edge, v0x5612d8bcb730_0, v0x5612d8ba4540_0, v0x5612d8bcb8a0_0, v0x5612d8ba2060_0;
E_0x5612d8b81fa0/1 .event edge, v0x5612d8bcb670_0, v0x5612d8bcb980_0, v0x5612d8bcba60_0;
E_0x5612d8b81fa0 .event/or E_0x5612d8b81fa0/0, E_0x5612d8b81fa0/1;
S_0x5612d8bcc640 .scope module, "prob" "prob" 2 36, 5 1 0, S_0x5612d8ba7010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CLK"
    .port_info 1 /OUTPUT 32 "DATA_A"
    .port_info 2 /OUTPUT 32 "DATA_B"
    .port_info 3 /OUTPUT 12 "sel_A"
    .port_info 4 /OUTPUT 12 "sel_B"
    .port_info 5 /OUTPUT 4 "SEL"
    .port_info 6 /OUTPUT 1 "RESET_L"
    .port_info 7 /INPUT 16 "NIBBLE_OUT"
v0x5612d8bcc8b0_0 .var "CLK", 0 0;
v0x5612d8bcc950_0 .var "DATA_A", 31 0;
v0x5612d8bcca10_0 .var "DATA_B", 31 0;
v0x5612d8bccab0_0 .net "NIBBLE_OUT", 15 0, L_0x5612d8bce2d0;  alias, 1 drivers
v0x5612d8bccbb0_0 .var "RESET_L", 0 0;
v0x5612d8bccc50_0 .var "SEL", 3 0;
v0x5612d8bcccf0_0 .var "sel_A", 11 0;
v0x5612d8bccdf0_0 .var "sel_B", 11 0;
    .scope S_0x5612d8ba6140;
T_0 ;
    %wait E_0x5612d8b8f120;
    %load/vec4 v0x5612d8ba04b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8ba29f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8b9fb20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8ba4ed0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5612d8bc8370_0;
    %assign/vec4 v0x5612d8b9fb20_0, 0;
    %load/vec4 v0x5612d8bc8450_0;
    %assign/vec4 v0x5612d8ba4ed0_0, 0;
    %load/vec4 v0x5612d8bc8530_0;
    %assign/vec4 v0x5612d8ba29f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5612d8ba6140;
T_1 ;
    %wait E_0x5612d8b82bd0;
    %load/vec4 v0x5612d8ba4540_0;
    %load/vec4 v0x5612d8bc81b0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x5612d8bc8370_0, 0, 4;
    %load/vec4 v0x5612d8ba2060_0;
    %load/vec4 v0x5612d8bc8290_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x5612d8bc8450_0, 0, 4;
    %load/vec4 v0x5612d8bc80f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x5612d8bc8370_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x5612d8bc8450_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x5612d8bc8530_0, 0, 4;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5612d8bc8990;
T_2 ;
    %wait E_0x5612d8b8f120;
    %load/vec4 v0x5612d8bc9190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8bc90b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8bc8ee0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8bc8f80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5612d8bc9490_0;
    %assign/vec4 v0x5612d8bc8ee0_0, 0;
    %load/vec4 v0x5612d8bc9570_0;
    %assign/vec4 v0x5612d8bc8f80_0, 0;
    %load/vec4 v0x5612d8bc9650_0;
    %assign/vec4 v0x5612d8bc90b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5612d8bc8990;
T_3 ;
    %wait E_0x5612d8b9f840;
    %load/vec4 v0x5612d8bc8da0_0;
    %load/vec4 v0x5612d8bc92d0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x5612d8bc9490_0, 0, 4;
    %load/vec4 v0x5612d8bc8e40_0;
    %load/vec4 v0x5612d8bc93b0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x5612d8bc9570_0, 0, 4;
    %load/vec4 v0x5612d8bc9230_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x5612d8bc9490_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x5612d8bc9570_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x5612d8bc9650_0, 0, 4;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5612d8bc9a90;
T_4 ;
    %wait E_0x5612d8b8f120;
    %load/vec4 v0x5612d8bca3e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8bca300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8bca0f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8bca1d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5612d8bca750_0;
    %assign/vec4 v0x5612d8bca0f0_0, 0;
    %load/vec4 v0x5612d8bca830_0;
    %assign/vec4 v0x5612d8bca1d0_0, 0;
    %load/vec4 v0x5612d8bca910_0;
    %assign/vec4 v0x5612d8bca300_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5612d8bc9a90;
T_5 ;
    %wait E_0x5612d8b82970;
    %load/vec4 v0x5612d8bc9ef0_0;
    %load/vec4 v0x5612d8bca590_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x5612d8bca750_0, 0, 4;
    %load/vec4 v0x5612d8bca000_0;
    %load/vec4 v0x5612d8bca670_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x5612d8bca830_0, 0, 4;
    %load/vec4 v0x5612d8bca4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x5612d8bca750_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x5612d8bca830_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x5612d8bca910_0, 0, 4;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5612d8bcad70;
T_6 ;
    %wait E_0x5612d8b8f120;
    %load/vec4 v0x5612d8bcb5d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8bcb4f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8bcb2e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8bcb3c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5612d8bcb980_0;
    %assign/vec4 v0x5612d8bcb2e0_0, 0;
    %load/vec4 v0x5612d8bcba60_0;
    %assign/vec4 v0x5612d8bcb3c0_0, 0;
    %load/vec4 v0x5612d8bcbb40_0;
    %assign/vec4 v0x5612d8bcb4f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5612d8bcad70;
T_7 ;
    %wait E_0x5612d8b81fa0;
    %load/vec4 v0x5612d8bcb180_0;
    %load/vec4 v0x5612d8bcb730_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x5612d8bcb980_0, 0, 4;
    %load/vec4 v0x5612d8bcb240_0;
    %load/vec4 v0x5612d8bcb8a0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x5612d8bcba60_0, 0, 4;
    %load/vec4 v0x5612d8bcb670_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x5612d8bcb980_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x5612d8bcba60_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x5612d8bcbb40_0, 0, 4;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5612d8bcc640;
T_8 ;
    %vpi_call 5 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 5 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 93;
    %split/vec4 1;
    %assign/vec4 v0x5612d8bccbb0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x5612d8bccc50_0, 0;
    %split/vec4 12;
    %assign/vec4 v0x5612d8bccdf0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0x5612d8bcccf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x5612d8bcca10_0, 0;
    %assign/vec4 v0x5612d8bcc950_0, 0;
    %wait E_0x5612d8b8f120;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5612d8bccbb0_0, 0;
    %wait E_0x5612d8b8f120;
    %pushi/vec4 4095, 0, 32;
    %assign/vec4 v0x5612d8bcc950_0, 0;
    %pushi/vec4 43981, 0, 32;
    %assign/vec4 v0x5612d8bcca10_0, 0;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0x5612d8bcccf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612d8bccdf0_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612d8bccdf0_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612d8bccdf0_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612d8bccdf0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612d8bccc50_0, 0;
    %wait E_0x5612d8b8f120;
    %wait E_0x5612d8b8f120;
    %vpi_call 5 30 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5612d8bcc640;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5612d8bcc8b0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x5612d8bcc640;
T_10 ;
    %delay 2, 0;
    %load/vec4 v0x5612d8bcc8b0_0;
    %inv;
    %assign/vec4 v0x5612d8bcc8b0_0, 0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./selector4.v";
    "./selector.v";
    "./prob.v";
