# Reading pref.tcl
# do Problem3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/Problem3 {D:/QUARTUS/Problem3/Problem3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:31 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/Problem3" D:/QUARTUS/Problem3/Problem3.v 
# -- Compiling module Problem3
# 
# Top level modules:
# 	Problem3
# End time: 10:35:31 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/Problem3 {D:/QUARTUS/Problem3/tb_Problem3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:31 on Sep 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/Problem3" D:/QUARTUS/Problem3/tb_Problem3.v 
# -- Compiling module tb_Problem3
# 
# Top level modules:
# 	tb_Problem3
# End time: 10:35:31 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_Problem3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_Problem3 
# Start time: 10:35:32 on Sep 28,2022
# Loading work.tb_Problem3
# Loading work.Problem3
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/QUARTUS/Problem3/tb_Problem3.v(30)
#    Time: 80 ns  Iteration: 0  Instance: /tb_Problem3
# Break in Module tb_Problem3 at D:/QUARTUS/Problem3/tb_Problem3.v line 30
# End time: 10:37:48 on Sep 28,2022, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
