head	1.3;
access;
symbols
	OMAP4-0_46:1.2
	OMAP4-0_45:1.2
	OMAP4-0_44:1.2
	OMAP4-0_43:1.2
	OMAP4-0_42:1.2
	OMAP4-0_41:1.2
	OMAP4-0_40:1.2
	OMAP4-0_39:1.2
	OMAP4-0_38:1.2
	OMAP4-0_37:1.2
	OMAP4-0_36:1.2
	OMAP4-0_35:1.2
	OMAP4-0_34:1.2
	OMAP4-0_33:1.2
	OMAP4-0_32:1.2
	OMAP4-0_31:1.2
	OMAP4-0_30:1.2
	OMAP4-0_29:1.2
	OMAP4-0_28:1.2
	OMAP4-0_27:1.2
	OMAP4-0_26:1.2
	OMAP4-0_25:1.2
	OMAP4-0_24:1.2
	OMAP4-0_23:1.2
	OMAP4-0_22:1.2
	OMAP4-0_21:1.2
	OMAP4-0_20:1.2
	OMAP4-0_19:1.2
	OMAP4-0_18:1.2
	OMAP4-0_17:1.2
	OMAP4-0_16:1.2
	OMAP4-0_15:1.2
	OMAP4-0_14:1.2
	OMAP4-0_13:1.2
	OMAP4-0_12:1.2
	OMAP4-0_11:1.2
	OMAP4-0_10:1.2
	OMAP4-0_09:1.2
	OMAP4-0_08:1.2
	OMAP4-0_07:1.2
	OMAP4-0_06:1.1.1.1
	OMAP4-0_05:1.1.1.1
	OMAP4-0_04:1.1.1.1
	OMAP4-0_03:1.1.1.1
	OMAP4-0_02:1.1.1.1
	OMAP4-0_01:1.1.1.1
	initial:1.1.1.1
	TRUNK:1.1.1;
locks; strict;
comment	@# @;


1.3
date	2015.09.01.21.22.42;	author rool;	state dead;
branches;
next	1.2;
commitid	wG3IDGBgTDRpYAzy;

1.2
date	2012.03.25.11.42.53;	author rsprowson;	state Exp;
branches;
next	1.1;
commitid	4FjnaYBzkPTA6gYv;

1.1
date	2011.09.12.19.01.15;	author bavison;	state Exp;
branches
	1.1.1.1;
next	;
commitid	M3eV6gzJuoHHMezv;

1.1.1.1
date	2011.09.12.19.01.15;	author bavison;	state Exp;
branches;
next	;
commitid	M3eV6gzJuoHHMezv;


desc
@@


1.3
log
@Minor OMAP4 tidying
omap4430.hdr/Debug,s:
  Define a dummy symbol so when debug is enabled there aren't conflicting IMPORT and EXPORTs.
PRCM.s:
  Fill in missing frequency.
Boot.s:
  Update comment to match HAL function names.
NVMemory.s:
  Add offset to account for FATLoadedCMOS not being at offset 0.
Top.s:
  Remove unused Post header. Replace DCI with instruction now objasm supports it.
Submission from Willi Theiss.

Version 0.47. Tagged as 'OMAP4-0_47'
@
text
@; Copyright 2011 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
;
; Control bitmasks used to indicate results of test to RISCOS
;

R_SOFT          *       0               ; not a power-on reset
R_HARD          *       1               ; Self-test run due to POR
R_EXTERN        *       2               ; external tests performed
R_TESTED        *       4               ; Self-test run due to test link
R_MEMORY        *       8               ; Memory has been tested
R_ARM3          *       &10             ; read ARM id
R_MEMSKIP       *       &20             ; long memory test disabled
R_IOEB          *       &40             ; PC-style IO controller (A5000)
R_IOMD          *       &40             ; PC-style IO controller (RiscPC, ARM7500)
R_VRAM          *       &80             ; VRAM present

R_STATUS        *       &1ff            ; bits that aren't a fatal fault

R_CHKFAILBIT    *       &100            ; CMOS contents failed checksum
R_ROMFAILBIT    *       &200            ; ROM failed checksum
R_CAMFAILBIT    *       &400            ; CAM failed
R_PROFAILBIT    *       &800            ; MEMC protection failed
R_IOCFAILBIT    *       &1000           ; IOC register test failed
R_INTFAILBIT    *       &2000           ; Cannot clear interrupts
R_VIDFAILBIT    *       &4000           ; VIDC flyback failure
R_SNDFAILBIT    *       &8000           ; Sound DMA failure
R_CMSFAILBIT    *       &10000          ; CMOS unreadable
R_LINFAILBIT    *       &20000          ; Page zero RAM failure
R_MEMFAILBIT    *       &40000          ; Main RAM test failure
R_CACFAILBIT    *       &80000          ; ARM 3 Cache test failure

;
; Define Long, Equal and short flash delays
;
ts_Long_Flash           *       &03             ; Number of 1/4 Sec delays for a long flash
ts_Short_Flash          *       &01             ; Number of 1/4 Sec delays for a short flash
ts_Equal_Flash          *       &02             ; Number of 1/4 Sec delays for a equal flash
ts_Fail_Flash_Delay     *       &14             ; Number of Flash Cycles for a Fail, with adaptor
ts_Pass_Flash_Delay     *       &0A             ; Number of Flash Cycles for a Pass, with adaptor

        END
@


1.2
log
@Bulk expand of tabs.
Helps to make tracking changes between OMAP3 and OMAP4 less eye watering, but otherwise functionally the same as 0.06.

Version 0.07. Tagged as 'OMAP4-0_07'
@
text
@@


1.1
log
@Initial revision
@
text
@d19 10
a28 10
R_SOFT		*	0		; not a power-on reset
R_HARD		*	1		; Self-test run due to POR
R_EXTERN	*	2		; external tests performed
R_TESTED	*	4		; Self-test run due to test link
R_MEMORY	*	8		; Memory has been tested
R_ARM3		*	&10		; read ARM id
R_MEMSKIP	*	&20		; long memory test disabled
R_IOEB		*	&40		; PC-style IO controller (A5000)
R_IOMD		*	&40		; PC-style IO controller (RiscPC, ARM7500)
R_VRAM		*	&80		; VRAM present
d30 1
a30 1
R_STATUS	*	&1ff		; bits that aren't a fatal fault
d32 12
a43 12
R_CHKFAILBIT	*	&100		; CMOS contents failed checksum
R_ROMFAILBIT	*	&200		; ROM failed checksum
R_CAMFAILBIT	*	&400		; CAM failed
R_PROFAILBIT	*	&800		; MEMC protection failed
R_IOCFAILBIT	*	&1000		; IOC register test failed
R_INTFAILBIT	*	&2000		; Cannot clear interrupts
R_VIDFAILBIT	*	&4000		; VIDC flyback failure
R_SNDFAILBIT	*	&8000		; Sound DMA failure
R_CMSFAILBIT	*	&10000		; CMOS unreadable
R_LINFAILBIT	*	&20000		; Page zero RAM failure
R_MEMFAILBIT	*	&40000		; Main RAM test failure
R_CACFAILBIT	*	&80000		; ARM 3 Cache test failure
d48 5
a52 5
ts_Long_Flash		*	&03	; Number of 1/4 Sec delays for a long flash
ts_Short_Flash		*	&01	; Number of 1/4 Sec delays for a short flash
ts_Equal_Flash		*	&02	; Number of 1/4 Sec delays for a equal flash
ts_Fail_Flash_Delay	*	&14	; Number of Flash Cycles for a Fail, with adaptor
ts_Pass_Flash_Delay	*	&0A	; Number of Flash Cycles for a Pass, with adaptor
d54 1
a54 1
	END
@


1.1.1.1
log
@  Initial import of OMAP4 HAL
Detail:
  Target platform is the Pandaboard, based on the TI OMAP4 SoC.
  Port is not yet complete, in particular, audio is not yet working.
Admin:
  Submission from Willi Thei√ü
@
text
@@
