# Reading pref.tcl
# do top_xiaobo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/modsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/stl {C:/intelFPGA_lite/workary/xiaobo/stl/ramip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:35 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/xiaobo/stl" C:/intelFPGA_lite/workary/xiaobo/stl/ramip.v 
# -- Compiling module ramip
# 
# Top level modules:
# 	ramip
# End time: 15:47:35 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/stl {C:/intelFPGA_lite/workary/xiaobo/stl/fifoip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:35 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/xiaobo/stl" C:/intelFPGA_lite/workary/xiaobo/stl/fifoip.v 
# -- Compiling module fifoip
# 
# Top level modules:
# 	fifoip
# End time: 15:47:35 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/stl {C:/intelFPGA_lite/workary/xiaobo/stl/pllip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:35 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/xiaobo/stl" C:/intelFPGA_lite/workary/xiaobo/stl/pllip.v 
# -- Compiling module pllip
# 
# Top level modules:
# 	pllip
# End time: 15:47:35 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/stl {C:/intelFPGA_lite/workary/xiaobo/stl/gen_defines.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:35 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/xiaobo/stl" C:/intelFPGA_lite/workary/xiaobo/stl/gen_defines.v 
# End time: 15:47:35 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/stl {C:/intelFPGA_lite/workary/xiaobo/stl/fifo_64_fe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:35 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/xiaobo/stl" C:/intelFPGA_lite/workary/xiaobo/stl/fifo_64_fe.v 
# -- Compiling module fifo_64_fe
# 
# Top level modules:
# 	fifo_64_fe
# End time: 15:47:36 on Apr 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/gen {C:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:36 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/xiaobo/gen" C:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v 
# -- Compiling module sirv_gnrl_dfflrs
# -- Compiling module sirv_gnrl_dfflr
# -- Compiling module sirv_gnrl_dffl
# -- Compiling module sirv_gnrl_dffrs
# -- Compiling module sirv_gnrl_dffr
# -- Compiling module sirv_gnrl_ltch
# 
# Top level modules:
# 	sirv_gnrl_dfflrs
# 	sirv_gnrl_dfflr
# 	sirv_gnrl_dffl
# 	sirv_gnrl_dffrs
# 	sirv_gnrl_dffr
# 	sirv_gnrl_ltch
# End time: 15:47:36 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/per/db {C:/intelFPGA_lite/workary/xiaobo/per/db/pllip_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:36 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/xiaobo/per/db" C:/intelFPGA_lite/workary/xiaobo/per/db/pllip_altpll.v 
# -- Compiling module pllip_altpll
# 
# Top level modules:
# 	pllip_altpll
# End time: 15:47:36 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/stl {C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:36 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/xiaobo/stl" C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v 
# -- Compiling module ram_control
# 
# Top level modules:
# 	ram_control
# End time: 15:47:36 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/stl {C:/intelFPGA_lite/workary/xiaobo/stl/top_xiaobo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:36 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/xiaobo/stl" C:/intelFPGA_lite/workary/xiaobo/stl/top_xiaobo.v 
# -- Compiling module top_xiaobo
# 
# Top level modules:
# 	top_xiaobo
# End time: 15:47:36 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/stl {C:/intelFPGA_lite/workary/xiaobo/stl/clk_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:36 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/xiaobo/stl" C:/intelFPGA_lite/workary/xiaobo/stl/clk_gen.v 
# -- Compiling module clk_gen
# 
# Top level modules:
# 	clk_gen
# End time: 15:47:36 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/stl {C:/intelFPGA_lite/workary/xiaobo/stl/out_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:36 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/xiaobo/stl" C:/intelFPGA_lite/workary/xiaobo/stl/out_fifo.v 
# -- Compiling module out_fifo
# 
# Top level modules:
# 	out_fifo
# End time: 15:47:36 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/per/../sim {C:/intelFPGA_lite/workary/xiaobo/per/../sim/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:36 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/xiaobo/per/../sim" C:/intelFPGA_lite/workary/xiaobo/per/../sim/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:47:37 on Apr 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:47:37 on Apr 01,2021
# Loading work.testbench
# Loading work.top_xiaobo
# Loading work.fifoip
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.out_fifo
# Loading work.fifo_64_fe
# Loading work.ram_control
# Loading work.sirv_gnrl_dfflr
# Loading work.ramip
# Loading altera_mf_ver.altsyncram
# Loading work.clk_gen
# Loading work.pllip
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (13) for port 'rdaddress'. The port definition is at: C:/intelFPGA_lite/workary/xiaobo/stl/ramip.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top_xiaobotest/ram_control_real/ramip_xuhuan File: C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v Line: 73
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (15) for port 'wraddress'. The port definition is at: C:/intelFPGA_lite/workary/xiaobo/stl/ramip.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top_xiaobotest/ram_control_real/ramip_xuhuan File: C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v Line: 73
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/intelFPGA_lite/workary/xiaobo/per/../sim/testbench.v(11)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/intelFPGA_lite/workary/xiaobo/per/../sim/testbench.v line 11
add wave -position insertpoint sim:/testbench/top_xiaobotest/*
add wave -position insertpoint sim:/testbench/top_xiaobotest/clk_gen_rv/*
add wave -position insertpoint sim:/testbench/top_xiaobotest/out_fifo_re/*
add wave -position insertpoint sim:/testbench/top_xiaobotest/ram_control_real/*
run -continue
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench.top_xiaobotest.ram_control_real.ramip_xuhuan.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.top_xiaobotest.clk_gen_rv.pllip_real.altpll_component.cycloneiii_pll.pll3
# Break key hit
# Break in Module MF_cycloneiii_pll in file $MODEL_TECH/../altera/verilog/src/altera_mf.v
# End time: 15:50:40 on Apr 01,2021, Elapsed time: 0:03:03
# Errors: 0, Warnings: 2
