{
  'GlobalSettings':{
    'SimEnable':true,
    'GUI':true,
    'InitCommands':[
                    'loadelf ${REPO_PATH}/../examples/zephyr/gcc711/zephyr.elf nocode',
                   ],
    'Description':'Functional simulation of the RISC-V Single Core River CPU'
  },
  'Services':[

#include "common_riscv.json"
#include "common_soc.json"

    {'Class':'CpuRiver_FunctionalClass','Instances':[
          {'Name':'core0','Attr':[
                ['Enable',true],
                ['LogLevel',3],
                ['HartID',0],
                ['VendorID',0x000000F1],
                ['ImplementationID',0x20190521],
                ['SysBusMasterID',0,'Used to gather Bus statistic'],
                ['SysBus','axi0'],
                ['CmdExecutor','cmdexec0'],
                ['DmiBAR',0x00000000AF000000,'Base address of the DMI module'],
                ['SysBusWidthBytes',8,'Split dma transactions from CPU'],
                ['SourceCode','src0'],
                ['ListExtISA',['I','M','A','C','D']],
                ['StackTraceSize',64,'Number of 16-bytes entries'],
                ['FreqHz',12000000],
                ['ResetVector',0x0000,'Initial intruction pointer value (config parameter)'],
                ['GenerateTraceFile','trace_river_func.log','Specify file name to enable tracer'],
                ['CacheBaseAddress',0x10000000],
                ['CacheAddressMask',0x7ffff],
                ['ResetState','Halted', 'CPU state after reset signal is raised: Halted or OFF'],
                ]}]},
    {'Class':'ICacheFunctionalClass','Instances':[
          {'Name':'icache0','Attr':[
                ['LogLevel',4],
                ['SysBus','axi0'],
                ['CmdExecutor','cmdexec0'],
                ['BaseAddress',0x0],
                ['Length',65536]
                ]}]},
    {'Class':'DmiFunctionalClass','Instances':[
          {'Name':'dmi0','Attr':[
                ['LogLevel',3],
                ['SysBus','axi0'],
                ['BaseAddress',0x00000000AF000000],
                ['Length',4096],
                ['CpuMax',4, 'Total available slots'],
                ['DataregTotal',4, 'arg0 and arg1 64-bits data registers'],
                ['ProgbufTotal',32, 'Maximal size 32x32-bits registers'],
                ['HartList',['core0'], 'Connected cores, other slots will be seen as unavailable'],
                ['MapList',[['dmi0','data0'],          
                            ['dmi0','data1'],
                            ['dmi0','data2'],
                            ['dmi0','data3'],
                            ['dmi0','dmcontrol'],
                            ['dmi0','dmstatus'],
                            ['dmi0','abstractcs'],
                            ['dmi0','command'],
                            ['dmi0','haltsum0'],
                           ]]
                ]}]},

    {'Class':'BusGenericClass','Instances':[
          {'Name':'axi0','Attr':[
                ['LogLevel',3],
                ['UseHash',false],
                ['MapList',['bootrom0','fwimage0','sram0','gpio0',
                        'uart0','irqctrl0','gnss0','gptmr0','spiflash0',
                        'pnp0','rfctrl0','fsegps0','dmi0']]
                ]}]},
  ]
}
