<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>13. CAM &mdash; BL808 Reference Manual  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="14. IR" href="IR.html" />
    <link rel="prev" title="12. DSI" href="DSI.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL808 Reference Manual
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. System and Memory</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. Reset and Clock</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="GPIO.html">4. GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA2D.html">8. DMA2D</a></li>
<li class="toctree-l1"><a class="reference internal" href="Lz4d.html">9. LZ4D</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">10. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="DPI.html">11. DPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="DSI.html">12. DSI</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">13. CAM</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#overview">13.1. Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="#features">13.2. Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="#functional-description">13.3. Functional Description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#dvp-digital-video-port-signal-and-configuration">13.3.1. DVP(Digital Video Port) signal and configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ycbcr-format">13.3.2. YCbCr Format</a></li>
<li class="toctree-l3"><a class="reference internal" href="#input-source">13.3.3. Input Source</a></li>
<li class="toctree-l3"><a class="reference internal" href="#movie-photo-mode">13.3.4. Movie /Photo mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rectangular-cropping-of-image">13.3.5. Rectangular Cropping of Image</a></li>
<li class="toctree-l3"><a class="reference internal" href="#integrity-test-of-line-and-frame-synchronization-signals">13.3.6. Integrity Test of Line and Frame Synchronization Signals</a></li>
<li class="toctree-l3"><a class="reference internal" href="#cached-image-information">13.3.7. Cached Image Information</a></li>
<li class="toctree-l3"><a class="reference internal" href="#multiple-interrupts-separately-configured">13.3.8. Multiple Interrupts (Separately Configured)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#register-description">13.4. Register description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#dvp2axi-configue">13.4.1. dvp2axi_configue</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp2axi-addr-start">13.4.2. dvp2axi_addr_start</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp2axi-mem-bcnt">13.4.3. dvp2axi_mem_bcnt</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp-status-and-error">13.4.4. dvp_status_and_error</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp2axi-frame-bcnt">13.4.5. dvp2axi_frame_bcnt</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp-frame-fifo-pop">13.4.6. dvp_frame_fifo_pop</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp2axi-frame-vld">13.4.7. dvp2axi_frame_vld</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp2axi-frame-period">13.4.8. dvp2axi_frame_period</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp2axi-misc">13.4.9. dvp2axi_misc</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp2axi-hsync-crop">13.4.10. dvp2axi_hsync_crop</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp2axi-vsync-crop">13.4.11. dvp2axi_vsync_crop</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp2axi-fram-exm">13.4.12. dvp2axi_fram_exm</a></li>
<li class="toctree-l3"><a class="reference internal" href="#frame-start-addr0">13.4.13. frame_start_addr0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#frame-start-addr1">13.4.14. frame_start_addr1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#frame-start-addr2">13.4.15. frame_start_addr2</a></li>
<li class="toctree-l3"><a class="reference internal" href="#frame-start-addr3">13.4.16. frame_start_addr3</a></li>
<li class="toctree-l3"><a class="reference internal" href="#frame-id-sts01">13.4.17. frame_id_sts01</a></li>
<li class="toctree-l3"><a class="reference internal" href="#frame-id-sts23">13.4.18. frame_id_sts23</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp-debug">13.4.19. dvp_debug</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dvp-dummy-reg">13.4.20. dvp_dummy_reg</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">14. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">15. SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">16. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">17. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">18. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">19. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2s.html">20. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="PDM.html">21. PDM</a></li>
<li class="toctree-l1"><a class="reference internal" href="AUDIO.html">22. AUDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="PSRAM.html">23. PSRAM Contorller</a></li>
<li class="toctree-l1"><a class="reference internal" href="Emac.html">24. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">25. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="ISO11898.html">26. ISO11898</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">27. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="JDEC.html">28. JDEC</a></li>
<li class="toctree-l1"><a class="reference internal" href="VENC.html">29. VENC</a></li>
<li class="toctree-l1"><a class="reference internal" href="NPUtoolchain.html">30. NPU toolchain</a></li>
<li class="toctree-l1"><a class="reference internal" href="NPU.html">31. NPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="IPC.html">32. IPC</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">33. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">34. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">35. Revision history</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL808 Reference Manual</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><span class="section-number">13. </span>CAM</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="cam">
<h1><span class="section-number">13. </span>CAM<a class="headerlink" href="#cam" title="Permalink to this headline"></a></h1>
<section id="overview">
<h2><span class="section-number">13.1. </span>Overview<a class="headerlink" href="#overview" title="Permalink to this headline"></a></h2>
<p>The Camera (CAM) module converts the parallel interface (DVP) into the general bus interface (AHB), and writes the pixel data generated by the image sensor into the system memory in a flat or packaged format for subsequent image transfer or compression. With flexible output format configuration, CAM can meet various image processing requirements.</p>
<figure class="align-center" id="id1">
<img alt="../_images/CamArch.svg" src="../_images/CamArch.svg" /><figcaption>
<p><span class="caption-number">Fig. 13.1 </span><span class="caption-text">Block Diagram of Cam</span><a class="headerlink" href="#id1" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
<section id="features">
<h2><span class="section-number">13.2. </span>Features<a class="headerlink" href="#features" title="Permalink to this headline"></a></h2>
<ul>
<li><p>Parallel interface with 8-bit DVP signal, high-speed data transfer (80M), and configurable valid level and logical combination of DVP signal</p></li>
<li><p>Supports 8-bit/16-bit/24-bit input pixel bit width</p></li>
<li><p>Supports up to 36 data input sources</p></li>
<li><p>Supports conversion of RGB888 input format to RGB565 or RGBA8888 output format</p></li>
<li><p>Supports movie and photo modes</p></li>
<li><p>Configurable discard modes:</p>
<blockquote>
<div><ul class="simple">
<li><p>Discard odd-bit data</p></li>
<li><p>Discard even-bit data</p></li>
<li><p>Discard odd-bit data of odd lines</p></li>
<li><p>Discard even-bit data of odd lines</p></li>
</ul>
</div></blockquote>
</li>
<li><p>Configurable line and frame synchronization signal selection and polarity selection of image sensor</p></li>
<li><p>Supports rectangle cropping of image</p></li>
<li><p>Supports integrity test of line and frame synchronization signals</p></li>
<li><p>AHB bus communication interface</p></li>
<li><p>FIFO with 512-byte cache to assist occasional busy bus</p></li>
<li><p>Caches up to 4 images continuously</p></li>
<li><p>Multiple application interrupts are beneficial to flexible use and error prompt</p></li>
</ul>
</section>
<section id="functional-description">
<h2><span class="section-number">13.3. </span>Functional Description<a class="headerlink" href="#functional-description" title="Permalink to this headline"></a></h2>
<section id="dvp-digital-video-port-signal-and-configuration">
<h3><span class="section-number">13.3.1. </span>DVP(Digital Video Port) signal and configuration<a class="headerlink" href="#dvp-digital-video-port-signal-and-configuration" title="Permalink to this headline"></a></h3>
<p>Digital Video Port (DVP), a parallel interface, provides clock, frame synchronization, line synchronization, and 8-bit data pins. The clock limit is 80 MHz, so it is generally used for sensors with resolution below 5 MP. The active levels of frame and line synchronization can be independently configured on the chip, and four modes are provided on the valid data:</p>
<ol class="arabic simple">
<li><p>Frame synchronization and line synchronization are valid at the same time (”&amp;” logic)</p></li>
<li><p>Either frame synchronization or line synchronization is valid (”|” logic)</p></li>
<li><p>Frame synchronization is valid</p></li>
<li><p>Line synchronization is valid</p></li>
</ol>
</section>
<section id="ycbcr-format">
<h3><span class="section-number">13.3.2. </span>YCbCr Format<a class="headerlink" href="#ycbcr-format" title="Permalink to this headline"></a></h3>
<p>The luminance signal is also called Y signal. The chrominance signal is composed of two independent signals. Depending on the color system and format, the two chrominance signals are often called U &amp; V, Pb &amp; Pr, or Cb &amp; Cr. They use different coding formats, but their concepts are essentially the same.</p>
<p>As there are more retinal rod cells that recognize brightness than the retinal cone cells that recognize chrominance in the human retina, human eyes are more sensitive to brightness than to chrominance. Thus, a part of chrominance information can be discarded without being perceived by human eyes.</p>
<p>The chrominance signal with the highest resolution is denoted as 4:4:4. That is, every 4-point Y sample corresponds to 4-point Cb and 4-point Cr samples. Similarly, 4:2:2 means that every 4-point y sample corresponds to 2-point Cb and 2-point Cr samples. The number of scan lines of chrominance signal is as large as that of luminance signal, but the chrominance sampling points on each scan line are only half of that of luminance signal. Different from the format described above, 4:2:0 does not mean that every 4-point Y sample corresponds to 2-point Cb and 0-point Cr samples, but means that every 4-point Y sample corresponds to 1-point Cb and 1-point Cr samples. The format 4:0:0 means discarding all the chrominance information, namely grayscale image.</p>
</section>
<section id="input-source">
<h3><span class="section-number">13.3.3. </span>Input Source<a class="headerlink" href="#input-source" title="Permalink to this headline"></a></h3>
<p>The data input source of CAM can be selected through configuration, and the relationship between configuration values and input sources is shown as follows:</p>
<figure class="align-center" id="id2">
<img alt="../_images/CamInput.svg" src="../_images/CamInput.svg" /><figcaption>
<p><span class="caption-number">Fig. 13.2 </span><span class="caption-text">Input Source Selection</span><a class="headerlink" href="#id2" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
<section id="movie-photo-mode">
<h3><span class="section-number">13.3.4. </span>Movie /Photo mode<a class="headerlink" href="#movie-photo-mode" title="Permalink to this headline"></a></h3>
<p>In the photo mode, when the fixed-size memory provided by software is full, CAM will stop writing, and continue to write after the software performs POP operation for freeing up space.</p>
<p>In the movie mode, CAM will consecutively write in the fixed-size memory provided by software. That is, the memory will work as a ring buffer and no POP operation is required. In practice, it is necessary to ensure that images are taken out in real time or linked with the MJPEG module.</p>
</section>
<section id="rectangular-cropping-of-image">
<h3><span class="section-number">13.3.5. </span>Rectangular Cropping of Image<a class="headerlink" href="#rectangular-cropping-of-image" title="Permalink to this headline"></a></h3>
<p>You need to set the start and end positions for cropping line and frame synchronization signals by configuring the high 16 bits and low 16 bits of the registers HSYNC_CONTROL and VSYNC_CONTROL. Then, the image within the rectangular window marked based on the specified positions and size can be cropped and the remaining part beyond the window will be discarded. The start and end positions of the line synchronization signal are set by pixel numbers, while that of the frame synchronization signal are set by line numbers. The cropped image includes the start point but excludes the end point.</p>
</section>
<section id="integrity-test-of-line-and-frame-synchronization-signals">
<h3><span class="section-number">13.3.6. </span>Integrity Test of Line and Frame Synchronization Signals<a class="headerlink" href="#integrity-test-of-line-and-frame-synchronization-signals" title="Permalink to this headline"></a></h3>
<p>You can test the signal integrity by setting comparison values for line and frame synchronization signals respectively by configuring the low 16 bits and high 16 bits of the register FRAME_SIZE_CONTROL. The total number of pixels in each line is set for the line synchronization signal, and the total number of lines is set for the frame synchronization signal. When the count value of a line or frame synchronization signal of a frame of image is unequal to the comparison value, an interrupt will be generated.</p>
</section>
<section id="cached-image-information">
<h3><span class="section-number">13.3.7. </span>Cached Image Information<a class="headerlink" href="#cached-image-information" title="Permalink to this headline"></a></h3>
<p>The module has four FIFOs to record the address and size of images. Every time this module completely writes a frame into the memory, it will record the start address and image size of this frame of image in FIFO. However, when the memory is insufficient or four FIFOs are full, it will automatically discard the information of the incoming image. In the part where the image information has been taken out, the oldest image information will be removed by performing the pop operation through APB. Then, FIFO will automatically push data to ensure the timing of the image information in FIFO, as shown below:</p>
<figure class="align-center" id="id3">
<img alt="../_images/CamFrameFIFO.svg" src="../_images/CamFrameFIFO.svg" /><figcaption>
<p><span class="caption-number">Fig. 13.3 </span><span class="caption-text">FIFO Framework</span><a class="headerlink" href="#id3" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
<section id="multiple-interrupts-separately-configured">
<h3><span class="section-number">13.3.8. </span>Multiple Interrupts (Separately Configured)<a class="headerlink" href="#multiple-interrupts-separately-configured" title="Permalink to this headline"></a></h3>
<ol class="upperalpha simple">
<li><p>Normal interrupt: You can set to generate an interrupt after a fixed number of images are written</p></li>
<li><p>Memory interrupt: When the memory is rewritten, an interrupt will be generated</p></li>
</ol>
<figure class="align-center" id="id4">
<img alt="../_images/CamMem.svg" src="../_images/CamMem.svg" /><figcaption>
<p><span class="caption-number">Fig. 13.4 </span><span class="caption-text">Memory</span><a class="headerlink" href="#id4" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<ol class="upperalpha simple" start="3">
<li><p>Frame interrupt: When there are more than 4 unprocessed images, an interrupt will be generated</p></li>
<li><p>FIFO interrupt: When the bus is too late to be written into memory and FIFO overflows, an interrupt will be generated</p></li>
<li><p>Hsync interrupt: When the number of pixels in a line in a frame of image is unequal to the set value, an interrupt will be generated</p></li>
<li><p>Vsync interrupt: When the total number of lines of a frame of image is unequal to the set value, an interrupt will be generated</p></li>
</ol>
</section>
</section>
<section id="register-description">
<h2><span class="section-number">13.4. </span>Register description<a class="headerlink" href="#register-description" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 66%" />
<col style="width: 34%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Name</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp2axi-configue">dvp2axi_configue</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp2axi-addr-start">dvp2axi_addr_start</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp2axi-mem-bcnt">dvp2axi_mem_bcnt</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp-status-and-error">dvp_status_and_error</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp2axi-frame-bcnt">dvp2axi_frame_bcnt</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp-frame-fifo-pop">dvp_frame_fifo_pop</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp2axi-frame-vld">dvp2axi_frame_vld</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp2axi-frame-period">dvp2axi_frame_period</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp2axi-misc">dvp2axi_misc</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp2axi-hsync-crop">dvp2axi_hsync_crop</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp2axi-vsync-crop">dvp2axi_vsync_crop</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp2axi-fram-exm">dvp2axi_fram_exm</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#frame-start-addr0">frame_start_addr0</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#frame-start-addr1">frame_start_addr1</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#frame-start-addr2">frame_start_addr2</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#frame-start-addr3">frame_start_addr3</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#frame-id-sts01">frame_id_sts01</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#frame-id-sts23">frame_id_sts23</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp-debug">dvp_debug</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp-dummy-reg">dvp_dummy_reg</a></p></td>
<td></td>
</tr>
</tbody>
</table>
<section id="dvp2axi-configue">
<h3><span class="section-number">13.4.1. </span>dvp2axi_configue<a class="headerlink" href="#dvp2axi-configue" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012000</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_configue.svg" src="../_images/dvp2axi_dvp2axi_configue.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_dvp_wait_cycle</p></td>
<td><p>r/w</p></td>
<td><p>8’h40</p></td>
<td><p>Cycles in FSM Wait mode</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>23</p></td>
<td rowspan="3"><p>reg_v_subsample_pol</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>DVP2BUS vertical sub-sampling polarity</p>
<p>1’b0: Odd lines are masked</p>
<p>1’b1: Even lines are masked</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_v_subsample_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>DVP2BUS vertical sub-sampling enable</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_dvp_pix_clk_cg</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>DVP pix clk gate</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>19</p></td>
<td rowspan="3"><p>reg_dvp_data_bsel</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Byte select signal for DVP 8-bit mode, don’t care if reg_dvp_data_8bit is disabled</p>
<p>1’b0: Select the lower byte of pix_data</p>
<p>1’b1: Select the upper byte of pix_data</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="7"><p>18:16</p></td>
<td rowspan="7"><p>reg_dvp_data_mode</p></td>
<td rowspan="7"><p>r/w</p></td>
<td rowspan="7"><p>3’b0</p></td>
<td rowspan="7"><p>DVP 8-bit mode enable</p>
<p>3’d0: DVP pix_data is 16-bit wide</p>
<p>3’d1: DVP pix_data is 24-bit mode</p>
<p>3’d2: DVP pix_data is 24-comp-16-bit mode</p>
<p>3’d3: DVP pix_data is 24-exp-32-bit mode</p>
<p>3’d4: DVP pix_data is 8-bit wide</p>
<p>Others - Reserved</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>15</p></td>
<td><p>reg_qos_sw</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>AXI Qos software mode value</p></td>
</tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>reg_qos_sw_mode</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>AXI QoS software mode enable</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>13</p></td>
<td rowspan="3"><p>reg_drop_even</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Only effect when reg_drop_en=1 :</p>
<p>1’b1 : Drop all even bytes</p>
<p>1’b0 : Drop all odd bytes</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>reg_drop_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Drop mode Enable</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>reg_hw_mode_fwrap</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>DVP2BUS HW mode with frame start address wrap to reg_addr_start</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>10:8</p></td>
<td rowspan="5"><p>reg_dvp_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>3’d0</p></td>
<td rowspan="5"><p>Image senosr mode selection:</p>
<p>3’d0-Vsync&amp;Hsync</p>
<p>3’d1-Vsync|Hsync</p>
<p>3’d2-Vsync</p>
<p>3’d3-Hsync</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>6:4</p></td>
<td rowspan="3"><p>reg_xlen</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>3’d3</p></td>
<td rowspan="3"><p>burst length setting</p>
<p>3’d0 - Single / 3’d1 - INCR4 / 3’d2 - INCR8</p>
<p>3’d3 - INCR16 / 3’d5 - INCR32 / 3’d6 - INCR64</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>reg_line_vld_pol</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Image sensor line valid polarity, 1’b0 - Activel low, 1’b1 - Active high</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>reg_fram_vld_pol</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Image sensor frame valid polarity, 1’b0 - Activel low, 1’b1 - Active high</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_sw_mode</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>DVP2BUS SW manual mode (don’t care if reg_swap_mode is enabled)</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_dvp_enable</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>module enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-addr-start">
<h3><span class="section-number">13.4.2. </span>dvp2axi_addr_start<a class="headerlink" href="#dvp2axi-addr-start" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012004</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_addr_start.svg" src="../_images/dvp2axi_dvp2axi_addr_start.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>reg_addr_start</p></td>
<td><p>r/w</p></td>
<td><p>32’h80000000</p></td>
<td><p>AXI start address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-mem-bcnt">
<h3><span class="section-number">13.4.3. </span>dvp2axi_mem_bcnt<a class="headerlink" href="#dvp2axi-mem-bcnt" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012008</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_mem_bcnt.svg" src="../_images/dvp2axi_dvp2axi_mem_bcnt.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>reg_mem_burst_cnt</p></td>
<td><p>r/w</p></td>
<td><p>32’hC000</p></td>
<td><p>AXI burst cnt before wrap to “reg_addr_start”</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp-status-and-error">
<h3><span class="section-number">13.4.4. </span>dvp_status_and_error<a class="headerlink" href="#dvp-status-and-error" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x3001200c</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp_status_and_error.svg" src="../_images/dvp2axi_dvp_status_and_error.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:30</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>st_dvp_idle</p></td>
<td><p>r</p></td>
<td><p>1’b1</p></td>
<td><p>DVP2BUS asynchronous fifo idle status</p></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>axi_idle</p></td>
<td><p>r</p></td>
<td><p>1’b1</p></td>
<td><p>DVP2BUS AHB idle status</p></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>st_bus_flsh</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>DVP in flush state</p></td>
</tr>
<tr class="row-even"><td><p>26</p></td>
<td><p>st_bus_wait</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>DVP in wait state</p></td>
</tr>
<tr class="row-odd"><td><p>25</p></td>
<td><p>st_bus_func</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>DVP in functional state</p></td>
</tr>
<tr class="row-even"><td><p>24</p></td>
<td><p>st_bus_idle</p></td>
<td><p>r</p></td>
<td><p>1’b1</p></td>
<td><p>DVP in idle state</p></td>
</tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>sts_vcnt_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Vsync valid line count non-match interrupt status</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>sts_hcnt_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Hsync valid pixel count non-match interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20:16</p></td>
<td><p>frame_valid_cnt</p></td>
<td><p>r</p></td>
<td><p>5’d0</p></td>
<td><p>Frame counts in memory before read out in SW mode</p></td>
</tr>
<tr class="row-odd"><td><p>15</p></td>
<td><p>sts_fifo_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>FIFO OverWrite interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>sts_frame_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Frame OverWrite interrupt status</p></td>
</tr>
<tr class="row-odd"><td><p>13</p></td>
<td><p>sts_mem_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Memory OverWrite interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>sts_normal_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Normal Write interrupt status</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>reg_int_fifo_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>FIFO OverWrite interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>reg_int_frame_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Frame OverWrite interrupt enable</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>reg_int_mem_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Memory OverWrite interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>reg_int_normal_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Normal Write interrupt enable</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>reg_int_vcnt_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Vsync valid line count match interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>reg_int_hcnt_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Hsync valid pixel count match interrupt enable</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>4:0</p></td>
<td><p>reg_frame_cnt_trgr_int</p></td>
<td><p>r/w</p></td>
<td><p>5’d0</p></td>
<td><p>Frame to issue interrupt at SW Mode</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-frame-bcnt">
<h3><span class="section-number">13.4.5. </span>dvp2axi_frame_bcnt<a class="headerlink" href="#dvp2axi-frame-bcnt" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012010</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_frame_bcnt.svg" src="../_images/dvp2axi_dvp2axi_frame_bcnt.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>reg_frame_byte_cnt</p></td>
<td><p>r/w</p></td>
<td><p>32’h7e90</p></td>
<td><p>Single Frame byte cnt(Need pre-calculation)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp-frame-fifo-pop">
<h3><span class="section-number">13.4.6. </span>dvp_frame_fifo_pop<a class="headerlink" href="#dvp-frame-fifo-pop" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012014</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp_frame_fifo_pop.svg" src="../_images/dvp2axi_dvp_frame_fifo_pop.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:10</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>reg_int_vcnt_clr</p></td>
<td><p>w1p</p></td>
<td><p>1’d0</p></td>
<td><p>Interrupt clear</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>reg_int_hcnt_clr</p></td>
<td><p>w1p</p></td>
<td><p>1’d0</p></td>
<td><p>Interrupt clear</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>reg_int_fifo_clr</p></td>
<td><p>w1p</p></td>
<td><p>1’d0</p></td>
<td><p>Interrupt clear</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>reg_int_frame_clr</p></td>
<td><p>w1p</p></td>
<td><p>1’d0</p></td>
<td><p>Interrupt clear</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>reg_int_mem_clr</p></td>
<td><p>w1p</p></td>
<td><p>1’d0</p></td>
<td><p>Interrupt clear</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>reg_int_normal_clr</p></td>
<td><p>w1p</p></td>
<td><p>1’d0</p></td>
<td><p>Interrupt clear</p></td>
</tr>
<tr class="row-odd"><td><p>3:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>rfifo_pop</p></td>
<td><p>w1p</p></td>
<td><p>1’b0</p></td>
<td><p>Write this bit will trigger fifo pop</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-frame-vld">
<h3><span class="section-number">13.4.7. </span>dvp2axi_frame_vld<a class="headerlink" href="#dvp2axi-frame-vld" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012018</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_frame_vld.svg" src="../_images/dvp2axi_dvp2axi_frame_vld.svg" /></figure>
</section>
<section id="dvp2axi-frame-period">
<h3><span class="section-number">13.4.8. </span>dvp2axi_frame_period<a class="headerlink" href="#dvp2axi-frame-period" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x3001201c</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_frame_period.svg" src="../_images/dvp2axi_dvp2axi_frame_period.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4:0</p></td>
<td><p>reg_frame_period</p></td>
<td><p>r/w</p></td>
<td><p>5’h0</p></td>
<td><p>Frame period cnt. (EX. Set this register 0, the period is 1)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-misc">
<h3><span class="section-number">13.4.9. </span>dvp2axi_misc<a class="headerlink" href="#dvp2axi-misc" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012020</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_misc.svg" src="../_images/dvp2axi_dvp2axi_misc.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:11</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="7"><p>10:8</p></td>
<td rowspan="7"><p>reg_format_565</p></td>
<td rowspan="7"><p>r/w</p></td>
<td rowspan="7"><p>3’d0</p></td>
<td rowspan="7"><p>Only work when reg_dvp_data_mode=2 (24-comp-16-bit mode)</p>
<p>3’d0: B2(5)B1(6)B0(5)</p>
<p>3’d1: B1(5)B2(6)B0(5)</p>
<p>3’d2: B2(5)B0(6)B1(5)</p>
<p>3’d3: B0(5)B2(6)B1(5)</p>
<p>3’d4: B1(5)B0(6)B2(5)</p>
<p>3’d5: B0(5)B1(6)B2(5)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>7:0</p></td>
<td rowspan="2"><p>reg_alpha</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>8’h0</p></td>
<td rowspan="2"><p>Only work when “reg_dvp_data_mode==2’d3(DVP pix_data is 24-exp-32-bit mode)”</p>
<p>The value of [31:24]</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="dvp2axi-hsync-crop">
<h3><span class="section-number">13.4.10. </span>dvp2axi_hsync_crop<a class="headerlink" href="#dvp2axi-hsync-crop" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012030</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_hsync_crop.svg" src="../_images/dvp2axi_dvp2axi_hsync_crop.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>reg_hsync_act_start</p></td>
<td><p>r/w</p></td>
<td><p>16’h0</p></td>
<td><p>Valid hsync start cnt</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>reg_hsync_act_end</p></td>
<td><p>r/w</p></td>
<td><p>16’hFFFF</p></td>
<td><p>Valid hsync end cnt</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-vsync-crop">
<h3><span class="section-number">13.4.11. </span>dvp2axi_vsync_crop<a class="headerlink" href="#dvp2axi-vsync-crop" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012034</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_vsync_crop.svg" src="../_images/dvp2axi_dvp2axi_vsync_crop.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>reg_vsync_act_start</p></td>
<td><p>r/w</p></td>
<td><p>16’h0</p></td>
<td><p>Valid vsync start cnt</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>reg_vsync_act_end</p></td>
<td><p>r/w</p></td>
<td><p>16’hFFFF</p></td>
<td><p>Valid vsync end cnt</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-fram-exm">
<h3><span class="section-number">13.4.12. </span>dvp2axi_fram_exm<a class="headerlink" href="#dvp2axi-fram-exm" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012038</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_fram_exm.svg" src="../_images/dvp2axi_dvp2axi_fram_exm.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>reg_total_vcnt</p></td>
<td><p>r/w</p></td>
<td><p>16’h0</p></td>
<td><p>Total valid line count in a frame</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>reg_total_hcnt</p></td>
<td><p>r/w</p></td>
<td><p>16’h0</p></td>
<td><p>Total valid pix count in a line</p></td>
</tr>
</tbody>
</table>
</section>
<section id="frame-start-addr0">
<h3><span class="section-number">13.4.13. </span>frame_start_addr0<a class="headerlink" href="#frame-start-addr0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012040</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_frame_start_addr0.svg" src="../_images/dvp2axi_frame_start_addr0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>frame_start_addr_0</p></td>
<td><p>r</p></td>
<td><p>32’d0</p></td>
<td><p>DVP2BUS PIC 0 Start address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="frame-start-addr1">
<h3><span class="section-number">13.4.14. </span>frame_start_addr1<a class="headerlink" href="#frame-start-addr1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012048</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_frame_start_addr1.svg" src="../_images/dvp2axi_frame_start_addr1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>frame_start_addr_1</p></td>
<td><p>r</p></td>
<td><p>32’d0</p></td>
<td><p>DVP2BUS PIC 1 Start address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="frame-start-addr2">
<h3><span class="section-number">13.4.15. </span>frame_start_addr2<a class="headerlink" href="#frame-start-addr2" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012050</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_frame_start_addr2.svg" src="../_images/dvp2axi_frame_start_addr2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>frame_start_addr_2</p></td>
<td><p>r</p></td>
<td><p>32’d0</p></td>
<td><p>DVP2BUS PIC 2 Start address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="frame-start-addr3">
<h3><span class="section-number">13.4.16. </span>frame_start_addr3<a class="headerlink" href="#frame-start-addr3" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012058</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_frame_start_addr3.svg" src="../_images/dvp2axi_frame_start_addr3.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>frame_start_addr_3</p></td>
<td><p>r</p></td>
<td><p>32’d0</p></td>
<td><p>DVP2BUS PIC 3 Start address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="frame-id-sts01">
<h3><span class="section-number">13.4.17. </span>frame_id_sts01<a class="headerlink" href="#frame-id-sts01" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012060</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_frame_id_sts01.svg" src="../_images/dvp2axi_frame_id_sts01.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>frame_id_1</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>DVP2BUS PIC 1 ID</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>frame_id_0</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>DVP2BUS PIC 0 ID</p></td>
</tr>
</tbody>
</table>
</section>
<section id="frame-id-sts23">
<h3><span class="section-number">13.4.18. </span>frame_id_sts23<a class="headerlink" href="#frame-id-sts23" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x30012064</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_frame_id_sts23.svg" src="../_images/dvp2axi_frame_id_sts23.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>frame_id_3</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>DVP2BUS PIC 3 ID</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>frame_id_2</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>DVP2BUS PIC 2 ID</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp-debug">
<h3><span class="section-number">13.4.19. </span>dvp_debug<a class="headerlink" href="#dvp-debug" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x300120f0</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp_debug.svg" src="../_images/dvp2axi_dvp_debug.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11:8</p></td>
<td><p>reg_id_latch_line</p></td>
<td><p>r/w</p></td>
<td><p>4’d5</p></td>
<td><p>ID latch timing (line count)</p></td>
</tr>
<tr class="row-even"><td><p>7:4</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>3:1</p></td>
<td><p>reg_dvp_dbg_sel</p></td>
<td><p>r/w</p></td>
<td><p>3’d0</p></td>
<td><p>DVP2BUS debgu flag selection</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_dvp_dbg_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>DVP2BUS debgu flag enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp-dummy-reg">
<h3><span class="section-number">13.4.20. </span>dvp_dummy_reg<a class="headerlink" href="#dvp-dummy-reg" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x300120fc</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp_dummy_reg.svg" src="../_images/dvp2axi_dvp_dummy_reg.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>RESERVED</p></td>
<td><p>rsvd</p></td>
<td><p>32’hf0f0f0f0</p></td>
<td><p>RESERVED</p></td>
</tr>
</tbody>
</table>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="DSI.html" class="btn btn-neutral float-left" title="12. DSI" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="IR.html" class="btn btn-neutral float-right" title="14. IR" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>