{
  "module_name": "qed_iro_hsi.h",
  "hash_id": "56c525354931e30c9c805d22bea6fb9194dbb1a513d942a45f4dd28f5dcfb3fd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/qlogic/qed/qed_iro_hsi.h",
  "human_readable_source": " \n \n\n#ifndef _QED_IRO_HSI_H\n#define _QED_IRO_HSI_H\n\n#include <linux/types.h>\n\nenum {\n\tIRO_YSTORM_FLOW_CONTROL_MODE_GTT,\n\tIRO_PSTORM_PKT_DUPLICATION_CFG,\n\tIRO_TSTORM_PORT_STAT,\n\tIRO_TSTORM_LL2_PORT_STAT,\n\tIRO_TSTORM_PKT_DUPLICATION_CFG,\n\tIRO_USTORM_VF_PF_CHANNEL_READY_GTT,\n\tIRO_USTORM_FLR_FINAL_ACK_GTT,\n\tIRO_USTORM_EQE_CONS_GTT,\n\tIRO_USTORM_ETH_QUEUE_ZONE_GTT,\n\tIRO_USTORM_COMMON_QUEUE_CONS_GTT,\n\tIRO_XSTORM_PQ_INFO,\n\tIRO_XSTORM_INTEG_TEST_DATA,\n\tIRO_YSTORM_INTEG_TEST_DATA,\n\tIRO_PSTORM_INTEG_TEST_DATA,\n\tIRO_TSTORM_INTEG_TEST_DATA,\n\tIRO_MSTORM_INTEG_TEST_DATA,\n\tIRO_USTORM_INTEG_TEST_DATA,\n\tIRO_XSTORM_OVERLAY_BUF_ADDR,\n\tIRO_YSTORM_OVERLAY_BUF_ADDR,\n\tIRO_PSTORM_OVERLAY_BUF_ADDR,\n\tIRO_TSTORM_OVERLAY_BUF_ADDR,\n\tIRO_MSTORM_OVERLAY_BUF_ADDR,\n\tIRO_USTORM_OVERLAY_BUF_ADDR,\n\tIRO_TSTORM_LL2_RX_PRODS_GTT,\n\tIRO_CORE_LL2_TSTORM_PER_QUEUE_STAT,\n\tIRO_CORE_LL2_USTORM_PER_QUEUE_STAT,\n\tIRO_CORE_LL2_PSTORM_PER_QUEUE_STAT,\n\tIRO_MSTORM_QUEUE_STAT,\n\tIRO_MSTORM_TPA_TIMEOUT_US,\n\tIRO_MSTORM_ETH_VF_PRODS,\n\tIRO_MSTORM_ETH_PF_PRODS_GTT,\n\tIRO_MSTORM_ETH_PF_STAT,\n\tIRO_USTORM_QUEUE_STAT,\n\tIRO_USTORM_ETH_PF_STAT,\n\tIRO_PSTORM_QUEUE_STAT,\n\tIRO_PSTORM_ETH_PF_STAT,\n\tIRO_PSTORM_CTL_FRAME_ETHTYPE_GTT,\n\tIRO_TSTORM_ETH_PRS_INPUT,\n\tIRO_ETH_RX_RATE_LIMIT,\n\tIRO_TSTORM_ETH_RSS_UPDATE_GTT,\n\tIRO_XSTORM_ETH_QUEUE_ZONE_GTT,\n\tIRO_YSTORM_TOE_CQ_PROD,\n\tIRO_USTORM_TOE_CQ_PROD,\n\tIRO_USTORM_TOE_GRQ_PROD,\n\tIRO_TSTORM_SCSI_CMDQ_CONS_GTT,\n\tIRO_TSTORM_SCSI_BDQ_EXT_PROD_GTT,\n\tIRO_MSTORM_SCSI_BDQ_EXT_PROD_GTT,\n\tIRO_TSTORM_ISCSI_RX_STATS,\n\tIRO_MSTORM_ISCSI_RX_STATS,\n\tIRO_USTORM_ISCSI_RX_STATS,\n\tIRO_XSTORM_ISCSI_TX_STATS,\n\tIRO_YSTORM_ISCSI_TX_STATS,\n\tIRO_PSTORM_ISCSI_TX_STATS,\n\tIRO_TSTORM_FCOE_RX_STATS,\n\tIRO_PSTORM_FCOE_TX_STATS,\n\tIRO_PSTORM_RDMA_QUEUE_STAT,\n\tIRO_TSTORM_RDMA_QUEUE_STAT,\n\tIRO_XSTORM_RDMA_ASSERT_LEVEL,\n\tIRO_YSTORM_RDMA_ASSERT_LEVEL,\n\tIRO_PSTORM_RDMA_ASSERT_LEVEL,\n\tIRO_TSTORM_RDMA_ASSERT_LEVEL,\n\tIRO_MSTORM_RDMA_ASSERT_LEVEL,\n\tIRO_USTORM_RDMA_ASSERT_LEVEL,\n\tIRO_XSTORM_IWARP_RXMIT_STATS,\n\tIRO_TSTORM_ROCE_EVENTS_STAT,\n\tIRO_YSTORM_ROCE_DCQCN_RECEIVED_STATS,\n\tIRO_YSTORM_ROCE_ERROR_STATS,\n\tIRO_PSTORM_ROCE_DCQCN_SENT_STATS,\n\tIRO_USTORM_ROCE_CQE_STATS,\n};\n\n \n\n#define CORE_LL2_PSTORM_PER_QUEUE_STAT_OFFSET(core_tx_stats_id) \\\n\t(IRO[IRO_CORE_LL2_PSTORM_PER_QUEUE_STAT].base           \\\n\t+ ((core_tx_stats_id) * IRO[IRO_CORE_LL2_PSTORM_PER_QUEUE_STAT].m1))\n#define CORE_LL2_PSTORM_PER_QUEUE_STAT_SIZE \\\n\t\t\t\t(IRO[IRO_CORE_LL2_PSTORM_PER_QUEUE_STAT].size)\n\n \n#define CORE_LL2_TSTORM_PER_QUEUE_STAT_OFFSET(core_rx_queue_id) \\\n\t(IRO[IRO_CORE_LL2_TSTORM_PER_QUEUE_STAT].base           \\\n\t + ((core_rx_queue_id) * IRO[IRO_CORE_LL2_TSTORM_PER_QUEUE_STAT].m1))\n#define CORE_LL2_TSTORM_PER_QUEUE_STAT_SIZE \\\n\t\t\t\t(IRO[IRO_CORE_LL2_TSTORM_PER_QUEUE_STAT].size)\n\n \n#define CORE_LL2_USTORM_PER_QUEUE_STAT_OFFSET(core_rx_queue_id) \\\n\t(IRO[IRO_CORE_LL2_USTORM_PER_QUEUE_STAT].base           \\\n\t + ((core_rx_queue_id) * IRO[IRO_CORE_LL2_USTORM_PER_QUEUE_STAT].m1))\n#define CORE_LL2_USTORM_PER_QUEUE_STAT_SIZE \\\n\t\t\t\t(IRO[IRO_CORE_LL2_USTORM_PER_QUEUE_STAT].size)\n\n \n#define ETH_RX_RATE_LIMIT_OFFSET(pf_id)  \\\n\t(IRO[IRO_ETH_RX_RATE_LIMIT].base \\\n\t + ((pf_id) * IRO[IRO_ETH_RX_RATE_LIMIT].m1))\n#define ETH_RX_RATE_LIMIT_SIZE (IRO[IRO_ETH_RX_RATE_LIMIT].size)\n\n \n#define MSTORM_ETH_PF_PRODS_GTT_OFFSET(queue_id) \\\n\t(IRO[IRO_MSTORM_ETH_PF_PRODS_GTT].base   \\\n\t + ((queue_id) * IRO[IRO_MSTORM_ETH_PF_PRODS_GTT].m1))\n#define MSTORM_ETH_PF_PRODS_GTT_SIZE (IRO[IRO_MSTORM_ETH_PF_PRODS_GTT].size)\n\n \n#define MSTORM_ETH_PF_STAT_OFFSET(pf_id)  \\\n\t(IRO[IRO_MSTORM_ETH_PF_STAT].base \\\n\t + ((pf_id) * IRO[IRO_MSTORM_ETH_PF_STAT].m1))\n#define MSTORM_ETH_PF_STAT_SIZE (IRO[IRO_MSTORM_ETH_PF_STAT].size)\n\n \n#define MSTORM_ETH_VF_PRODS_OFFSET(vf_id, vf_queue_id) \\\n\t(IRO[IRO_MSTORM_ETH_VF_PRODS].base             \\\n\t + ((vf_id) * IRO[IRO_MSTORM_ETH_VF_PRODS].m1) \\\n\t + ((vf_queue_id) * IRO[IRO_MSTORM_ETH_VF_PRODS].m2))\n#define MSTORM_ETH_VF_PRODS_SIZE (IRO[IRO_MSTORM_ETH_VF_PRODS].size)\n\n \n#define MSTORM_INTEG_TEST_DATA_OFFSET (IRO[IRO_MSTORM_INTEG_TEST_DATA].base)\n#define MSTORM_INTEG_TEST_DATA_SIZE (IRO[IRO_MSTORM_INTEG_TEST_DATA].size)\n\n \n#define MSTORM_ISCSI_RX_STATS_OFFSET(storage_func_id) \\\n\t(IRO[IRO_MSTORM_ISCSI_RX_STATS].base          \\\n\t + ((storage_func_id) * IRO[IRO_MSTORM_ISCSI_RX_STATS].m1))\n#define MSTORM_ISCSI_RX_STATS_SIZE (IRO[IRO_MSTORM_ISCSI_RX_STATS].size)\n\n \n#define MSTORM_OVERLAY_BUF_ADDR_OFFSET (IRO[IRO_MSTORM_OVERLAY_BUF_ADDR].base)\n#define MSTORM_OVERLAY_BUF_ADDR_SIZE (IRO[IRO_MSTORM_OVERLAY_BUF_ADDR].size)\n\n \n#define MSTORM_QUEUE_STAT_OFFSET(stat_counter_id) \\\n\t(IRO[IRO_MSTORM_QUEUE_STAT].base          \\\n\t + ((stat_counter_id) * IRO[IRO_MSTORM_QUEUE_STAT].m1))\n#define MSTORM_QUEUE_STAT_SIZ (IRO[IRO_MSTORM_QUEUE_STAT].size)\n\n \n#define MSTORM_RDMA_ASSERT_LEVEL_OFFSET(pf_id)  \\\n\t(IRO[IRO_MSTORM_RDMA_ASSERT_LEVEL].base \\\n\t + ((pf_id) * IRO[IRO_MSTORM_RDMA_ASSERT_LEVEL].m1))\n#define MSTORM_RDMA_ASSERT_LEVEL_SIZE (IRO[IRO_MSTORM_RDMA_ASSERT_LEVEL].size)\n\n \n#define MSTORM_SCSI_BDQ_EXT_PROD_GTT_OFFSET(storage_func_id, bdq_id)      \\\n\t(IRO[IRO_MSTORM_SCSI_BDQ_EXT_PROD_GTT].base                       \\\n\t + ((storage_func_id) * IRO[IRO_MSTORM_SCSI_BDQ_EXT_PROD_GTT].m1) \\\n\t + ((bdq_id) * IRO[IRO_MSTORM_SCSI_BDQ_EXT_PROD_GTT].m2))\n#define MSTORM_SCSI_BDQ_EXT_PROD_GTT_SIZE \\\n\t\t\t\t(IRO[IRO_MSTORM_SCSI_BDQ_EXT_PROD_GTT].size)\n\n \n#define MSTORM_TPA_TIMEOUT_US_OFFSET (IRO[IRO_MSTORM_TPA_TIMEOUT_US].base)\n#define MSTORM_TPA_TIMEOUT_US_SIZE (IRO[IRO_MSTORM_TPA_TIMEOUT_US].size)\n\n \n#define PSTORM_CTL_FRAME_ETHTYPE_GTT_OFFSET(ethtype_id) \\\n\t(IRO[IRO_PSTORM_CTL_FRAME_ETHTYPE_GTT].base     \\\n\t + ((ethtype_id) * IRO[IRO_PSTORM_CTL_FRAME_ETHTYPE_GTT].m1))\n#define PSTORM_CTL_FRAME_ETHTYPE_GTT_SIZE \\\n\t\t\t\t(IRO[IRO_PSTORM_CTL_FRAME_ETHTYPE_GTT].size)\n\n \n#define PSTORM_ETH_PF_STAT_OFFSET(pf_id)  \\\n\t(IRO[IRO_PSTORM_ETH_PF_STAT].base \\\n\t + ((pf_id) * IRO[IRO_PSTORM_ETH_PF_STAT].m1))\n#define PSTORM_ETH_PF_STAT_SIZE (IRO[IRO_PSTORM_ETH_PF_STAT].size)\n\n \n#define PSTORM_FCOE_TX_STATS_OFFSET(pf_id)  \\\n\t(IRO[IRO_PSTORM_FCOE_TX_STATS].base \\\n\t + ((pf_id) * IRO[IRO_PSTORM_FCOE_TX_STATS].m1))\n#define PSTORM_FCOE_TX_STATS_SIZE (IRO[IRO_PSTORM_FCOE_TX_STATS].size)\n\n \n#define PSTORM_INTEG_TEST_DATA_OFFSET (IRO[IRO_PSTORM_INTEG_TEST_DATA].base)\n#define PSTORM_INTEG_TEST_DATA_SIZE (IRO[IRO_PSTORM_INTEG_TEST_DATA].size)\n\n \n#define PSTORM_ISCSI_TX_STATS_OFFSET(storage_func_id) \\\n\t(IRO[IRO_PSTORM_ISCSI_TX_STATS].base          \\\n\t + ((storage_func_id) * IRO[IRO_PSTORM_ISCSI_TX_STATS].m1))\n#define PSTORM_ISCSI_TX_STATS_SIZE (IRO[IRO_PSTORM_ISCSI_TX_STATS].size)\n\n \n#define PSTORM_OVERLAY_BUF_ADDR_OFFSET (IRO[IRO_PSTORM_OVERLAY_BUF_ADDR].base)\n#define PSTORM_OVERLAY_BUF_ADDR_SIZE (IRO[IRO_PSTORM_OVERLAY_BUF_ADDR].size)\n\n \n#define PSTORM_PKT_DUPLICATION_CFG_OFFSET(pf_id) \\\n\t(IRO[IRO_PSTORM_PKT_DUPLICATION_CFG].base \\\n\t+ ((pf_id) * IRO[IRO_PSTORM_PKT_DUPLICATION_CFG].m1))\n#define PSTORM_PKT_DUPLICATION_CFG_SIZE \\\n\t\t\t\t(IRO[IRO_PSTORM_PKT_DUPLICATION_CFG].size)\n\n \n#define PSTORM_QUEUE_STAT_OFFSET(stat_counter_id) \\\n\t(IRO[IRO_PSTORM_QUEUE_STAT].base          \\\n\t + ((stat_counter_id) * IRO[IRO_PSTORM_QUEUE_STAT].m1))\n#define PSTORM_QUEUE_STAT_SIZE (IRO[IRO_PSTORM_QUEUE_STAT].size)\n\n \n#define PSTORM_RDMA_ASSERT_LEVEL_OFFSET(pf_id)  \\\n\t(IRO[IRO_PSTORM_RDMA_ASSERT_LEVEL].base \\\n\t + ((pf_id) * IRO[IRO_PSTORM_RDMA_ASSERT_LEVEL].m1))\n#define PSTORM_RDMA_ASSERT_LEVEL_SIZE (IRO[IRO_PSTORM_RDMA_ASSERT_LEVEL].size)\n\n \n#define PSTORM_RDMA_QUEUE_STAT_OFFSET(rdma_stat_counter_id) \\\n\t(IRO[IRO_PSTORM_RDMA_QUEUE_STAT].base               \\\n\t + ((rdma_stat_counter_id) * IRO[IRO_PSTORM_RDMA_QUEUE_STAT].m1))\n#define PSTORM_RDMA_QUEUE_STAT_SIZE (IRO[IRO_PSTORM_RDMA_QUEUE_STAT].size)\n\n \n#define PSTORM_ROCE_DCQCN_SENT_STATS_OFFSET(roce_pf_id) \\\n\t(IRO[IRO_PSTORM_ROCE_DCQCN_SENT_STATS].base     \\\n\t + ((roce_pf_id) * IRO[IRO_PSTORM_ROCE_DCQCN_SENT_STATS].m1))\n#define PSTORM_ROCE_DCQCN_SENT_STATS_SIZE \\\n\t\t\t\t(IRO[IRO_PSTORM_ROCE_DCQCN_SENT_STATS].size)\n\n \n#define TSTORM_ETH_PRS_INPUT_OFFSET (IRO[IRO_TSTORM_ETH_PRS_INPUT].base)\n#define TSTORM_ETH_PRS_INPUT_SIZE (IRO[IRO_TSTORM_ETH_PRS_INPUT].size)\n\n \n#define TSTORM_ETH_RSS_UPDATE_GTT_OFFSET(pf_id)  \\\n\t(IRO[IRO_TSTORM_ETH_RSS_UPDATE_GTT].base \\\n\t + ((pf_id) * IRO[IRO_TSTORM_ETH_RSS_UPDATE_GTT].m1))\n#define TSTORM_ETH_RSS_UPDATE_GTT_SIZE\\\n\t\t\t\t(IRO[IRO_TSTORM_ETH_RSS_UPDATE_GTT].size)\n\n \n#define TSTORM_FCOE_RX_STATS_OFFSET(pf_id)  \\\n\t(IRO[IRO_TSTORM_FCOE_RX_STATS].base \\\n\t + ((pf_id) * IRO[IRO_TSTORM_FCOE_RX_STATS].m1))\n#define TSTORM_FCOE_RX_STATS_SIZE (IRO[IRO_TSTORM_FCOE_RX_STATS].size)\n\n \n#define TSTORM_INTEG_TEST_DATA_OFFSET (IRO[IRO_TSTORM_INTEG_TEST_DATA].base)\n#define TSTORM_INTEG_TEST_DATA_SIZE (IRO[IRO_TSTORM_INTEG_TEST_DATA].size)\n\n \n#define TSTORM_ISCSI_RX_STATS_OFFSET(storage_func_id) \\\n\t(IRO[IRO_TSTORM_ISCSI_RX_STATS].base          \\\n\t + ((storage_func_id) * IRO[IRO_TSTORM_ISCSI_RX_STATS].m1))\n#define TSTORM_ISCSI_RX_STATS_SIZE (IRO[IRO_TSTORM_ISCSI_RX_STATS].size)\n\n \n#define TSTORM_LL2_PORT_STAT_OFFSET(port_id) \\\n\t(IRO[IRO_TSTORM_LL2_PORT_STAT].base  \\\n\t + ((port_id) * IRO[IRO_TSTORM_LL2_PORT_STAT].m1))\n#define TSTORM_LL2_PORT_STAT_SIZE (IRO[IRO_TSTORM_LL2_PORT_STAT].size)\n\n \n#define TSTORM_LL2_RX_PRODS_GTT_OFFSET(core_rx_queue_id) \\\n\t(IRO[IRO_TSTORM_LL2_RX_PRODS_GTT].base           \\\n\t + ((core_rx_queue_id) * IRO[IRO_TSTORM_LL2_RX_PRODS_GTT].m1))\n#define TSTORM_LL2_RX_PRODS_GTT_SIZE (IRO[IRO_TSTORM_LL2_RX_PRODS_GTT].size)\n\n \n#define TSTORM_OVERLAY_BUF_ADDR_OFFSET\t(IRO[IRO_TSTORM_OVERLAY_BUF_ADDR].base)\n\n#define TSTORM_OVERLAY_BUF_ADDR_SIZE (IRO[IRO_TSTORM_OVERLAY_BUF_ADDR].size)\n\n \n#define TSTORM_PKT_DUPLICATION_CFG_OFFSET(pf_id)  \\\n\t(IRO[IRO_TSTORM_PKT_DUPLICATION_CFG].base \\\n\t+ ((pf_id) * IRO[IRO_TSTORM_PKT_DUPLICATION_CFG].m1))\n#define TSTORM_PKT_DUPLICATION_CFG_SIZE \\\n\t\t\t\t(IRO[IRO_TSTORM_PKT_DUPLICATION_CFG].size)\n\n \n#define TSTORM_PORT_STAT_OFFSET(port_id) \\\n\t(IRO[IRO_TSTORM_PORT_STAT].base  \\\n\t + ((port_id) * IRO[IRO_TSTORM_PORT_STAT].m1))\n#define TSTORM_PORT_STAT_SIZE (IRO[IRO_TSTORM_PORT_STAT].size)\n\n \n#define TSTORM_RDMA_ASSERT_LEVEL_OFFSET(pf_id)  \\\n\t(IRO[IRO_TSTORM_RDMA_ASSERT_LEVEL].base \\\n\t + ((pf_id) * IRO[IRO_TSTORM_RDMA_ASSERT_LEVEL].m1))\n#define TSTORM_RDMA_ASSERT_LEVEL_SIZE (IRO[IRO_TSTORM_RDMA_ASSERT_LEVEL].size)\n\n \n#define TSTORM_RDMA_QUEUE_STAT_OFFSET(rdma_stat_counter_id) \\\n\t(IRO[IRO_TSTORM_RDMA_QUEUE_STAT].base               \\\n\t + ((rdma_stat_counter_id) * IRO[IRO_TSTORM_RDMA_QUEUE_STAT].m1))\n#define TSTORM_RDMA_QUEUE_STAT_SIZE (IRO[IRO_TSTORM_RDMA_QUEUE_STAT].size)\n\n \n#define TSTORM_ROCE_EVENTS_STAT_OFFSET(roce_pf_id) \\\n\t(IRO[IRO_TSTORM_ROCE_EVENTS_STAT].base     \\\n\t + ((roce_pf_id) * IRO[IRO_TSTORM_ROCE_EVENTS_STAT].m1))\n#define TSTORM_ROCE_EVENTS_STAT_SIZE (IRO[IRO_TSTORM_ROCE_EVENTS_STAT].size)\n\n \n#define TSTORM_SCSI_BDQ_EXT_PROD_GTT_OFFSET(storage_func_id, bdq_id)      \\\n\t(IRO[IRO_TSTORM_SCSI_BDQ_EXT_PROD_GTT].base                       \\\n\t + ((storage_func_id) * IRO[IRO_TSTORM_SCSI_BDQ_EXT_PROD_GTT].m1) \\\n\t + ((bdq_id) * IRO[IRO_TSTORM_SCSI_BDQ_EXT_PROD_GTT].m2))\n#define TSTORM_SCSI_BDQ_EXT_PROD_GTT_SIZE \\\n\t\t\t\t(IRO[IRO_TSTORM_SCSI_BDQ_EXT_PROD_GTT].size)\n\n \n#define TSTORM_SCSI_CMDQ_CONS_GTT_OFFSET(cmdq_queue_id) \\\n\t(IRO[IRO_TSTORM_SCSI_CMDQ_CONS_GTT].base        \\\n\t + ((cmdq_queue_id) * IRO[IRO_TSTORM_SCSI_CMDQ_CONS_GTT].m1))\n#define TSTORM_SCSI_CMDQ_CONS_GTT_SIZE \\\n\t\t\t\t(IRO[IRO_TSTORM_SCSI_CMDQ_CONS_GTT].size)\n\n \n#define USTORM_COMMON_QUEUE_CONS_GTT_OFFSET(queue_zone_id) \\\n\t(IRO[IRO_USTORM_COMMON_QUEUE_CONS_GTT].base        \\\n\t + ((queue_zone_id) * IRO[IRO_USTORM_COMMON_QUEUE_CONS_GTT].m1))\n#define USTORM_COMMON_QUEUE_CONS_GTT_SIZE \\\n\t\t\t\t(IRO[IRO_USTORM_COMMON_QUEUE_CONS_GTT].size)\n\n \n#define USTORM_EQE_CONS_GTT_OFFSET(pf_id)  \\\n\t(IRO[IRO_USTORM_EQE_CONS_GTT].base \\\n\t + ((pf_id) * IRO[IRO_USTORM_EQE_CONS_GTT].m1))\n#define USTORM_EQE_CONS_GTT_SIZE (IRO[IRO_USTORM_EQE_CONS_GTT].size)\n\n \n#define USTORM_ETH_PF_STAT_OFFSET(pf_id)  \\\n\t(IRO[IRO_USTORM_ETH_PF_STAT].base \\\n\t + ((pf_id) * IRO[IRO_USTORM_ETH_PF_STAT].m1))\n#define USTORM_ETH_PF_STAT_SIZE\t(IRO[IRO_USTORM_ETH_PF_STAT].size)\n\n \n#define USTORM_ETH_QUEUE_ZONE_GTT_OFFSET(queue_zone_id) \\\n\t(IRO[IRO_USTORM_ETH_QUEUE_ZONE_GTT].base        \\\n\t + ((queue_zone_id) * IRO[IRO_USTORM_ETH_QUEUE_ZONE_GTT].m1))\n#define USTORM_ETH_QUEUE_ZONE_GTT_SIZE (IRO[IRO_USTORM_ETH_QUEUE_ZONE_GTT].size)\n\n \n#define USTORM_FLR_FINAL_ACK_GTT_OFFSET(pf_id)  \\\n\t(IRO[IRO_USTORM_FLR_FINAL_ACK_GTT].base \\\n\t + ((pf_id) * IRO[IRO_USTORM_FLR_FINAL_ACK_GTT].m1))\n#define USTORM_FLR_FINAL_ACK_GTT_SIZE (IRO[IRO_USTORM_FLR_FINAL_ACK_GTT].size)\n\n \n#define USTORM_INTEG_TEST_DATA_OFFSET (IRO[IRO_USTORM_INTEG_TEST_DATA].base)\n#define USTORM_INTEG_TEST_DATA_SIZE (IRO[IRO_USTORM_INTEG_TEST_DATA].size)\n\n \n#define USTORM_ISCSI_RX_STATS_OFFSET(storage_func_id) \\\n\t(IRO[IRO_USTORM_ISCSI_RX_STATS].base          \\\n\t + ((storage_func_id) * IRO[IRO_USTORM_ISCSI_RX_STATS].m1))\n#define USTORM_ISCSI_RX_STATS_SIZE (IRO[IRO_USTORM_ISCSI_RX_STATS].size)\n\n \n#define USTORM_OVERLAY_BUF_ADDR_OFFSET (IRO[IRO_USTORM_OVERLAY_BUF_ADDR].base)\n#define USTORM_OVERLAY_BUF_ADDR_SIZE (IRO[IRO_USTORM_OVERLAY_BUF_ADDR].size)\n\n \n#define USTORM_QUEUE_STAT_OFFSET(stat_counter_id) \\\n\t(IRO[IRO_USTORM_QUEUE_STAT].base          \\\n\t + ((stat_counter_id) * IRO[IRO_USTORM_QUEUE_STAT].m1))\n#define USTORM_QUEUE_STAT_SIZE (IRO[IRO_USTORM_QUEUE_STAT].size)\n\n \n#define USTORM_RDMA_ASSERT_LEVEL_OFFSET(pf_id)  \\\n\t(IRO[IRO_USTORM_RDMA_ASSERT_LEVEL].base \\\n\t + ((pf_id) * IRO[IRO_USTORM_RDMA_ASSERT_LEVEL].m1))\n#define USTORM_RDMA_ASSERT_LEVEL_SIZE (IRO[IRO_USTORM_RDMA_ASSERT_LEVEL].size)\n\n \n#define USTORM_ROCE_CQE_STATS_OFFSET(roce_pf_id) \\\n\t(IRO[IRO_USTORM_ROCE_CQE_STATS].base     \\\n\t + ((roce_pf_id) * IRO[IRO_USTORM_ROCE_CQE_STATS].m1))\n#define USTORM_ROCE_CQE_STATS_SIZE (IRO[IRO_USTORM_ROCE_CQE_STATS].size)\n\n \n#define USTORM_TOE_CQ_PROD_OFFSET(rss_id) \\\n\t(IRO[IRO_USTORM_TOE_CQ_PROD].base \\\n\t + ((rss_id) * IRO[IRO_USTORM_TOE_CQ_PROD].m1))\n#define USTORM_TOE_CQ_PROD_SIZE (IRO[IRO_USTORM_TOE_CQ_PROD].size)\n\n \n#define USTORM_TOE_GRQ_PROD_OFFSET(pf_id)  \\\n\t(IRO[IRO_USTORM_TOE_GRQ_PROD].base \\\n\t + ((pf_id) * IRO[IRO_USTORM_TOE_GRQ_PROD].m1))\n#define USTORM_TOE_GRQ_PROD_SIZE (IRO[IRO_USTORM_TOE_GRQ_PROD].size)\n\n \n#define USTORM_VF_PF_CHANNEL_READY_GTT_OFFSET(vf_id)  \\\n\t(IRO[IRO_USTORM_VF_PF_CHANNEL_READY_GTT].base \\\n\t + ((vf_id) * IRO[IRO_USTORM_VF_PF_CHANNEL_READY_GTT].m1))\n#define USTORM_VF_PF_CHANNEL_READY_GTT_SIZE \\\n\t\t\t\t(IRO[IRO_USTORM_VF_PF_CHANNEL_READY_GTT].size)\n\n \n#define XSTORM_ETH_QUEUE_ZONE_GTT_OFFSET(queue_id) \\\n\t(IRO[IRO_XSTORM_ETH_QUEUE_ZONE_GTT].base   \\\n\t + ((queue_id) * IRO[IRO_XSTORM_ETH_QUEUE_ZONE_GTT].m1))\n#define XSTORM_ETH_QUEUE_ZONE_GTT_SIZE (IRO[IRO_XSTORM_ETH_QUEUE_ZONE_GTT].size)\n\n \n#define XSTORM_INTEG_TEST_DATA_OFFSET (IRO[IRO_XSTORM_INTEG_TEST_DATA].base)\n#define XSTORM_INTEG_TEST_DATA_SIZE (IRO[IRO_XSTORM_INTEG_TEST_DATA].size)\n\n \n#define XSTORM_ISCSI_TX_STATS_OFFSET(storage_func_id) \\\n\t(IRO[IRO_XSTORM_ISCSI_TX_STATS].base          \\\n\t + ((storage_func_id) * IRO[IRO_XSTORM_ISCSI_TX_STATS].m1))\n#define XSTORM_ISCSI_TX_STATS_SIZE (IRO[IRO_XSTORM_ISCSI_TX_STATS].size)\n\n \n#define XSTORM_IWARP_RXMIT_STATS_OFFSET(pf_id)  \\\n\t(IRO[IRO_XSTORM_IWARP_RXMIT_STATS].base \\\n\t + ((pf_id) * IRO[IRO_XSTORM_IWARP_RXMIT_STATS].m1))\n#define XSTORM_IWARP_RXMIT_STATS_SIZE (IRO[IRO_XSTORM_IWARP_RXMIT_STATS].size)\n\n \n#define XSTORM_OVERLAY_BUF_ADDR_OFFSET (IRO[IRO_XSTORM_OVERLAY_BUF_ADDR].base)\n#define XSTORM_OVERLAY_BUF_ADDR_SIZE (IRO[IRO_XSTORM_OVERLAY_BUF_ADDR].size)\n\n \n#define XSTORM_PQ_INFO_OFFSET(pq_id)  \\\n\t(IRO[IRO_XSTORM_PQ_INFO].base \\\n\t + ((pq_id) * IRO[IRO_XSTORM_PQ_INFO].m1))\n#define XSTORM_PQ_INFO_SIZE (IRO[IRO_XSTORM_PQ_INFO].size)\n\n \n#define XSTORM_RDMA_ASSERT_LEVEL_OFFSET(pf_id)  \\\n\t(IRO[IRO_XSTORM_RDMA_ASSERT_LEVEL].base \\\n\t + ((pf_id) * IRO[IRO_XSTORM_RDMA_ASSERT_LEVEL].m1))\n#define XSTORM_RDMA_ASSERT_LEVEL_SIZE (IRO[IRO_XSTORM_RDMA_ASSERT_LEVEL].size)\n\n \n#define YSTORM_FLOW_CONTROL_MODE_GTT_OFFSET \\\n\t\t\t\t(IRO[IRO_YSTORM_FLOW_CONTROL_MODE_GTT].base)\n#define YSTORM_FLOW_CONTROL_MODE_GTT_SIZE \\\n\t\t\t\t(IRO[IRO_YSTORM_FLOW_CONTROL_MODE_GTT].size)\n\n \n#define YSTORM_INTEG_TEST_DATA_OFFSET (IRO[IRO_YSTORM_INTEG_TEST_DATA].base)\n#define YSTORM_INTEG_TEST_DATA_SIZE (IRO[IRO_YSTORM_INTEG_TEST_DATA].size)\n\n \n#define YSTORM_ISCSI_TX_STATS_OFFSET(storage_func_id) \\\n\t(IRO[IRO_YSTORM_ISCSI_TX_STATS].base          \\\n\t + ((storage_func_id) * IRO[IRO_YSTORM_ISCSI_TX_STATS].m1))\n#define YSTORM_ISCSI_TX_STATS_SIZE (IRO[IRO_YSTORM_ISCSI_TX_STATS].size)\n\n \n#define YSTORM_OVERLAY_BUF_ADDR_OFFSET (IRO[IRO_YSTORM_OVERLAY_BUF_ADDR].base)\n#define YSTORM_OVERLAY_BUF_ADDR_SIZE (IRO[IRO_YSTORM_OVERLAY_BUF_ADDR].size)\n\n \n#define YSTORM_RDMA_ASSERT_LEVEL_OFFSET(pf_id)  \\\n\t(IRO[IRO_YSTORM_RDMA_ASSERT_LEVEL].base \\\n\t + ((pf_id) * IRO[IRO_YSTORM_RDMA_ASSERT_LEVEL].m1))\n#define YSTORM_RDMA_ASSERT_LEVEL_SIZE (IRO[IRO_YSTORM_RDMA_ASSERT_LEVEL].size)\n\n \n#define YSTORM_ROCE_DCQCN_RECEIVED_STATS_OFFSET(roce_pf_id) \\\n\t(IRO[IRO_YSTORM_ROCE_DCQCN_RECEIVED_STATS].base     \\\n\t + ((roce_pf_id) * IRO[IRO_YSTORM_ROCE_DCQCN_RECEIVED_STATS].m1))\n#define YSTORM_ROCE_DCQCN_RECEIVED_STATS_SIZE \\\n\t\t\t(IRO[IRO_YSTORM_ROCE_DCQCN_RECEIVED_STATS].size)\n\n \n#define YSTORM_ROCE_ERROR_STATS_OFFSET(roce_pf_id) \\\n\t(IRO[IRO_YSTORM_ROCE_ERROR_STATS].base     \\\n\t + ((roce_pf_id) * IRO[IRO_YSTORM_ROCE_ERROR_STATS].m1))\n#define YSTORM_ROCE_ERROR_STATS_SIZE (IRO[IRO_YSTORM_ROCE_ERROR_STATS].size)\n\n \n#define YSTORM_TOE_CQ_PROD_OFFSET(rss_id) \\\n\t(IRO[IRO_YSTORM_TOE_CQ_PROD].base \\\n\t + ((rss_id) * IRO[IRO_YSTORM_TOE_CQ_PROD].m1))\n#define YSTORM_TOE_CQ_PROD_SIZE (IRO[IRO_YSTORM_TOE_CQ_PROD].size)\n\n \n#define E4_IRO_ARR_OFFSET    0\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}