<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='194' ll='196' type='bool llvm::SDep::isWeak() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='190'>/// Tests if this a weak dependence. Weak dependencies are considered DAG
    /// edges for height computation and other heuristics, but do not force
    /// ordering. Breaking a weak edge may require the scheduler to compensate,
    /// for example by inserting a copy.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='618' u='c' c='_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='655' u='c' c='_ZN4llvm13ScheduleDAGMI11releasePredEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='79' u='c' c='_ZL19fuseInstructionPairRN4llvm17ScheduleDAGInstrsERNS_5SUnitES3_'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='92' u='c' c='_ZL19fuseInstructionPairRN4llvm17ScheduleDAGInstrsERNS_5SUnitES3_'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='157' u='c' c='_ZN12_GLOBAL__N_111MacroFusion20scheduleAdjacentImplERN4llvm17ScheduleDAGInstrsERNS1_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='457' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='147' u='c' c='_ZN4llvm5SUnit7addPredERKNS_4SDepEb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='157' u='c' c='_ZN4llvm5SUnit7addPredERKNS_4SDepEb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='196' u='c' c='_ZN4llvm5SUnit10removePredERKNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='204' u='c' c='_ZN4llvm5SUnit10removePredERKNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp' l='125' u='c' c='_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNILPSched.cpp' l='278' u='c' c='_ZN12_GLOBAL__N_115GCNILPScheduler19releasePredecessorsEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='223' u='c' c='_ZN12_GLOBAL__N_118GCNMinRegScheduler17releaseSuccessorsEPKN4llvm5SUnitEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='456' u='c' c='_ZN4llvm15SIScheduleBlock15undoReleaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='466' u='c' c='_ZN4llvm15SIScheduleBlock11releaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='829' u='c' c='_ZN4llvm22SIScheduleBlockCreator32colorComputeReservedDependenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='871' u='c' c='_ZN4llvm22SIScheduleBlockCreator32colorComputeReservedDependenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='955' u='c' c='_ZN4llvm22SIScheduleBlockCreator32colorEndsAccordingToDependenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1025' u='c' c='_ZN4llvm22SIScheduleBlockCreator32colorMergeConstantLoadsNextGroupEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1046' u='c' c='_ZN4llvm22SIScheduleBlockCreator29colorMergeIfPossibleNextGroupEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1067' u='c' c='_ZN4llvm22SIScheduleBlockCreator44colorMergeIfPossibleNextGroupOnlyForReservedEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1099' u='c' c='_ZN4llvm22SIScheduleBlockCreator42colorMergeIfPossibleSmallGroupsToNextGroupEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1128' u='c' c='_ZN4llvm22SIScheduleBlockCreator25regroupNoUserInstructionsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1245' u='c' c='_ZN4llvm22SIScheduleBlockCreator22createBlocksForVariantENS_30SISchedulerBlockCreatorVariantE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1253' u='c' c='_ZN4llvm22SIScheduleBlockCreator22createBlocksForVariantENS_30SISchedulerBlockCreatorVariantE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1877' u='c' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
