Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:12:15 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postPlace.timing.rpt
| Design       : mkDelayWorker32B
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.951ns (67.543%)  route 0.457ns (32.457%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y20                                                      r  ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[30])
                                                      0.951     0.951 r  ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[30]
                         net (fo=2, estimated)        0.457     1.408    ars1/fifo_1/ram1/q_b[30]
    RAMB36_X7Y18         RAMB36E2                                     r  ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
    RAMB36_X7Y18                                                      r  ars1/fifo_1/ram1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[30])
                                                     -0.298     1.667    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.667    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  0.259    




