
Sensor_main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800100  0000080e  000008a2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000080e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800108  00800108  000008aa  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000008aa  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000001b0  00000000  00000000  000008da  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001df8  00000000  00000000  00000a8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000929  00000000  00000000  00002882  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000e9d  00000000  00000000  000031ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000052c  00000000  00000000  00004048  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000598  00000000  00000000  00004574  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000014cd  00000000  00000000  00004b0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000160  00000000  00000000  00005fd9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	96 c0       	rjmp	.+300    	; 0x12e <__ctors_end>
   2:	00 00       	nop
   4:	b1 c0       	rjmp	.+354    	; 0x168 <__bad_interrupt>
   6:	00 00       	nop
   8:	af c0       	rjmp	.+350    	; 0x168 <__bad_interrupt>
   a:	00 00       	nop
   c:	ad c0       	rjmp	.+346    	; 0x168 <__bad_interrupt>
   e:	00 00       	nop
  10:	ab c0       	rjmp	.+342    	; 0x168 <__bad_interrupt>
  12:	00 00       	nop
  14:	a9 c0       	rjmp	.+338    	; 0x168 <__bad_interrupt>
  16:	00 00       	nop
  18:	a7 c0       	rjmp	.+334    	; 0x168 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	a5 c0       	rjmp	.+330    	; 0x168 <__bad_interrupt>
  1e:	00 00       	nop
  20:	a3 c0       	rjmp	.+326    	; 0x168 <__bad_interrupt>
  22:	00 00       	nop
  24:	a1 c0       	rjmp	.+322    	; 0x168 <__bad_interrupt>
  26:	00 00       	nop
  28:	9f c0       	rjmp	.+318    	; 0x168 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	9d c0       	rjmp	.+314    	; 0x168 <__bad_interrupt>
  2e:	00 00       	nop
  30:	9b c0       	rjmp	.+310    	; 0x168 <__bad_interrupt>
  32:	00 00       	nop
  34:	99 c0       	rjmp	.+306    	; 0x168 <__bad_interrupt>
  36:	00 00       	nop
  38:	97 c0       	rjmp	.+302    	; 0x168 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	e1 c1       	rjmp	.+962    	; 0x400 <__vector_15>
  3e:	00 00       	nop
  40:	93 c0       	rjmp	.+294    	; 0x168 <__bad_interrupt>
  42:	00 00       	nop
  44:	91 c0       	rjmp	.+290    	; 0x168 <__bad_interrupt>
  46:	00 00       	nop
  48:	8f c0       	rjmp	.+286    	; 0x168 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	8d c0       	rjmp	.+282    	; 0x168 <__bad_interrupt>
  4e:	00 00       	nop
  50:	8b c0       	rjmp	.+278    	; 0x168 <__bad_interrupt>
  52:	00 00       	nop
  54:	89 c0       	rjmp	.+274    	; 0x168 <__bad_interrupt>
  56:	00 00       	nop
  58:	87 c0       	rjmp	.+270    	; 0x168 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	85 c0       	rjmp	.+266    	; 0x168 <__bad_interrupt>
  5e:	00 00       	nop
  60:	83 c0       	rjmp	.+262    	; 0x168 <__bad_interrupt>
  62:	00 00       	nop
  64:	81 c0       	rjmp	.+258    	; 0x168 <__bad_interrupt>
  66:	00 00       	nop
  68:	be c0       	rjmp	.+380    	; 0x1e6 <__vector_26>
  6a:	00 00       	nop
  6c:	7d c0       	rjmp	.+250    	; 0x168 <__bad_interrupt>
  6e:	00 00       	nop
  70:	7b c0       	rjmp	.+246    	; 0x168 <__bad_interrupt>
  72:	00 00       	nop
  74:	79 c0       	rjmp	.+242    	; 0x168 <__bad_interrupt>
  76:	00 00       	nop
  78:	77 c0       	rjmp	.+238    	; 0x168 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	75 c0       	rjmp	.+234    	; 0x168 <__bad_interrupt>
  7e:	00 00       	nop
  80:	73 c0       	rjmp	.+230    	; 0x168 <__bad_interrupt>
  82:	00 00       	nop
  84:	71 c0       	rjmp	.+226    	; 0x168 <__bad_interrupt>
  86:	00 00       	nop
  88:	6f c0       	rjmp	.+222    	; 0x168 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	13 01       	movw	r2, r6
  8e:	5c 01       	movw	r10, r24
  90:	5c 01       	movw	r10, r24
  92:	5c 01       	movw	r10, r24
  94:	5c 01       	movw	r10, r24
  96:	5c 01       	movw	r10, r24
  98:	5c 01       	movw	r10, r24
  9a:	5c 01       	movw	r10, r24
  9c:	1b 01       	movw	r2, r22
  9e:	5c 01       	movw	r10, r24
  a0:	5c 01       	movw	r10, r24
  a2:	5c 01       	movw	r10, r24
  a4:	5c 01       	movw	r10, r24
  a6:	5c 01       	movw	r10, r24
  a8:	5c 01       	movw	r10, r24
  aa:	5c 01       	movw	r10, r24
  ac:	24 01       	movw	r4, r8
  ae:	5c 01       	movw	r10, r24
  b0:	5c 01       	movw	r10, r24
  b2:	5c 01       	movw	r10, r24
  b4:	5c 01       	movw	r10, r24
  b6:	5c 01       	movw	r10, r24
  b8:	5c 01       	movw	r10, r24
  ba:	5c 01       	movw	r10, r24
  bc:	2c 01       	movw	r4, r24
  be:	5c 01       	movw	r10, r24
  c0:	5c 01       	movw	r10, r24
  c2:	5c 01       	movw	r10, r24
  c4:	5c 01       	movw	r10, r24
  c6:	5c 01       	movw	r10, r24
  c8:	5c 01       	movw	r10, r24
  ca:	5c 01       	movw	r10, r24
  cc:	2e 01       	movw	r4, r28
  ce:	5c 01       	movw	r10, r24
  d0:	5c 01       	movw	r10, r24
  d2:	5c 01       	movw	r10, r24
  d4:	5c 01       	movw	r10, r24
  d6:	5c 01       	movw	r10, r24
  d8:	5c 01       	movw	r10, r24
  da:	5c 01       	movw	r10, r24
  dc:	5c 01       	movw	r10, r24
  de:	5c 01       	movw	r10, r24
  e0:	5c 01       	movw	r10, r24
  e2:	5c 01       	movw	r10, r24
  e4:	5c 01       	movw	r10, r24
  e6:	5c 01       	movw	r10, r24
  e8:	5c 01       	movw	r10, r24
  ea:	5c 01       	movw	r10, r24
  ec:	5c 01       	movw	r10, r24
  ee:	5c 01       	movw	r10, r24
  f0:	5c 01       	movw	r10, r24
  f2:	5c 01       	movw	r10, r24
  f4:	5c 01       	movw	r10, r24
  f6:	5c 01       	movw	r10, r24
  f8:	5c 01       	movw	r10, r24
  fa:	5c 01       	movw	r10, r24
  fc:	4d 01       	movw	r8, r26
  fe:	5c 01       	movw	r10, r24
 100:	5c 01       	movw	r10, r24
 102:	5c 01       	movw	r10, r24
 104:	5c 01       	movw	r10, r24
 106:	5c 01       	movw	r10, r24
 108:	5c 01       	movw	r10, r24
 10a:	5c 01       	movw	r10, r24
 10c:	5c 01       	movw	r10, r24
 10e:	5c 01       	movw	r10, r24
 110:	5c 01       	movw	r10, r24
 112:	5c 01       	movw	r10, r24
 114:	5c 01       	movw	r10, r24
 116:	5c 01       	movw	r10, r24
 118:	5c 01       	movw	r10, r24
 11a:	5c 01       	movw	r10, r24
 11c:	57 01       	movw	r10, r14
 11e:	5c 01       	movw	r10, r24
 120:	5c 01       	movw	r10, r24
 122:	5c 01       	movw	r10, r24
 124:	5c 01       	movw	r10, r24
 126:	5c 01       	movw	r10, r24
 128:	5c 01       	movw	r10, r24
 12a:	5c 01       	movw	r10, r24
 12c:	51 01       	movw	r10, r2

0000012e <__ctors_end>:
 12e:	11 24       	eor	r1, r1
 130:	1f be       	out	0x3f, r1	; 63
 132:	cf ef       	ldi	r28, 0xFF	; 255
 134:	d0 e4       	ldi	r29, 0x40	; 64
 136:	de bf       	out	0x3e, r29	; 62
 138:	cd bf       	out	0x3d, r28	; 61

0000013a <__do_copy_data>:
 13a:	11 e0       	ldi	r17, 0x01	; 1
 13c:	a0 e0       	ldi	r26, 0x00	; 0
 13e:	b1 e0       	ldi	r27, 0x01	; 1
 140:	ee e0       	ldi	r30, 0x0E	; 14
 142:	f8 e0       	ldi	r31, 0x08	; 8
 144:	00 e0       	ldi	r16, 0x00	; 0
 146:	0b bf       	out	0x3b, r16	; 59
 148:	02 c0       	rjmp	.+4      	; 0x14e <__do_copy_data+0x14>
 14a:	07 90       	elpm	r0, Z+
 14c:	0d 92       	st	X+, r0
 14e:	a8 30       	cpi	r26, 0x08	; 8
 150:	b1 07       	cpc	r27, r17
 152:	d9 f7       	brne	.-10     	; 0x14a <__do_copy_data+0x10>

00000154 <__do_clear_bss>:
 154:	21 e0       	ldi	r18, 0x01	; 1
 156:	a8 e0       	ldi	r26, 0x08	; 8
 158:	b1 e0       	ldi	r27, 0x01	; 1
 15a:	01 c0       	rjmp	.+2      	; 0x15e <.do_clear_bss_start>

0000015c <.do_clear_bss_loop>:
 15c:	1d 92       	st	X+, r1

0000015e <.do_clear_bss_start>:
 15e:	ae 31       	cpi	r26, 0x1E	; 30
 160:	b2 07       	cpc	r27, r18
 162:	e1 f7       	brne	.-8      	; 0x15c <.do_clear_bss_loop>
 164:	ec d0       	rcall	.+472    	; 0x33e <main>
 166:	51 c3       	rjmp	.+1698   	; 0x80a <_exit>

00000168 <__bad_interrupt>:
 168:	4b cf       	rjmp	.-362    	; 0x0 <__vectors>

0000016a <create_empty_sensor>:
#include <stdio.h>
#include <stdbool.h>
#include "FIFO_Queue.h"

Sensor_Data* create_empty_sensor(bool data)
{
 16a:	cf 93       	push	r28
 16c:	c8 2f       	mov	r28, r24
	Sensor_Data sd;
	Sensor_Data* sd_p = malloc(sizeof(sd));
 16e:	89 e2       	ldi	r24, 0x29	; 41
 170:	91 e0       	ldi	r25, 0x01	; 1
 172:	24 d2       	rcall	.+1096   	; 0x5bc <malloc>
 174:	fc 01       	movw	r30, r24
	sd_p->acc_x = 0;
 176:	10 82       	st	Z, r1
 178:	11 82       	std	Z+1, r1	; 0x01
 17a:	12 82       	std	Z+2, r1	; 0x02
 17c:	13 82       	std	Z+3, r1	; 0x03
	sd_p->acc_y = 0;
 17e:	14 82       	std	Z+4, r1	; 0x04
 180:	15 82       	std	Z+5, r1	; 0x05
 182:	16 82       	std	Z+6, r1	; 0x06
 184:	17 82       	std	Z+7, r1	; 0x07
	sd_p->acc_z = 0;
 186:	10 86       	std	Z+8, r1	; 0x08
 188:	11 86       	std	Z+9, r1	; 0x09
 18a:	12 86       	std	Z+10, r1	; 0x0a
 18c:	13 86       	std	Z+11, r1	; 0x0b
	sd_p->gyro_x = 0;
 18e:	14 86       	std	Z+12, r1	; 0x0c
 190:	15 86       	std	Z+13, r1	; 0x0d
 192:	16 86       	std	Z+14, r1	; 0x0e
 194:	17 86       	std	Z+15, r1	; 0x0f
	sd_p->gyro_y = 0;
 196:	10 8a       	std	Z+16, r1	; 0x10
 198:	11 8a       	std	Z+17, r1	; 0x11
 19a:	12 8a       	std	Z+18, r1	; 0x12
 19c:	13 8a       	std	Z+19, r1	; 0x13
	sd_p->gyro_z = 0;
 19e:	14 8a       	std	Z+20, r1	; 0x14
 1a0:	15 8a       	std	Z+21, r1	; 0x15
 1a2:	16 8a       	std	Z+22, r1	; 0x16
 1a4:	17 8a       	std	Z+23, r1	; 0x17
	sd_p->tof_distance = 0;
 1a6:	14 a2       	std	Z+36, r1	; 0x24
 1a8:	15 a2       	std	Z+37, r1	; 0x25
 1aa:	16 a2       	std	Z+38, r1	; 0x26
 1ac:	17 a2       	std	Z+39, r1	; 0x27
	sd_p->has_data = data;
 1ae:	dc 01       	movw	r26, r24
 1b0:	a8 5d       	subi	r26, 0xD8	; 216
 1b2:	be 4f       	sbci	r27, 0xFE	; 254
 1b4:	cc 93       	st	X, r28
	return sd_p;
}
 1b6:	cf 91       	pop	r28
 1b8:	08 95       	ret

000001ba <i2c_init>:
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 1ba:	10 92 b9 00 	sts	0x00B9, r1
 1be:	82 e9       	ldi	r24, 0x92	; 146
 1c0:	80 93 b8 00 	sts	0x00B8, r24
 1c4:	85 e0       	ldi	r24, 0x05	; 5
 1c6:	80 93 bc 00 	sts	0x00BC, r24
 1ca:	08 95       	ret

000001cc <i2c_start>:
 1cc:	85 ea       	ldi	r24, 0xA5	; 165
 1ce:	80 93 bc 00 	sts	0x00BC, r24
 1d2:	10 92 07 01 	sts	0x0107, r1
 1d6:	08 95       	ret

000001d8 <i2c_stop>:
 1d8:	85 e9       	ldi	r24, 0x95	; 149
 1da:	80 93 bc 00 	sts	0x00BC, r24
 1de:	81 e0       	ldi	r24, 0x01	; 1
 1e0:	80 93 07 01 	sts	0x0107, r24
 1e4:	08 95       	ret

000001e6 <__vector_26>:
-Wondering if the i2c_stop should not set TWIE to 1, it should stop there.
===========================================================================================*/


ISR(TWI_vect)
{
 1e6:	1f 92       	push	r1
 1e8:	0f 92       	push	r0
 1ea:	0f b6       	in	r0, 0x3f	; 63
 1ec:	0f 92       	push	r0
 1ee:	11 24       	eor	r1, r1
 1f0:	0b b6       	in	r0, 0x3b	; 59
 1f2:	0f 92       	push	r0
 1f4:	2f 93       	push	r18
 1f6:	3f 93       	push	r19
 1f8:	4f 93       	push	r20
 1fa:	5f 93       	push	r21
 1fc:	6f 93       	push	r22
 1fe:	7f 93       	push	r23
 200:	8f 93       	push	r24
 202:	9f 93       	push	r25
 204:	af 93       	push	r26
 206:	bf 93       	push	r27
 208:	ef 93       	push	r30
 20a:	ff 93       	push	r31
	uint8_t status = (TWSR & 0xF8);
 20c:	80 91 b9 00 	lds	r24, 0x00B9
 210:	88 7f       	andi	r24, 0xF8	; 248
	switch (status)
 212:	90 e0       	ldi	r25, 0x00	; 0
 214:	fc 01       	movw	r30, r24
 216:	38 97       	sbiw	r30, 0x08	; 8
 218:	e1 35       	cpi	r30, 0x51	; 81
 21a:	f1 05       	cpc	r31, r1
 21c:	08 f0       	brcs	.+2      	; 0x220 <__vector_26+0x3a>
 21e:	4c c0       	rjmp	.+152    	; 0x2b8 <__vector_26+0xd2>
 220:	ea 5b       	subi	r30, 0xBA	; 186
 222:	ff 4f       	sbci	r31, 0xFF	; 255
 224:	b9 c1       	rjmp	.+882    	; 0x598 <__tablejump2__>
	{
		case TW_START: //0x08
		i2c_send_data(device_addr + I2C_WRITE);
 226:	80 91 0a 01 	lds	r24, 0x010A
	i2c_done = 1;
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
 22a:	80 93 bb 00 	sts	0x00BB, r24
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 22e:	85 e8       	ldi	r24, 0x85	; 133
 230:	80 93 bc 00 	sts	0x00BC, r24
 234:	41 c0       	rjmp	.+130    	; 0x2b8 <__vector_26+0xd2>
	{
		case TW_START: //0x08
		i2c_send_data(device_addr + I2C_WRITE);
		break;
		case TW_REP_START: //0x10
		i2c_send_data(device_addr + I2C_READ);
 236:	80 91 0a 01 	lds	r24, 0x010A
 23a:	8f 5f       	subi	r24, 0xFF	; 255
	i2c_done = 1;
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
 23c:	80 93 bb 00 	sts	0x00BB, r24
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 240:	85 e8       	ldi	r24, 0x85	; 133
 242:	80 93 bc 00 	sts	0x00BC, r24
 246:	38 c0       	rjmp	.+112    	; 0x2b8 <__vector_26+0xd2>
		break;
		case TW_REP_START: //0x10
		i2c_send_data(device_addr + I2C_READ);
		break;
		case TW_MT_SLA_ACK: //3
		i2c_send_data(register_addr); //load the register we want to handle
 248:	80 91 0b 01 	lds	r24, 0x010B
	i2c_done = 1;
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
 24c:	80 93 bb 00 	sts	0x00BB, r24
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 250:	85 e8       	ldi	r24, 0x85	; 133
 252:	80 93 bc 00 	sts	0x00BC, r24
 256:	30 c0       	rjmp	.+96     	; 0x2b8 <__vector_26+0xd2>
		break;
		case TW_MT_SLA_ACK: //3
		i2c_send_data(register_addr); //load the register we want to handle
		break;
		case TW_MT_SLA_NACK: //4
		i2c_stop();	
 258:	bf df       	rcall	.-130    	; 0x1d8 <i2c_stop>
		break;
 25a:	2e c0       	rjmp	.+92     	; 0x2b8 <__vector_26+0xd2>
		case TW_MT_DATA_ACK: //5
		if(write_to_slave)
 25c:	80 91 06 01 	lds	r24, 0x0106
 260:	88 23       	and	r24, r24
 262:	c9 f0       	breq	.+50     	; 0x296 <__vector_26+0xb0>
		{
			if(n_o_writes == 0)
 264:	80 91 08 01 	lds	r24, 0x0108
 268:	90 91 09 01 	lds	r25, 0x0109
 26c:	89 2b       	or	r24, r25
 26e:	11 f4       	brne	.+4      	; 0x274 <__vector_26+0x8e>
			{
				i2c_stop();
 270:	b3 df       	rcall	.-154    	; 0x1d8 <i2c_stop>
				break;
 272:	22 c0       	rjmp	.+68     	; 0x2b8 <__vector_26+0xd2>
			}
			else
			{
				i2c_send_data(trans_data);
 274:	80 91 0d 01 	lds	r24, 0x010D
	i2c_done = 1;
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
 278:	80 93 bb 00 	sts	0x00BB, r24
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 27c:	85 e8       	ldi	r24, 0x85	; 133
 27e:	80 93 bc 00 	sts	0x00BC, r24
			}
			else
			{
				i2c_send_data(trans_data);
			}
			n_o_writes = n_o_writes - 1; //placeringen är svår. vi minskade den innan vi hade använt den
 282:	80 91 08 01 	lds	r24, 0x0108
 286:	90 91 09 01 	lds	r25, 0x0109
 28a:	01 97       	sbiw	r24, 0x01	; 1
 28c:	90 93 09 01 	sts	0x0109, r25
 290:	80 93 08 01 	sts	0x0108, r24
 294:	11 c0       	rjmp	.+34     	; 0x2b8 <__vector_26+0xd2>
		}
		else
		{
			i2c_start(); //repeated start
 296:	9a df       	rcall	.-204    	; 0x1cc <i2c_start>
 298:	0f c0       	rjmp	.+30     	; 0x2b8 <__vector_26+0xd2>
		}
		
		break;
		case TW_MR_SLA_ACK: //6
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(0 << TWEA)|(1 << TWEN)|(1 << TWIE);
 29a:	85 e8       	ldi	r24, 0x85	; 133
 29c:	80 93 bc 00 	sts	0x00BC, r24
		break;
 2a0:	0b c0       	rjmp	.+22     	; 0x2b8 <__vector_26+0xd2>
		case TW_MR_DATA_NACK: //7
		rec_data = TWDR;
 2a2:	80 91 bb 00 	lds	r24, 0x00BB
 2a6:	80 93 0c 01 	sts	0x010C, r24
		i2c_stop();
 2aa:	96 df       	rcall	.-212    	; 0x1d8 <i2c_stop>
		break;
 2ac:	05 c0       	rjmp	.+10     	; 0x2b8 <__vector_26+0xd2>
		case TW_MR_DATA_ACK: //8
		rec_data = TWDR;
 2ae:	80 91 bb 00 	lds	r24, 0x00BB
 2b2:	80 93 0c 01 	sts	0x010C, r24
		i2c_stop();
 2b6:	90 df       	rcall	.-224    	; 0x1d8 <i2c_stop>

		break;
	}
}
 2b8:	ff 91       	pop	r31
 2ba:	ef 91       	pop	r30
 2bc:	bf 91       	pop	r27
 2be:	af 91       	pop	r26
 2c0:	9f 91       	pop	r25
 2c2:	8f 91       	pop	r24
 2c4:	7f 91       	pop	r23
 2c6:	6f 91       	pop	r22
 2c8:	5f 91       	pop	r21
 2ca:	4f 91       	pop	r20
 2cc:	3f 91       	pop	r19
 2ce:	2f 91       	pop	r18
 2d0:	0f 90       	pop	r0
 2d2:	0b be       	out	0x3b, r0	; 59
 2d4:	0f 90       	pop	r0
 2d6:	0f be       	out	0x3f, r0	; 63
 2d8:	0f 90       	pop	r0
 2da:	1f 90       	pop	r1
 2dc:	18 95       	reti

000002de <i2c_write_reg>:

void i2c_write_reg(uint8_t device_address, uint8_t reg_addr, uint8_t data, int n)
{
	while(!i2c_done){};
 2de:	90 91 07 01 	lds	r25, 0x0107
 2e2:	99 23       	and	r25, r25
 2e4:	e1 f3       	breq	.-8      	; 0x2de <i2c_write_reg>
	n_o_writes = n;
 2e6:	30 93 09 01 	sts	0x0109, r19
 2ea:	20 93 08 01 	sts	0x0108, r18
	register_addr = reg_addr;
 2ee:	60 93 0b 01 	sts	0x010B, r22
	device_addr = device_address;
 2f2:	80 93 0a 01 	sts	0x010A, r24
	trans_data = data;
 2f6:	40 93 0d 01 	sts	0x010D, r20
	write_to_slave = 1;
 2fa:	81 e0       	ldi	r24, 0x01	; 1
 2fc:	80 93 06 01 	sts	0x0106, r24
	i2c_start();
 300:	65 cf       	rjmp	.-310    	; 0x1cc <i2c_start>
 302:	08 95       	ret

00000304 <init_acc>:
	
	calibrated_x = mean_x / 100.0;
	calibrated_y = mean_y / 100.0;
	calibrated_z = mean_z / 100.0;
	free(sd_l);
}
 304:	21 e0       	ldi	r18, 0x01	; 1
 306:	30 e0       	ldi	r19, 0x00	; 0
 308:	47 e5       	ldi	r20, 0x57	; 87
 30a:	60 e2       	ldi	r22, 0x20	; 32
 30c:	82 e3       	ldi	r24, 0x32	; 50
 30e:	e7 df       	rcall	.-50     	; 0x2de <i2c_write_reg>
 310:	83 ec       	ldi	r24, 0xC3	; 195
 312:	99 e0       	ldi	r25, 0x09	; 9
 314:	01 97       	sbiw	r24, 0x01	; 1
 316:	f1 f7       	brne	.-4      	; 0x314 <init_acc+0x10>
 318:	00 c0       	rjmp	.+0      	; 0x31a <init_acc+0x16>
 31a:	00 00       	nop
 31c:	08 95       	ret

0000031e <init_gyro>:
 31e:	21 e0       	ldi	r18, 0x01	; 1
 320:	30 e0       	ldi	r19, 0x00	; 0
 322:	4f e0       	ldi	r20, 0x0F	; 15
 324:	60 e2       	ldi	r22, 0x20	; 32
 326:	86 ed       	ldi	r24, 0xD6	; 214
 328:	da df       	rcall	.-76     	; 0x2de <i2c_write_reg>
 32a:	83 ec       	ldi	r24, 0xC3	; 195
 32c:	99 e0       	ldi	r25, 0x09	; 9
 32e:	01 97       	sbiw	r24, 0x01	; 1
 330:	f1 f7       	brne	.-4      	; 0x32e <init_gyro+0x10>
 332:	00 c0       	rjmp	.+0      	; 0x334 <init_gyro+0x16>
 334:	00 00       	nop
 336:	08 95       	ret

00000338 <init_sensors>:

void init_sensors(void)
{
	//init_temp();
	init_acc();
 338:	e5 df       	rcall	.-54     	; 0x304 <init_acc>
	init_gyro();
 33a:	f1 cf       	rjmp	.-30     	; 0x31e <init_gyro>
 33c:	08 95       	ret

0000033e <main>:
}


int main(void)
{
	Sensor_Data* sd = create_empty_sensor(true);
 33e:	81 e0       	ldi	r24, 0x01	; 1
 340:	14 df       	rcall	.-472    	; 0x16a <create_empty_sensor>
	DDRB = (1 << DDB0);
 342:	81 e0       	ldi	r24, 0x01	; 1
 344:	84 b9       	out	0x04, r24	; 4
	PORTB = (0 << PORTB0);
 346:	15 b8       	out	0x05, r1	; 5
	i2c_init();
 348:	38 df       	rcall	.-400    	; 0x1ba <i2c_init>
	spi_init();
 34a:	17 d0       	rcall	.+46     	; 0x37a <spi_init>
	data_direction_init();
 34c:	1f d0       	rcall	.+62     	; 0x38c <data_direction_init>

	led_blinker(5);
 34e:	85 e0       	ldi	r24, 0x05	; 5
 350:	20 d0       	rcall	.+64     	; 0x392 <led_blinker>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 352:	2f e3       	ldi	r18, 0x3F	; 63
 354:	8d e0       	ldi	r24, 0x0D	; 13
 356:	93 e0       	ldi	r25, 0x03	; 3
 358:	21 50       	subi	r18, 0x01	; 1
 35a:	80 40       	sbci	r24, 0x00	; 0
 35c:	90 40       	sbci	r25, 0x00	; 0
 35e:	e1 f7       	brne	.-8      	; 0x358 <main+0x1a>
 360:	00 c0       	rjmp	.+0      	; 0x362 <main+0x24>
 362:	00 00       	nop
	_delay_ms(1000);
	timer_1_init(8.0);
 364:	60 e0       	ldi	r22, 0x00	; 0
 366:	70 e0       	ldi	r23, 0x00	; 0
 368:	80 e0       	ldi	r24, 0x00	; 0
 36a:	91 e4       	ldi	r25, 0x41	; 65
 36c:	87 d0       	rcall	.+270    	; 0x47c <timer_1_init>
	sei();
 36e:	78 94       	sei
	init_sensors();
 370:	e3 df       	rcall	.-58     	; 0x338 <init_sensors>
	
	while(1)
	{
		spi_test(0x00);
 372:	80 e0       	ldi	r24, 0x00	; 0
 374:	90 e0       	ldi	r25, 0x00	; 0
 376:	28 d0       	rcall	.+80     	; 0x3c8 <spi_test>
 378:	fc cf       	rjmp	.-8      	; 0x372 <main+0x34>

0000037a <spi_init>:
}

void mosi_test (uint16_t i)
{
	//Blink LED "i" number of times
	for (; i>0; --i)
 37a:	80 e4       	ldi	r24, 0x40	; 64
 37c:	8c bd       	out	0x2c, r24	; 44
 37e:	08 95       	ret

00000380 <spi_tranceiver>:
 380:	8e bd       	out	0x2e, r24	; 46
 382:	0d b4       	in	r0, 0x2d	; 45
 384:	07 fe       	sbrs	r0, 7
 386:	fd cf       	rjmp	.-6      	; 0x382 <spi_tranceiver+0x2>
 388:	8e b5       	in	r24, 0x2e	; 46
 38a:	08 95       	ret

0000038c <data_direction_init>:
	}
}

void data_direction_init()
{
	DDRB = (1<<DDB0)|(1<<DDB1)|(1<<DDB2)|(1<<DDB6); //Set PB0, PB1, PB2 and PB6 (MISO) as outputs
 38c:	87 e4       	ldi	r24, 0x47	; 71
 38e:	84 b9       	out	0x04, r24	; 4
 390:	08 95       	ret

00000392 <led_blinker>:
}

void led_blinker(uint8_t times)
{
	//_delay_ms(500);
	for (uint8_t i = 0; i < times; i++)
 392:	88 23       	and	r24, r24
 394:	c1 f0       	breq	.+48     	; 0x3c6 <led_blinker+0x34>
 396:	90 e0       	ldi	r25, 0x00	; 0
	{
		PORTB |= (1 << 0);
 398:	28 9a       	sbi	0x05, 0	; 5
 39a:	2f e9       	ldi	r18, 0x9F	; 159
 39c:	36 e8       	ldi	r19, 0x86	; 134
 39e:	41 e0       	ldi	r20, 0x01	; 1
 3a0:	21 50       	subi	r18, 0x01	; 1
 3a2:	30 40       	sbci	r19, 0x00	; 0
 3a4:	40 40       	sbci	r20, 0x00	; 0
 3a6:	e1 f7       	brne	.-8      	; 0x3a0 <led_blinker+0xe>
 3a8:	00 c0       	rjmp	.+0      	; 0x3aa <led_blinker+0x18>
 3aa:	00 00       	nop
		_delay_ms(500);
		PORTB = (0 << 0);
 3ac:	15 b8       	out	0x05, r1	; 5
 3ae:	2f e9       	ldi	r18, 0x9F	; 159
 3b0:	36 e8       	ldi	r19, 0x86	; 134
 3b2:	41 e0       	ldi	r20, 0x01	; 1
 3b4:	21 50       	subi	r18, 0x01	; 1
 3b6:	30 40       	sbci	r19, 0x00	; 0
 3b8:	40 40       	sbci	r20, 0x00	; 0
 3ba:	e1 f7       	brne	.-8      	; 0x3b4 <led_blinker+0x22>
 3bc:	00 c0       	rjmp	.+0      	; 0x3be <led_blinker+0x2c>
 3be:	00 00       	nop
}

void led_blinker(uint8_t times)
{
	//_delay_ms(500);
	for (uint8_t i = 0; i < times; i++)
 3c0:	9f 5f       	subi	r25, 0xFF	; 255
 3c2:	98 13       	cpse	r25, r24
 3c4:	e9 cf       	rjmp	.-46     	; 0x398 <led_blinker+0x6>
 3c6:	08 95       	ret

000003c8 <spi_test>:
	}
}

void spi_test(unsigned int spi_data)
{
	spi_data = spi_tranceiver(spi_data);
 3c8:	db df       	rcall	.-74     	; 0x380 <spi_tranceiver>
 3ca:	90 e0       	ldi	r25, 0x00	; 0
	if (spi_data == 0xAA)
 3cc:	8a 3a       	cpi	r24, 0xAA	; 170
 3ce:	91 05       	cpc	r25, r1
 3d0:	29 f4       	brne	.+10     	; 0x3dc <spi_test+0x14>
	{
		spi_tranceiver(0x01);
 3d2:	81 e0       	ldi	r24, 0x01	; 1
 3d4:	d5 df       	rcall	.-86     	; 0x380 <spi_tranceiver>
		led_blinker(1);
 3d6:	81 e0       	ldi	r24, 0x01	; 1
 3d8:	dc cf       	rjmp	.-72     	; 0x392 <led_blinker>
 3da:	08 95       	ret
	}
	else if (spi_data == 0x05)
 3dc:	85 30       	cpi	r24, 0x05	; 5
 3de:	91 05       	cpc	r25, r1
 3e0:	29 f4       	brne	.+10     	; 0x3ec <spi_test+0x24>
	{
		spi_tranceiver(0x02);
 3e2:	82 e0       	ldi	r24, 0x02	; 2
 3e4:	cd df       	rcall	.-102    	; 0x380 <spi_tranceiver>
		led_blinker(2);
 3e6:	82 e0       	ldi	r24, 0x02	; 2
 3e8:	d4 cf       	rjmp	.-88     	; 0x392 <led_blinker>
 3ea:	08 95       	ret
	}
	else if (spi_data == 0x0f)
 3ec:	0f 97       	sbiw	r24, 0x0f	; 15
 3ee:	29 f4       	brne	.+10     	; 0x3fa <spi_test+0x32>
	{
		spi_tranceiver(0x03);
 3f0:	83 e0       	ldi	r24, 0x03	; 3
 3f2:	c6 df       	rcall	.-116    	; 0x380 <spi_tranceiver>
		led_blinker(3);
 3f4:	83 e0       	ldi	r24, 0x03	; 3
 3f6:	cd cf       	rjmp	.-102    	; 0x392 <led_blinker>
 3f8:	08 95       	ret
	}
	else
	{
		led_blinker(4);
 3fa:	84 e0       	ldi	r24, 0x04	; 4
 3fc:	ca cf       	rjmp	.-108    	; 0x392 <led_blinker>
 3fe:	08 95       	ret

00000400 <__vector_15>:

volatile uint64_t overflows;
volatile float prescaler_;

ISR(TIMER1_OVF_vect)
{
 400:	1f 92       	push	r1
 402:	0f 92       	push	r0
 404:	0f b6       	in	r0, 0x3f	; 63
 406:	0f 92       	push	r0
 408:	11 24       	eor	r1, r1
 40a:	2f 93       	push	r18
 40c:	3f 93       	push	r19
 40e:	4f 93       	push	r20
 410:	5f 93       	push	r21
 412:	6f 93       	push	r22
 414:	7f 93       	push	r23
 416:	8f 93       	push	r24
 418:	9f 93       	push	r25
 41a:	af 93       	push	r26
	//keep track of number of overflows
	overflows++;
 41c:	20 91 12 01 	lds	r18, 0x0112
 420:	30 91 13 01 	lds	r19, 0x0113
 424:	40 91 14 01 	lds	r20, 0x0114
 428:	50 91 15 01 	lds	r21, 0x0115
 42c:	60 91 16 01 	lds	r22, 0x0116
 430:	70 91 17 01 	lds	r23, 0x0117
 434:	80 91 18 01 	lds	r24, 0x0118
 438:	90 91 19 01 	lds	r25, 0x0119
 43c:	a1 e0       	ldi	r26, 0x01	; 1
 43e:	b2 d0       	rcall	.+356    	; 0x5a4 <__adddi3_s8>
 440:	20 93 12 01 	sts	0x0112, r18
 444:	30 93 13 01 	sts	0x0113, r19
 448:	40 93 14 01 	sts	0x0114, r20
 44c:	50 93 15 01 	sts	0x0115, r21
 450:	60 93 16 01 	sts	0x0116, r22
 454:	70 93 17 01 	sts	0x0117, r23
 458:	80 93 18 01 	sts	0x0118, r24
 45c:	90 93 19 01 	sts	0x0119, r25
}
 460:	af 91       	pop	r26
 462:	9f 91       	pop	r25
 464:	8f 91       	pop	r24
 466:	7f 91       	pop	r23
 468:	6f 91       	pop	r22
 46a:	5f 91       	pop	r21
 46c:	4f 91       	pop	r20
 46e:	3f 91       	pop	r19
 470:	2f 91       	pop	r18
 472:	0f 90       	pop	r0
 474:	0f be       	out	0x3f, r0	; 63
 476:	0f 90       	pop	r0
 478:	1f 90       	pop	r1
 47a:	18 95       	reti

0000047c <timer_1_init>:

void timer_1_init(float prescaler)
{
 47c:	cf 92       	push	r12
 47e:	df 92       	push	r13
 480:	ef 92       	push	r14
 482:	ff 92       	push	r15
 484:	6b 01       	movw	r12, r22
 486:	7c 01       	movw	r14, r24
	//normal mode
	TCCR1A |= (0 << WGM10)|(0 << WGM11)|(0 << WGM12);;
 488:	e0 e8       	ldi	r30, 0x80	; 128
 48a:	f0 e0       	ldi	r31, 0x00	; 0
 48c:	80 81       	ld	r24, Z
 48e:	80 83       	st	Z, r24
	if (prescaler == 1.0)
 490:	20 e0       	ldi	r18, 0x00	; 0
 492:	30 e0       	ldi	r19, 0x00	; 0
 494:	40 e8       	ldi	r20, 0x80	; 128
 496:	5f e3       	ldi	r21, 0x3F	; 63
 498:	c7 01       	movw	r24, r14
 49a:	b6 01       	movw	r22, r12
 49c:	55 d0       	rcall	.+170    	; 0x548 <__cmpsf2>
 49e:	81 11       	cpse	r24, r1
 4a0:	06 c0       	rjmp	.+12     	; 0x4ae <timer_1_init+0x32>
	{
		TCCR1B |= (1 << CS00)|(0 << CS01)|(0 << CS02);
 4a2:	e1 e8       	ldi	r30, 0x81	; 129
 4a4:	f0 e0       	ldi	r31, 0x00	; 0
 4a6:	80 81       	ld	r24, Z
 4a8:	81 60       	ori	r24, 0x01	; 1
 4aa:	80 83       	st	Z, r24
 4ac:	1e c0       	rjmp	.+60     	; 0x4ea <timer_1_init+0x6e>
	}
	if (prescaler == 8.0)
 4ae:	20 e0       	ldi	r18, 0x00	; 0
 4b0:	30 e0       	ldi	r19, 0x00	; 0
 4b2:	40 e0       	ldi	r20, 0x00	; 0
 4b4:	51 e4       	ldi	r21, 0x41	; 65
 4b6:	c7 01       	movw	r24, r14
 4b8:	b6 01       	movw	r22, r12
 4ba:	46 d0       	rcall	.+140    	; 0x548 <__cmpsf2>
 4bc:	81 11       	cpse	r24, r1
 4be:	06 c0       	rjmp	.+12     	; 0x4cc <timer_1_init+0x50>
	{
		TCCR1B |= (0 << CS00)|(1 << CS01)|(0 << CS02);
 4c0:	e1 e8       	ldi	r30, 0x81	; 129
 4c2:	f0 e0       	ldi	r31, 0x00	; 0
 4c4:	80 81       	ld	r24, Z
 4c6:	82 60       	ori	r24, 0x02	; 2
 4c8:	80 83       	st	Z, r24
 4ca:	1e c0       	rjmp	.+60     	; 0x508 <timer_1_init+0x8c>
	}
	if (prescaler == 64.0)
 4cc:	20 e0       	ldi	r18, 0x00	; 0
 4ce:	30 e0       	ldi	r19, 0x00	; 0
 4d0:	40 e8       	ldi	r20, 0x80	; 128
 4d2:	52 e4       	ldi	r21, 0x42	; 66
 4d4:	c7 01       	movw	r24, r14
 4d6:	b6 01       	movw	r22, r12
 4d8:	37 d0       	rcall	.+110    	; 0x548 <__cmpsf2>
 4da:	81 11       	cpse	r24, r1
 4dc:	06 c0       	rjmp	.+12     	; 0x4ea <timer_1_init+0x6e>
	{
		TCCR1B |= (1 << CS00)|(1 << CS01)|(0 << CS02);
 4de:	e1 e8       	ldi	r30, 0x81	; 129
 4e0:	f0 e0       	ldi	r31, 0x00	; 0
 4e2:	80 81       	ld	r24, Z
 4e4:	83 60       	ori	r24, 0x03	; 3
 4e6:	80 83       	st	Z, r24
 4e8:	1d c0       	rjmp	.+58     	; 0x524 <timer_1_init+0xa8>
	}
	if (prescaler == 256.0)
 4ea:	20 e0       	ldi	r18, 0x00	; 0
 4ec:	30 e0       	ldi	r19, 0x00	; 0
 4ee:	40 e8       	ldi	r20, 0x80	; 128
 4f0:	53 e4       	ldi	r21, 0x43	; 67
 4f2:	c7 01       	movw	r24, r14
 4f4:	b6 01       	movw	r22, r12
 4f6:	28 d0       	rcall	.+80     	; 0x548 <__cmpsf2>
 4f8:	81 11       	cpse	r24, r1
 4fa:	06 c0       	rjmp	.+12     	; 0x508 <timer_1_init+0x8c>
	{
		TCCR1B |= (0 << CS00)|(0 << CS01)|(1 << CS02);
 4fc:	e1 e8       	ldi	r30, 0x81	; 129
 4fe:	f0 e0       	ldi	r31, 0x00	; 0
 500:	80 81       	ld	r24, Z
 502:	84 60       	ori	r24, 0x04	; 4
 504:	80 83       	st	Z, r24
 506:	0e c0       	rjmp	.+28     	; 0x524 <timer_1_init+0xa8>
	}
	if (prescaler == 1024.0)
 508:	20 e0       	ldi	r18, 0x00	; 0
 50a:	30 e0       	ldi	r19, 0x00	; 0
 50c:	40 e8       	ldi	r20, 0x80	; 128
 50e:	54 e4       	ldi	r21, 0x44	; 68
 510:	c7 01       	movw	r24, r14
 512:	b6 01       	movw	r22, r12
 514:	19 d0       	rcall	.+50     	; 0x548 <__cmpsf2>
 516:	81 11       	cpse	r24, r1
 518:	05 c0       	rjmp	.+10     	; 0x524 <timer_1_init+0xa8>
	{
		TCCR1B |= (1 << CS00)|(0 << CS01)|(1 << CS02);
 51a:	e1 e8       	ldi	r30, 0x81	; 129
 51c:	f0 e0       	ldi	r31, 0x00	; 0
 51e:	80 81       	ld	r24, Z
 520:	85 60       	ori	r24, 0x05	; 5
 522:	80 83       	st	Z, r24
	}
	prescaler_ = prescaler;
 524:	c0 92 0e 01 	sts	0x010E, r12
 528:	d0 92 0f 01 	sts	0x010F, r13
 52c:	e0 92 10 01 	sts	0x0110, r14
 530:	f0 92 11 01 	sts	0x0111, r15
	TIMSK1 |= (1 << TOIE1);
 534:	ef e6       	ldi	r30, 0x6F	; 111
 536:	f0 e0       	ldi	r31, 0x00	; 0
 538:	80 81       	ld	r24, Z
 53a:	81 60       	ori	r24, 0x01	; 1
 53c:	80 83       	st	Z, r24
}
 53e:	ff 90       	pop	r15
 540:	ef 90       	pop	r14
 542:	df 90       	pop	r13
 544:	cf 90       	pop	r12
 546:	08 95       	ret

00000548 <__cmpsf2>:
 548:	03 d0       	rcall	.+6      	; 0x550 <__fp_cmp>
 54a:	08 f4       	brcc	.+2      	; 0x54e <__cmpsf2+0x6>
 54c:	81 e0       	ldi	r24, 0x01	; 1
 54e:	08 95       	ret

00000550 <__fp_cmp>:
 550:	99 0f       	add	r25, r25
 552:	00 08       	sbc	r0, r0
 554:	55 0f       	add	r21, r21
 556:	aa 0b       	sbc	r26, r26
 558:	e0 e8       	ldi	r30, 0x80	; 128
 55a:	fe ef       	ldi	r31, 0xFE	; 254
 55c:	16 16       	cp	r1, r22
 55e:	17 06       	cpc	r1, r23
 560:	e8 07       	cpc	r30, r24
 562:	f9 07       	cpc	r31, r25
 564:	c0 f0       	brcs	.+48     	; 0x596 <__fp_cmp+0x46>
 566:	12 16       	cp	r1, r18
 568:	13 06       	cpc	r1, r19
 56a:	e4 07       	cpc	r30, r20
 56c:	f5 07       	cpc	r31, r21
 56e:	98 f0       	brcs	.+38     	; 0x596 <__fp_cmp+0x46>
 570:	62 1b       	sub	r22, r18
 572:	73 0b       	sbc	r23, r19
 574:	84 0b       	sbc	r24, r20
 576:	95 0b       	sbc	r25, r21
 578:	39 f4       	brne	.+14     	; 0x588 <__fp_cmp+0x38>
 57a:	0a 26       	eor	r0, r26
 57c:	61 f0       	breq	.+24     	; 0x596 <__fp_cmp+0x46>
 57e:	23 2b       	or	r18, r19
 580:	24 2b       	or	r18, r20
 582:	25 2b       	or	r18, r21
 584:	21 f4       	brne	.+8      	; 0x58e <__fp_cmp+0x3e>
 586:	08 95       	ret
 588:	0a 26       	eor	r0, r26
 58a:	09 f4       	brne	.+2      	; 0x58e <__fp_cmp+0x3e>
 58c:	a1 40       	sbci	r26, 0x01	; 1
 58e:	a6 95       	lsr	r26
 590:	8f ef       	ldi	r24, 0xFF	; 255
 592:	81 1d       	adc	r24, r1
 594:	81 1d       	adc	r24, r1
 596:	08 95       	ret

00000598 <__tablejump2__>:
 598:	ee 0f       	add	r30, r30
 59a:	ff 1f       	adc	r31, r31

0000059c <__tablejump__>:
 59c:	05 90       	lpm	r0, Z+
 59e:	f4 91       	lpm	r31, Z
 5a0:	e0 2d       	mov	r30, r0
 5a2:	09 94       	ijmp

000005a4 <__adddi3_s8>:
 5a4:	00 24       	eor	r0, r0
 5a6:	a7 fd       	sbrc	r26, 7
 5a8:	00 94       	com	r0
 5aa:	2a 0f       	add	r18, r26
 5ac:	30 1d       	adc	r19, r0
 5ae:	40 1d       	adc	r20, r0
 5b0:	50 1d       	adc	r21, r0
 5b2:	60 1d       	adc	r22, r0
 5b4:	70 1d       	adc	r23, r0
 5b6:	80 1d       	adc	r24, r0
 5b8:	90 1d       	adc	r25, r0
 5ba:	08 95       	ret

000005bc <malloc>:
 5bc:	cf 93       	push	r28
 5be:	df 93       	push	r29
 5c0:	82 30       	cpi	r24, 0x02	; 2
 5c2:	91 05       	cpc	r25, r1
 5c4:	10 f4       	brcc	.+4      	; 0x5ca <malloc+0xe>
 5c6:	82 e0       	ldi	r24, 0x02	; 2
 5c8:	90 e0       	ldi	r25, 0x00	; 0
 5ca:	e0 91 1c 01 	lds	r30, 0x011C
 5ce:	f0 91 1d 01 	lds	r31, 0x011D
 5d2:	20 e0       	ldi	r18, 0x00	; 0
 5d4:	30 e0       	ldi	r19, 0x00	; 0
 5d6:	a0 e0       	ldi	r26, 0x00	; 0
 5d8:	b0 e0       	ldi	r27, 0x00	; 0
 5da:	30 97       	sbiw	r30, 0x00	; 0
 5dc:	39 f1       	breq	.+78     	; 0x62c <malloc+0x70>
 5de:	40 81       	ld	r20, Z
 5e0:	51 81       	ldd	r21, Z+1	; 0x01
 5e2:	48 17       	cp	r20, r24
 5e4:	59 07       	cpc	r21, r25
 5e6:	b8 f0       	brcs	.+46     	; 0x616 <malloc+0x5a>
 5e8:	48 17       	cp	r20, r24
 5ea:	59 07       	cpc	r21, r25
 5ec:	71 f4       	brne	.+28     	; 0x60a <malloc+0x4e>
 5ee:	82 81       	ldd	r24, Z+2	; 0x02
 5f0:	93 81       	ldd	r25, Z+3	; 0x03
 5f2:	10 97       	sbiw	r26, 0x00	; 0
 5f4:	29 f0       	breq	.+10     	; 0x600 <malloc+0x44>
 5f6:	13 96       	adiw	r26, 0x03	; 3
 5f8:	9c 93       	st	X, r25
 5fa:	8e 93       	st	-X, r24
 5fc:	12 97       	sbiw	r26, 0x02	; 2
 5fe:	2c c0       	rjmp	.+88     	; 0x658 <malloc+0x9c>
 600:	90 93 1d 01 	sts	0x011D, r25
 604:	80 93 1c 01 	sts	0x011C, r24
 608:	27 c0       	rjmp	.+78     	; 0x658 <malloc+0x9c>
 60a:	21 15       	cp	r18, r1
 60c:	31 05       	cpc	r19, r1
 60e:	31 f0       	breq	.+12     	; 0x61c <malloc+0x60>
 610:	42 17       	cp	r20, r18
 612:	53 07       	cpc	r21, r19
 614:	18 f0       	brcs	.+6      	; 0x61c <malloc+0x60>
 616:	a9 01       	movw	r20, r18
 618:	db 01       	movw	r26, r22
 61a:	01 c0       	rjmp	.+2      	; 0x61e <malloc+0x62>
 61c:	ef 01       	movw	r28, r30
 61e:	9a 01       	movw	r18, r20
 620:	bd 01       	movw	r22, r26
 622:	df 01       	movw	r26, r30
 624:	02 80       	ldd	r0, Z+2	; 0x02
 626:	f3 81       	ldd	r31, Z+3	; 0x03
 628:	e0 2d       	mov	r30, r0
 62a:	d7 cf       	rjmp	.-82     	; 0x5da <malloc+0x1e>
 62c:	21 15       	cp	r18, r1
 62e:	31 05       	cpc	r19, r1
 630:	f9 f0       	breq	.+62     	; 0x670 <malloc+0xb4>
 632:	28 1b       	sub	r18, r24
 634:	39 0b       	sbc	r19, r25
 636:	24 30       	cpi	r18, 0x04	; 4
 638:	31 05       	cpc	r19, r1
 63a:	80 f4       	brcc	.+32     	; 0x65c <malloc+0xa0>
 63c:	8a 81       	ldd	r24, Y+2	; 0x02
 63e:	9b 81       	ldd	r25, Y+3	; 0x03
 640:	61 15       	cp	r22, r1
 642:	71 05       	cpc	r23, r1
 644:	21 f0       	breq	.+8      	; 0x64e <malloc+0x92>
 646:	fb 01       	movw	r30, r22
 648:	93 83       	std	Z+3, r25	; 0x03
 64a:	82 83       	std	Z+2, r24	; 0x02
 64c:	04 c0       	rjmp	.+8      	; 0x656 <malloc+0x9a>
 64e:	90 93 1d 01 	sts	0x011D, r25
 652:	80 93 1c 01 	sts	0x011C, r24
 656:	fe 01       	movw	r30, r28
 658:	32 96       	adiw	r30, 0x02	; 2
 65a:	44 c0       	rjmp	.+136    	; 0x6e4 <malloc+0x128>
 65c:	fe 01       	movw	r30, r28
 65e:	e2 0f       	add	r30, r18
 660:	f3 1f       	adc	r31, r19
 662:	81 93       	st	Z+, r24
 664:	91 93       	st	Z+, r25
 666:	22 50       	subi	r18, 0x02	; 2
 668:	31 09       	sbc	r19, r1
 66a:	39 83       	std	Y+1, r19	; 0x01
 66c:	28 83       	st	Y, r18
 66e:	3a c0       	rjmp	.+116    	; 0x6e4 <malloc+0x128>
 670:	20 91 1a 01 	lds	r18, 0x011A
 674:	30 91 1b 01 	lds	r19, 0x011B
 678:	23 2b       	or	r18, r19
 67a:	41 f4       	brne	.+16     	; 0x68c <malloc+0xd0>
 67c:	20 91 02 01 	lds	r18, 0x0102
 680:	30 91 03 01 	lds	r19, 0x0103
 684:	30 93 1b 01 	sts	0x011B, r19
 688:	20 93 1a 01 	sts	0x011A, r18
 68c:	20 91 00 01 	lds	r18, 0x0100
 690:	30 91 01 01 	lds	r19, 0x0101
 694:	21 15       	cp	r18, r1
 696:	31 05       	cpc	r19, r1
 698:	41 f4       	brne	.+16     	; 0x6aa <malloc+0xee>
 69a:	2d b7       	in	r18, 0x3d	; 61
 69c:	3e b7       	in	r19, 0x3e	; 62
 69e:	40 91 04 01 	lds	r20, 0x0104
 6a2:	50 91 05 01 	lds	r21, 0x0105
 6a6:	24 1b       	sub	r18, r20
 6a8:	35 0b       	sbc	r19, r21
 6aa:	e0 91 1a 01 	lds	r30, 0x011A
 6ae:	f0 91 1b 01 	lds	r31, 0x011B
 6b2:	e2 17       	cp	r30, r18
 6b4:	f3 07       	cpc	r31, r19
 6b6:	a0 f4       	brcc	.+40     	; 0x6e0 <malloc+0x124>
 6b8:	2e 1b       	sub	r18, r30
 6ba:	3f 0b       	sbc	r19, r31
 6bc:	28 17       	cp	r18, r24
 6be:	39 07       	cpc	r19, r25
 6c0:	78 f0       	brcs	.+30     	; 0x6e0 <malloc+0x124>
 6c2:	ac 01       	movw	r20, r24
 6c4:	4e 5f       	subi	r20, 0xFE	; 254
 6c6:	5f 4f       	sbci	r21, 0xFF	; 255
 6c8:	24 17       	cp	r18, r20
 6ca:	35 07       	cpc	r19, r21
 6cc:	48 f0       	brcs	.+18     	; 0x6e0 <malloc+0x124>
 6ce:	4e 0f       	add	r20, r30
 6d0:	5f 1f       	adc	r21, r31
 6d2:	50 93 1b 01 	sts	0x011B, r21
 6d6:	40 93 1a 01 	sts	0x011A, r20
 6da:	81 93       	st	Z+, r24
 6dc:	91 93       	st	Z+, r25
 6de:	02 c0       	rjmp	.+4      	; 0x6e4 <malloc+0x128>
 6e0:	e0 e0       	ldi	r30, 0x00	; 0
 6e2:	f0 e0       	ldi	r31, 0x00	; 0
 6e4:	cf 01       	movw	r24, r30
 6e6:	df 91       	pop	r29
 6e8:	cf 91       	pop	r28
 6ea:	08 95       	ret

000006ec <free>:
 6ec:	cf 93       	push	r28
 6ee:	df 93       	push	r29
 6f0:	00 97       	sbiw	r24, 0x00	; 0
 6f2:	09 f4       	brne	.+2      	; 0x6f6 <free+0xa>
 6f4:	87 c0       	rjmp	.+270    	; 0x804 <free+0x118>
 6f6:	fc 01       	movw	r30, r24
 6f8:	32 97       	sbiw	r30, 0x02	; 2
 6fa:	13 82       	std	Z+3, r1	; 0x03
 6fc:	12 82       	std	Z+2, r1	; 0x02
 6fe:	c0 91 1c 01 	lds	r28, 0x011C
 702:	d0 91 1d 01 	lds	r29, 0x011D
 706:	20 97       	sbiw	r28, 0x00	; 0
 708:	81 f4       	brne	.+32     	; 0x72a <free+0x3e>
 70a:	20 81       	ld	r18, Z
 70c:	31 81       	ldd	r19, Z+1	; 0x01
 70e:	28 0f       	add	r18, r24
 710:	39 1f       	adc	r19, r25
 712:	80 91 1a 01 	lds	r24, 0x011A
 716:	90 91 1b 01 	lds	r25, 0x011B
 71a:	82 17       	cp	r24, r18
 71c:	93 07       	cpc	r25, r19
 71e:	79 f5       	brne	.+94     	; 0x77e <free+0x92>
 720:	f0 93 1b 01 	sts	0x011B, r31
 724:	e0 93 1a 01 	sts	0x011A, r30
 728:	6d c0       	rjmp	.+218    	; 0x804 <free+0x118>
 72a:	de 01       	movw	r26, r28
 72c:	20 e0       	ldi	r18, 0x00	; 0
 72e:	30 e0       	ldi	r19, 0x00	; 0
 730:	ae 17       	cp	r26, r30
 732:	bf 07       	cpc	r27, r31
 734:	50 f4       	brcc	.+20     	; 0x74a <free+0x5e>
 736:	12 96       	adiw	r26, 0x02	; 2
 738:	4d 91       	ld	r20, X+
 73a:	5c 91       	ld	r21, X
 73c:	13 97       	sbiw	r26, 0x03	; 3
 73e:	9d 01       	movw	r18, r26
 740:	41 15       	cp	r20, r1
 742:	51 05       	cpc	r21, r1
 744:	09 f1       	breq	.+66     	; 0x788 <free+0x9c>
 746:	da 01       	movw	r26, r20
 748:	f3 cf       	rjmp	.-26     	; 0x730 <free+0x44>
 74a:	b3 83       	std	Z+3, r27	; 0x03
 74c:	a2 83       	std	Z+2, r26	; 0x02
 74e:	40 81       	ld	r20, Z
 750:	51 81       	ldd	r21, Z+1	; 0x01
 752:	84 0f       	add	r24, r20
 754:	95 1f       	adc	r25, r21
 756:	8a 17       	cp	r24, r26
 758:	9b 07       	cpc	r25, r27
 75a:	71 f4       	brne	.+28     	; 0x778 <free+0x8c>
 75c:	8d 91       	ld	r24, X+
 75e:	9c 91       	ld	r25, X
 760:	11 97       	sbiw	r26, 0x01	; 1
 762:	84 0f       	add	r24, r20
 764:	95 1f       	adc	r25, r21
 766:	02 96       	adiw	r24, 0x02	; 2
 768:	91 83       	std	Z+1, r25	; 0x01
 76a:	80 83       	st	Z, r24
 76c:	12 96       	adiw	r26, 0x02	; 2
 76e:	8d 91       	ld	r24, X+
 770:	9c 91       	ld	r25, X
 772:	13 97       	sbiw	r26, 0x03	; 3
 774:	93 83       	std	Z+3, r25	; 0x03
 776:	82 83       	std	Z+2, r24	; 0x02
 778:	21 15       	cp	r18, r1
 77a:	31 05       	cpc	r19, r1
 77c:	29 f4       	brne	.+10     	; 0x788 <free+0x9c>
 77e:	f0 93 1d 01 	sts	0x011D, r31
 782:	e0 93 1c 01 	sts	0x011C, r30
 786:	3e c0       	rjmp	.+124    	; 0x804 <free+0x118>
 788:	d9 01       	movw	r26, r18
 78a:	13 96       	adiw	r26, 0x03	; 3
 78c:	fc 93       	st	X, r31
 78e:	ee 93       	st	-X, r30
 790:	12 97       	sbiw	r26, 0x02	; 2
 792:	4d 91       	ld	r20, X+
 794:	5d 91       	ld	r21, X+
 796:	a4 0f       	add	r26, r20
 798:	b5 1f       	adc	r27, r21
 79a:	ea 17       	cp	r30, r26
 79c:	fb 07       	cpc	r31, r27
 79e:	79 f4       	brne	.+30     	; 0x7be <free+0xd2>
 7a0:	80 81       	ld	r24, Z
 7a2:	91 81       	ldd	r25, Z+1	; 0x01
 7a4:	84 0f       	add	r24, r20
 7a6:	95 1f       	adc	r25, r21
 7a8:	02 96       	adiw	r24, 0x02	; 2
 7aa:	d9 01       	movw	r26, r18
 7ac:	11 96       	adiw	r26, 0x01	; 1
 7ae:	9c 93       	st	X, r25
 7b0:	8e 93       	st	-X, r24
 7b2:	82 81       	ldd	r24, Z+2	; 0x02
 7b4:	93 81       	ldd	r25, Z+3	; 0x03
 7b6:	13 96       	adiw	r26, 0x03	; 3
 7b8:	9c 93       	st	X, r25
 7ba:	8e 93       	st	-X, r24
 7bc:	12 97       	sbiw	r26, 0x02	; 2
 7be:	e0 e0       	ldi	r30, 0x00	; 0
 7c0:	f0 e0       	ldi	r31, 0x00	; 0
 7c2:	8a 81       	ldd	r24, Y+2	; 0x02
 7c4:	9b 81       	ldd	r25, Y+3	; 0x03
 7c6:	00 97       	sbiw	r24, 0x00	; 0
 7c8:	19 f0       	breq	.+6      	; 0x7d0 <free+0xe4>
 7ca:	fe 01       	movw	r30, r28
 7cc:	ec 01       	movw	r28, r24
 7ce:	f9 cf       	rjmp	.-14     	; 0x7c2 <free+0xd6>
 7d0:	ce 01       	movw	r24, r28
 7d2:	02 96       	adiw	r24, 0x02	; 2
 7d4:	28 81       	ld	r18, Y
 7d6:	39 81       	ldd	r19, Y+1	; 0x01
 7d8:	82 0f       	add	r24, r18
 7da:	93 1f       	adc	r25, r19
 7dc:	20 91 1a 01 	lds	r18, 0x011A
 7e0:	30 91 1b 01 	lds	r19, 0x011B
 7e4:	28 17       	cp	r18, r24
 7e6:	39 07       	cpc	r19, r25
 7e8:	69 f4       	brne	.+26     	; 0x804 <free+0x118>
 7ea:	30 97       	sbiw	r30, 0x00	; 0
 7ec:	29 f4       	brne	.+10     	; 0x7f8 <free+0x10c>
 7ee:	10 92 1d 01 	sts	0x011D, r1
 7f2:	10 92 1c 01 	sts	0x011C, r1
 7f6:	02 c0       	rjmp	.+4      	; 0x7fc <free+0x110>
 7f8:	13 82       	std	Z+3, r1	; 0x03
 7fa:	12 82       	std	Z+2, r1	; 0x02
 7fc:	d0 93 1b 01 	sts	0x011B, r29
 800:	c0 93 1a 01 	sts	0x011A, r28
 804:	df 91       	pop	r29
 806:	cf 91       	pop	r28
 808:	08 95       	ret

0000080a <_exit>:
 80a:	f8 94       	cli

0000080c <__stop_program>:
 80c:	ff cf       	rjmp	.-2      	; 0x80c <__stop_program>
