INFO: [VRFC 10-163] Analyzing VHDL file "E:/VUT/4 Semester/DE1/Digital-electronics-1/labs/4.segment/display/display.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
