srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "/opt/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "/opt/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "/opt/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "/opt/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "/opt/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "/opt/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "/opt/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/bin2sseg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'bin2sseg' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'bin2sseg' (VHDL-9006)
-- Analyzing VHDL file "/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/clkdiv.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clkdiv' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'clkdiv' (VHDL-9006)
-- Analyzing VHDL file "/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'debouncer' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'debouncer' (VHDL-9006)
-- Analyzing VHDL file "/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/disp_mux.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'disp_mux' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'disp_mux' (VHDL-9006)
-- Analyzing VHDL file "/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/quadrature_decoder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'quad_decoder' (VHDL-1012)
INFO: analyzing architecture 'arch_combinational' of entity 'quad_decoder' (VHDL-9006)
-- Analyzing VHDL file "/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/up_down_counter.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'up_down_counter' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'up_down_counter' (VHDL-9006)
-- Analyzing VHDL file "/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/pwmg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'pwmg' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'pwmg' (VHDL-9006)
/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/pwmg.vhd(103): WARNING: syntax error near ; (VHDL-1261)
-- Analyzing VHDL file "/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/motorcc_cl.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'motorcc_cl' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'motorcc_cl' (VHDL-9006)
-- Analyzing VHDL file "/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sim_1/new/tb_1a.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tb_1a' (VHDL-1012)
INFO: analyzing architecture 'tb_arch' of entity 'tb_1a' (VHDL-9006)
-- Analyzing VHDL file "/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sim_1/new/tb_mux.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tb_mux' (VHDL-1012)
INFO: analyzing architecture 'tb_arch' of entity 'tb_mux' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:tb_1a arch:
VHDLTop: library:xil_defaultlib entity:tb_1a arch:
VHDLTop: library:xil_defaultlib entity:tb_mux arch:
VHDLTop: library:xil_defaultlib entity:tb_mux arch:
END of tops
/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sim_1/new/tb_1a.vhd(17): INFO: executing 'tb_1a_default(tb_arch)' (VHDL-1067)
/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/motorcc_cl.vhd(17): INFO: executing 'motorcc_cl_default(arch)' (VHDL-1067)
/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/clkdiv.vhd(6): INFO: executing 'clkdiv_default(arch)' (VHDL-1067)
/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/debouncer.vhd(17): INFO: executing 'debouncer_default(arch)' (VHDL-1067)
/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/quadrature_decoder.vhd(17): INFO: executing 'quad_decoder_default(arch_combinational)' (VHDL-1067)
/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/up_down_counter.vhd(18): INFO: executing '\up_down_counter(n=13,m=5760,m_n=-5760)\(arch)' (VHDL-1067)
/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/disp_mux.vhd(20): INFO: executing 'disp_mux_default(arch)' (VHDL-1067)
/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/bin2sseg.vhd(19): INFO: executing 'bin2sseg_default(arch)' (VHDL-1067)
/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/pwmg.vhd(6): INFO: executing '\pwmg(n=13,m=5760,m_n=-5760)\(arch)' (VHDL-1067)
/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sim_1/new/tb_mux.vhd(4): INFO: executing 'tb_mux_default(tb_arch)' (VHDL-1067)
srcscan exits with return value 0
