/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [22:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [30:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [12:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  reg [10:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire [17:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [24:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[27] & in_data[11]);
  assign celloutsig_0_12z = ~(celloutsig_0_10z & celloutsig_0_11z[11]);
  assign celloutsig_0_16z = ~(celloutsig_0_14z & in_data[33]);
  assign celloutsig_0_27z = ~(celloutsig_0_8z[4] & celloutsig_0_22z[0]);
  assign celloutsig_0_6z = ~(celloutsig_0_2z[9] | celloutsig_0_1z[16]);
  assign celloutsig_0_10z = ~(celloutsig_0_5z[2] | celloutsig_0_2z[11]);
  assign celloutsig_1_5z = celloutsig_1_2z[5] | ~(celloutsig_1_2z[2]);
  assign celloutsig_1_7z = celloutsig_1_0z[0] | ~(celloutsig_1_4z[17]);
  assign celloutsig_0_25z = celloutsig_0_4z | ~(celloutsig_0_21z);
  assign celloutsig_1_17z = { celloutsig_1_16z[7], celloutsig_1_0z[2], celloutsig_1_16z[5:0], celloutsig_1_1z } + { celloutsig_1_16z[13:7], celloutsig_1_0z[2], celloutsig_1_16z[5] };
  assign celloutsig_0_9z = celloutsig_0_1z[8:0] + { celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_15z[4:3], celloutsig_0_7z, celloutsig_0_9z } + in_data[45:34];
  assign celloutsig_1_6z = celloutsig_1_0z[2:0] >= celloutsig_1_0z[2:0];
  assign celloutsig_1_13z = { celloutsig_1_3z[4:3], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_10z } >= { celloutsig_1_0z[1], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_4z[24:2], celloutsig_1_9z } >= { celloutsig_1_4z[15:12], celloutsig_1_17z, celloutsig_1_14z[3:1], celloutsig_1_9z[1], celloutsig_1_3z[4:1], 1'h0, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_1z = in_data[160:154] || { in_data[102:100], celloutsig_1_0z };
  assign celloutsig_0_4z = in_data[37:21] || { celloutsig_0_1z[27:13], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_4z = celloutsig_1_2z[1] ? { in_data[123:109], celloutsig_1_3z[4:1], 1'h0, celloutsig_1_3z[4:1], 1'h0 } : { in_data[175:155], celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_7z ? { celloutsig_1_2z[5:1], celloutsig_1_1z } : { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_13z = celloutsig_0_12z ? { celloutsig_0_11z[12:7], celloutsig_0_11z } : { celloutsig_0_9z[4:1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_23z = celloutsig_0_15z[3] ? { celloutsig_0_13z[13:2], celloutsig_0_4z } : celloutsig_0_8z;
  assign celloutsig_0_2z = in_data[93] ? celloutsig_0_1z[14:3] : { in_data[63:53], celloutsig_0_0z };
  assign celloutsig_0_30z = celloutsig_0_15z[10] ? { celloutsig_0_1z[27], celloutsig_0_6z, celloutsig_0_25z } : celloutsig_0_11z[10:8];
  assign celloutsig_0_3z = celloutsig_0_2z[8:2] != { in_data[45:40], celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_1z[24:1] != in_data[53:30];
  assign celloutsig_0_19z = celloutsig_0_8z[6:3] != in_data[29:26];
  assign celloutsig_0_29z = celloutsig_0_28z != celloutsig_0_18z;
  assign celloutsig_1_8z = { celloutsig_1_3z[3:1], celloutsig_1_1z } !== { in_data[109:107], celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_9z[2:1], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z } !== { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_18z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } !== celloutsig_0_13z[15:2];
  assign celloutsig_0_21z = { celloutsig_0_11z, celloutsig_0_20z } !== { celloutsig_0_13z[16:0], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_14z = | { celloutsig_0_11z[7:4], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_4z[12:8], celloutsig_1_8z };
  assign celloutsig_0_28z = ~^ { celloutsig_0_5z[1:0], celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_0_40z = { celloutsig_0_23z[0], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_16z } >> { celloutsig_0_5z[2], celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } >> in_data[176:171];
  assign celloutsig_1_11z = { celloutsig_1_3z[3:1], 1'h0 } >> { in_data[135], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_15z = in_data[139:126] >> { celloutsig_1_4z[14:5], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_0_5z = celloutsig_0_2z[9:6] >> { celloutsig_0_2z[11:9], celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_2z } >> in_data[108:97];
  assign celloutsig_0_8z = { celloutsig_0_1z[17:10], celloutsig_0_4z, celloutsig_0_5z } >> { celloutsig_0_1z[16:5], celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_13z[7:4], celloutsig_0_6z, celloutsig_0_7z } - celloutsig_0_17z[7:2];
  assign celloutsig_0_36z = celloutsig_0_30z ~^ in_data[95:93];
  assign celloutsig_1_0z = in_data[165:162] ^ in_data[148:145];
  assign celloutsig_0_11z = { celloutsig_0_9z[4:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z } ^ celloutsig_0_8z;
  assign celloutsig_0_15z = { celloutsig_0_11z[8:5], celloutsig_0_13z } ^ { celloutsig_0_8z[5:4], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_15z[9:4] ^ { celloutsig_0_13z[0], celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_21z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_41z = 11'h000;
    else if (!celloutsig_1_19z) celloutsig_0_41z = { celloutsig_0_17z[7:0], celloutsig_0_36z };
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 31'h00000000;
    else if (!celloutsig_1_19z) celloutsig_0_1z = in_data[86:56];
  assign celloutsig_1_3z[4:1] = celloutsig_1_0z ^ { celloutsig_1_2z[2:0], celloutsig_1_1z };
  assign celloutsig_1_14z[3:1] = celloutsig_1_9z[4:2] ^ celloutsig_1_3z[3:1];
  assign { celloutsig_1_16z[10:7], celloutsig_1_16z[3:0], celloutsig_1_16z[5], celloutsig_1_16z[17:11], celloutsig_1_16z[4] } = { celloutsig_1_3z[4:1], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z } ^ { celloutsig_1_15z[6], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z[3], celloutsig_1_0z, celloutsig_1_0z[1], celloutsig_1_15z[13:7], celloutsig_1_0z[0] };
  assign celloutsig_1_14z[0] = celloutsig_1_9z[1];
  assign celloutsig_1_16z[6] = celloutsig_1_0z[2];
  assign celloutsig_1_3z[0] = 1'h0;
  assign { out_data[139:128], out_data[96], out_data[36:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
