library IEEE;
use IEEE.std_logic_1164.all;

ENTITY fulladder_1 is PORT
(
    a, b, cin  : in bit;
    sum, cout  : out bit
);

END fulladder;

ARCHITECTURE adder of fulladder is

BEGIN

    sum <= a XOR b XOR cin;                                  --Faz a operacao da Soma
    cout <= (a AND b) OR (a AND cin) OR (b AND cin);             --Logica do carry out
    
END adder;