{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497378689016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497378689266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 15:31:28 2017 " "Processing started: Tue Jun 13 15:31:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497378689266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497378689266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComputadorIAS -c ComputadorIAS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComputadorIAS -c ComputadorIAS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497378689267 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1497378690883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/CounterMod_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file IAS/CounterMod_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMod_package " "Found design unit 1: CounterMod_package" {  } { { "IAS/CounterMod_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/CounterMod_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378691685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378691685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/CounterMod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IAS/CounterMod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMod-Behavior " "Found design unit 1: CounterMod-Behavior" {  } { { "IAS/CounterMod.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/CounterMod.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378691962 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterMod " "Found entity 1: CounterMod" {  } { { "IAS/CounterMod.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/CounterMod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378691962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378691962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/RegN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/RegN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN-Behavior " "Found design unit 1: RegN-Behavior" {  } { { "ALU/RegN.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/RegN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378692189 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "ALU/RegN.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/RegN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378692189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378692189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/ClockDivisor_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file IAS/ClockDivisor_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivisor_package " "Found design unit 1: ClockDivisor_package" {  } { { "IAS/ClockDivisor_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/ClockDivisor_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378692423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378692423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/ClockDivisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IAS/ClockDivisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivisor-Behavior " "Found design unit 1: ClockDivisor-Behavior" {  } { { "IAS/ClockDivisor.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/ClockDivisor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378692566 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivisor " "Found entity 1: ClockDivisor" {  } { { "IAS/ClockDivisor.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/ClockDivisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378692566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378692566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/IAS_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file IAS/IAS_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IAS_package " "Found design unit 1: IAS_package" {  } { { "IAS/IAS_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/IAS_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378692952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378692952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IAS/IAS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IAS/IAS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IAS-Behavior " "Found design unit 1: IAS-Behavior" {  } { { "IAS/IAS.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/IAS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378693675 ""} { "Info" "ISGN_ENTITY_NAME" "1 IAS " "Found entity 1: IAS" {  } { { "IAS/IAS.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/IAS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378693675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378693675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7seg-structure " "Found design unit 1: display7seg-structure" {  } { { "ALU/display7seg.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/display7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378694001 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "ALU/display7seg.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/display7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378694001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378694001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_setup-Comportamento " "Found design unit 1: demo_setup-Comportamento" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378694419 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_setup " "Found entity 1: demo_setup" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378694419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378694419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-Behavior " "Found design unit 1: UART_TX-Behavior" {  } { { "UART/UART_TX.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/UART/UART_TX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378694652 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART/UART_TX.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/UART/UART_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378694652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378694652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory/single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory/single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "Memory/single_port_ram.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/Memory/single_port_ram.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378695052 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "Memory/single_port_ram.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/Memory/single_port_ram.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378695052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378695052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory/MainMemory_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Memory/MainMemory_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainMemory_package " "Found design unit 1: MainMemory_package" {  } { { "Memory/MainMemory_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/Memory/MainMemory_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378695883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378695883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit/ControlUnit_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ControlUnit/ControlUnit_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_package " "Found design unit 1: ControlUnit_package" {  } { { "ControlUnit/ControlUnit_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378697251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378697251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ControlUnit/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavior " "Found design unit 1: ControlUnit-Behavior" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378697764 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378697764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378697764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ALU/ALU_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_package " "Found design unit 1: ALU_package" {  } { { "ALU/ALU_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/ALU_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378698462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378698462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "ALU/ALU.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378698815 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378698815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378698815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART_TX_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file UART/UART_TX_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_package " "Found design unit 1: UART_TX_package" {  } { { "UART/UART_TX_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/UART/UART_TX_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378699087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378699087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/display7seg_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ALU/display7seg_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7seg_package " "Found design unit 1: display7seg_package" {  } { { "ALU/display7seg_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/display7seg_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378699753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378699753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/reg_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ALU/reg_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_package " "Found design unit 1: reg_package" {  } { { "ALU/reg_package.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ALU/reg_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378700010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378700010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_uart-Comportamento " "Found design unit 1: demo_uart-Comportamento" {  } { { "demo_uart.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_uart.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378700368 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_uart " "Found entity 1: demo_uart" {  } { { "demo_uart.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497378700368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497378700368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_setup " "Elaborating entity \"demo_setup\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1497378700753 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR demo_setup.vhd(9) " "VHDL Signal Declaration warning at demo_setup.vhd(9): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1497378700775 "|demo_setup"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG demo_setup.vhd(10) " "VHDL Signal Declaration warning at demo_setup.vhd(10): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1497378700775 "|demo_setup"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD demo_setup.vhd(16) " "VHDL Signal Declaration warning at demo_setup.vhd(16): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1497378700776 "|demo_setup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivisor ClockDivisor:clock_d " "Elaborating entity \"ClockDivisor\" for hierarchy \"ClockDivisor:clock_d\"" {  } { { "demo_setup.vhd" "clock_d" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497378701309 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux ClockDivisor.vhd(25) " "VHDL Process Statement warning at ClockDivisor.vhd(25): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IAS/ClockDivisor.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/ClockDivisor.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497378701311 "|demo_setup|ClockDivisor:clock_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterMod ClockDivisor:clock_d\|CounterMod:convert " "Elaborating entity \"CounterMod\" for hierarchy \"ClockDivisor:clock_d\|CounterMod:convert\"" {  } { { "IAS/ClockDivisor.vhd" "convert" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/ClockDivisor.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497378703531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IAS IAS:ias0 " "Elaborating entity \"IAS\" for hierarchy \"IAS:ias0\"" {  } { { "demo_setup.vhd" "ias0" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497378703859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit IAS:ias0\|ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"IAS:ias0\|ControlUnit:control_unit\"" {  } { { "IAS/IAS.vhd" "control_unit" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/IAS.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497378708745 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E_ALU ControlUnit.vhd(11) " "VHDL Signal Declaration warning at ControlUnit.vhd(11): used implicit default value for signal \"E_ALU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1497378708746 "|demo_setup|IAS:ias0|ControlUnit:control_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S_ALU ControlUnit.vhd(12) " "VHDL Signal Declaration warning at ControlUnit.vhd(12): used implicit default value for signal \"S_ALU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1497378708746 "|demo_setup|IAS:ias0|ControlUnit:control_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E_Mem ControlUnit.vhd(16) " "VHDL Signal Declaration warning at ControlUnit.vhd(16): used implicit default value for signal \"E_Mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1497378708747 "|demo_setup|IAS:ias0|ControlUnit:control_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S_Mem ControlUnit.vhd(17) " "VHDL Signal Declaration warning at ControlUnit.vhd(17): used implicit default value for signal \"S_Mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1497378708747 "|demo_setup|IAS:ias0|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_right_flag ControlUnit.vhd(26) " "Verilog HDL or VHDL warning at ControlUnit.vhd(26): object \"jump_right_flag\" assigned a value but never read" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497378708748 "|demo_setup|IAS:ias0|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mv_PC2MAR ControlUnit.vhd(34) " "Verilog HDL or VHDL warning at ControlUnit.vhd(34): object \"mv_PC2MAR\" assigned a value but never read" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497378708748 "|demo_setup|IAS:ias0|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mv_IBR2IR ControlUnit.vhd(35) " "Verilog HDL or VHDL warning at ControlUnit.vhd(35): object \"mv_IBR2IR\" assigned a value but never read" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497378708748 "|demo_setup|IAS:ias0|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mv_IBR2MAR ControlUnit.vhd(36) " "Verilog HDL or VHDL warning at ControlUnit.vhd(36): object \"mv_IBR2MAR\" assigned a value but never read" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497378708748 "|demo_setup|IAS:ias0|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_en_mem ControlUnit.vhd(37) " "Verilog HDL or VHDL warning at ControlUnit.vhd(37): object \"pre_en_mem\" assigned a value but never read" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497378708749 "|demo_setup|IAS:ias0|ControlUnit:control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear ControlUnit.vhd(147) " "VHDL Process Statement warning at ControlUnit.vhd(147): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497378708750 "|demo_setup|IAS:ias0|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAR ControlUnit.vhd(18) " "Output port \"MAR\" at ControlUnit.vhd(18) has no driver" {  } { { "ControlUnit/ControlUnit.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/ControlUnit/ControlUnit.vhd" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1497378708751 "|demo_setup|IAS:ias0|ControlUnit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram IAS:ias0\|single_port_ram:memory " "Elaborating entity \"single_port_ram\" for hierarchy \"IAS:ias0\|single_port_ram:memory\"" {  } { { "IAS/IAS.vhd" "memory" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/IAS.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497378710354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU IAS:ias0\|ALU:logic_arit_unit " "Elaborating entity \"ALU\" for hierarchy \"IAS:ias0\|ALU:logic_arit_unit\"" {  } { { "IAS/IAS.vhd" "logic_arit_unit" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/IAS/IAS.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497378711531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:leds0 " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:leds0\"" {  } { { "demo_setup.vhd" "leds0" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497378712857 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497378724498 "|demo_setup|UART_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1497378724498 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1497378724768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1497378732834 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378732834 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra163755/Downloads/Projeto/Projeto/demo_setup.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497378746526 "|demo_setup|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1497378746526 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1497378746528 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1497378746528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1497378746528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1497378746528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497378750598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 15:32:30 2017 " "Processing ended: Tue Jun 13 15:32:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497378750598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497378750598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497378750598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497378750598 ""}
