{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 20:53:59 2014 " "Info: Processing started: Fri Nov 14 20:53:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Move " "Info: Assuming node \"Move\" is an undefined clock" {  } { { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Move" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PLL:inst13\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"PLL:inst13\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register vga_sync:inst2\|current_h_count\[9\] register vga_sync:inst2\|current_v_count\[7\] 16.734 ns " "Info: Slack time is 16.734 ns for clock \"clk\" between source register \"vga_sync:inst2\|current_h_count\[9\]\" and destination register \"vga_sync:inst2\|current_v_count\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "306.18 MHz 3.266 ns " "Info: Fmax is 306.18 MHz (period= 3.266 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.790 ns + Largest register register " "Info: + Largest register to register requirement is 19.790 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns + Largest " "Info: + Largest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.665 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 344 -128 40 360 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 344 -128 40 360 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns vga_sync:inst2\|current_v_count\[7\] 3 REG LCFF_X37_Y23_N25 6 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X37_Y23_N25; Fanout = 6; REG Node = 'vga_sync:inst2\|current_v_count\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { clk~clkctrl vga_sync:inst2|current_v_count[7] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clk clk~clkctrl vga_sync:inst2|current_v_count[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_v_count[7] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 344 -128 40 360 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 344 -128 40 360 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.661 ns vga_sync:inst2\|current_h_count\[9\] 3 REG LCFF_X38_Y24_N27 6 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X38_Y24_N27; Fanout = 6; REG Node = 'vga_sync:inst2\|current_h_count\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { clk~clkctrl vga_sync:inst2|current_h_count[9] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl vga_sync:inst2|current_h_count[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_h_count[9] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clk clk~clkctrl vga_sync:inst2|current_v_count[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_v_count[7] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl vga_sync:inst2|current_h_count[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_h_count[9] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clk clk~clkctrl vga_sync:inst2|current_v_count[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_v_count[7] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl vga_sync:inst2|current_h_count[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_h_count[9] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.056 ns - Longest register register " "Info: - Longest register to register delay is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_sync:inst2\|current_h_count\[9\] 1 REG LCFF_X38_Y24_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y24_N27; Fanout = 6; REG Node = 'vga_sync:inst2\|current_h_count\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync:inst2|current_h_count[9] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.408 ns) 0.929 ns vga_sync:inst2\|Equal0~0 2 COMB LCCOMB_X38_Y24_N24 4 " "Info: 2: + IC(0.521 ns) + CELL(0.408 ns) = 0.929 ns; Loc. = LCCOMB_X38_Y24_N24; Fanout = 4; COMB Node = 'vga_sync:inst2\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { vga_sync:inst2|current_h_count[9] vga_sync:inst2|Equal0~0 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.275 ns) 1.485 ns vga_sync:inst2\|process_2~0 3 COMB LCCOMB_X38_Y24_N30 10 " "Info: 3: + IC(0.281 ns) + CELL(0.275 ns) = 1.485 ns; Loc. = LCCOMB_X38_Y24_N30; Fanout = 10; COMB Node = 'vga_sync:inst2\|process_2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { vga_sync:inst2|Equal0~0 vga_sync:inst2|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.660 ns) 3.056 ns vga_sync:inst2\|current_v_count\[7\] 4 REG LCFF_X37_Y23_N25 6 " "Info: 4: + IC(0.911 ns) + CELL(0.660 ns) = 3.056 ns; Loc. = LCFF_X37_Y23_N25; Fanout = 6; REG Node = 'vga_sync:inst2\|current_v_count\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { vga_sync:inst2|process_2~0 vga_sync:inst2|current_v_count[7] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 43.95 % ) " "Info: Total cell delay = 1.343 ns ( 43.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.713 ns ( 56.05 % ) " "Info: Total interconnect delay = 1.713 ns ( 56.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { vga_sync:inst2|current_h_count[9] vga_sync:inst2|Equal0~0 vga_sync:inst2|process_2~0 vga_sync:inst2|current_v_count[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { vga_sync:inst2|current_h_count[9] {} vga_sync:inst2|Equal0~0 {} vga_sync:inst2|process_2~0 {} vga_sync:inst2|current_v_count[7] {} } { 0.000ns 0.521ns 0.281ns 0.911ns } { 0.000ns 0.408ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clk clk~clkctrl vga_sync:inst2|current_v_count[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_v_count[7] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl vga_sync:inst2|current_h_count[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_h_count[9] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { vga_sync:inst2|current_h_count[9] vga_sync:inst2|Equal0~0 vga_sync:inst2|process_2~0 vga_sync:inst2|current_v_count[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { vga_sync:inst2|current_h_count[9] {} vga_sync:inst2|Equal0~0 {} vga_sync:inst2|process_2~0 {} vga_sync:inst2|current_v_count[7] {} } { 0.000ns 0.521ns 0.281ns 0.911ns } { 0.000ns 0.408ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Move register Pos_Controler:inst1\|x\[2\] register Pos_Controler:inst1\|x\[9\] 215.98 MHz 4.63 ns Internal " "Info: Clock \"Move\" has Internal fmax of 215.98 MHz between source register \"Pos_Controler:inst1\|x\[2\]\" and destination register \"Pos_Controler:inst1\|x\[9\]\" (period= 4.63 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.416 ns + Longest register register " "Info: + Longest register to register delay is 4.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Pos_Controler:inst1\|x\[2\] 1 REG LCFF_X35_Y24_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y24_N3; Fanout = 6; REG Node = 'Pos_Controler:inst1\|x\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pos_Controler:inst1|x[2] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.436 ns) 1.204 ns Pos_Controler:inst1\|LessThan3~0 2 COMB LCCOMB_X37_Y24_N28 1 " "Info: 2: + IC(0.768 ns) + CELL(0.436 ns) = 1.204 ns; Loc. = LCCOMB_X37_Y24_N28; Fanout = 1; COMB Node = 'Pos_Controler:inst1\|LessThan3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { Pos_Controler:inst1|x[2] Pos_Controler:inst1|LessThan3~0 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.420 ns) 2.281 ns Pos_Controler:inst1\|process_0~0 3 COMB LCCOMB_X35_Y24_N26 1 " "Info: 3: + IC(0.657 ns) + CELL(0.420 ns) = 2.281 ns; Loc. = LCCOMB_X35_Y24_N26; Fanout = 1; COMB Node = 'Pos_Controler:inst1\|process_0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { Pos_Controler:inst1|LessThan3~0 Pos_Controler:inst1|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 2.702 ns Pos_Controler:inst1\|process_0~1 4 COMB LCCOMB_X35_Y24_N28 16 " "Info: 4: + IC(0.271 ns) + CELL(0.150 ns) = 2.702 ns; Loc. = LCCOMB_X35_Y24_N28; Fanout = 16; COMB Node = 'Pos_Controler:inst1\|process_0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { Pos_Controler:inst1|process_0~0 Pos_Controler:inst1|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.393 ns) 3.408 ns Pos_Controler:inst1\|x\[2\]~12 5 COMB LCCOMB_X35_Y24_N2 2 " "Info: 5: + IC(0.313 ns) + CELL(0.393 ns) = 3.408 ns; Loc. = LCCOMB_X35_Y24_N2; Fanout = 2; COMB Node = 'Pos_Controler:inst1\|x\[2\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Pos_Controler:inst1|process_0~1 Pos_Controler:inst1|x[2]~12 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.479 ns Pos_Controler:inst1\|x\[3\]~14 6 COMB LCCOMB_X35_Y24_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.479 ns; Loc. = LCCOMB_X35_Y24_N4; Fanout = 2; COMB Node = 'Pos_Controler:inst1\|x\[3\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Pos_Controler:inst1|x[2]~12 Pos_Controler:inst1|x[3]~14 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.550 ns Pos_Controler:inst1\|x\[4\]~16 7 COMB LCCOMB_X35_Y24_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.550 ns; Loc. = LCCOMB_X35_Y24_N6; Fanout = 2; COMB Node = 'Pos_Controler:inst1\|x\[4\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Pos_Controler:inst1|x[3]~14 Pos_Controler:inst1|x[4]~16 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.621 ns Pos_Controler:inst1\|x\[5\]~18 8 COMB LCCOMB_X35_Y24_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.621 ns; Loc. = LCCOMB_X35_Y24_N8; Fanout = 2; COMB Node = 'Pos_Controler:inst1\|x\[5\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Pos_Controler:inst1|x[4]~16 Pos_Controler:inst1|x[5]~18 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.692 ns Pos_Controler:inst1\|x\[6\]~20 9 COMB LCCOMB_X35_Y24_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.692 ns; Loc. = LCCOMB_X35_Y24_N10; Fanout = 2; COMB Node = 'Pos_Controler:inst1\|x\[6\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Pos_Controler:inst1|x[5]~18 Pos_Controler:inst1|x[6]~20 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.763 ns Pos_Controler:inst1\|x\[7\]~22 10 COMB LCCOMB_X35_Y24_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.763 ns; Loc. = LCCOMB_X35_Y24_N12; Fanout = 2; COMB Node = 'Pos_Controler:inst1\|x\[7\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Pos_Controler:inst1|x[6]~20 Pos_Controler:inst1|x[7]~22 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.922 ns Pos_Controler:inst1\|x\[8\]~24 11 COMB LCCOMB_X35_Y24_N14 1 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 3.922 ns; Loc. = LCCOMB_X35_Y24_N14; Fanout = 1; COMB Node = 'Pos_Controler:inst1\|x\[8\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Pos_Controler:inst1|x[7]~22 Pos_Controler:inst1|x[8]~24 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.332 ns Pos_Controler:inst1\|x\[9\]~25 12 COMB LCCOMB_X35_Y24_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 4.332 ns; Loc. = LCCOMB_X35_Y24_N16; Fanout = 1; COMB Node = 'Pos_Controler:inst1\|x\[9\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Pos_Controler:inst1|x[8]~24 Pos_Controler:inst1|x[9]~25 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.416 ns Pos_Controler:inst1\|x\[9\] 13 REG LCFF_X35_Y24_N17 5 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 4.416 ns; Loc. = LCFF_X35_Y24_N17; Fanout = 5; REG Node = 'Pos_Controler:inst1\|x\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Pos_Controler:inst1|x[9]~25 Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.407 ns ( 54.51 % ) " "Info: Total cell delay = 2.407 ns ( 54.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.009 ns ( 45.49 % ) " "Info: Total interconnect delay = 2.009 ns ( 45.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.416 ns" { Pos_Controler:inst1|x[2] Pos_Controler:inst1|LessThan3~0 Pos_Controler:inst1|process_0~0 Pos_Controler:inst1|process_0~1 Pos_Controler:inst1|x[2]~12 Pos_Controler:inst1|x[3]~14 Pos_Controler:inst1|x[4]~16 Pos_Controler:inst1|x[5]~18 Pos_Controler:inst1|x[6]~20 Pos_Controler:inst1|x[7]~22 Pos_Controler:inst1|x[8]~24 Pos_Controler:inst1|x[9]~25 Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.416 ns" { Pos_Controler:inst1|x[2] {} Pos_Controler:inst1|LessThan3~0 {} Pos_Controler:inst1|process_0~0 {} Pos_Controler:inst1|process_0~1 {} Pos_Controler:inst1|x[2]~12 {} Pos_Controler:inst1|x[3]~14 {} Pos_Controler:inst1|x[4]~16 {} Pos_Controler:inst1|x[5]~18 {} Pos_Controler:inst1|x[6]~20 {} Pos_Controler:inst1|x[7]~22 {} Pos_Controler:inst1|x[8]~24 {} Pos_Controler:inst1|x[9]~25 {} Pos_Controler:inst1|x[9] {} } { 0.000ns 0.768ns 0.657ns 0.271ns 0.313ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.436ns 0.420ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Move destination 2.629 ns + Shortest register " "Info: + Shortest clock path from clock \"Move\" to destination register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Move 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'Move'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Move } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns Move~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'Move~clk_delay_ctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Move Move~clk_delay_ctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns Move~clkctrl 3 COMB CLKCTRL_G7 18 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 18; COMB Node = 'Move~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Move~clk_delay_ctrl Move~clkctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 2.629 ns Pos_Controler:inst1\|x\[9\] 4 REG LCFF_X35_Y24_N17 5 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y24_N17; Fanout = 5; REG Node = 'Pos_Controler:inst1\|x\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { Move~clkctrl Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 59.11 % ) " "Info: Total cell delay = 1.554 ns ( 59.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 40.89 % ) " "Info: Total interconnect delay = 1.075 ns ( 40.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst1|x[9] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 0.984ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Move source 2.629 ns - Longest register " "Info: - Longest clock path from clock \"Move\" to source register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Move 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'Move'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Move } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns Move~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'Move~clk_delay_ctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Move Move~clk_delay_ctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns Move~clkctrl 3 COMB CLKCTRL_G7 18 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 18; COMB Node = 'Move~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Move~clk_delay_ctrl Move~clkctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 2.629 ns Pos_Controler:inst1\|x\[2\] 4 REG LCFF_X35_Y24_N3 6 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y24_N3; Fanout = 6; REG Node = 'Pos_Controler:inst1\|x\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { Move~clkctrl Pos_Controler:inst1|x[2] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 59.11 % ) " "Info: Total cell delay = 1.554 ns ( 59.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 40.89 % ) " "Info: Total interconnect delay = 1.075 ns ( 40.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst1|x[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst1|x[2] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 0.984ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst1|x[9] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 0.984ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst1|x[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst1|x[2] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 0.984ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.416 ns" { Pos_Controler:inst1|x[2] Pos_Controler:inst1|LessThan3~0 Pos_Controler:inst1|process_0~0 Pos_Controler:inst1|process_0~1 Pos_Controler:inst1|x[2]~12 Pos_Controler:inst1|x[3]~14 Pos_Controler:inst1|x[4]~16 Pos_Controler:inst1|x[5]~18 Pos_Controler:inst1|x[6]~20 Pos_Controler:inst1|x[7]~22 Pos_Controler:inst1|x[8]~24 Pos_Controler:inst1|x[9]~25 Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.416 ns" { Pos_Controler:inst1|x[2] {} Pos_Controler:inst1|LessThan3~0 {} Pos_Controler:inst1|process_0~0 {} Pos_Controler:inst1|process_0~1 {} Pos_Controler:inst1|x[2]~12 {} Pos_Controler:inst1|x[3]~14 {} Pos_Controler:inst1|x[4]~16 {} Pos_Controler:inst1|x[5]~18 {} Pos_Controler:inst1|x[6]~20 {} Pos_Controler:inst1|x[7]~22 {} Pos_Controler:inst1|x[8]~24 {} Pos_Controler:inst1|x[9]~25 {} Pos_Controler:inst1|x[9] {} } { 0.000ns 0.768ns 0.657ns 0.271ns 0.313ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.436ns 0.420ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst1|x[9] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 0.984ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst1|x[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst1|x[2] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 0.984ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register vga_sync:inst2\|current_mod2 register vga_sync:inst2\|current_mod2 391 ps " "Info: Minimum slack time is 391 ps for clock \"clk\" between source register \"vga_sync:inst2\|current_mod2\" and destination register \"vga_sync:inst2\|current_mod2\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_sync:inst2\|current_mod2 1 REG LCFF_X37_Y24_N25 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y24_N25; Fanout = 12; REG Node = 'vga_sync:inst2\|current_mod2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync:inst2|current_mod2 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_sync:inst2\|current_mod2~0 2 COMB LCCOMB_X37_Y24_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X37_Y24_N24; Fanout = 1; COMB Node = 'vga_sync:inst2\|current_mod2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_sync:inst2|current_mod2 vga_sync:inst2|current_mod2~0 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_sync:inst2\|current_mod2 3 REG LCFF_X37_Y24_N25 12 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X37_Y24_N25; Fanout = 12; REG Node = 'vga_sync:inst2\|current_mod2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_sync:inst2|current_mod2~0 vga_sync:inst2|current_mod2 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_sync:inst2|current_mod2 vga_sync:inst2|current_mod2~0 vga_sync:inst2|current_mod2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_sync:inst2|current_mod2 {} vga_sync:inst2|current_mod2~0 {} vga_sync:inst2|current_mod2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.660 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 344 -128 40 360 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 344 -128 40 360 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns vga_sync:inst2\|current_mod2 3 REG LCFF_X37_Y24_N25 12 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X37_Y24_N25; Fanout = 12; REG Node = 'vga_sync:inst2\|current_mod2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk~clkctrl vga_sync:inst2|current_mod2 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl vga_sync:inst2|current_mod2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_mod2 {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 344 -128 40 360 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 344 -128 40 360 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns vga_sync:inst2\|current_mod2 3 REG LCFF_X37_Y24_N25 12 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X37_Y24_N25; Fanout = 12; REG Node = 'vga_sync:inst2\|current_mod2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk~clkctrl vga_sync:inst2|current_mod2 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl vga_sync:inst2|current_mod2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_mod2 {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl vga_sync:inst2|current_mod2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_mod2 {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/vga_sync.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl vga_sync:inst2|current_mod2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_mod2 {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_sync:inst2|current_mod2 vga_sync:inst2|current_mod2~0 vga_sync:inst2|current_mod2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_sync:inst2|current_mod2 {} vga_sync:inst2|current_mod2~0 {} vga_sync:inst2|current_mod2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk clk~clkctrl vga_sync:inst2|current_mod2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk {} clk~combout {} clk~clkctrl {} vga_sync:inst2|current_mod2 {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Pos_Controler:inst1\|y\[9\] D Move 6.403 ns register " "Info: tsu for register \"Pos_Controler:inst1\|y\[9\]\" (data pin = \"D\", clock pin = \"Move\") is 6.403 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.074 ns + Longest pin register " "Info: + Longest pin to register delay is 9.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns D 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 176 -32 136 192 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.078 ns) + CELL(0.438 ns) 7.358 ns Pos_Controler:inst1\|process_0~4 2 COMB LCCOMB_X35_Y23_N30 16 " "Info: 2: + IC(6.078 ns) + CELL(0.438 ns) = 7.358 ns; Loc. = LCCOMB_X35_Y23_N30; Fanout = 16; COMB Node = 'Pos_Controler:inst1\|process_0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { D Pos_Controler:inst1|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.393 ns) 8.066 ns Pos_Controler:inst1\|y\[2\]~12 3 COMB LCCOMB_X35_Y23_N12 2 " "Info: 3: + IC(0.315 ns) + CELL(0.393 ns) = 8.066 ns; Loc. = LCCOMB_X35_Y23_N12; Fanout = 2; COMB Node = 'Pos_Controler:inst1\|y\[2\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { Pos_Controler:inst1|process_0~4 Pos_Controler:inst1|y[2]~12 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.225 ns Pos_Controler:inst1\|y\[3\]~14 4 COMB LCCOMB_X35_Y23_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 8.225 ns; Loc. = LCCOMB_X35_Y23_N14; Fanout = 2; COMB Node = 'Pos_Controler:inst1\|y\[3\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Pos_Controler:inst1|y[2]~12 Pos_Controler:inst1|y[3]~14 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.296 ns Pos_Controler:inst1\|y\[4\]~16 5 COMB LCCOMB_X35_Y23_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.296 ns; Loc. = LCCOMB_X35_Y23_N16; Fanout = 2; COMB Node = 'Pos_Controler:inst1\|y\[4\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Pos_Controler:inst1|y[3]~14 Pos_Controler:inst1|y[4]~16 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.367 ns Pos_Controler:inst1\|y\[5\]~18 6 COMB LCCOMB_X35_Y23_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.367 ns; Loc. = LCCOMB_X35_Y23_N18; Fanout = 2; COMB Node = 'Pos_Controler:inst1\|y\[5\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Pos_Controler:inst1|y[4]~16 Pos_Controler:inst1|y[5]~18 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.438 ns Pos_Controler:inst1\|y\[6\]~20 7 COMB LCCOMB_X35_Y23_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.438 ns; Loc. = LCCOMB_X35_Y23_N20; Fanout = 2; COMB Node = 'Pos_Controler:inst1\|y\[6\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Pos_Controler:inst1|y[5]~18 Pos_Controler:inst1|y[6]~20 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.509 ns Pos_Controler:inst1\|y\[7\]~22 8 COMB LCCOMB_X35_Y23_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.509 ns; Loc. = LCCOMB_X35_Y23_N22; Fanout = 2; COMB Node = 'Pos_Controler:inst1\|y\[7\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Pos_Controler:inst1|y[6]~20 Pos_Controler:inst1|y[7]~22 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.580 ns Pos_Controler:inst1\|y\[8\]~24 9 COMB LCCOMB_X35_Y23_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.580 ns; Loc. = LCCOMB_X35_Y23_N24; Fanout = 1; COMB Node = 'Pos_Controler:inst1\|y\[8\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Pos_Controler:inst1|y[7]~22 Pos_Controler:inst1|y[8]~24 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.990 ns Pos_Controler:inst1\|y\[9\]~25 10 COMB LCCOMB_X35_Y23_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 8.990 ns; Loc. = LCCOMB_X35_Y23_N26; Fanout = 1; COMB Node = 'Pos_Controler:inst1\|y\[9\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Pos_Controler:inst1|y[8]~24 Pos_Controler:inst1|y[9]~25 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.074 ns Pos_Controler:inst1\|y\[9\] 11 REG LCFF_X35_Y23_N27 5 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 9.074 ns; Loc. = LCFF_X35_Y23_N27; Fanout = 5; REG Node = 'Pos_Controler:inst1\|y\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Pos_Controler:inst1|y[9]~25 Pos_Controler:inst1|y[9] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.681 ns ( 29.55 % ) " "Info: Total cell delay = 2.681 ns ( 29.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.393 ns ( 70.45 % ) " "Info: Total interconnect delay = 6.393 ns ( 70.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.074 ns" { D Pos_Controler:inst1|process_0~4 Pos_Controler:inst1|y[2]~12 Pos_Controler:inst1|y[3]~14 Pos_Controler:inst1|y[4]~16 Pos_Controler:inst1|y[5]~18 Pos_Controler:inst1|y[6]~20 Pos_Controler:inst1|y[7]~22 Pos_Controler:inst1|y[8]~24 Pos_Controler:inst1|y[9]~25 Pos_Controler:inst1|y[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.074 ns" { D {} D~combout {} Pos_Controler:inst1|process_0~4 {} Pos_Controler:inst1|y[2]~12 {} Pos_Controler:inst1|y[3]~14 {} Pos_Controler:inst1|y[4]~16 {} Pos_Controler:inst1|y[5]~18 {} Pos_Controler:inst1|y[6]~20 {} Pos_Controler:inst1|y[7]~22 {} Pos_Controler:inst1|y[8]~24 {} Pos_Controler:inst1|y[9]~25 {} Pos_Controler:inst1|y[9] {} } { 0.000ns 0.000ns 6.078ns 0.315ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Move destination 2.635 ns - Shortest register " "Info: - Shortest clock path from clock \"Move\" to destination register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Move 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'Move'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Move } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns Move~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'Move~clk_delay_ctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Move Move~clk_delay_ctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns Move~clkctrl 3 COMB CLKCTRL_G7 18 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 18; COMB Node = 'Move~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Move~clk_delay_ctrl Move~clkctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.635 ns Pos_Controler:inst1\|y\[9\] 4 REG LCFF_X35_Y23_N27 5 " "Info: 4: + IC(0.990 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X35_Y23_N27; Fanout = 5; REG Node = 'Pos_Controler:inst1\|y\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { Move~clkctrl Pos_Controler:inst1|y[9] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 58.98 % ) " "Info: Total cell delay = 1.554 ns ( 58.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.081 ns ( 41.02 % ) " "Info: Total interconnect delay = 1.081 ns ( 41.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst1|y[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst1|y[9] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 0.990ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.074 ns" { D Pos_Controler:inst1|process_0~4 Pos_Controler:inst1|y[2]~12 Pos_Controler:inst1|y[3]~14 Pos_Controler:inst1|y[4]~16 Pos_Controler:inst1|y[5]~18 Pos_Controler:inst1|y[6]~20 Pos_Controler:inst1|y[7]~22 Pos_Controler:inst1|y[8]~24 Pos_Controler:inst1|y[9]~25 Pos_Controler:inst1|y[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.074 ns" { D {} D~combout {} Pos_Controler:inst1|process_0~4 {} Pos_Controler:inst1|y[2]~12 {} Pos_Controler:inst1|y[3]~14 {} Pos_Controler:inst1|y[4]~16 {} Pos_Controler:inst1|y[5]~18 {} Pos_Controler:inst1|y[6]~20 {} Pos_Controler:inst1|y[7]~22 {} Pos_Controler:inst1|y[8]~24 {} Pos_Controler:inst1|y[9]~25 {} Pos_Controler:inst1|y[9] {} } { 0.000ns 0.000ns 6.078ns 0.315ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst1|y[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst1|y[9] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 0.990ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Move VGA_RGB\[0\] Pos_Controler:inst1\|x\[4\] 13.457 ns register " "Info: tco from clock \"Move\" to destination pin \"VGA_RGB\[0\]\" through register \"Pos_Controler:inst1\|x\[4\]\" is 13.457 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Move source 2.629 ns + Longest register " "Info: + Longest clock path from clock \"Move\" to source register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Move 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'Move'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Move } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns Move~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'Move~clk_delay_ctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Move Move~clk_delay_ctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns Move~clkctrl 3 COMB CLKCTRL_G7 18 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 18; COMB Node = 'Move~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Move~clk_delay_ctrl Move~clkctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 2.629 ns Pos_Controler:inst1\|x\[4\] 4 REG LCFF_X35_Y24_N7 8 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y24_N7; Fanout = 8; REG Node = 'Pos_Controler:inst1\|x\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { Move~clkctrl Pos_Controler:inst1|x[4] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 59.11 % ) " "Info: Total cell delay = 1.554 ns ( 59.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 40.89 % ) " "Info: Total interconnect delay = 1.075 ns ( 40.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst1|x[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst1|x[4] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 0.984ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.578 ns + Longest register pin " "Info: + Longest register to pin delay is 10.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Pos_Controler:inst1\|x\[4\] 1 REG LCFF_X35_Y24_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y24_N7; Fanout = 8; REG Node = 'Pos_Controler:inst1\|x\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pos_Controler:inst1|x[4] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.393 ns) 1.129 ns Object:inst6\|Add0~1 2 COMB LCCOMB_X36_Y24_N20 2 " "Info: 2: + IC(0.736 ns) + CELL(0.393 ns) = 1.129 ns; Loc. = LCCOMB_X36_Y24_N20; Fanout = 2; COMB Node = 'Object:inst6\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { Pos_Controler:inst1|x[4] Object:inst6|Add0~1 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Object.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.200 ns Object:inst6\|Add0~3 3 COMB LCCOMB_X36_Y24_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.200 ns; Loc. = LCCOMB_X36_Y24_N22; Fanout = 2; COMB Node = 'Object:inst6\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Object:inst6|Add0~1 Object:inst6|Add0~3 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Object.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.271 ns Object:inst6\|Add0~5 4 COMB LCCOMB_X36_Y24_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.271 ns; Loc. = LCCOMB_X36_Y24_N24; Fanout = 2; COMB Node = 'Object:inst6\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Object:inst6|Add0~3 Object:inst6|Add0~5 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Object.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.681 ns Object:inst6\|Add0~6 5 COMB LCCOMB_X36_Y24_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.681 ns; Loc. = LCCOMB_X36_Y24_N26; Fanout = 1; COMB Node = 'Object:inst6\|Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Object:inst6|Add0~5 Object:inst6|Add0~6 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Object.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.414 ns) 2.774 ns Object:inst6\|LessThan2~15 6 COMB LCCOMB_X37_Y24_N20 1 " "Info: 6: + IC(0.679 ns) + CELL(0.414 ns) = 2.774 ns; Loc. = LCCOMB_X37_Y24_N20; Fanout = 1; COMB Node = 'Object:inst6\|LessThan2~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { Object:inst6|Add0~6 Object:inst6|LessThan2~15 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Object.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.184 ns Object:inst6\|LessThan2~16 7 COMB LCCOMB_X37_Y24_N22 1 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 3.184 ns; Loc. = LCCOMB_X37_Y24_N22; Fanout = 1; COMB Node = 'Object:inst6\|LessThan2~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Object:inst6|LessThan2~15 Object:inst6|LessThan2~16 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Object.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.150 ns) 4.000 ns Mux_RGB:inst\|RGB~0 8 COMB LCCOMB_X36_Y24_N0 3 " "Info: 8: + IC(0.666 ns) + CELL(0.150 ns) = 4.000 ns; Loc. = LCCOMB_X36_Y24_N0; Fanout = 3; COMB Node = 'Mux_RGB:inst\|RGB~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { Object:inst6|LessThan2~16 Mux_RGB:inst|RGB~0 } "NODE_NAME" } } { "Mux_RGB.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Mux_RGB.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.150 ns) 5.259 ns Mux_RGB:inst\|RGB\[0\]~3 9 COMB LCCOMB_X33_Y20_N10 1 " "Info: 9: + IC(1.109 ns) + CELL(0.150 ns) = 5.259 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 1; COMB Node = 'Mux_RGB:inst\|RGB\[0\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { Mux_RGB:inst|RGB~0 Mux_RGB:inst|RGB[0]~3 } "NODE_NAME" } } { "Mux_RGB.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Mux_RGB.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(2.768 ns) 10.578 ns VGA_RGB\[0\] 10 PIN PIN_E10 0 " "Info: 10: + IC(2.551 ns) + CELL(2.768 ns) = 10.578 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'VGA_RGB\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.319 ns" { Mux_RGB:inst|RGB[0]~3 VGA_RGB[0] } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 384 744 920 400 "VGA_RGB\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.837 ns ( 45.73 % ) " "Info: Total cell delay = 4.837 ns ( 45.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.741 ns ( 54.27 % ) " "Info: Total interconnect delay = 5.741 ns ( 54.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.578 ns" { Pos_Controler:inst1|x[4] Object:inst6|Add0~1 Object:inst6|Add0~3 Object:inst6|Add0~5 Object:inst6|Add0~6 Object:inst6|LessThan2~15 Object:inst6|LessThan2~16 Mux_RGB:inst|RGB~0 Mux_RGB:inst|RGB[0]~3 VGA_RGB[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.578 ns" { Pos_Controler:inst1|x[4] {} Object:inst6|Add0~1 {} Object:inst6|Add0~3 {} Object:inst6|Add0~5 {} Object:inst6|Add0~6 {} Object:inst6|LessThan2~15 {} Object:inst6|LessThan2~16 {} Mux_RGB:inst|RGB~0 {} Mux_RGB:inst|RGB[0]~3 {} VGA_RGB[0] {} } { 0.000ns 0.736ns 0.000ns 0.000ns 0.000ns 0.679ns 0.000ns 0.666ns 1.109ns 2.551ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.150ns 0.150ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst1|x[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst1|x[4] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 0.984ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.578 ns" { Pos_Controler:inst1|x[4] Object:inst6|Add0~1 Object:inst6|Add0~3 Object:inst6|Add0~5 Object:inst6|Add0~6 Object:inst6|LessThan2~15 Object:inst6|LessThan2~16 Mux_RGB:inst|RGB~0 Mux_RGB:inst|RGB[0]~3 VGA_RGB[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.578 ns" { Pos_Controler:inst1|x[4] {} Object:inst6|Add0~1 {} Object:inst6|Add0~3 {} Object:inst6|Add0~5 {} Object:inst6|Add0~6 {} Object:inst6|LessThan2~15 {} Object:inst6|LessThan2~16 {} Mux_RGB:inst|RGB~0 {} Mux_RGB:inst|RGB[0]~3 {} VGA_RGB[0] {} } { 0.000ns 0.736ns 0.000ns 0.000ns 0.000ns 0.679ns 0.000ns 0.666ns 1.109ns 2.551ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.150ns 0.150ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Color_in\[0\] VGA_RGB\[0\] 8.142 ns Longest " "Info: Longest tpd from source pin \"Color_in\[0\]\" to destination pin \"VGA_RGB\[0\]\" is 8.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Color_in\[0\] 1 PIN PIN_AF14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; PIN Node = 'Color_in\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Color_in[0] } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 40 152 320 56 "Color_in\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.419 ns) 2.823 ns Mux_RGB:inst\|RGB\[0\]~3 2 COMB LCCOMB_X33_Y20_N10 1 " "Info: 2: + IC(1.405 ns) + CELL(0.419 ns) = 2.823 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 1; COMB Node = 'Mux_RGB:inst\|RGB\[0\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { Color_in[0] Mux_RGB:inst|RGB[0]~3 } "NODE_NAME" } } { "Mux_RGB.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Mux_RGB.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(2.768 ns) 8.142 ns VGA_RGB\[0\] 3 PIN PIN_E10 0 " "Info: 3: + IC(2.551 ns) + CELL(2.768 ns) = 8.142 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'VGA_RGB\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.319 ns" { Mux_RGB:inst|RGB[0]~3 VGA_RGB[0] } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 384 744 920 400 "VGA_RGB\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.186 ns ( 51.41 % ) " "Info: Total cell delay = 4.186 ns ( 51.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.956 ns ( 48.59 % ) " "Info: Total interconnect delay = 3.956 ns ( 48.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.142 ns" { Color_in[0] Mux_RGB:inst|RGB[0]~3 VGA_RGB[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.142 ns" { Color_in[0] {} Color_in[0]~combout {} Mux_RGB:inst|RGB[0]~3 {} VGA_RGB[0] {} } { 0.000ns 0.000ns 1.405ns 2.551ns } { 0.000ns 0.999ns 0.419ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Pos_Controler:inst1\|x\[9\] R Move -1.112 ns register " "Info: th for register \"Pos_Controler:inst1\|x\[9\]\" (data pin = \"R\", clock pin = \"Move\") is -1.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Move destination 2.629 ns + Longest register " "Info: + Longest clock path from clock \"Move\" to destination register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Move 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'Move'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Move } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns Move~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'Move~clk_delay_ctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Move Move~clk_delay_ctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns Move~clkctrl 3 COMB CLKCTRL_G7 18 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 18; COMB Node = 'Move~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Move~clk_delay_ctrl Move~clkctrl } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 192 -32 136 208 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 2.629 ns Pos_Controler:inst1\|x\[9\] 4 REG LCFF_X35_Y24_N17 5 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y24_N17; Fanout = 5; REG Node = 'Pos_Controler:inst1\|x\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { Move~clkctrl Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 59.11 % ) " "Info: Total cell delay = 1.554 ns ( 59.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 40.89 % ) " "Info: Total interconnect delay = 1.075 ns ( 40.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst1|x[9] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 0.984ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.007 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns R 1 PIN PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; PIN Node = 'R'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "VGA.bdf" "" { Schematic "C:/Users/Mei Ling/Desktop/Lab7/VGA.bdf" { { 144 -32 136 160 "R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.416 ns) 3.199 ns Pos_Controler:inst1\|process_0~1 2 COMB LCCOMB_X35_Y24_N28 16 " "Info: 2: + IC(1.784 ns) + CELL(0.416 ns) = 3.199 ns; Loc. = LCCOMB_X35_Y24_N28; Fanout = 16; COMB Node = 'Pos_Controler:inst1\|process_0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { R Pos_Controler:inst1|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.419 ns) 3.923 ns Pos_Controler:inst1\|x\[9\]~25 3 COMB LCCOMB_X35_Y24_N16 1 " "Info: 3: + IC(0.305 ns) + CELL(0.419 ns) = 3.923 ns; Loc. = LCCOMB_X35_Y24_N16; Fanout = 1; COMB Node = 'Pos_Controler:inst1\|x\[9\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Pos_Controler:inst1|process_0~1 Pos_Controler:inst1|x[9]~25 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.007 ns Pos_Controler:inst1\|x\[9\] 4 REG LCFF_X35_Y24_N17 5 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.007 ns; Loc. = LCFF_X35_Y24_N17; Fanout = 5; REG Node = 'Pos_Controler:inst1\|x\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Pos_Controler:inst1|x[9]~25 Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/Mei Ling/Desktop/Lab7/Pos_Controler.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.918 ns ( 47.87 % ) " "Info: Total cell delay = 1.918 ns ( 47.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.089 ns ( 52.13 % ) " "Info: Total interconnect delay = 2.089 ns ( 52.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.007 ns" { R Pos_Controler:inst1|process_0~1 Pos_Controler:inst1|x[9]~25 Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.007 ns" { R {} R~combout {} Pos_Controler:inst1|process_0~1 {} Pos_Controler:inst1|x[9]~25 {} Pos_Controler:inst1|x[9] {} } { 0.000ns 0.000ns 1.784ns 0.305ns 0.000ns } { 0.000ns 0.999ns 0.416ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst1|x[9] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 0.984ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.007 ns" { R Pos_Controler:inst1|process_0~1 Pos_Controler:inst1|x[9]~25 Pos_Controler:inst1|x[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.007 ns" { R {} R~combout {} Pos_Controler:inst1|process_0~1 {} Pos_Controler:inst1|x[9]~25 {} Pos_Controler:inst1|x[9] {} } { 0.000ns 0.000ns 1.784ns 0.305ns 0.000ns } { 0.000ns 0.999ns 0.416ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 20:53:59 2014 " "Info: Processing ended: Fri Nov 14 20:53:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
