FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"PULSE_INV_OUT";
3"GENERIC_DELAY_IN";
4"PULSE_INV_IN";
5"GND\G";
6"GND\G";
%"OUTPORT"
"1","(-425,2875)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(-450,2350)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"INPORT"
"1","(-350,3325)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"SIP_HEADER_2PIN"
"2","(1000,3275)","0","misc","I26";
;
CDS_LIB"misc"
_PDVDUP1""
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"1;
"1 \B"2;
%"SIP_HEADER_2PIN"
"2","(-2100,2850)","2","misc","I27";
;
CDS_LIB"misc"
_PDVDUP1""
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"6;
"1 \B"3;
%"SIP_HEADER_2PIN"
"2","(-2100,2325)","2","misc","I28";
;
CDS_LIB"misc"
_PDVDUP1""
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"5;
"1 \B"4;
END.
