// Seed: 1394349928
module module_0 (
    input wand id_0,
    input tri0 id_1
);
  wire id_3;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    inout tri1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input uwire id_7
);
  logic [-1 : -1] id_9, id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  wire id_12;
endmodule
module module_2 (
    output supply0 id_0,
    input tri1 id_1,
    output uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input supply1 id_5,
    output wor id_6,
    output tri0 id_7,
    output tri1 id_8,
    input wire id_9,
    input wire id_10,
    input tri1 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5
  );
endmodule
