{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639963189696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639963189697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 10:19:49 2021 " "Processing started: Mon Dec 20 10:19:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639963189697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639963189697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639963189697 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1639963190116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/Verilog/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190169 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(38) " "Verilog HDL information at core.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639963190172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/Verilog/CPU/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD_DATA lcd_data IO.v(26) " "Verilog HDL Declaration information at IO.v(26): object \"LCD_DATA\" differs only in case from object \"lcd_data\" in the same scope" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1639963190175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190176 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controller.v(20) " "Verilog HDL information at lcd_controller.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_controller.v" "" { Text "D:/Verilog/CPU/lcd_controller.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639963190177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.v" "" { Text "D:/Verilog/CPU/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "line1 LINE1 lcd_test.v(7) " "Verilog HDL Declaration information at lcd_test.v(7): object \"line1\" differs only in case from object \"LINE1\" in the same scope" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1639963190179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "line2 LINE2 lcd_test.v(9) " "Verilog HDL Declaration information at lcd_test.v(9): object \"line2\" differs only in case from object \"LINE2\" in the same scope" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1639963190179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_test " "Found entity 1: lcd_test" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_decoder " "Found entity 1: lcd_decoder" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_decoder_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii_decoder_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_decoder_hex " "Found entity 1: ascii_decoder_hex" {  } { { "ascii_decoder_hex.v" "" { Text "D:/Verilog/CPU/ascii_decoder_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file button_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_pulse " "Found entity 1: button_pulse" {  } { { "button_pulse.v" "" { Text "D:/Verilog/CPU/button_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file led7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7seg " "Found entity 1: led7seg" {  } { { "led7seg.v" "" { Text "D:/Verilog/CPU/led7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.v" "" { Text "D:/Verilog/CPU/mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_datapath " "Found entity 1: mul_datapath" {  } { { "mul_datapath.v" "" { Text "D:/Verilog/CPU/mul_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_controller " "Found entity 1: mul_controller" {  } { { "mul_controller.v" "" { Text "D:/Verilog/CPU/mul_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_div.v 1 1 " "Found 1 design units, including 1 entities, in source file signed_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_div " "Found entity 1: signed_div" {  } { { "signed_div.v" "" { Text "D:/Verilog/CPU/signed_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190266 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "signed_div_datapath.v(25) " "Verilog HDL information at signed_div_datapath.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "signed_div_datapath.v" "" { Text "D:/Verilog/CPU/signed_div_datapath.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639963190274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_div_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file signed_div_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_div_datapath " "Found entity 1: signed_div_datapath" {  } { { "signed_div_datapath.v" "" { Text "D:/Verilog/CPU/signed_div_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_div_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file signed_div_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_div_controller " "Found entity 1: signed_div_controller" {  } { { "signed_div_controller.v" "" { Text "D:/Verilog/CPU/signed_div_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_div.v 1 1 " "Found 1 design units, including 1 entities, in source file unsigned_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsigned_div " "Found entity 1: unsigned_div" {  } { { "unsigned_div.v" "" { Text "D:/Verilog/CPU/unsigned_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unsigned_div_datapath.v(20) " "Verilog HDL information at unsigned_div_datapath.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "unsigned_div_datapath.v" "" { Text "D:/Verilog/CPU/unsigned_div_datapath.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639963190293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_div_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file unsigned_div_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsigned_div_datapath " "Found entity 1: unsigned_div_datapath" {  } { { "unsigned_div_datapath.v" "" { Text "D:/Verilog/CPU/unsigned_div_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_div_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsigned_div_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsigned_div_controller " "Found entity 1: unsigned_div_controller" {  } { { "unsigned_div_controller.v" "" { Text "D:/Verilog/CPU/unsigned_div_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963190300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963190300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639963190832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pulse button_pulse:k2 " "Elaborating entity \"button_pulse\" for hierarchy \"button_pulse:k2\"" {  } { { "CPU.v" "k2" { Text "D:/Verilog/CPU/CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:u1 " "Elaborating entity \"ram\" for hierarchy \"ram:u1\"" {  } { { "CPU.v" "u1" { Text "D:/Verilog/CPU/CPU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:u1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:u1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "D:/Verilog/CPU/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:u1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:u1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "D:/Verilog/CPU/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:u1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:u1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../default.mif " "Parameter \"init_file\" = \"../default.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963190999 ""}  } { { "ram.v" "" { Text "D:/Verilog/CPU/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639963190999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ik1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ik1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ik1 " "Found entity 1: altsyncram_9ik1" {  } { { "db/altsyncram_9ik1.tdf" "" { Text "D:/Verilog/CPU/db/altsyncram_9ik1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963191053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963191053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ik1 ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated " "Elaborating entity \"altsyncram_9ik1\" for hierarchy \"ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963191054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h1b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h1b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h1b2 " "Found entity 1: altsyncram_h1b2" {  } { { "db/altsyncram_h1b2.tdf" "" { Text "D:/Verilog/CPU/db/altsyncram_h1b2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963191133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963191133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h1b2 ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|altsyncram_h1b2:altsyncram1 " "Elaborating entity \"altsyncram_h1b2\" for hierarchy \"ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|altsyncram_h1b2:altsyncram1\"" {  } { { "db/altsyncram_9ik1.tdf" "altsyncram1" { Text "D:/Verilog/CPU/db/altsyncram_9ik1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963191134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Verilog/CPU/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963191233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963191233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|altsyncram_h1b2:altsyncram1\|decode_rsa:decode4 " "Elaborating entity \"decode_rsa\" for hierarchy \"ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|altsyncram_h1b2:altsyncram1\|decode_rsa:decode4\"" {  } { { "db/altsyncram_h1b2.tdf" "decode4" { Text "D:/Verilog/CPU/db/altsyncram_h1b2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963191234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/Verilog/CPU/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963191292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963191292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|altsyncram_h1b2:altsyncram1\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|altsyncram_h1b2:altsyncram1\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_h1b2.tdf" "rden_decode_a" { Text "D:/Verilog/CPU/db/altsyncram_h1b2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963191293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "D:/Verilog/CPU/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639963191361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639963191361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|altsyncram_h1b2:altsyncram1\|mux_qob:mux6 " "Elaborating entity \"mux_qob\" for hierarchy \"ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|altsyncram_h1b2:altsyncram1\|mux_qob:mux6\"" {  } { { "db/altsyncram_h1b2.tdf" "mux6" { Text "D:/Verilog/CPU/db/altsyncram_h1b2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963191362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9ik1.tdf" "mgl_prim2" { Text "D:/Verilog/CPU/db/altsyncram_9ik1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963191971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9ik1.tdf" "" { Text "D:/Verilog/CPU/db/altsyncram_9ik1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639963192014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192014 ""}  } { { "db/altsyncram_9ik1.tdf" "" { Text "D:/Verilog/CPU/db/altsyncram_9ik1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639963192014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:u1\|altsyncram:altsyncram_component\|altsyncram_9ik1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO IO:u2 " "Elaborating entity \"IO\" for hierarchy \"IO:u2\"" {  } { { "CPU.v" "u2" { Text "D:/Verilog/CPU/CPU.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IO.v(62) " "Verilog HDL assignment warning at IO.v(62): truncated value with size 32 to match size of target (16)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IO.v(71) " "Verilog HDL assignment warning at IO.v(71): truncated value with size 32 to match size of target (16)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IO.v(72) " "Verilog HDL assignment warning at IO.v(72): truncated value with size 32 to match size of target (16)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IO.v(75) " "Verilog HDL assignment warning at IO.v(75): truncated value with size 32 to match size of target (16)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IO.v(76) " "Verilog HDL assignment warning at IO.v(76): truncated value with size 32 to match size of target (16)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IO.v(77) " "Verilog HDL assignment warning at IO.v(77): truncated value with size 32 to match size of target (16)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IO.v(81) " "Verilog HDL assignment warning at IO.v(81): truncated value with size 32 to match size of target (16)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pointer IO.v(60) " "Verilog HDL Always Construct warning at IO.v(60): inferring latch(es) for variable \"pointer\", which holds its previous value in one or more paths through the always construct" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction IO.v(111) " "Verilog HDL Always Construct warning at IO.v(111): inferring latch(es) for variable \"instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] IO.v(23) " "Output port \"LEDR\[17..16\]\" at IO.v(23) has no driver" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] IO.v(112) " "Inferred latch for \"instruction\[0\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] IO.v(112) " "Inferred latch for \"instruction\[1\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] IO.v(112) " "Inferred latch for \"instruction\[2\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] IO.v(112) " "Inferred latch for \"instruction\[3\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[4\] IO.v(112) " "Inferred latch for \"instruction\[4\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[5\] IO.v(112) " "Inferred latch for \"instruction\[5\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[6\] IO.v(112) " "Inferred latch for \"instruction\[6\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[7\] IO.v(112) " "Inferred latch for \"instruction\[7\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[8\] IO.v(112) " "Inferred latch for \"instruction\[8\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[9\] IO.v(112) " "Inferred latch for \"instruction\[9\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[10\] IO.v(112) " "Inferred latch for \"instruction\[10\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[11\] IO.v(112) " "Inferred latch for \"instruction\[11\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[12\] IO.v(112) " "Inferred latch for \"instruction\[12\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[13\] IO.v(112) " "Inferred latch for \"instruction\[13\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[14\] IO.v(112) " "Inferred latch for \"instruction\[14\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192129 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[15\] IO.v(112) " "Inferred latch for \"instruction\[15\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[16\] IO.v(112) " "Inferred latch for \"instruction\[16\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[17\] IO.v(112) " "Inferred latch for \"instruction\[17\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[18\] IO.v(112) " "Inferred latch for \"instruction\[18\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[19\] IO.v(112) " "Inferred latch for \"instruction\[19\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[20\] IO.v(112) " "Inferred latch for \"instruction\[20\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[21\] IO.v(112) " "Inferred latch for \"instruction\[21\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[22\] IO.v(112) " "Inferred latch for \"instruction\[22\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[23\] IO.v(112) " "Inferred latch for \"instruction\[23\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[24\] IO.v(112) " "Inferred latch for \"instruction\[24\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[25\] IO.v(112) " "Inferred latch for \"instruction\[25\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[26\] IO.v(112) " "Inferred latch for \"instruction\[26\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[27\] IO.v(112) " "Inferred latch for \"instruction\[27\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[28\] IO.v(112) " "Inferred latch for \"instruction\[28\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[29\] IO.v(112) " "Inferred latch for \"instruction\[29\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[30\] IO.v(112) " "Inferred latch for \"instruction\[30\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[31\] IO.v(112) " "Inferred latch for \"instruction\[31\]\" at IO.v(112)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pointer\[0\] IO.v(60) " "Inferred latch for \"pointer\[0\]\" at IO.v(60)" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639963192130 "|CPU|IO:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_decoder IO:u2\|lcd_decoder:l1 " "Elaborating entity \"lcd_decoder\" for hierarchy \"IO:u2\|lcd_decoder:l1\"" {  } { { "IO.v" "l1" { Text "D:/Verilog/CPU/IO.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(77) " "Verilog HDL assignment warning at lcd_decoder.v(77): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192135 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(78) " "Verilog HDL assignment warning at lcd_decoder.v(78): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192135 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(79) " "Verilog HDL assignment warning at lcd_decoder.v(79): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192135 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(80) " "Verilog HDL assignment warning at lcd_decoder.v(80): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192135 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(81) " "Verilog HDL assignment warning at lcd_decoder.v(81): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192135 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(82) " "Verilog HDL assignment warning at lcd_decoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192135 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(83) " "Verilog HDL assignment warning at lcd_decoder.v(83): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192136 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(84) " "Verilog HDL assignment warning at lcd_decoder.v(84): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192136 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(85) " "Verilog HDL assignment warning at lcd_decoder.v(85): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192136 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(86) " "Verilog HDL assignment warning at lcd_decoder.v(86): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192136 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(87) " "Verilog HDL assignment warning at lcd_decoder.v(87): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192136 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(88) " "Verilog HDL assignment warning at lcd_decoder.v(88): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192136 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(89) " "Verilog HDL assignment warning at lcd_decoder.v(89): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192136 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(90) " "Verilog HDL assignment warning at lcd_decoder.v(90): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192136 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(91) " "Verilog HDL assignment warning at lcd_decoder.v(91): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192136 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(92) " "Verilog HDL assignment warning at lcd_decoder.v(92): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192137 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(93) " "Verilog HDL assignment warning at lcd_decoder.v(93): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192137 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(94) " "Verilog HDL assignment warning at lcd_decoder.v(94): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192137 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(95) " "Verilog HDL assignment warning at lcd_decoder.v(95): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192137 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(96) " "Verilog HDL assignment warning at lcd_decoder.v(96): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192137 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(97) " "Verilog HDL assignment warning at lcd_decoder.v(97): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192137 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(98) " "Verilog HDL assignment warning at lcd_decoder.v(98): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192137 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(99) " "Verilog HDL assignment warning at lcd_decoder.v(99): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192137 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(100) " "Verilog HDL assignment warning at lcd_decoder.v(100): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192137 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(101) " "Verilog HDL assignment warning at lcd_decoder.v(101): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192137 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(102) " "Verilog HDL assignment warning at lcd_decoder.v(102): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192138 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(103) " "Verilog HDL assignment warning at lcd_decoder.v(103): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192138 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(104) " "Verilog HDL assignment warning at lcd_decoder.v(104): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192138 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(105) " "Verilog HDL assignment warning at lcd_decoder.v(105): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192138 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(106) " "Verilog HDL assignment warning at lcd_decoder.v(106): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192138 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(108) " "Verilog HDL assignment warning at lcd_decoder.v(108): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192138 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(109) " "Verilog HDL assignment warning at lcd_decoder.v(109): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192138 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(110) " "Verilog HDL assignment warning at lcd_decoder.v(110): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192138 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(111) " "Verilog HDL assignment warning at lcd_decoder.v(111): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192138 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(112) " "Verilog HDL assignment warning at lcd_decoder.v(112): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192138 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(113) " "Verilog HDL assignment warning at lcd_decoder.v(113): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192138 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(114) " "Verilog HDL assignment warning at lcd_decoder.v(114): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192139 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(115) " "Verilog HDL assignment warning at lcd_decoder.v(115): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192139 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(116) " "Verilog HDL assignment warning at lcd_decoder.v(116): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192139 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(117) " "Verilog HDL assignment warning at lcd_decoder.v(117): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192139 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(118) " "Verilog HDL assignment warning at lcd_decoder.v(118): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192139 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(119) " "Verilog HDL assignment warning at lcd_decoder.v(119): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192139 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(120) " "Verilog HDL assignment warning at lcd_decoder.v(120): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192139 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(121) " "Verilog HDL assignment warning at lcd_decoder.v(121): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192139 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(122) " "Verilog HDL assignment warning at lcd_decoder.v(122): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192139 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(123) " "Verilog HDL assignment warning at lcd_decoder.v(123): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192139 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(124) " "Verilog HDL assignment warning at lcd_decoder.v(124): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192139 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_decoder.v(125) " "Verilog HDL assignment warning at lcd_decoder.v(125): truncated value with size 32 to match size of target (4)" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192139 "|CPU|IO:u2|lcd_decoder:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_decoder_hex IO:u2\|lcd_decoder:l1\|ascii_decoder_hex:adh11 " "Elaborating entity \"ascii_decoder_hex\" for hierarchy \"IO:u2\|lcd_decoder:l1\|ascii_decoder_hex:adh11\"" {  } { { "lcd_decoder.v" "adh11" { Text "D:/Verilog/CPU/lcd_decoder.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ascii_decoder_hex.v(5) " "Verilog HDL assignment warning at ascii_decoder_hex.v(5): truncated value with size 32 to match size of target (8)" {  } { { "ascii_decoder_hex.v" "" { Text "D:/Verilog/CPU/ascii_decoder_hex.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192222 "|CPU|IO:u2|lcd_decoder:l1|ascii_decoder_hex:adh11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_test IO:u2\|lcd_test:lcd1 " "Elaborating entity \"lcd_test\" for hierarchy \"IO:u2\|lcd_test:lcd1\"" {  } { { "IO.v" "lcd1" { Text "D:/Verilog/CPU/IO.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_test.v(38) " "Verilog HDL assignment warning at lcd_test.v(38): truncated value with size 32 to match size of target (4)" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192273 "|CPU|IO:u2|lcd_test:lcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_test.v(48) " "Verilog HDL assignment warning at lcd_test.v(48): truncated value with size 32 to match size of target (4)" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192273 "|CPU|IO:u2|lcd_test:lcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_test.v(50) " "Verilog HDL assignment warning at lcd_test.v(50): truncated value with size 32 to match size of target (4)" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192273 "|CPU|IO:u2|lcd_test:lcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_test.v(52) " "Verilog HDL assignment warning at lcd_test.v(52): truncated value with size 32 to match size of target (4)" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192273 "|CPU|IO:u2|lcd_test:lcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_test.v(53) " "Verilog HDL assignment warning at lcd_test.v(53): truncated value with size 32 to match size of target (4)" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192274 "|CPU|IO:u2|lcd_test:lcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd_test.v(55) " "Verilog HDL assignment warning at lcd_test.v(55): truncated value with size 32 to match size of target (18)" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192274 "|CPU|IO:u2|lcd_test:lcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd_test.v(56) " "Verilog HDL assignment warning at lcd_test.v(56): truncated value with size 32 to match size of target (18)" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192274 "|CPU|IO:u2|lcd_test:lcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd_test.v(59) " "Verilog HDL assignment warning at lcd_test.v(59): truncated value with size 32 to match size of target (18)" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192274 "|CPU|IO:u2|lcd_test:lcd1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd_test.v(81) " "Verilog HDL Case Statement warning at lcd_test.v(81): case item expression covers a value already covered by a previous case item" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 81 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1639963192274 "|CPU|IO:u2|lcd_test:lcd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller IO:u2\|lcd_controller:lcd2 " "Elaborating entity \"lcd_controller\" for hierarchy \"IO:u2\|lcd_controller:lcd2\"" {  } { { "IO.v" "lcd2" { Text "D:/Verilog/CPU/IO.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_controller.v(26) " "Verilog HDL assignment warning at lcd_controller.v(26): truncated value with size 32 to match size of target (4)" {  } { { "lcd_controller.v" "" { Text "D:/Verilog/CPU/lcd_controller.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192294 "|CPU|IO:u2|lcd_controller:lcd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_controller.v(28) " "Verilog HDL assignment warning at lcd_controller.v(28): truncated value with size 32 to match size of target (4)" {  } { { "lcd_controller.v" "" { Text "D:/Verilog/CPU/lcd_controller.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192294 "|CPU|IO:u2|lcd_controller:lcd2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7seg IO:u2\|led7seg:led7 " "Elaborating entity \"led7seg\" for hierarchy \"IO:u2\|led7seg:led7\"" {  } { { "IO.v" "led7" { Text "D:/Verilog/CPU/IO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:u3 " "Elaborating entity \"core\" for hierarchy \"core:u3\"" {  } { { "CPU.v" "u3" { Text "D:/Verilog/CPU/CPU.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(200) " "Verilog HDL assignment warning at core.v(200): truncated value with size 32 to match size of target (16)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(202) " "Verilog HDL assignment warning at core.v(202): truncated value with size 32 to match size of target (16)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(206) " "Verilog HDL assignment warning at core.v(206): truncated value with size 32 to match size of target (16)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(207) " "Verilog HDL assignment warning at core.v(207): truncated value with size 32 to match size of target (16)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(214) " "Verilog HDL assignment warning at core.v(214): truncated value with size 32 to match size of target (16)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 core.v(216) " "Verilog HDL assignment warning at core.v(216): truncated value with size 32 to match size of target (17)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 core.v(217) " "Verilog HDL assignment warning at core.v(217): truncated value with size 32 to match size of target (17)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(228) " "Verilog HDL assignment warning at core.v(228): truncated value with size 32 to match size of target (16)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(229) " "Verilog HDL assignment warning at core.v(229): truncated value with size 32 to match size of target (16)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(261) " "Verilog HDL assignment warning at core.v(261): truncated value with size 32 to match size of target (16)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 2 core.v(262) " "Verilog HDL assignment warning at core.v(262): truncated value with size 17 to match size of target (2)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 2 core.v(266) " "Verilog HDL assignment warning at core.v(266): truncated value with size 17 to match size of target (2)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 2 core.v(267) " "Verilog HDL assignment warning at core.v(267): truncated value with size 17 to match size of target (2)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 2 core.v(268) " "Verilog HDL assignment warning at core.v(268): truncated value with size 17 to match size of target (2)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192410 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 2 core.v(269) " "Verilog HDL assignment warning at core.v(269): truncated value with size 17 to match size of target (2)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192411 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(285) " "Verilog HDL assignment warning at core.v(285): truncated value with size 32 to match size of target (16)" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192411 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] core.v(17) " "Output port \"LEDR\[17..16\]\" at core.v(17) has no driver" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639963192411 "|CPU|core:u3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..4\] core.v(18) " "Output port \"LEDG\[8..4\]\" at core.v(18) has no driver" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639963192411 "|CPU|core:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul core:u3\|mul:m " "Elaborating entity \"mul\" for hierarchy \"core:u3\|mul:m\"" {  } { { "core.v" "m" { Text "D:/Verilog/CPU/core.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_datapath core:u3\|mul:m\|mul_datapath:u1 " "Elaborating entity \"mul_datapath\" for hierarchy \"core:u3\|mul:m\|mul_datapath:u1\"" {  } { { "mul.v" "u1" { Text "D:/Verilog/CPU/mul.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_controller core:u3\|mul:m\|mul_controller:u2 " "Elaborating entity \"mul_controller\" for hierarchy \"core:u3\|mul:m\|mul_controller:u2\"" {  } { { "mul.v" "u2" { Text "D:/Verilog/CPU/mul.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mul_controller.v(11) " "Verilog HDL assignment warning at mul_controller.v(11): truncated value with size 32 to match size of target (1)" {  } { { "mul_controller.v" "" { Text "D:/Verilog/CPU/mul_controller.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192484 "|CPU|core:u3|mul:m|mul_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mul_controller.v(14) " "Verilog HDL assignment warning at mul_controller.v(14): truncated value with size 32 to match size of target (1)" {  } { { "mul_controller.v" "" { Text "D:/Verilog/CPU/mul_controller.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192484 "|CPU|core:u3|mul:m|mul_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mul_controller.v(14) " "Verilog HDL assignment warning at mul_controller.v(14): truncated value with size 32 to match size of target (4)" {  } { { "mul_controller.v" "" { Text "D:/Verilog/CPU/mul_controller.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192484 "|CPU|core:u3|mul:m|mul_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mul_controller.v(15) " "Verilog HDL assignment warning at mul_controller.v(15): truncated value with size 32 to match size of target (1)" {  } { { "mul_controller.v" "" { Text "D:/Verilog/CPU/mul_controller.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192484 "|CPU|core:u3|mul:m|mul_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mul_controller.v(15) " "Verilog HDL assignment warning at mul_controller.v(15): truncated value with size 32 to match size of target (4)" {  } { { "mul_controller.v" "" { Text "D:/Verilog/CPU/mul_controller.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192484 "|CPU|core:u3|mul:m|mul_controller:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_div core:u3\|unsigned_div:usd " "Elaborating entity \"unsigned_div\" for hierarchy \"core:u3\|unsigned_div:usd\"" {  } { { "core.v" "usd" { Text "D:/Verilog/CPU/core.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_div_datapath core:u3\|unsigned_div:usd\|unsigned_div_datapath:u1 " "Elaborating entity \"unsigned_div_datapath\" for hierarchy \"core:u3\|unsigned_div:usd\|unsigned_div_datapath:u1\"" {  } { { "unsigned_div.v" "u1" { Text "D:/Verilog/CPU/unsigned_div.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 unsigned_div_datapath.v(24) " "Verilog HDL assignment warning at unsigned_div_datapath.v(24): truncated value with size 33 to match size of target (32)" {  } { { "unsigned_div_datapath.v" "" { Text "D:/Verilog/CPU/unsigned_div_datapath.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192535 "|CPU|core:u3|unsigned_div:usd|unsigned_div_datapath:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_div_controller core:u3\|unsigned_div:usd\|unsigned_div_controller:u2 " "Elaborating entity \"unsigned_div_controller\" for hierarchy \"core:u3\|unsigned_div:usd\|unsigned_div_controller:u2\"" {  } { { "unsigned_div.v" "u2" { Text "D:/Verilog/CPU/unsigned_div.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unsigned_div_controller.v(16) " "Verilog HDL assignment warning at unsigned_div_controller.v(16): truncated value with size 32 to match size of target (1)" {  } { { "unsigned_div_controller.v" "" { Text "D:/Verilog/CPU/unsigned_div_controller.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192561 "|CPU|core:u3|unsigned_div:usd|unsigned_div_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unsigned_div_controller.v(19) " "Verilog HDL assignment warning at unsigned_div_controller.v(19): truncated value with size 32 to match size of target (1)" {  } { { "unsigned_div_controller.v" "" { Text "D:/Verilog/CPU/unsigned_div_controller.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192561 "|CPU|core:u3|unsigned_div:usd|unsigned_div_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 unsigned_div_controller.v(19) " "Verilog HDL assignment warning at unsigned_div_controller.v(19): truncated value with size 32 to match size of target (4)" {  } { { "unsigned_div_controller.v" "" { Text "D:/Verilog/CPU/unsigned_div_controller.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192561 "|CPU|core:u3|unsigned_div:usd|unsigned_div_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unsigned_div_controller.v(20) " "Verilog HDL assignment warning at unsigned_div_controller.v(20): truncated value with size 32 to match size of target (1)" {  } { { "unsigned_div_controller.v" "" { Text "D:/Verilog/CPU/unsigned_div_controller.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192561 "|CPU|core:u3|unsigned_div:usd|unsigned_div_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 unsigned_div_controller.v(21) " "Verilog HDL assignment warning at unsigned_div_controller.v(21): truncated value with size 32 to match size of target (4)" {  } { { "unsigned_div_controller.v" "" { Text "D:/Verilog/CPU/unsigned_div_controller.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192561 "|CPU|core:u3|unsigned_div:usd|unsigned_div_controller:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_div core:u3\|signed_div:sd " "Elaborating entity \"signed_div\" for hierarchy \"core:u3\|signed_div:sd\"" {  } { { "core.v" "sd" { Text "D:/Verilog/CPU/core.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_div_datapath core:u3\|signed_div:sd\|signed_div_datapath:u1 " "Elaborating entity \"signed_div_datapath\" for hierarchy \"core:u3\|signed_div:sd\|signed_div_datapath:u1\"" {  } { { "signed_div.v" "u1" { Text "D:/Verilog/CPU/signed_div.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 signed_div_datapath.v(33) " "Verilog HDL assignment warning at signed_div_datapath.v(33): truncated value with size 33 to match size of target (32)" {  } { { "signed_div_datapath.v" "" { Text "D:/Verilog/CPU/signed_div_datapath.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192613 "|CPU|core:u3|signed_div:sd|signed_div_datapath:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_div_controller core:u3\|signed_div:sd\|signed_div_controller:u2 " "Elaborating entity \"signed_div_controller\" for hierarchy \"core:u3\|signed_div:sd\|signed_div_controller:u2\"" {  } { { "signed_div.v" "u2" { Text "D:/Verilog/CPU/signed_div.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639963192615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 signed_div_controller.v(16) " "Verilog HDL assignment warning at signed_div_controller.v(16): truncated value with size 32 to match size of target (1)" {  } { { "signed_div_controller.v" "" { Text "D:/Verilog/CPU/signed_div_controller.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192628 "|CPU|core:u3|signed_div:sd|signed_div_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 signed_div_controller.v(19) " "Verilog HDL assignment warning at signed_div_controller.v(19): truncated value with size 32 to match size of target (1)" {  } { { "signed_div_controller.v" "" { Text "D:/Verilog/CPU/signed_div_controller.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192628 "|CPU|core:u3|signed_div:sd|signed_div_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 signed_div_controller.v(19) " "Verilog HDL assignment warning at signed_div_controller.v(19): truncated value with size 32 to match size of target (4)" {  } { { "signed_div_controller.v" "" { Text "D:/Verilog/CPU/signed_div_controller.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192628 "|CPU|core:u3|signed_div:sd|signed_div_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 signed_div_controller.v(20) " "Verilog HDL assignment warning at signed_div_controller.v(20): truncated value with size 32 to match size of target (1)" {  } { { "signed_div_controller.v" "" { Text "D:/Verilog/CPU/signed_div_controller.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192628 "|CPU|core:u3|signed_div:sd|signed_div_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 signed_div_controller.v(21) " "Verilog HDL assignment warning at signed_div_controller.v(21): truncated value with size 32 to match size of target (4)" {  } { { "signed_div_controller.v" "" { Text "D:/Verilog/CPU/signed_div_controller.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639963192628 "|CPU|core:u3|signed_div:sd|signed_div_controller:u2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1639963217441 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 197 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1639963217581 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1639963217581 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[1\] IO:u2\|pointer\[1\]~_emulated IO:u2\|pointer\[1\]~1 " "Register \"IO:u2\|pointer\[1\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[1\]~_emulated\" and latch \"IO:u2\|pointer\[1\]~1\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[2\] IO:u2\|pointer\[2\]~_emulated IO:u2\|pointer\[2\]~5 " "Register \"IO:u2\|pointer\[2\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[2\]~_emulated\" and latch \"IO:u2\|pointer\[2\]~5\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[3\] IO:u2\|pointer\[3\]~_emulated IO:u2\|pointer\[3\]~9 " "Register \"IO:u2\|pointer\[3\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[3\]~_emulated\" and latch \"IO:u2\|pointer\[3\]~9\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[4\] IO:u2\|pointer\[4\]~_emulated IO:u2\|pointer\[4\]~13 " "Register \"IO:u2\|pointer\[4\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[4\]~_emulated\" and latch \"IO:u2\|pointer\[4\]~13\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[5\] IO:u2\|pointer\[5\]~_emulated IO:u2\|pointer\[5\]~17 " "Register \"IO:u2\|pointer\[5\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[5\]~_emulated\" and latch \"IO:u2\|pointer\[5\]~17\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[6\] IO:u2\|pointer\[6\]~_emulated IO:u2\|pointer\[6\]~21 " "Register \"IO:u2\|pointer\[6\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[6\]~_emulated\" and latch \"IO:u2\|pointer\[6\]~21\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[7\] IO:u2\|pointer\[7\]~_emulated IO:u2\|pointer\[7\]~25 " "Register \"IO:u2\|pointer\[7\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[7\]~_emulated\" and latch \"IO:u2\|pointer\[7\]~25\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[8\] IO:u2\|pointer\[8\]~_emulated IO:u2\|pointer\[8\]~29 " "Register \"IO:u2\|pointer\[8\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[8\]~_emulated\" and latch \"IO:u2\|pointer\[8\]~29\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[9\] IO:u2\|pointer\[9\]~_emulated IO:u2\|pointer\[9\]~33 " "Register \"IO:u2\|pointer\[9\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[9\]~_emulated\" and latch \"IO:u2\|pointer\[9\]~33\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[10\] IO:u2\|pointer\[10\]~_emulated IO:u2\|pointer\[10\]~37 " "Register \"IO:u2\|pointer\[10\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[10\]~_emulated\" and latch \"IO:u2\|pointer\[10\]~37\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[11\] IO:u2\|pointer\[11\]~_emulated IO:u2\|pointer\[11\]~41 " "Register \"IO:u2\|pointer\[11\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[11\]~_emulated\" and latch \"IO:u2\|pointer\[11\]~41\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[12\] IO:u2\|pointer\[12\]~_emulated IO:u2\|pointer\[12\]~45 " "Register \"IO:u2\|pointer\[12\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[12\]~_emulated\" and latch \"IO:u2\|pointer\[12\]~45\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[13\] IO:u2\|pointer\[13\]~_emulated IO:u2\|pointer\[13\]~49 " "Register \"IO:u2\|pointer\[13\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[13\]~_emulated\" and latch \"IO:u2\|pointer\[13\]~49\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[14\] IO:u2\|pointer\[14\]~_emulated IO:u2\|pointer\[14\]~53 " "Register \"IO:u2\|pointer\[14\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[14\]~_emulated\" and latch \"IO:u2\|pointer\[14\]~53\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IO:u2\|pointer\[15\] IO:u2\|pointer\[15\]~_emulated IO:u2\|pointer\[15\]~57 " "Register \"IO:u2\|pointer\[15\]\" is converted into an equivalent circuit using register \"IO:u2\|pointer\[15\]~_emulated\" and latch \"IO:u2\|pointer\[15\]~57\"" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1639963217582 "|CPU|IO:u2|pointer[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1639963217582 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Verilog/CPU/CPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639963220146 "|CPU|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Verilog/CPU/CPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639963220146 "|CPU|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Verilog/CPU/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639963220146 "|CPU|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Verilog/CPU/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639963220146 "|CPU|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Verilog/CPU/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639963220146 "|CPU|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Verilog/CPU/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639963220146 "|CPU|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Verilog/CPU/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639963220146 "|CPU|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Verilog/CPU/CPU.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639963220146 "|CPU|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "CPU.v" "" { Text "D:/Verilog/CPU/CPU.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639963220146 "|CPU|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "CPU.v" "" { Text "D:/Verilog/CPU/CPU.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639963220146 "|CPU|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1639963220146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639963220460 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1639963226196 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1639963226297 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1639963226297 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639963226334 "|CPU|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1639963226334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639963226410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file D:/Verilog/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1639963226656 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639963227263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639963227263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5926 " "Implemented 5926 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639963227631 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639963227631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5674 " "Implemented 5674 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639963227631 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1639963227631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639963227631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639963227657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 10:20:27 2021 " "Processing ended: Mon Dec 20 10:20:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639963227657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639963227657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639963227657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639963227657 ""}
