INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/K2/K2.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/K2/K2.srcs/sources_1/new/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/K2/K2.srcs/sources_1/new/K2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/K2/K2.srcs/sources_1/new/MUX_4_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/K2/K2.srcs/sources_1/new/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/K2/K2.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/K2/K2.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/K2/K2.srcs/sources_1/new/reg_n_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_n_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/K2/K2.srcs/sim_1/new/tb_K2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_K2
