module alu (
   input [31:0] a,
   input [31:0] b,
   input [3:0] alu_ctrl,
   output reg [31:0] result,
   output zero
);
    localparam ALU_ADD = 4'b0000;
    localparam ALU_SUB = 4'b0001;
    localparam ALU_AND = 4'b0010;
    localparam ALU_OR  = 4'b0011;
    localparam ALU_XOR = 4'b0100;
    localparam ALU_SLL = 4'b0101;
    localparam ALU_SRL = 4'b0110;
    localparam ALU_SRA = 4'b0111;
    localparam ALU_SLT = 4'b1000;
    localparam ALU_SLTU = 4'b1001;

    always @(*) begin
        case (alu_ctrl)
            ALU_ADD: begin
                result = a + b;
            end

            ALU_SUB: begin
                result = a - b;
            end
            
            ALU_AND: begin
                result = a & b;
            end

            ALU_OR: begin
                  result = a | b;
            end

            ALU_XOR: begin
                  result = a ^ b;
            end

            ALU_SLL: begin
                  result = a << b[4:0];
            end

            ALU_SRL: begin
                  result = a >> b[4:0];
            end

            ALU_SRA: begin
                  result = $signed(a) >>> b[4:0];
            end

            ALU_SLT: begin
                  result = ($signed(a) < $signed(b)) ? 32'h1 :32'h0;
            end

            ALU_SLTU: begin
                result = (a<b) ? 32'h1 : 32'h0;
            end

            default: begin
                result = 32'h0;
            end
        endcase
    end

    assign zero = (result == 32'h0);
endmodule
