<root><simulation><result_generated_time />2023-05-17 19:54:42<layer><layer_spec />{'B': 1, 'K': 64, 'C': 32, 'OY': 112, 'OX': 112, 'IY': 112, 'IX': 112, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 2048, 'I': 401408, 'O': 802816}<total_data_reuse />{'W': 12544, 'I': 64.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'OY_4']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [896, 1, 1], 'O': [112, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 4)], [('OY', 28)]], [[('C', 8)], []], [], []]<I />[[], [[('C', 8), ('OY', 4)], [('OY', 28)]], [], []]<O />[[[('C', 8)], []], [[('OY', 4)], [('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4), ('C', 2), ('OX', 4), ('C', 2)], [('K', 4), ('OX', 28)], []]<I />[[('K', 4), ('K', 4), ('C', 2), ('OX', 4), ('C', 2), ('K', 4)], [('OX', 28)], []]<O />[[('K', 4), ('K', 4), ('C', 2), ('OX', 4), ('C', 2)], [('K', 4), ('OX', 28)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [112.0, 4, 28, 1], 'I': [1.0, 64.0, 1.0, 1.0], 'O': [8.0, 4, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 16384, 16384], 'I': [128, 3211264, 3211264], 'O': [512, 6422528, 6422528], 'O_partial': [512, 0, 0], 'O_final': [0, 6422528, 6422528]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [0.25, 0.1, 0.0], 'O': [1.0, 0.19, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.29, 0.0], 'I': [0.25, 0.29, 0.0], 'O': [1.0, 0.29, 0.0]}<effective_mem_size_bit />{'W': [256, 16384, 16384], 'I': [128, 3211264, 3211264], 'O': [512, 1605632, 6422528], 'O_partial': [512, 0, 0], 'O_final': [0, 1605632, 6422528]}<total_unit_count />{'W': [896, 8, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 112, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [896, 896, 1, 1], 'O': [112, 112, 1, 1]}<duplicate_unit_count />{'W': [112.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[229376, 57344], [57344, 2048], [2048, 0]]<I />[[1605632, 401408], [401408, 401408], [401408, 0]]<O />[[(2408448, 3211264), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]<O_partial />[[(2408448, 3211264), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[28672, 7168], [896, 32], [8, 0]]<I />[[200704, 50176], [6272, 6272], [1568, 0]]<O />[[(301056, 401408), (100352, 0)], [(0, 12544), (12544, 0)], [(0, 3136), (0, 0)]]<O_partial />[([301056, 401408], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [100352, 0]), ([0, 12544], [12544, 0]), ([0, 3136], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />3670016</mac_count></basic_info><energy><total_energy />56352566.9<mem_energy_breakdown><W />[12.2, 97.3, 10.7]<I />[85.7, 1243.0, 2088.3]<O />[281.2, 2486.1, 4176.7]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />183500.8<total />56342085.599999994</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7171<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.8196<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />34984<latency_cycle_without_data_loading />28672<ideal_computing_cycle />28672<data_loading><load_cycle_total />6312<load_cycle_individual />{'W': [8, 32, 0], 'I': [224, 6272, 0]}<load_cycle_combined />{'W': 32, 'I': 6272}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-28671], [-27528, -27528], [-28672, -28672]], 'I': [[-28671], [-27594, -21600], [-28672, -28672]], 'O': [[-28672], [-13440, -1792], [-16128, -25536]]}<mem_stall_cycle_shared />{'W': [[-28671], [-27528, 0], [0, 0]], 'I': [[-28671], [-27594, 0], [0, 0]], 'O': [[-28672], [-13440, -1792], [-16128, -25536]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 16384, 16384], 'I': [128, 3211264, 3211264], 'O': [512, 6422528, 6422528], 'O_partial': [512, 0, 0], 'O_final': [0, 6422528, 6422528]}<data_size_each_level_total />{'W': [4096, 16384, 16384], 'I': [114688, 3211264, 3211264], 'O': [57344, 6422528, 6422528]}<loop_cycles_each_level />{'W': [256, 28672, 28672], 'I': [1024, 28672, 28672], 'O': [256, 28672, 28672]}<top_ir_loop_size />{'W': [1, 28, 1], 'I': [4, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [16.0, 0.6], [0.6, 0.6]], 'I': [[8.0, 0.1], [112.0, 112.0], [112.0, 112.0]], 'O': [[8.0, 2.0], [224.0, 224.0], [224.0, 224.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [16.0, 16.0], [16.0, 0.6]], 'I': [[8.0, 0.5], [448.0, 112.0], [112.0, 112.0]], 'O': [[8.0, 4.0], [448.0, 224.0], [224.0, 224.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [16.0, 0.6], [0.6, 0]], 'I': [[8.0, 0.1], [112.0, 112.0], [112.0, 0]], 'O': [[8.0, 4.0], [448.0, 224.0], [224.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [352.0, 560.6], [112.6, 224.0]], 'I': [[8.0, 0.1], [352.0, 560.6], [112.6, 224.0]], 'O': [[8.0, 4.0], [352.0, 560.6], [112.6, 224.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 28672], [256, 256, 112], [28672, 28672, 1]], 'I': [[1, 1, 28672], [1024, 1024, 28], [28672, 28672, 1]], 'O': [[1, 1, 28672], [128, 256, 112], [28672, 28672, 1]]}<trans_time_real />{'W': [[0, 1, 28672], [[8, 256, 112], [8, 256, 112]], [[32, 28672, 1], [8, 28672, 1]]], 'I': [[0, 1, 28672], [[2, 1024, 28], [224, 1024, 28]], [[6272, 28672, 1], [1568, 28672, 1]]], 'O': [[0, 1, 28672], [[8, 256, 112], [112, 256, 112]], [[12544, 28672, 1], [3136, 28672, 1]]]}<single_stall_cycle />{'W': [[-1], [-248, -248], [-28640, -28664]], 'I': [[-1], [-1022, -800], [-22400, -27104]], 'O': [[-1], [-120, -16], [-16128, -25536]]}<single_stall_count />{'W': [28671, 111, 0], 'I': [28671, 27, 0], 'O': [28672, 112, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [888, 0], 'I': [6048, 0], 'O': [12544, 12544]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [12544, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-21736, -28672], [-16128, -16128]], 1: [[-28672, -28672], [-16128, -28672]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>