set a(0-2960) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(5,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-26 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-4910 {}}} SUCCS {{258 0 0 0-2948 {}} {256 0 0 0-4910 {}}} CYCLES {}}
set a(0-2961) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(6,64) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-27 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-4907 {}}} SUCCS {{258 0 0 0-2948 {}} {256 0 0 0-4907 {}}} CYCLES {}}
set a(0-2962) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:i:asn(STAGE_MAIN_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-28 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-2948 {}}} SUCCS {{259 0 0 0-2948 {}}} CYCLES {}}
set a(0-2963) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-29 LOC {0 1.0 1 0.9677484 1 0.9677484 1 0.9677484 1 0.9677484} PREDS {{774 0 0 0-4905 {}}} SUCCS {{259 0 0 0-2964 {}} {130 0 0 0-2949 {}} {256 0 0 0-4905 {}}} CYCLES {}}
set a(0-2964) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_MAIN_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-30 LOC {1 0.0 1 0.9677484 1 0.9677484 1 0.9833733375 1 0.9833733375} PREDS {{259 0 0 0-2963 {}}} SUCCS {{259 0 0 0-2965 {}} {130 0 0 0-2949 {}} {258 0 0 0-4902 {}} {258 0 0 0-4905 {}}} CYCLES {}}
set a(0-2965) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME STAGE_MAIN_LOOP:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-31 LOC {1 0.015625 1 0.9833734 1 0.9833734 1 0.9999999400641025 1 0.9999999400641025} PREDS {{259 0 0 0-2964 {}}} SUCCS {{258 0 0 0-2967 {}} {130 0 0 0-2949 {}} {258 0 0 0-2950 {}}} CYCLES {}}
set a(0-2966) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME operator-<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-32 LOC {1 0.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9999999573717948 1 0.9999999573717948} PREDS {} SUCCS {{259 0 0 0-2967 {}} {130 0 0 0-2949 {}}} CYCLES {}}
set a(0-2967) {AREA_SCORE 1102.21 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_div(64,10,0) QUANTITY 1 MULTICYCLE mgc_div(64,10,0) NAME STAGE_MAIN_LOOP:div TYPE DIV DELAY {2cy+0.29 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-33 LOC {1 1.0 1 1.0 1 1.0 4 0.01839262499999994 4 0.01839262499999994} PREDS {{259 0 0 0-2966 {}} {258 0 0 0-2965 {}}} SUCCS {{259 0 0 0-2968 {}} {130 0 0 0-2949 {}}} CYCLES {}}
set a(0-2968) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-34 LOC {4 0.018392675 4 0.018392675 4 0.018392675 4 0.018392675 4 0.9513621999999999} PREDS {{259 0 0 0-2967 {}} {772 0 0 0-2949 {}}} SUCCS {{258 0 0 0-2970 {}} {258 0 0 0-2949 {}}} CYCLES {}}
set a(0-2969) {AREA_SCORE {} NAME modExp_dev:result:asn(modExp_dev:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-35 LOC {0 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{772 0 0 0-2950 {}} {772 0 0 0-2949 {}}} SUCCS {{258 0 0 0-2949 {}}} CYCLES {}}
set a(0-2970) {AREA_SCORE {} NAME operator><64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-36 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{258 0 0 0-2968 {}}} SUCCS {{259 0 0 0-2971 {}} {130 0 0 0-2949 {}}} CYCLES {}}
set a(0-2971) {AREA_SCORE {} NAME operator><64,false>:not#1 TYPE NOT PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-37 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-2970 {}}} SUCCS {{259 0 0 0-2972 {}} {130 0 0 0-2949 {}}} CYCLES {}}
set a(0-2972) {AREA_SCORE {} NAME operator><64,false>:conc#1 TYPE CONCATENATE PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-38 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-2971 {}}} SUCCS {{259 0 0 0-2973 {}} {130 0 0 0-2949 {}}} CYCLES {}}
set a(0-2973) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-39 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9999999580128205 4 0.9999999580128205} PREDS {{259 0 0 0-2972 {}}} SUCCS {{259 0 0 0-2974 {}} {130 0 0 0-2949 {}}} CYCLES {}}
set a(0-2974) {AREA_SCORE {} NAME operator><64,false>:slc()(65)#1 TYPE READSLICE PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-40 LOC {4 0.06703047499999999 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2973 {}}} SUCCS {{259 0 0 0-2975 {}} {130 0 0 0-2949 {}}} CYCLES {}}
set a(0-2975) {AREA_SCORE {} NAME modExp_dev:while:not#1 TYPE NOT PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-41 LOC {4 0.06703047499999999 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2974 {}}} SUCCS {{259 0 0 0-2976 {}} {130 0 0 0-2949 {}}} CYCLES {}}
set a(0-2976) {AREA_SCORE {} NAME modExp_dev:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-42 LOC {4 0.06703047499999999 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2975 {}} {772 0 0 0-2949 {}}} SUCCS {{259 0 0 0-2949 {}}} CYCLES {}}
set a(0-2977) {AREA_SCORE {} NAME modExp_dev:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-43 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-2991 {}}} SUCCS {{259 0 0 0-2978 {}} {256 0 0 0-2991 {}}} CYCLES {}}
set a(0-2978) {AREA_SCORE {} NAME modExp_dev:while:break(modExp_dev:while) TYPE TERMINATE PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-44 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-2977 {}}} SUCCS {{128 0 0 0-2981 {}} {128 0 0 0-2985 {}} {128 0 0 0-2991 {}}} CYCLES {}}
set a(0-2979) {AREA_SCORE {} NAME modExp_dev:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-45 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-2981 {}}} SUCCS {{259 0 0 0-2980 {}} {256 0 0 0-2981 {}}} CYCLES {}}
set a(0-2980) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME modExp_dev:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-46 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-2979 {}}} SUCCS {{259 0 0 0-2981 {}} {258 0 0 0-2986 {}}} CYCLES {}}
set a(0-2981) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:exp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-47 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-2981 {}} {259 0 0 0-2980 {}} {256 0 0 0-2979 {}} {128 0 0 0-2978 {}}} SUCCS {{774 0 0 0-2979 {}} {772 0 0 0-2981 {}}} CYCLES {}}
set a(0-2982) {AREA_SCORE {} NAME modExp_dev:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-48 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-2985 {}}} SUCCS {{259 0 0 0-2983 {}} {256 0 0 0-2985 {}}} CYCLES {}}
set a(0-2983) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME modExp_dev:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-49 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-2982 {}}} SUCCS {{259 0 0 0-2984 {}}} CYCLES {}}
set a(0-2984) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME modExp_dev:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-50 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-2983 {}}} SUCCS {{259 0 0 0-2985 {}}} CYCLES {}}
set a(0-2985) {AREA_SCORE {} NAME modExp_dev:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-51 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-2985 {}} {259 0 0 0-2984 {}} {256 0 0 0-2982 {}} {128 0 0 0-2978 {}}} SUCCS {{774 0 0 0-2982 {}} {772 0 0 0-2985 {}}} CYCLES {}}
set a(0-2986) {AREA_SCORE {} NAME operator><64,false>:not TYPE NOT PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-52 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-2980 {}}} SUCCS {{259 0 0 0-2987 {}}} CYCLES {}}
set a(0-2987) {AREA_SCORE {} NAME operator><64,false>:conc TYPE CONCATENATE PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-53 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-2986 {}}} SUCCS {{259 0 0 0-2988 {}}} CYCLES {}}
set a(0-2988) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-54 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-2987 {}}} SUCCS {{259 0 0 0-2989 {}}} CYCLES {}}
set a(0-2989) {AREA_SCORE {} NAME operator><64,false>:slc()(65) TYPE READSLICE PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-55 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-2988 {}}} SUCCS {{259 0 0 0-2990 {}}} CYCLES {}}
set a(0-2990) {AREA_SCORE {} NAME modExp_dev:while:not TYPE NOT PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-56 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-2989 {}}} SUCCS {{259 0 0 0-2991 {}}} CYCLES {}}
set a(0-2991) {AREA_SCORE {} NAME modExp_dev:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2949 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-57 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-2991 {}} {259 0 0 0-2990 {}} {128 0 0 0-2978 {}} {256 0 0 0-2977 {}}} SUCCS {{774 0 0 0-2977 {}} {772 0 0 0-2991 {}}} CYCLES {}}
set a(0-2949) {CHI {0-2977 0-2978 0-2979 0-2980 0-2981 0-2982 0-2983 0-2984 0-2985 0-2986 0-2987 0-2988 0-2989 0-2990 0-2991} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {120 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 120 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 120 NAME modExp_dev:while TYPE LOOP DELAY {2420.00 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-58 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2976 {}} {130 0 0 0-2975 {}} {130 0 0 0-2974 {}} {130 0 0 0-2973 {}} {130 0 0 0-2972 {}} {130 0 0 0-2971 {}} {130 0 0 0-2970 {}} {258 0 0 0-2969 {}} {258 0 0 0-2968 {}} {130 0 0 0-2967 {}} {130 0 0 0-2966 {}} {130 0 0 0-2965 {}} {130 0 0 0-2964 {}} {130 0 0 0-2963 {}}} SUCCS {{772 0 0 0-2968 {}} {772 0 0 0-2969 {}} {772 0 0 0-2976 {}} {131 0 0 0-2992 {}} {258 0 0 0-2950 {}}} CYCLES {}}
set a(0-2992) {AREA_SCORE {} NAME STAGE_VEC_LOOP:j:asn(STAGE_VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-59 LOC {4 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{131 0 0 0-2949 {}} {772 0 0 0-2950 {}}} SUCCS {{259 0 0 0-2950 {}}} CYCLES {}}
set a(0-2993) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(9:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-60 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-2951 {}}} SUCCS {{258 0 0 0-2951 {}}} CYCLES {}}
set a(0-2994) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1)#1 TYPE READSLICE PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-61 LOC {0 1.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9516125999999999} PREDS {} SUCCS {{259 0 0 0-2995 {}} {130 0 0 0-2951 {}}} CYCLES {}}
set a(0-2995) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:not#1 TYPE NOT PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-62 LOC {0 1.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9516125999999999} PREDS {{259 0 0 0-2994 {}}} SUCCS {{259 0 0 0-2996 {}} {130 0 0 0-2951 {}}} CYCLES {}}
set a(0-2996) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:conc#1 TYPE CONCATENATE PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-63 LOC {0 1.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9516125999999999} PREDS {{259 0 0 0-2995 {}}} SUCCS {{259 0 0 0-2997 {}} {130 0 0 0-2951 {}}} CYCLES {}}
set a(0-2997) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,2,1,64) QUANTITY 1 NAME COMP_LOOP-1:operator<<64,false>:acc#1 TYPE ACCU DELAY {0.77 ns} PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-64 LOC {1 0.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9999999573717948 1 0.9999999573717948} PREDS {{259 0 0 0-2996 {}}} SUCCS {{259 0 0 0-2998 {}} {130 0 0 0-2951 {}}} CYCLES {}}
set a(0-2998) {AREA_SCORE {} NAME COMP_LOOP-1:operator<<64,false>:slc(operator<<64,false>:acc)(63)#1 TYPE READSLICE PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-65 LOC {1 0.0483874 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2997 {}}} SUCCS {{259 0 0 0-2999 {}} {130 0 0 0-2951 {}}} CYCLES {}}
set a(0-2999) {AREA_SCORE {} NAME COMP_LOOP-1:not#2 TYPE NOT PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-66 LOC {1 0.0483874 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2998 {}}} SUCCS {{259 0 0 0-3000 {}} {130 0 0 0-2951 {}}} CYCLES {}}
set a(0-3000) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-67 LOC {1 0.0483874 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2999 {}} {772 0 0 0-2951 {}}} SUCCS {{259 0 0 0-2951 {}}} CYCLES {}}
set a(0-3001) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-68 LOC {0 1.0 318 0.094375 318 0.094375 318 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4806 {}}} CYCLES {}}
set a(0-3002) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-69 LOC {0 1.0 318 0.094375 318 0.094375 318 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4806 {}}} CYCLES {}}
set a(0-3003) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-70 LOC {0 1.0 318 0.094375 318 0.094375 318 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4806 {}}} CYCLES {}}
set a(0-3004) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-71 LOC {0 1.0 318 0.094375 318 0.094375 318 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4806 {}}} CYCLES {}}
set a(0-3005) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-72 LOC {0 1.0 318 0.094375 318 0.094375 318 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4806 {}}} CYCLES {}}
set a(0-3006) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-73 LOC {0 1.0 318 0.094375 318 0.094375 318 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4806 {}}} CYCLES {}}
set a(0-3007) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-74 LOC {0 1.0 318 0.094375 318 0.094375 318 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4806 {}}} CYCLES {}}
set a(0-3008) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-75 LOC {0 1.0 318 0.094375 318 0.094375 318 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4806 {}}} CYCLES {}}
set a(0-3009) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-76 LOC {0 1.0 317 0.094375 317 0.094375 317 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4742 {}}} CYCLES {}}
set a(0-3010) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-77 LOC {0 1.0 317 0.094375 317 0.094375 317 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4742 {}}} CYCLES {}}
set a(0-3011) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-78 LOC {0 1.0 317 0.094375 317 0.094375 317 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4742 {}}} CYCLES {}}
set a(0-3012) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-79 LOC {0 1.0 317 0.094375 317 0.094375 317 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4742 {}}} CYCLES {}}
set a(0-3013) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-80 LOC {0 1.0 317 0.094375 317 0.094375 317 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4742 {}}} CYCLES {}}
set a(0-3014) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-81 LOC {0 1.0 317 0.094375 317 0.094375 317 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4742 {}}} CYCLES {}}
set a(0-3015) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-82 LOC {0 1.0 317 0.094375 317 0.094375 317 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4742 {}}} CYCLES {}}
set a(0-3016) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-83 LOC {0 1.0 317 0.094375 317 0.094375 317 0.094375 318 0.5036969} PREDS {} SUCCS {{258 0 0 0-4742 {}}} CYCLES {}}
set a(0-3017) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-84 LOC {0 1.0 273 0.094375 273 0.094375 273 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4592 {}}} CYCLES {}}
set a(0-3018) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-85 LOC {0 1.0 273 0.094375 273 0.094375 273 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4592 {}}} CYCLES {}}
set a(0-3019) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-86 LOC {0 1.0 273 0.094375 273 0.094375 273 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4592 {}}} CYCLES {}}
set a(0-3020) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-87 LOC {0 1.0 273 0.094375 273 0.094375 273 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4592 {}}} CYCLES {}}
set a(0-3021) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-88 LOC {0 1.0 273 0.094375 273 0.094375 273 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4592 {}}} CYCLES {}}
set a(0-3022) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-89 LOC {0 1.0 273 0.094375 273 0.094375 273 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4592 {}}} CYCLES {}}
set a(0-3023) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-90 LOC {0 1.0 273 0.094375 273 0.094375 273 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4592 {}}} CYCLES {}}
set a(0-3024) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-91 LOC {0 1.0 273 0.094375 273 0.094375 273 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4592 {}}} CYCLES {}}
set a(0-3025) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-92 LOC {0 1.0 272 0.094375 272 0.094375 272 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4528 {}}} CYCLES {}}
set a(0-3026) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-93 LOC {0 1.0 272 0.094375 272 0.094375 272 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4528 {}}} CYCLES {}}
set a(0-3027) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-94 LOC {0 1.0 272 0.094375 272 0.094375 272 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4528 {}}} CYCLES {}}
set a(0-3028) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-95 LOC {0 1.0 272 0.094375 272 0.094375 272 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4528 {}}} CYCLES {}}
set a(0-3029) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-96 LOC {0 1.0 272 0.094375 272 0.094375 272 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4528 {}}} CYCLES {}}
set a(0-3030) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-97 LOC {0 1.0 272 0.094375 272 0.094375 272 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4528 {}}} CYCLES {}}
set a(0-3031) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-98 LOC {0 1.0 272 0.094375 272 0.094375 272 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4528 {}}} CYCLES {}}
set a(0-3032) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-99 LOC {0 1.0 272 0.094375 272 0.094375 272 0.094375 274 0.5036969} PREDS {} SUCCS {{258 0 0 0-4528 {}}} CYCLES {}}
set a(0-3033) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-100 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4369 {}}} CYCLES {}}
set a(0-3034) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-101 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4369 {}}} CYCLES {}}
set a(0-3035) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-102 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4369 {}}} CYCLES {}}
set a(0-3036) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-103 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4369 {}}} CYCLES {}}
set a(0-3037) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-104 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4369 {}}} CYCLES {}}
set a(0-3038) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-105 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4369 {}}} CYCLES {}}
set a(0-3039) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-106 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4369 {}}} CYCLES {}}
set a(0-3040) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-107 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4369 {}}} CYCLES {}}
set a(0-3041) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-108 LOC {0 1.0 227 0.094375 227 0.094375 227 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4305 {}}} CYCLES {}}
set a(0-3042) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-109 LOC {0 1.0 227 0.094375 227 0.094375 227 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4305 {}}} CYCLES {}}
set a(0-3043) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-110 LOC {0 1.0 227 0.094375 227 0.094375 227 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4305 {}}} CYCLES {}}
set a(0-3044) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-111 LOC {0 1.0 227 0.094375 227 0.094375 227 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4305 {}}} CYCLES {}}
set a(0-3045) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-112 LOC {0 1.0 227 0.094375 227 0.094375 227 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4305 {}}} CYCLES {}}
set a(0-3046) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-113 LOC {0 1.0 227 0.094375 227 0.094375 227 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4305 {}}} CYCLES {}}
set a(0-3047) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-114 LOC {0 1.0 227 0.094375 227 0.094375 227 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4305 {}}} CYCLES {}}
set a(0-3048) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-115 LOC {0 1.0 227 0.094375 227 0.094375 227 0.094375 230 0.5036969} PREDS {} SUCCS {{258 0 0 0-4305 {}}} CYCLES {}}
set a(0-3049) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-116 LOC {0 1.0 183 0.094375 183 0.094375 183 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4154 {}}} CYCLES {}}
set a(0-3050) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-117 LOC {0 1.0 183 0.094375 183 0.094375 183 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4154 {}}} CYCLES {}}
set a(0-3051) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-118 LOC {0 1.0 183 0.094375 183 0.094375 183 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4154 {}}} CYCLES {}}
set a(0-3052) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-119 LOC {0 1.0 183 0.094375 183 0.094375 183 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4154 {}}} CYCLES {}}
set a(0-3053) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-120 LOC {0 1.0 183 0.094375 183 0.094375 183 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4154 {}}} CYCLES {}}
set a(0-3054) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-121 LOC {0 1.0 183 0.094375 183 0.094375 183 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4154 {}}} CYCLES {}}
set a(0-3055) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-122 LOC {0 1.0 183 0.094375 183 0.094375 183 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4154 {}}} CYCLES {}}
set a(0-3056) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-123 LOC {0 1.0 183 0.094375 183 0.094375 183 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4154 {}}} CYCLES {}}
set a(0-3057) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-124 LOC {0 1.0 182 0.094375 182 0.094375 182 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4090 {}}} CYCLES {}}
set a(0-3058) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-125 LOC {0 1.0 182 0.094375 182 0.094375 182 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4090 {}}} CYCLES {}}
set a(0-3059) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-126 LOC {0 1.0 182 0.094375 182 0.094375 182 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4090 {}}} CYCLES {}}
set a(0-3060) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-127 LOC {0 1.0 182 0.094375 182 0.094375 182 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4090 {}}} CYCLES {}}
set a(0-3061) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-128 LOC {0 1.0 182 0.094375 182 0.094375 182 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4090 {}}} CYCLES {}}
set a(0-3062) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-129 LOC {0 1.0 182 0.094375 182 0.094375 182 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4090 {}}} CYCLES {}}
set a(0-3063) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-130 LOC {0 1.0 182 0.094375 182 0.094375 182 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4090 {}}} CYCLES {}}
set a(0-3064) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-131 LOC {0 1.0 182 0.094375 182 0.094375 182 0.094375 186 0.5036969} PREDS {} SUCCS {{258 0 0 0-4090 {}}} CYCLES {}}
set a(0-3065) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-132 LOC {0 1.0 138 0.094375 138 0.094375 138 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3923 {}}} CYCLES {}}
set a(0-3066) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-133 LOC {0 1.0 138 0.094375 138 0.094375 138 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3923 {}}} CYCLES {}}
set a(0-3067) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-134 LOC {0 1.0 138 0.094375 138 0.094375 138 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3923 {}}} CYCLES {}}
set a(0-3068) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-135 LOC {0 1.0 138 0.094375 138 0.094375 138 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3923 {}}} CYCLES {}}
set a(0-3069) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-136 LOC {0 1.0 138 0.094375 138 0.094375 138 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3923 {}}} CYCLES {}}
set a(0-3070) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-137 LOC {0 1.0 138 0.094375 138 0.094375 138 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3923 {}}} CYCLES {}}
set a(0-3071) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-138 LOC {0 1.0 138 0.094375 138 0.094375 138 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3923 {}}} CYCLES {}}
set a(0-3072) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-139 LOC {0 1.0 138 0.094375 138 0.094375 138 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3923 {}}} CYCLES {}}
set a(0-3073) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-140 LOC {0 1.0 137 0.094375 137 0.094375 137 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3859 {}}} CYCLES {}}
set a(0-3074) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-141 LOC {0 1.0 137 0.094375 137 0.094375 137 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3859 {}}} CYCLES {}}
set a(0-3075) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-142 LOC {0 1.0 137 0.094375 137 0.094375 137 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3859 {}}} CYCLES {}}
set a(0-3076) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-143 LOC {0 1.0 137 0.094375 137 0.094375 137 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3859 {}}} CYCLES {}}
set a(0-3077) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-144 LOC {0 1.0 137 0.094375 137 0.094375 137 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3859 {}}} CYCLES {}}
set a(0-3078) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-145 LOC {0 1.0 137 0.094375 137 0.094375 137 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3859 {}}} CYCLES {}}
set a(0-3079) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-146 LOC {0 1.0 137 0.094375 137 0.094375 137 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3859 {}}} CYCLES {}}
set a(0-3080) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-147 LOC {0 1.0 137 0.094375 137 0.094375 137 0.094375 142 0.5036969} PREDS {} SUCCS {{258 0 0 0-3859 {}}} CYCLES {}}
set a(0-3081) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-148 LOC {0 1.0 93 0.094375 93 0.094375 93 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3708 {}}} CYCLES {}}
set a(0-3082) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-149 LOC {0 1.0 93 0.094375 93 0.094375 93 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3708 {}}} CYCLES {}}
set a(0-3083) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-150 LOC {0 1.0 93 0.094375 93 0.094375 93 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3708 {}}} CYCLES {}}
set a(0-3084) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-151 LOC {0 1.0 93 0.094375 93 0.094375 93 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3708 {}}} CYCLES {}}
set a(0-3085) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-152 LOC {0 1.0 93 0.094375 93 0.094375 93 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3708 {}}} CYCLES {}}
set a(0-3086) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-153 LOC {0 1.0 93 0.094375 93 0.094375 93 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3708 {}}} CYCLES {}}
set a(0-3087) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-154 LOC {0 1.0 93 0.094375 93 0.094375 93 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3708 {}}} CYCLES {}}
set a(0-3088) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-155 LOC {0 1.0 93 0.094375 93 0.094375 93 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3708 {}}} CYCLES {}}
set a(0-3089) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-156 LOC {0 1.0 92 0.094375 92 0.094375 92 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3644 {}}} CYCLES {}}
set a(0-3090) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-157 LOC {0 1.0 92 0.094375 92 0.094375 92 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3644 {}}} CYCLES {}}
set a(0-3091) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-158 LOC {0 1.0 92 0.094375 92 0.094375 92 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3644 {}}} CYCLES {}}
set a(0-3092) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-159 LOC {0 1.0 92 0.094375 92 0.094375 92 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3644 {}}} CYCLES {}}
set a(0-3093) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-160 LOC {0 1.0 92 0.094375 92 0.094375 92 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3644 {}}} CYCLES {}}
set a(0-3094) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-161 LOC {0 1.0 92 0.094375 92 0.094375 92 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3644 {}}} CYCLES {}}
set a(0-3095) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-162 LOC {0 1.0 92 0.094375 92 0.094375 92 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3644 {}}} CYCLES {}}
set a(0-3096) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-163 LOC {0 1.0 92 0.094375 92 0.094375 92 0.094375 98 0.5036969} PREDS {} SUCCS {{258 0 0 0-3644 {}}} CYCLES {}}
set a(0-3097) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-164 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3485 {}}} CYCLES {}}
set a(0-3098) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-165 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3485 {}}} CYCLES {}}
set a(0-3099) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-166 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3485 {}}} CYCLES {}}
set a(0-3100) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-167 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3485 {}}} CYCLES {}}
set a(0-3101) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-168 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3485 {}}} CYCLES {}}
set a(0-3102) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-169 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3485 {}}} CYCLES {}}
set a(0-3103) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-170 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3485 {}}} CYCLES {}}
set a(0-3104) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-171 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3485 {}}} CYCLES {}}
set a(0-3105) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-172 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3421 {}}} CYCLES {}}
set a(0-3106) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-173 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3421 {}}} CYCLES {}}
set a(0-3107) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-174 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3421 {}}} CYCLES {}}
set a(0-3108) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-175 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3421 {}}} CYCLES {}}
set a(0-3109) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-176 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3421 {}}} CYCLES {}}
set a(0-3110) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-177 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3421 {}}} CYCLES {}}
set a(0-3111) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-178 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3421 {}}} CYCLES {}}
set a(0-3112) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-179 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 54 0.5036969} PREDS {} SUCCS {{258 0 0 0-3421 {}}} CYCLES {}}
set a(0-3113) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-180 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3273 {}}} CYCLES {}}
set a(0-3114) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-181 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3273 {}}} CYCLES {}}
set a(0-3115) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-182 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3273 {}}} CYCLES {}}
set a(0-3116) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-183 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3273 {}}} CYCLES {}}
set a(0-3117) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-184 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3273 {}}} CYCLES {}}
set a(0-3118) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-185 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3273 {}}} CYCLES {}}
set a(0-3119) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-186 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3273 {}}} CYCLES {}}
set a(0-3120) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-187 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3273 {}}} CYCLES {}}
set a(0-3121) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-188 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3209 {}}} CYCLES {}}
set a(0-3122) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-189 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3209 {}}} CYCLES {}}
set a(0-3123) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-190 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3209 {}}} CYCLES {}}
set a(0-3124) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-191 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3209 {}}} CYCLES {}}
set a(0-3125) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-192 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3209 {}}} CYCLES {}}
set a(0-3126) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-193 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3209 {}}} CYCLES {}}
set a(0-3127) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-194 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3209 {}}} CYCLES {}}
set a(0-3128) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-195 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.5036969} PREDS {} SUCCS {{258 0 0 0-3209 {}}} CYCLES {}}
set a(0-3129) {AREA_SCORE {} NAME COMP_LOOP:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-196 LOC {0 1.0 0 1.0 0 1.0 0 1.0 23 1.0} PREDS {{774 0 0 0-4893 {}}} SUCCS {{259 0 0 0-3130 {}} {256 0 0 0-4893 {}}} CYCLES {}}
set a(0-3130) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-197 LOC {0 1.0 0 1.0 0 1.0 23 1.0} PREDS {{259 0 0 0-3129 {}}} SUCCS {{128 0 0 0-3282 {}} {128 0 0 0-3283 {}} {128 0 0 0-3284 {}} {128 0 0 0-3285 {}} {128 0 0 0-3286 {}} {128 0 0 0-3287 {}} {128 0 0 0-3288 {}} {128 0 0 0-3289 {}} {128 0 0 0-3293 {}} {128 0 0 0-3294 {}} {128 0 0 0-3302 {}} {64 0 0 0-2952 {}}} CYCLES {}}
set a(0-3131) {AREA_SCORE {} NAME COMP_LOOP:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-198 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.795004025} PREDS {} SUCCS {{259 0 0 0-3132 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3132) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-199 LOC {0 1.0 1 0.0 1 0.0 9 0.795004025} PREDS {{259 0 0 0-3131 {}}} SUCCS {{258 0 0 0-3135 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3133) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-200 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.795004025} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3134 {}} {130 0 0 0-2952 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3134) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-201 LOC {0 1.0 1 0.0 1 0.0 9 0.795004025} PREDS {{259 0 0 0-3133 {}}} SUCCS {{259 0 0 0-3135 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3135) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(7,0,6,0,7) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-202 LOC {1 0.0 1 0.965885425 1 0.965885425 1 0.9999999458333333 9 0.8291185458333333} PREDS {{259 0 0 0-3134 {}} {258 0 0 0-3132 {}}} SUCCS {{258 0 1.564 0-3139 {}} {258 0 1.564 0-3140 {}} {258 0 1.564 0-3141 {}} {258 0 1.564 0-3142 {}} {258 0 1.564 0-3143 {}} {258 0 1.564 0-3144 {}} {258 0 1.564 0-3145 {}} {258 0 1.564 0-3146 {}} {258 0 1.564 0-3282 {}} {258 0 1.564 0-3283 {}} {258 0 1.564 0-3284 {}} {258 0 1.564 0-3285 {}} {258 0 1.564 0-3286 {}} {258 0 1.564 0-3287 {}} {258 0 1.564 0-3288 {}} {258 0 1.564 0-3289 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3136) {AREA_SCORE {} NAME COMP_LOOP:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-203 LOC {0 1.0 0 1.0 0 1.0 0 1.0 9 0.926875} PREDS {} SUCCS {{259 0 0 0-3137 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3137) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-204 LOC {0 1.0 0 1.0 0 1.0 9 0.926875} PREDS {{259 0 0 0-3136 {}}} SUCCS {{259 0 0 0-3138 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3138) {AREA_SCORE {} NAME COMP_LOOP:switch TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-205 LOC {0 1.0 0 1.0 0 1.0 9 0.926875} PREDS {{259 0 0 0-3137 {}}} SUCCS {{146 0 0 0-3139 {}} {146 0 0 0-3140 {}} {146 0 0 0-3141 {}} {146 0 0 0-3142 {}} {146 0 0 0-3143 {}} {146 0 0 0-3144 {}} {146 0 0 0-3145 {}} {146 0 0 0-3146 {}}} CYCLES {}}
set a(0-3139) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-206 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-3138 {}} {258 0 1.564 0-3135 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}} {774 0 1.564 0-4430 {}} {774 0 1.564 0-4378 {}} {774 0 1.564 0-4218 {}} {774 0 1.564 0-4166 {}} {774 0 1.564 0-3984 {}} {774 0 1.564 0-3932 {}} {774 0 1.564 0-3772 {}} {774 0 1.564 0-3720 {}} {774 0 1.564 0-3546 {}} {774 0 1.564 0-3494 {}} {774 0 1.564 0-3334 {}} {774 0 1.564 0-3282 {}}} SUCCS {{258 0 0 0-3209 {}} {256 0 0 0-3282 {}} {130 0 0 0-2952 {}} {256 0 0 0-3334 {}} {256 0 0 0-3494 {}} {256 0 0 0-3546 {}} {256 0 0 0-3720 {}} {256 0 0 0-3772 {}} {256 0 0 0-3932 {}} {256 0 0 0-3984 {}} {256 0 0 0-4166 {}} {256 0 0 0-4218 {}} {256 0 0 0-4378 {}} {256 0 0 0-4430 {}} {256 0 0 0-4604 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-3140) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-207 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-3138 {}} {258 0 1.564 0-3135 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}} {774 0 1.564 0-4432 {}} {774 0 1.564 0-4380 {}} {774 0 1.564 0-4220 {}} {774 0 1.564 0-4168 {}} {774 0 1.564 0-3986 {}} {774 0 1.564 0-3934 {}} {774 0 1.564 0-3774 {}} {774 0 1.564 0-3722 {}} {774 0 1.564 0-3548 {}} {774 0 1.564 0-3496 {}} {774 0 1.564 0-3336 {}} {774 0 1.564 0-3283 {}}} SUCCS {{258 0 0 0-3209 {}} {256 0 0 0-3283 {}} {130 0 0 0-2952 {}} {256 0 0 0-3336 {}} {256 0 0 0-3496 {}} {256 0 0 0-3548 {}} {256 0 0 0-3722 {}} {256 0 0 0-3774 {}} {256 0 0 0-3934 {}} {256 0 0 0-3986 {}} {256 0 0 0-4168 {}} {256 0 0 0-4220 {}} {256 0 0 0-4380 {}} {256 0 0 0-4432 {}} {256 0 0 0-4606 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-3141) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-208 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-3138 {}} {258 0 1.564 0-3135 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}} {774 0 1.564 0-4434 {}} {774 0 1.564 0-4382 {}} {774 0 1.564 0-4222 {}} {774 0 1.564 0-4170 {}} {774 0 1.564 0-3988 {}} {774 0 1.564 0-3936 {}} {774 0 1.564 0-3776 {}} {774 0 1.564 0-3724 {}} {774 0 1.564 0-3550 {}} {774 0 1.564 0-3498 {}} {774 0 1.564 0-3338 {}} {774 0 1.564 0-3284 {}}} SUCCS {{258 0 0 0-3209 {}} {256 0 0 0-3284 {}} {130 0 0 0-2952 {}} {256 0 0 0-3338 {}} {256 0 0 0-3498 {}} {256 0 0 0-3550 {}} {256 0 0 0-3724 {}} {256 0 0 0-3776 {}} {256 0 0 0-3936 {}} {256 0 0 0-3988 {}} {256 0 0 0-4170 {}} {256 0 0 0-4222 {}} {256 0 0 0-4382 {}} {256 0 0 0-4434 {}} {256 0 0 0-4608 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-3142) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-209 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-3138 {}} {258 0 1.564 0-3135 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}} {774 0 1.564 0-4436 {}} {774 0 1.564 0-4384 {}} {774 0 1.564 0-4224 {}} {774 0 1.564 0-4172 {}} {774 0 1.564 0-3990 {}} {774 0 1.564 0-3938 {}} {774 0 1.564 0-3778 {}} {774 0 1.564 0-3726 {}} {774 0 1.564 0-3552 {}} {774 0 1.564 0-3500 {}} {774 0 1.564 0-3340 {}} {774 0 1.564 0-3285 {}}} SUCCS {{258 0 0 0-3209 {}} {256 0 0 0-3285 {}} {130 0 0 0-2952 {}} {256 0 0 0-3340 {}} {256 0 0 0-3500 {}} {256 0 0 0-3552 {}} {256 0 0 0-3726 {}} {256 0 0 0-3778 {}} {256 0 0 0-3938 {}} {256 0 0 0-3990 {}} {256 0 0 0-4172 {}} {256 0 0 0-4224 {}} {256 0 0 0-4384 {}} {256 0 0 0-4436 {}} {256 0 0 0-4610 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-3143) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-210 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-3138 {}} {258 0 1.564 0-3135 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}} {774 0 1.564 0-4438 {}} {774 0 1.564 0-4386 {}} {774 0 1.564 0-4226 {}} {774 0 1.564 0-4174 {}} {774 0 1.564 0-3992 {}} {774 0 1.564 0-3940 {}} {774 0 1.564 0-3780 {}} {774 0 1.564 0-3728 {}} {774 0 1.564 0-3554 {}} {774 0 1.564 0-3502 {}} {774 0 1.564 0-3342 {}} {774 0 1.564 0-3286 {}}} SUCCS {{258 0 0 0-3209 {}} {256 0 0 0-3286 {}} {130 0 0 0-2952 {}} {256 0 0 0-3342 {}} {256 0 0 0-3502 {}} {256 0 0 0-3554 {}} {256 0 0 0-3728 {}} {256 0 0 0-3780 {}} {256 0 0 0-3940 {}} {256 0 0 0-3992 {}} {256 0 0 0-4174 {}} {256 0 0 0-4226 {}} {256 0 0 0-4386 {}} {256 0 0 0-4438 {}} {256 0 0 0-4612 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-3144) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-211 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-3138 {}} {258 0 1.564 0-3135 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}} {774 0 1.564 0-4440 {}} {774 0 1.564 0-4388 {}} {774 0 1.564 0-4228 {}} {774 0 1.564 0-4176 {}} {774 0 1.564 0-3994 {}} {774 0 1.564 0-3942 {}} {774 0 1.564 0-3782 {}} {774 0 1.564 0-3730 {}} {774 0 1.564 0-3556 {}} {774 0 1.564 0-3504 {}} {774 0 1.564 0-3344 {}} {774 0 1.564 0-3287 {}}} SUCCS {{258 0 0 0-3209 {}} {256 0 0 0-3287 {}} {130 0 0 0-2952 {}} {256 0 0 0-3344 {}} {256 0 0 0-3504 {}} {256 0 0 0-3556 {}} {256 0 0 0-3730 {}} {256 0 0 0-3782 {}} {256 0 0 0-3942 {}} {256 0 0 0-3994 {}} {256 0 0 0-4176 {}} {256 0 0 0-4228 {}} {256 0 0 0-4388 {}} {256 0 0 0-4440 {}} {256 0 0 0-4614 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-3145) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-212 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-3138 {}} {258 0 1.564 0-3135 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}} {774 0 1.564 0-4442 {}} {774 0 1.564 0-4390 {}} {774 0 1.564 0-4230 {}} {774 0 1.564 0-4178 {}} {774 0 1.564 0-3996 {}} {774 0 1.564 0-3944 {}} {774 0 1.564 0-3784 {}} {774 0 1.564 0-3732 {}} {774 0 1.564 0-3558 {}} {774 0 1.564 0-3506 {}} {774 0 1.564 0-3346 {}} {774 0 1.564 0-3288 {}}} SUCCS {{258 0 0 0-3209 {}} {256 0 0 0-3288 {}} {130 0 0 0-2952 {}} {256 0 0 0-3346 {}} {256 0 0 0-3506 {}} {256 0 0 0-3558 {}} {256 0 0 0-3732 {}} {256 0 0 0-3784 {}} {256 0 0 0-3944 {}} {256 0 0 0-3996 {}} {256 0 0 0-4178 {}} {256 0 0 0-4230 {}} {256 0 0 0-4390 {}} {256 0 0 0-4442 {}} {256 0 0 0-4616 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-3146) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-213 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-3138 {}} {258 0 1.564 0-3135 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}} {774 0 1.564 0-4444 {}} {774 0 1.564 0-4392 {}} {774 0 1.564 0-4232 {}} {774 0 1.564 0-4180 {}} {774 0 1.564 0-3998 {}} {774 0 1.564 0-3946 {}} {774 0 1.564 0-3786 {}} {774 0 1.564 0-3734 {}} {774 0 1.564 0-3560 {}} {774 0 1.564 0-3508 {}} {774 0 1.564 0-3348 {}} {774 0 1.564 0-3289 {}}} SUCCS {{258 0 0 0-3209 {}} {256 0 0 0-3289 {}} {130 0 0 0-2952 {}} {256 0 0 0-3348 {}} {256 0 0 0-3508 {}} {256 0 0 0-3560 {}} {256 0 0 0-3734 {}} {256 0 0 0-3786 {}} {256 0 0 0-3946 {}} {256 0 0 0-3998 {}} {256 0 0 0-4180 {}} {256 0 0 0-4232 {}} {256 0 0 0-4392 {}} {256 0 0 0-4444 {}} {256 0 0 0-4618 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-3147) {AREA_SCORE {} NAME COMP_LOOP:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-214 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3148 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3148) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-215 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3147 {}}} SUCCS {{258 0 0 0-3153 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3149) {AREA_SCORE {} NAME COMP_LOOP:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-216 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3150 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3150) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-217 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3149 {}}} SUCCS {{258 0 0 0-3153 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3151) {AREA_SCORE {} NAME COMP_LOOP:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-218 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3152 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3152) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-219 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3151 {}}} SUCCS {{259 0 0 0-3153 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3153) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-220 LOC {1 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3152 {}} {258 0 0 0-3150 {}} {258 0 0 0-3148 {}}} SUCCS {{258 0 0 0-3209 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3154) {AREA_SCORE {} NAME COMP_LOOP:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-221 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3155 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3155) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-222 LOC {0 1.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3154 {}}} SUCCS {{258 0 0 0-3161 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3156) {AREA_SCORE {} NAME COMP_LOOP:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-223 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3157 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3157) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-224 LOC {0 1.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3156 {}}} SUCCS {{258 0 0 0-3160 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3158) {AREA_SCORE {} NAME COMP_LOOP:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-225 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3159 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3159) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-226 LOC {0 1.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3158 {}}} SUCCS {{259 0 0 0-3160 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3160) {AREA_SCORE {} NAME COMP_LOOP:nor#1 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-227 LOC {1 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3159 {}} {258 0 0 0-3157 {}}} SUCCS {{259 0 0 0-3161 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3161) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-228 LOC {1 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3160 {}} {258 0 0 0-3155 {}}} SUCCS {{258 0 0 0-3209 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3162) {AREA_SCORE {} NAME COMP_LOOP:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-229 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3163 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3163) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-230 LOC {0 1.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3162 {}}} SUCCS {{258 0 0 0-3169 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3164) {AREA_SCORE {} NAME COMP_LOOP:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-231 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3165 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3165) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-232 LOC {0 1.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3164 {}}} SUCCS {{258 0 0 0-3168 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3166) {AREA_SCORE {} NAME COMP_LOOP:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-233 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3167 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3167) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-234 LOC {0 1.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3166 {}}} SUCCS {{259 0 0 0-3168 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3168) {AREA_SCORE {} NAME COMP_LOOP:nor#2 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-235 LOC {1 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3167 {}} {258 0 0 0-3165 {}}} SUCCS {{259 0 0 0-3169 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3169) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#1 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-236 LOC {1 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3168 {}} {258 0 0 0-3163 {}}} SUCCS {{258 0 0 0-3209 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3170) {AREA_SCORE {} NAME COMP_LOOP:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-237 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3171 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3171) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-238 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3170 {}}} SUCCS {{258 0 0 0-3177 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3172) {AREA_SCORE {} NAME COMP_LOOP:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-239 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3173 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3173) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-240 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3172 {}}} SUCCS {{258 0 0 0-3177 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3174) {AREA_SCORE {} NAME COMP_LOOP:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-241 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3175 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3175) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-242 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3174 {}}} SUCCS {{259 0 0 0-3176 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3176) {AREA_SCORE {} NAME COMP_LOOP:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-243 LOC {1 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3175 {}}} SUCCS {{259 0 0 0-3177 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3177) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#2 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-244 LOC {1 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3176 {}} {258 0 0 0-3173 {}} {258 0 0 0-3171 {}}} SUCCS {{258 0 0 0-3209 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3178) {AREA_SCORE {} NAME COMP_LOOP:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-245 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3179 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3179) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-246 LOC {0 1.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3178 {}}} SUCCS {{258 0 0 0-3185 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3180) {AREA_SCORE {} NAME COMP_LOOP:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-247 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3181 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3181) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-248 LOC {0 1.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3180 {}}} SUCCS {{258 0 0 0-3184 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3182) {AREA_SCORE {} NAME COMP_LOOP:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-249 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3183 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3183) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-250 LOC {0 1.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3182 {}}} SUCCS {{259 0 0 0-3184 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3184) {AREA_SCORE {} NAME COMP_LOOP:nor#3 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-251 LOC {1 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3183 {}} {258 0 0 0-3181 {}}} SUCCS {{259 0 0 0-3185 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3185) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#3 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-252 LOC {1 0.0 3 0.0 3 0.0 10 0.5036969} PREDS {{259 0 0 0-3184 {}} {258 0 0 0-3179 {}}} SUCCS {{258 0 0 0-3209 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3186) {AREA_SCORE {} NAME COMP_LOOP:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-253 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3187 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3187) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-254 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3186 {}}} SUCCS {{258 0 0 0-3193 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3188) {AREA_SCORE {} NAME COMP_LOOP:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-255 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3189 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3189) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-256 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3188 {}}} SUCCS {{258 0 0 0-3193 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3190) {AREA_SCORE {} NAME COMP_LOOP:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-257 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3191 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3191) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-258 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3190 {}}} SUCCS {{259 0 0 0-3192 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3192) {AREA_SCORE {} NAME COMP_LOOP:not#33 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-259 LOC {1 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3191 {}}} SUCCS {{259 0 0 0-3193 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3193) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#4 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-260 LOC {1 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3192 {}} {258 0 0 0-3189 {}} {258 0 0 0-3187 {}}} SUCCS {{258 0 0 0-3209 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3194) {AREA_SCORE {} NAME COMP_LOOP:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-261 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3195 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3195) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-262 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3194 {}}} SUCCS {{258 0 0 0-3201 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3196) {AREA_SCORE {} NAME COMP_LOOP:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-263 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3197 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3197) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-264 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3196 {}}} SUCCS {{258 0 0 0-3201 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3198) {AREA_SCORE {} NAME COMP_LOOP:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-265 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3199 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3199) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-266 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3198 {}}} SUCCS {{259 0 0 0-3200 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3200) {AREA_SCORE {} NAME COMP_LOOP:not#34 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-267 LOC {1 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3199 {}}} SUCCS {{259 0 0 0-3201 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3201) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#5 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-268 LOC {1 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3200 {}} {258 0 0 0-3197 {}} {258 0 0 0-3195 {}}} SUCCS {{258 0 0 0-3209 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3202) {AREA_SCORE {} NAME COMP_LOOP:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-269 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3203 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3203) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#28 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-270 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3202 {}}} SUCCS {{258 0 0 0-3208 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3204) {AREA_SCORE {} NAME COMP_LOOP:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-271 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3205 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3205) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#29 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-272 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3204 {}}} SUCCS {{258 0 0 0-3208 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3206) {AREA_SCORE {} NAME COMP_LOOP:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-273 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {} SUCCS {{259 0 0 0-3207 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3207) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-274 LOC {0 1.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3206 {}}} SUCCS {{259 0 0 0-3208 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3208) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#6 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-275 LOC {1 0.0 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3207 {}} {258 0 0 0-3205 {}} {258 0 0 0-3203 {}}} SUCCS {{259 0 0 0-3209 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3209) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#85 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-276 LOC {2 0.094375 3 0.5036969 3 0.5036969 3 0.5525750426282051 10 0.5525750426282051} PREDS {{259 0 0 0-3208 {}} {258 0 0 0-3201 {}} {258 0 0 0-3193 {}} {258 0 0 0-3185 {}} {258 0 0 0-3177 {}} {258 0 0 0-3169 {}} {258 0 0 0-3161 {}} {258 0 0 0-3153 {}} {258 0 0 0-3146 {}} {258 0 0 0-3145 {}} {258 0 0 0-3144 {}} {258 0 0 0-3143 {}} {258 0 0 0-3142 {}} {258 0 0 0-3141 {}} {258 0 0 0-3140 {}} {258 0 0 0-3139 {}} {258 0 0 0-3128 {}} {258 0 0 0-3127 {}} {258 0 0 0-3126 {}} {258 0 0 0-3125 {}} {258 0 0 0-3124 {}} {258 0 0 0-3123 {}} {258 0 0 0-3122 {}} {258 0 0 0-3121 {}}} SUCCS {{258 0 0 0-3274 {}} {130 0 0 0-2952 {}} {258 0 0 0-3320 {}}} CYCLES {}}
set a(0-3210) {AREA_SCORE {} NAME operator+<64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-277 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-3211 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3211) {AREA_SCORE {} NAME COMP_LOOP-1:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-278 LOC {0 1.0 1 0.0 1 0.0 9 0.7769290999999999} PREDS {{259 0 0 0-3210 {}}} SUCCS {{258 0 0 0-3216 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3212) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-279 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.7769290999999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3213 {}} {130 0 0 0-2952 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3213) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-280 LOC {0 1.0 1 0.0 1 0.0 9 0.7769290999999999} PREDS {{259 0 0 0-3212 {}}} SUCCS {{259 0 0 0-3214 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3214) {AREA_SCORE {} NAME COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-281 LOC {0 1.0 1 0.7769290999999999 1 0.7769290999999999 9 0.7769290999999999} PREDS {{259 0 0 0-3213 {}}} SUCCS {{258 0 0 0-3216 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3215) {AREA_SCORE {} NAME COMP_LOOP-1:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-282 LOC {0 1.0 1 0.7769290999999999 1 0.7769290999999999 9 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-3216 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3216) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 8 NAME COMP_LOOP-1:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-283 LOC {1 0.0 1 0.7769290999999999 1 0.7769290999999999 1 0.8291185407051281 9 0.8291185407051281} PREDS {{259 0 0 0-3215 {}} {258 0 0 0-3214 {}} {258 0 0 0-3211 {}}} SUCCS {{259 0 0 0-3217 {}} {258 0 0 0-3219 {}} {258 0 0 0-3221 {}} {258 0 0 0-3223 {}} {258 0 0 0-3225 {}} {258 0 0 0-3227 {}} {258 0 0 0-3229 {}} {258 0 0 0-3231 {}} {258 0 0 0-3233 {}} {258 0 0 0-3235 {}} {258 0 0 0-3236 {}} {258 0 0 0-3237 {}} {258 0 0 0-3239 {}} {258 0 0 0-3240 {}} {258 0 0 0-3241 {}} {258 0 0 0-3244 {}} {258 0 0 0-3245 {}} {258 0 0 0-3246 {}} {258 0 0 0-3249 {}} {258 0 0 0-3250 {}} {258 0 0 0-3251 {}} {258 0 0 0-3254 {}} {258 0 0 0-3255 {}} {258 0 0 0-3256 {}} {258 0 0 0-3259 {}} {258 0 0 0-3260 {}} {258 0 0 0-3261 {}} {258 0 0 0-3264 {}} {258 0 0 0-3265 {}} {258 0 0 0-3266 {}} {258 0 0 0-3269 {}} {258 0 0 0-3270 {}} {258 0 0 0-3271 {}} {130 0 0 0-2952 {}} {258 0 0 0-3331 {}} {258 0 0 0-3333 {}} {258 0 0 0-3335 {}} {258 0 0 0-3337 {}} {258 0 0 0-3339 {}} {258 0 0 0-3341 {}} {258 0 0 0-3343 {}} {258 0 0 0-3345 {}} {258 0 0 0-3347 {}}} CYCLES {}}
set a(0-3217) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-284 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{259 0 0 0-3216 {}}} SUCCS {{259 0 0 0-3218 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3218) {AREA_SCORE {} NAME COMP_LOOP:switch#1 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-285 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{259 0 0 0-3217 {}}} SUCCS {{146 0 0 0-3219 {}} {146 0 0 0-3220 {}} {146 0 0 0-3221 {}} {146 0 0 0-3222 {}} {146 0 0 0-3223 {}} {146 0 0 0-3224 {}} {146 0 0 0-3225 {}} {146 0 0 0-3226 {}} {146 0 0 0-3227 {}} {146 0 0 0-3228 {}} {146 0 0 0-3229 {}} {146 0 0 0-3230 {}} {146 0 0 0-3231 {}} {146 0 0 0-3232 {}} {146 0 0 0-3233 {}} {146 0 0 0-3234 {}}} CYCLES {}}
set a(0-3219) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-286 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-3218 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3220 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3220) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-287 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-3219 {}} {146 0 0 0-3218 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}} {774 0 1.564 0-4430 {}} {774 0 1.564 0-4378 {}} {774 0 1.564 0-4218 {}} {774 0 1.564 0-4166 {}} {774 0 1.564 0-3984 {}} {774 0 1.564 0-3932 {}} {774 0 1.564 0-3772 {}} {774 0 1.564 0-3720 {}} {774 0 1.564 0-3546 {}} {774 0 1.564 0-3494 {}} {774 0 1.564 0-3334 {}} {774 0 1.564 0-3282 {}}} SUCCS {{258 0 0 0-3273 {}} {256 0 0 0-3282 {}} {130 0 0 0-2952 {}} {256 0 0 0-3334 {}} {256 0 0 0-3494 {}} {256 0 0 0-3546 {}} {256 0 0 0-3720 {}} {256 0 0 0-3772 {}} {256 0 0 0-3932 {}} {256 0 0 0-3984 {}} {256 0 0 0-4166 {}} {256 0 0 0-4218 {}} {256 0 0 0-4378 {}} {256 0 0 0-4430 {}} {256 0 0 0-4604 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-3221) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-288 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-3218 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3222 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3222) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-289 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-3221 {}} {146 0 0 0-3218 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}} {774 0 1.564 0-4432 {}} {774 0 1.564 0-4380 {}} {774 0 1.564 0-4220 {}} {774 0 1.564 0-4168 {}} {774 0 1.564 0-3986 {}} {774 0 1.564 0-3934 {}} {774 0 1.564 0-3774 {}} {774 0 1.564 0-3722 {}} {774 0 1.564 0-3548 {}} {774 0 1.564 0-3496 {}} {774 0 1.564 0-3336 {}} {774 0 1.564 0-3283 {}}} SUCCS {{258 0 0 0-3273 {}} {256 0 0 0-3283 {}} {130 0 0 0-2952 {}} {256 0 0 0-3336 {}} {256 0 0 0-3496 {}} {256 0 0 0-3548 {}} {256 0 0 0-3722 {}} {256 0 0 0-3774 {}} {256 0 0 0-3934 {}} {256 0 0 0-3986 {}} {256 0 0 0-4168 {}} {256 0 0 0-4220 {}} {256 0 0 0-4380 {}} {256 0 0 0-4432 {}} {256 0 0 0-4606 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-3223) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-290 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-3218 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3224 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3224) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-291 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-3223 {}} {146 0 0 0-3218 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}} {774 0 1.564 0-4434 {}} {774 0 1.564 0-4382 {}} {774 0 1.564 0-4222 {}} {774 0 1.564 0-4170 {}} {774 0 1.564 0-3988 {}} {774 0 1.564 0-3936 {}} {774 0 1.564 0-3776 {}} {774 0 1.564 0-3724 {}} {774 0 1.564 0-3550 {}} {774 0 1.564 0-3498 {}} {774 0 1.564 0-3338 {}} {774 0 1.564 0-3284 {}}} SUCCS {{258 0 0 0-3273 {}} {256 0 0 0-3284 {}} {130 0 0 0-2952 {}} {256 0 0 0-3338 {}} {256 0 0 0-3498 {}} {256 0 0 0-3550 {}} {256 0 0 0-3724 {}} {256 0 0 0-3776 {}} {256 0 0 0-3936 {}} {256 0 0 0-3988 {}} {256 0 0 0-4170 {}} {256 0 0 0-4222 {}} {256 0 0 0-4382 {}} {256 0 0 0-4434 {}} {256 0 0 0-4608 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-3225) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-292 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-3218 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3226 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3226) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-293 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-3225 {}} {146 0 0 0-3218 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}} {774 0 1.564 0-4436 {}} {774 0 1.564 0-4384 {}} {774 0 1.564 0-4224 {}} {774 0 1.564 0-4172 {}} {774 0 1.564 0-3990 {}} {774 0 1.564 0-3938 {}} {774 0 1.564 0-3778 {}} {774 0 1.564 0-3726 {}} {774 0 1.564 0-3552 {}} {774 0 1.564 0-3500 {}} {774 0 1.564 0-3340 {}} {774 0 1.564 0-3285 {}}} SUCCS {{258 0 0 0-3273 {}} {256 0 0 0-3285 {}} {130 0 0 0-2952 {}} {256 0 0 0-3340 {}} {256 0 0 0-3500 {}} {256 0 0 0-3552 {}} {256 0 0 0-3726 {}} {256 0 0 0-3778 {}} {256 0 0 0-3938 {}} {256 0 0 0-3990 {}} {256 0 0 0-4172 {}} {256 0 0 0-4224 {}} {256 0 0 0-4384 {}} {256 0 0 0-4436 {}} {256 0 0 0-4610 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-3227) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-294 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-3218 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3228 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3228) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-295 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-3227 {}} {146 0 0 0-3218 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}} {774 0 1.564 0-4438 {}} {774 0 1.564 0-4386 {}} {774 0 1.564 0-4226 {}} {774 0 1.564 0-4174 {}} {774 0 1.564 0-3992 {}} {774 0 1.564 0-3940 {}} {774 0 1.564 0-3780 {}} {774 0 1.564 0-3728 {}} {774 0 1.564 0-3554 {}} {774 0 1.564 0-3502 {}} {774 0 1.564 0-3342 {}} {774 0 1.564 0-3286 {}}} SUCCS {{258 0 0 0-3273 {}} {256 0 0 0-3286 {}} {130 0 0 0-2952 {}} {256 0 0 0-3342 {}} {256 0 0 0-3502 {}} {256 0 0 0-3554 {}} {256 0 0 0-3728 {}} {256 0 0 0-3780 {}} {256 0 0 0-3940 {}} {256 0 0 0-3992 {}} {256 0 0 0-4174 {}} {256 0 0 0-4226 {}} {256 0 0 0-4386 {}} {256 0 0 0-4438 {}} {256 0 0 0-4612 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-3229) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-296 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-3218 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3230 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3230) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-297 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-3229 {}} {146 0 0 0-3218 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}} {774 0 1.564 0-4440 {}} {774 0 1.564 0-4388 {}} {774 0 1.564 0-4228 {}} {774 0 1.564 0-4176 {}} {774 0 1.564 0-3994 {}} {774 0 1.564 0-3942 {}} {774 0 1.564 0-3782 {}} {774 0 1.564 0-3730 {}} {774 0 1.564 0-3556 {}} {774 0 1.564 0-3504 {}} {774 0 1.564 0-3344 {}} {774 0 1.564 0-3287 {}}} SUCCS {{258 0 0 0-3273 {}} {256 0 0 0-3287 {}} {130 0 0 0-2952 {}} {256 0 0 0-3344 {}} {256 0 0 0-3504 {}} {256 0 0 0-3556 {}} {256 0 0 0-3730 {}} {256 0 0 0-3782 {}} {256 0 0 0-3942 {}} {256 0 0 0-3994 {}} {256 0 0 0-4176 {}} {256 0 0 0-4228 {}} {256 0 0 0-4388 {}} {256 0 0 0-4440 {}} {256 0 0 0-4614 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-3231) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-298 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-3218 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3232 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3232) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-299 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-3231 {}} {146 0 0 0-3218 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}} {774 0 1.564 0-4442 {}} {774 0 1.564 0-4390 {}} {774 0 1.564 0-4230 {}} {774 0 1.564 0-4178 {}} {774 0 1.564 0-3996 {}} {774 0 1.564 0-3944 {}} {774 0 1.564 0-3784 {}} {774 0 1.564 0-3732 {}} {774 0 1.564 0-3558 {}} {774 0 1.564 0-3506 {}} {774 0 1.564 0-3346 {}} {774 0 1.564 0-3288 {}}} SUCCS {{258 0 0 0-3273 {}} {256 0 0 0-3288 {}} {130 0 0 0-2952 {}} {256 0 0 0-3346 {}} {256 0 0 0-3506 {}} {256 0 0 0-3558 {}} {256 0 0 0-3732 {}} {256 0 0 0-3784 {}} {256 0 0 0-3944 {}} {256 0 0 0-3996 {}} {256 0 0 0-4178 {}} {256 0 0 0-4230 {}} {256 0 0 0-4390 {}} {256 0 0 0-4442 {}} {256 0 0 0-4616 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-3233) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-300 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-3218 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3234 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3234) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-301 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-3233 {}} {146 0 0 0-3218 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}} {774 0 1.564 0-4444 {}} {774 0 1.564 0-4392 {}} {774 0 1.564 0-4232 {}} {774 0 1.564 0-4180 {}} {774 0 1.564 0-3998 {}} {774 0 1.564 0-3946 {}} {774 0 1.564 0-3786 {}} {774 0 1.564 0-3734 {}} {774 0 1.564 0-3560 {}} {774 0 1.564 0-3508 {}} {774 0 1.564 0-3348 {}} {774 0 1.564 0-3289 {}}} SUCCS {{258 0 0 0-3273 {}} {256 0 0 0-3289 {}} {130 0 0 0-2952 {}} {256 0 0 0-3348 {}} {256 0 0 0-3508 {}} {256 0 0 0-3560 {}} {256 0 0 0-3734 {}} {256 0 0 0-3786 {}} {256 0 0 0-3946 {}} {256 0 0 0-3998 {}} {256 0 0 0-4180 {}} {256 0 0 0-4232 {}} {256 0 0 0-4392 {}} {256 0 0 0-4444 {}} {256 0 0 0-4618 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-3235) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-302 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3238 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3236) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-303 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3238 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3237) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-304 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{259 0 0 0-3238 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3238) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#1 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-305 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{259 0 0 0-3237 {}} {258 0 0 0-3236 {}} {258 0 0 0-3235 {}}} SUCCS {{258 0 0 0-3273 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3239) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-306 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3243 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3240) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-307 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3242 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3241) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-308 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{259 0 0 0-3242 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3242) {AREA_SCORE {} NAME COMP_LOOP:nor#4 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-309 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3241 {}} {258 0 0 0-3240 {}}} SUCCS {{259 0 0 0-3243 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3243) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#7 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-310 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3242 {}} {258 0 0 0-3239 {}}} SUCCS {{258 0 0 0-3273 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3244) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-311 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3248 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3245) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-312 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3247 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3246) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-313 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{259 0 0 0-3247 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3247) {AREA_SCORE {} NAME COMP_LOOP:nor#5 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-314 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3246 {}} {258 0 0 0-3245 {}}} SUCCS {{259 0 0 0-3248 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3248) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#8 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-315 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3247 {}} {258 0 0 0-3244 {}}} SUCCS {{258 0 0 0-3273 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3249) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-316 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3253 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3250) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-317 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3253 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3251) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-318 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{259 0 0 0-3252 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3252) {AREA_SCORE {} NAME COMP_LOOP:not#35 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-319 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{259 0 0 0-3251 {}}} SUCCS {{259 0 0 0-3253 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3253) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#9 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-320 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{259 0 0 0-3252 {}} {258 0 0 0-3250 {}} {258 0 0 0-3249 {}}} SUCCS {{258 0 0 0-3273 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3254) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-321 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3258 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3255) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-322 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3257 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3256) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-323 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{259 0 0 0-3257 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3257) {AREA_SCORE {} NAME COMP_LOOP:nor#6 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-324 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3256 {}} {258 0 0 0-3255 {}}} SUCCS {{259 0 0 0-3258 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3258) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#10 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-325 LOC {1 0.0521895 2 0.0 2 0.0 10 0.5036969} PREDS {{259 0 0 0-3257 {}} {258 0 0 0-3254 {}}} SUCCS {{258 0 0 0-3273 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3259) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-326 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3263 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3260) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-327 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3263 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3261) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-328 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{259 0 0 0-3262 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3262) {AREA_SCORE {} NAME COMP_LOOP:not#36 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-329 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{259 0 0 0-3261 {}}} SUCCS {{259 0 0 0-3263 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3263) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#11 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-330 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{259 0 0 0-3262 {}} {258 0 0 0-3260 {}} {258 0 0 0-3259 {}}} SUCCS {{258 0 0 0-3273 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3264) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-331 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3268 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3265) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-332 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3268 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3266) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-333 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{259 0 0 0-3267 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3267) {AREA_SCORE {} NAME COMP_LOOP:not#37 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-334 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{259 0 0 0-3266 {}}} SUCCS {{259 0 0 0-3268 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3268) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#12 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-335 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{259 0 0 0-3267 {}} {258 0 0 0-3265 {}} {258 0 0 0-3264 {}}} SUCCS {{258 0 0 0-3273 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3269) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-336 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3272 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3270) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-337 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{258 0 0 0-3272 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3271) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-338 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{258 0 0 0-3216 {}}} SUCCS {{259 0 0 0-3272 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3272) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#13 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-339 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.5036969} PREDS {{259 0 0 0-3271 {}} {258 0 0 0-3270 {}} {258 0 0 0-3269 {}}} SUCCS {{259 0 0 0-3273 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3273) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#1 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-340 LOC {2 0.094375 2 0.9511217999999999 2 0.9511217999999999 2 0.999999942628205 10 0.5525750426282051} PREDS {{259 0 0 0-3272 {}} {258 0 0 0-3268 {}} {258 0 0 0-3263 {}} {258 0 0 0-3258 {}} {258 0 0 0-3253 {}} {258 0 0 0-3248 {}} {258 0 0 0-3243 {}} {258 0 0 0-3238 {}} {258 0 0 0-3234 {}} {258 0 0 0-3232 {}} {258 0 0 0-3230 {}} {258 0 0 0-3228 {}} {258 0 0 0-3226 {}} {258 0 0 0-3224 {}} {258 0 0 0-3222 {}} {258 0 0 0-3220 {}} {258 0 0 0-3120 {}} {258 0 0 0-3119 {}} {258 0 0 0-3118 {}} {258 0 0 0-3117 {}} {258 0 0 0-3116 {}} {258 0 0 0-3115 {}} {258 0 0 0-3114 {}} {258 0 0 0-3113 {}}} SUCCS {{259 0 0 0-3274 {}} {130 0 0 0-2952 {}} {258 0 0 0-3319 {}}} CYCLES {}}
set a(0-3274) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-1:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-341 LOC {2 0.1432532 3 0.5525751 3 0.5525751 3 0.6009624573717949 10 0.6009624573717949} PREDS {{259 0 0 0-3273 {}} {258 0 0 0-3209 {}}} SUCCS {{259 0 0 0-3275 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3275) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-342 LOC {2 0.1916406 3 0.6009625 3 0.6009625 10 0.6009625} PREDS {{259 0 0 0-3274 {}} {128 0 0 0-3277 {}}} SUCCS {{258 0 0 0-3277 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3276) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-343 LOC {2 0.0 3 0.6009625 3 0.6009625 10 0.6009625} PREDS {{128 0 0 0-3277 {}}} SUCCS {{259 0 0 0-3277 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3277) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-344 LOC {2 1.0 3 0.681 3 1.0 16 0.0064061875000001045 23 0.0064061875000001045} PREDS {{259 0 0 0-3276 {}} {258 0 0 0-3275 {}}} SUCCS {{128 0 0 0-3275 {}} {128 0 0 0-3276 {}} {259 0 0 0-3278 {}}} CYCLES {}}
set a(0-3278) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-345 LOC {15 0.006406225 16 0.8291185999999999 16 0.8291185999999999 23 0.8291185999999999} PREDS {{259 0 0 0-3277 {}}} SUCCS {{258 0 1.564 0-3282 {}} {258 0 1.564 0-3283 {}} {258 0 1.564 0-3284 {}} {258 0 1.564 0-3285 {}} {258 0 1.564 0-3286 {}} {258 0 1.564 0-3287 {}} {258 0 1.564 0-3288 {}} {258 0 1.564 0-3289 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3279) {AREA_SCORE {} NAME COMP_LOOP:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-346 LOC {0 1.0 0 1.0 0 1.0 0 1.0 23 0.926875} PREDS {} SUCCS {{259 0 0 0-3280 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3280) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(2-0)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-347 LOC {0 1.0 0 1.0 0 1.0 23 0.926875} PREDS {{259 0 0 0-3279 {}}} SUCCS {{259 0 0 0-3281 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3281) {AREA_SCORE {} NAME COMP_LOOP:switch#16 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-348 LOC {0 1.0 0 1.0 0 1.0 23 0.926875} PREDS {{259 0 0 0-3280 {}}} SUCCS {{131 0 0 0-3282 {}} {131 0 0 0-3283 {}} {131 0 0 0-3284 {}} {131 0 0 0-3285 {}} {131 0 0 0-3286 {}} {131 0 0 0-3287 {}} {131 0 0 0-3288 {}} {131 0 0 0-3289 {}}} CYCLES {}}
set a(0-3282) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-349 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 24 0.006249937500000025} PREDS {{774 0 0 0-3282 {}} {131 0 0 0-3281 {}} {258 0 1.564 0-3278 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {258 0 1.564 0-3135 {}} {128 0 0 0-3130 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}} {774 0 0 0-4604 {}} {772 0 0 0-4539 {}} {772 0 0 0-4467 {}} {774 0 0 0-4430 {}} {774 0 0 0-4378 {}} {772 0 0 0-4316 {}} {772 0 0 0-4252 {}} {774 0 0 0-4218 {}} {774 0 0 0-4166 {}} {772 0 0 0-4101 {}} {772 0 0 0-4021 {}} {774 0 0 0-3984 {}} {774 0 0 0-3932 {}} {772 0 0 0-3870 {}} {772 0 0 0-3806 {}} {774 0 0 0-3772 {}} {774 0 0 0-3720 {}} {772 0 0 0-3655 {}} {772 0 0 0-3583 {}} {774 0 0 0-3546 {}} {774 0 0 0-3494 {}} {772 0 0 0-3432 {}} {772 0 0 0-3368 {}} {774 0 0 0-3334 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {130 0 0 0-2952 {}} {258 0 0 0-3334 {}} {258 0 1.564 0-3368 {}} {258 0 1.564 0-3432 {}} {258 0 0 0-3494 {}} {258 0 0 0-3546 {}} {258 0 1.564 0-3583 {}} {258 0 1.564 0-3655 {}} {258 0 0 0-3720 {}} {258 0 0 0-3772 {}} {258 0 1.564 0-3806 {}} {258 0 1.564 0-3870 {}} {258 0 0 0-3932 {}} {258 0 0 0-3984 {}} {258 0 1.564 0-4021 {}} {258 0 1.564 0-4101 {}} {258 0 0 0-4166 {}} {258 0 0 0-4218 {}} {258 0 1.564 0-4252 {}} {258 0 1.564 0-4316 {}} {258 0 0 0-4378 {}} {258 0 0 0-4430 {}} {258 0 1.564 0-4467 {}} {258 0 1.564 0-4539 {}} {258 0 0 0-4604 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-3283) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-350 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 24 0.006249937500000025} PREDS {{774 0 0 0-3283 {}} {131 0 0 0-3281 {}} {258 0 1.564 0-3278 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {258 0 1.564 0-3135 {}} {128 0 0 0-3130 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}} {774 0 0 0-4606 {}} {772 0 0 0-4541 {}} {772 0 0 0-4469 {}} {774 0 0 0-4432 {}} {774 0 0 0-4380 {}} {772 0 0 0-4318 {}} {772 0 0 0-4254 {}} {774 0 0 0-4220 {}} {774 0 0 0-4168 {}} {772 0 0 0-4103 {}} {772 0 0 0-4023 {}} {774 0 0 0-3986 {}} {774 0 0 0-3934 {}} {772 0 0 0-3872 {}} {772 0 0 0-3808 {}} {774 0 0 0-3774 {}} {774 0 0 0-3722 {}} {772 0 0 0-3657 {}} {772 0 0 0-3585 {}} {774 0 0 0-3548 {}} {774 0 0 0-3496 {}} {772 0 0 0-3434 {}} {772 0 0 0-3370 {}} {774 0 0 0-3336 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {130 0 0 0-2952 {}} {258 0 0 0-3336 {}} {258 0 1.564 0-3370 {}} {258 0 1.564 0-3434 {}} {258 0 0 0-3496 {}} {258 0 0 0-3548 {}} {258 0 1.564 0-3585 {}} {258 0 1.564 0-3657 {}} {258 0 0 0-3722 {}} {258 0 0 0-3774 {}} {258 0 1.564 0-3808 {}} {258 0 1.564 0-3872 {}} {258 0 0 0-3934 {}} {258 0 0 0-3986 {}} {258 0 1.564 0-4023 {}} {258 0 1.564 0-4103 {}} {258 0 0 0-4168 {}} {258 0 0 0-4220 {}} {258 0 1.564 0-4254 {}} {258 0 1.564 0-4318 {}} {258 0 0 0-4380 {}} {258 0 0 0-4432 {}} {258 0 1.564 0-4469 {}} {258 0 1.564 0-4541 {}} {258 0 0 0-4606 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-3284) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-351 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 24 0.006249937500000025} PREDS {{774 0 0 0-3284 {}} {131 0 0 0-3281 {}} {258 0 1.564 0-3278 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {258 0 1.564 0-3135 {}} {128 0 0 0-3130 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}} {774 0 0 0-4608 {}} {772 0 0 0-4543 {}} {772 0 0 0-4471 {}} {774 0 0 0-4434 {}} {774 0 0 0-4382 {}} {772 0 0 0-4320 {}} {772 0 0 0-4256 {}} {774 0 0 0-4222 {}} {774 0 0 0-4170 {}} {772 0 0 0-4105 {}} {772 0 0 0-4025 {}} {774 0 0 0-3988 {}} {774 0 0 0-3936 {}} {772 0 0 0-3874 {}} {772 0 0 0-3810 {}} {774 0 0 0-3776 {}} {774 0 0 0-3724 {}} {772 0 0 0-3659 {}} {772 0 0 0-3587 {}} {774 0 0 0-3550 {}} {774 0 0 0-3498 {}} {772 0 0 0-3436 {}} {772 0 0 0-3372 {}} {774 0 0 0-3338 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {130 0 0 0-2952 {}} {258 0 0 0-3338 {}} {258 0 1.564 0-3372 {}} {258 0 1.564 0-3436 {}} {258 0 0 0-3498 {}} {258 0 0 0-3550 {}} {258 0 1.564 0-3587 {}} {258 0 1.564 0-3659 {}} {258 0 0 0-3724 {}} {258 0 0 0-3776 {}} {258 0 1.564 0-3810 {}} {258 0 1.564 0-3874 {}} {258 0 0 0-3936 {}} {258 0 0 0-3988 {}} {258 0 1.564 0-4025 {}} {258 0 1.564 0-4105 {}} {258 0 0 0-4170 {}} {258 0 0 0-4222 {}} {258 0 1.564 0-4256 {}} {258 0 1.564 0-4320 {}} {258 0 0 0-4382 {}} {258 0 0 0-4434 {}} {258 0 1.564 0-4471 {}} {258 0 1.564 0-4543 {}} {258 0 0 0-4608 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-3285) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-352 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 24 0.006249937500000025} PREDS {{774 0 0 0-3285 {}} {131 0 0 0-3281 {}} {258 0 1.564 0-3278 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {258 0 1.564 0-3135 {}} {128 0 0 0-3130 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}} {774 0 0 0-4610 {}} {772 0 0 0-4545 {}} {772 0 0 0-4473 {}} {774 0 0 0-4436 {}} {774 0 0 0-4384 {}} {772 0 0 0-4322 {}} {772 0 0 0-4258 {}} {774 0 0 0-4224 {}} {774 0 0 0-4172 {}} {772 0 0 0-4107 {}} {772 0 0 0-4027 {}} {774 0 0 0-3990 {}} {774 0 0 0-3938 {}} {772 0 0 0-3876 {}} {772 0 0 0-3812 {}} {774 0 0 0-3778 {}} {774 0 0 0-3726 {}} {772 0 0 0-3661 {}} {772 0 0 0-3589 {}} {774 0 0 0-3552 {}} {774 0 0 0-3500 {}} {772 0 0 0-3438 {}} {772 0 0 0-3374 {}} {774 0 0 0-3340 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {130 0 0 0-2952 {}} {258 0 0 0-3340 {}} {258 0 1.564 0-3374 {}} {258 0 1.564 0-3438 {}} {258 0 0 0-3500 {}} {258 0 0 0-3552 {}} {258 0 1.564 0-3589 {}} {258 0 1.564 0-3661 {}} {258 0 0 0-3726 {}} {258 0 0 0-3778 {}} {258 0 1.564 0-3812 {}} {258 0 1.564 0-3876 {}} {258 0 0 0-3938 {}} {258 0 0 0-3990 {}} {258 0 1.564 0-4027 {}} {258 0 1.564 0-4107 {}} {258 0 0 0-4172 {}} {258 0 0 0-4224 {}} {258 0 1.564 0-4258 {}} {258 0 1.564 0-4322 {}} {258 0 0 0-4384 {}} {258 0 0 0-4436 {}} {258 0 1.564 0-4473 {}} {258 0 1.564 0-4545 {}} {258 0 0 0-4610 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-3286) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-353 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 24 0.006249937500000025} PREDS {{774 0 0 0-3286 {}} {131 0 0 0-3281 {}} {258 0 1.564 0-3278 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {258 0 1.564 0-3135 {}} {128 0 0 0-3130 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}} {774 0 0 0-4612 {}} {772 0 0 0-4547 {}} {772 0 0 0-4475 {}} {774 0 0 0-4438 {}} {774 0 0 0-4386 {}} {772 0 0 0-4324 {}} {772 0 0 0-4260 {}} {774 0 0 0-4226 {}} {774 0 0 0-4174 {}} {772 0 0 0-4109 {}} {772 0 0 0-4029 {}} {774 0 0 0-3992 {}} {774 0 0 0-3940 {}} {772 0 0 0-3878 {}} {772 0 0 0-3814 {}} {774 0 0 0-3780 {}} {774 0 0 0-3728 {}} {772 0 0 0-3663 {}} {772 0 0 0-3591 {}} {774 0 0 0-3554 {}} {774 0 0 0-3502 {}} {772 0 0 0-3440 {}} {772 0 0 0-3376 {}} {774 0 0 0-3342 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {130 0 0 0-2952 {}} {258 0 0 0-3342 {}} {258 0 1.564 0-3376 {}} {258 0 1.564 0-3440 {}} {258 0 0 0-3502 {}} {258 0 0 0-3554 {}} {258 0 1.564 0-3591 {}} {258 0 1.564 0-3663 {}} {258 0 0 0-3728 {}} {258 0 0 0-3780 {}} {258 0 1.564 0-3814 {}} {258 0 1.564 0-3878 {}} {258 0 0 0-3940 {}} {258 0 0 0-3992 {}} {258 0 1.564 0-4029 {}} {258 0 1.564 0-4109 {}} {258 0 0 0-4174 {}} {258 0 0 0-4226 {}} {258 0 1.564 0-4260 {}} {258 0 1.564 0-4324 {}} {258 0 0 0-4386 {}} {258 0 0 0-4438 {}} {258 0 1.564 0-4475 {}} {258 0 1.564 0-4547 {}} {258 0 0 0-4612 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-3287) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-354 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 24 0.006249937500000025} PREDS {{774 0 0 0-3287 {}} {131 0 0 0-3281 {}} {258 0 1.564 0-3278 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {258 0 1.564 0-3135 {}} {128 0 0 0-3130 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}} {774 0 0 0-4614 {}} {772 0 0 0-4549 {}} {772 0 0 0-4477 {}} {774 0 0 0-4440 {}} {774 0 0 0-4388 {}} {772 0 0 0-4326 {}} {772 0 0 0-4262 {}} {774 0 0 0-4228 {}} {774 0 0 0-4176 {}} {772 0 0 0-4111 {}} {772 0 0 0-4031 {}} {774 0 0 0-3994 {}} {774 0 0 0-3942 {}} {772 0 0 0-3880 {}} {772 0 0 0-3816 {}} {774 0 0 0-3782 {}} {774 0 0 0-3730 {}} {772 0 0 0-3665 {}} {772 0 0 0-3593 {}} {774 0 0 0-3556 {}} {774 0 0 0-3504 {}} {772 0 0 0-3442 {}} {772 0 0 0-3378 {}} {774 0 0 0-3344 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {130 0 0 0-2952 {}} {258 0 0 0-3344 {}} {258 0 1.564 0-3378 {}} {258 0 1.564 0-3442 {}} {258 0 0 0-3504 {}} {258 0 0 0-3556 {}} {258 0 1.564 0-3593 {}} {258 0 1.564 0-3665 {}} {258 0 0 0-3730 {}} {258 0 0 0-3782 {}} {258 0 1.564 0-3816 {}} {258 0 1.564 0-3880 {}} {258 0 0 0-3942 {}} {258 0 0 0-3994 {}} {258 0 1.564 0-4031 {}} {258 0 1.564 0-4111 {}} {258 0 0 0-4176 {}} {258 0 0 0-4228 {}} {258 0 1.564 0-4262 {}} {258 0 1.564 0-4326 {}} {258 0 0 0-4388 {}} {258 0 0 0-4440 {}} {258 0 1.564 0-4477 {}} {258 0 1.564 0-4549 {}} {258 0 0 0-4614 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-3288) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-355 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 24 0.006249937500000025} PREDS {{774 0 0 0-3288 {}} {131 0 0 0-3281 {}} {258 0 1.564 0-3278 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {258 0 1.564 0-3135 {}} {128 0 0 0-3130 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}} {774 0 0 0-4616 {}} {772 0 0 0-4551 {}} {772 0 0 0-4479 {}} {774 0 0 0-4442 {}} {774 0 0 0-4390 {}} {772 0 0 0-4328 {}} {772 0 0 0-4264 {}} {774 0 0 0-4230 {}} {774 0 0 0-4178 {}} {772 0 0 0-4113 {}} {772 0 0 0-4033 {}} {774 0 0 0-3996 {}} {774 0 0 0-3944 {}} {772 0 0 0-3882 {}} {772 0 0 0-3818 {}} {774 0 0 0-3784 {}} {774 0 0 0-3732 {}} {772 0 0 0-3667 {}} {772 0 0 0-3595 {}} {774 0 0 0-3558 {}} {774 0 0 0-3506 {}} {772 0 0 0-3444 {}} {772 0 0 0-3380 {}} {774 0 0 0-3346 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {130 0 0 0-2952 {}} {258 0 0 0-3346 {}} {258 0 1.564 0-3380 {}} {258 0 1.564 0-3444 {}} {258 0 0 0-3506 {}} {258 0 0 0-3558 {}} {258 0 1.564 0-3595 {}} {258 0 1.564 0-3667 {}} {258 0 0 0-3732 {}} {258 0 0 0-3784 {}} {258 0 1.564 0-3818 {}} {258 0 1.564 0-3882 {}} {258 0 0 0-3944 {}} {258 0 0 0-3996 {}} {258 0 1.564 0-4033 {}} {258 0 1.564 0-4113 {}} {258 0 0 0-4178 {}} {258 0 0 0-4230 {}} {258 0 1.564 0-4264 {}} {258 0 1.564 0-4328 {}} {258 0 0 0-4390 {}} {258 0 0 0-4442 {}} {258 0 1.564 0-4479 {}} {258 0 1.564 0-4551 {}} {258 0 0 0-4616 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-3289) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-356 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 24 0.006249937500000025} PREDS {{774 0 0 0-3289 {}} {131 0 0 0-3281 {}} {258 0 1.564 0-3278 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {258 0 1.564 0-3135 {}} {128 0 0 0-3130 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}} {774 0 0 0-4618 {}} {772 0 0 0-4553 {}} {772 0 0 0-4481 {}} {774 0 0 0-4444 {}} {774 0 0 0-4392 {}} {772 0 0 0-4330 {}} {772 0 0 0-4266 {}} {774 0 0 0-4232 {}} {774 0 0 0-4180 {}} {772 0 0 0-4115 {}} {772 0 0 0-4035 {}} {774 0 0 0-3998 {}} {774 0 0 0-3946 {}} {772 0 0 0-3884 {}} {772 0 0 0-3820 {}} {774 0 0 0-3786 {}} {774 0 0 0-3734 {}} {772 0 0 0-3669 {}} {772 0 0 0-3597 {}} {774 0 0 0-3560 {}} {774 0 0 0-3508 {}} {772 0 0 0-3446 {}} {772 0 0 0-3382 {}} {774 0 0 0-3348 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {130 0 0 0-2952 {}} {258 0 0 0-3348 {}} {258 0 1.564 0-3382 {}} {258 0 1.564 0-3446 {}} {258 0 0 0-3508 {}} {258 0 0 0-3560 {}} {258 0 1.564 0-3597 {}} {258 0 1.564 0-3669 {}} {258 0 0 0-3734 {}} {258 0 0 0-3786 {}} {258 0 1.564 0-3820 {}} {258 0 1.564 0-3884 {}} {258 0 0 0-3946 {}} {258 0 0 0-3998 {}} {258 0 1.564 0-4035 {}} {258 0 1.564 0-4115 {}} {258 0 0 0-4180 {}} {258 0 0 0-4232 {}} {258 0 1.564 0-4266 {}} {258 0 1.564 0-4330 {}} {258 0 0 0-4392 {}} {258 0 0 0-4444 {}} {258 0 1.564 0-4481 {}} {258 0 1.564 0-4553 {}} {258 0 0 0-4618 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-3290) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-357 LOC {0 1.0 17 0.0 17 0.0 17 0.0 24 1.0} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3291 {}} {130 0 0 0-2952 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3291) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-358 LOC {0 1.0 17 0.0 17 0.0 24 1.0} PREDS {{259 0 0 0-3290 {}}} SUCCS {{259 0 0 0-3292 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3292) {AREA_SCORE {} NAME COMP_LOOP-1:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-359 LOC {0 1.0 17 0.0 17 0.0 24 1.0} PREDS {{259 0 0 0-3291 {}}} SUCCS {{259 0 0 0-3293 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3293) {AREA_SCORE {} NAME COMP_LOOP:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-360 LOC {0 1.0 17 0.0 17 0.0 17 0.0 24 1.0} PREDS {{259 0 0 0-3292 {}} {128 0 0 0-3130 {}} {772 0 0 0-2952 {}}} SUCCS {{258 0 0 0-2952 {}}} CYCLES {}}
set a(0-3294) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-361 LOC {0 1.0 17 1.0 17 1.0 17 1.0 24 1.0} PREDS {{128 0 0 0-3130 {}} {772 0 0 0-3325 {}} {772 0 0 0-2952 {}}} SUCCS {{258 0 0 0-2952 {}}} CYCLES {}}
set a(0-3295) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-362 LOC {0 1.0 1 0.0 1 0.0 1 0.0 24 0.965885425} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3296 {}} {130 0 0 0-2952 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3296) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#32 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-363 LOC {0 1.0 1 0.0 1 0.0 24 0.965885425} PREDS {{259 0 0 0-3295 {}}} SUCCS {{259 0 0 0-3297 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3297) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not#1 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-364 LOC {0 1.0 1 0.965885425 1 0.965885425 24 0.965885425} PREDS {{259 0 0 0-3296 {}}} SUCCS {{259 0 0 0-3298 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3298) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc#1 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-365 LOC {0 1.0 1 0.965885425 1 0.965885425 24 0.965885425} PREDS {{259 0 0 0-3297 {}}} SUCCS {{259 0 0 0-3299 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3299) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(7,0,2,1,7) QUANTITY 1 NAME operator><64,false>#1:acc TYPE ACCU DELAY {0.55 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-366 LOC {1 0.0 1 0.965885425 1 0.965885425 1 0.9999999458333333 24 0.9999999458333333} PREDS {{259 0 0 0-3298 {}}} SUCCS {{259 0 0 0-3300 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3300) {AREA_SCORE {} NAME operator><64,false>#1:slc(operator><64,false>#1:acc)(6) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-367 LOC {1 0.034114575 1 1.0 1 1.0 24 1.0} PREDS {{259 0 0 0-3299 {}}} SUCCS {{259 0 0 0-3301 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3301) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not#1 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-368 LOC {1 0.034114575 2 0.0 2 0.0 24 1.0} PREDS {{259 0 0 0-3300 {}}} SUCCS {{259 0 0 0-3302 {}} {130 0 0 0-2952 {}}} CYCLES {}}
set a(0-3302) {AREA_SCORE {} NAME modExp_dev#1:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-369 LOC {1 0.034114575 17 0.0 17 0.0 17 0.0 24 1.0} PREDS {{259 0 0 0-3301 {}} {128 0 0 0-3130 {}} {772 0 0 0-2952 {}}} SUCCS {{259 0 0 0-2952 {}}} CYCLES {}}
set a(0-3303) {AREA_SCORE {} NAME modExp_dev#1:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-370 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-3318 {}}} SUCCS {{259 0 0 0-3304 {}} {256 0 0 0-3318 {}}} CYCLES {}}
set a(0-3304) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-371 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-3303 {}}} SUCCS {{128 0 0 0-3307 {}} {128 0 0 0-3312 {}} {128 0 0 0-3318 {}}} CYCLES {}}
set a(0-3305) {AREA_SCORE {} NAME modExp_dev#1:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-372 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-3307 {}}} SUCCS {{259 0 0 0-3306 {}} {256 0 0 0-3307 {}}} CYCLES {}}
set a(0-3306) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-373 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-3305 {}}} SUCCS {{259 0 0 0-3307 {}} {258 0 0 0-3313 {}}} CYCLES {}}
set a(0-3307) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-374 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-3307 {}} {259 0 0 0-3306 {}} {256 0 0 0-3305 {}} {128 0 0 0-3304 {}}} SUCCS {{774 0 0 0-3305 {}} {772 0 0 0-3307 {}}} CYCLES {}}
set a(0-3308) {AREA_SCORE {} NAME modExp_dev#1:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-375 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-3312 {}}} SUCCS {{258 0 0 0-3310 {}} {256 0 0 0-3312 {}}} CYCLES {}}
set a(0-3309) {AREA_SCORE {} NAME modExp_dev#1:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-376 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-3310 {}}} CYCLES {}}
set a(0-3310) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-377 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-3309 {}} {258 0 0 0-3308 {}}} SUCCS {{259 0 0 0-3311 {}}} CYCLES {}}
set a(0-3311) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-1:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-378 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-3310 {}}} SUCCS {{259 0 0 0-3312 {}}} CYCLES {}}
set a(0-3312) {AREA_SCORE {} NAME modExp_dev#1:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-379 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-3312 {}} {259 0 0 0-3311 {}} {256 0 0 0-3308 {}} {128 0 0 0-3304 {}}} SUCCS {{774 0 0 0-3308 {}} {772 0 0 0-3312 {}}} CYCLES {}}
set a(0-3313) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not TYPE NOT PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-380 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-3306 {}}} SUCCS {{259 0 0 0-3314 {}}} CYCLES {}}
set a(0-3314) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-381 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-3313 {}}} SUCCS {{259 0 0 0-3315 {}}} CYCLES {}}
set a(0-3315) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-1:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-382 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-3314 {}}} SUCCS {{259 0 0 0-3316 {}}} CYCLES {}}
set a(0-3316) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-383 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-3315 {}}} SUCCS {{259 0 0 0-3317 {}}} CYCLES {}}
set a(0-3317) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not TYPE NOT PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-384 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-3316 {}}} SUCCS {{259 0 0 0-3318 {}}} CYCLES {}}
set a(0-3318) {AREA_SCORE {} NAME modExp_dev#1:while:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2952 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-385 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-3318 {}} {259 0 0 0-3317 {}} {128 0 0 0-3304 {}} {256 0 0 0-3303 {}}} SUCCS {{774 0 0 0-3303 {}} {772 0 0 0-3318 {}}} CYCLES {}}
set a(0-2952) {CHI {0-3303 0-3304 0-3305 0-3306 0-3307 0-3308 0-3309 0-3310 0-3311 0-3312 0-3313 0-3314 0-3315 0-3316 0-3317 0-3318} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {7800 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 7800 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 7800 NAME COMP_LOOP-1:modExp_dev#1:while TYPE LOOP DELAY {156020.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-386 LOC {16 1.0 17 1.0 17 1.0 24 1.0} PREDS {{259 0 0 0-3302 {}} {130 0 0 0-3301 {}} {130 0 0 0-3300 {}} {130 0 0 0-3299 {}} {130 0 0 0-3298 {}} {130 0 0 0-3297 {}} {130 0 0 0-3296 {}} {130 0 0 0-3295 {}} {258 0 0 0-3294 {}} {258 0 0 0-3293 {}} {130 0 0 0-3292 {}} {130 0 0 0-3291 {}} {130 0 0 0-3290 {}} {130 0 0 0-3289 {}} {130 0 0 0-3288 {}} {130 0 0 0-3287 {}} {130 0 0 0-3286 {}} {130 0 0 0-3285 {}} {130 0 0 0-3284 {}} {130 0 0 0-3283 {}} {130 0 0 0-3282 {}} {130 0 0 0-3280 {}} {130 0 0 0-3279 {}} {130 0 0 0-3278 {}} {130 0 0 0-3276 {}} {130 0 0 0-3275 {}} {130 0 0 0-3274 {}} {130 0 0 0-3273 {}} {130 0 0 0-3272 {}} {130 0 0 0-3271 {}} {130 0 0 0-3270 {}} {130 0 0 0-3269 {}} {130 0 0 0-3268 {}} {130 0 0 0-3267 {}} {130 0 0 0-3266 {}} {130 0 0 0-3265 {}} {130 0 0 0-3264 {}} {130 0 0 0-3263 {}} {130 0 0 0-3262 {}} {130 0 0 0-3261 {}} {130 0 0 0-3260 {}} {130 0 0 0-3259 {}} {130 0 0 0-3258 {}} {130 0 0 0-3257 {}} {130 0 0 0-3256 {}} {130 0 0 0-3255 {}} {130 0 0 0-3254 {}} {130 0 0 0-3253 {}} {130 0 0 0-3252 {}} {130 0 0 0-3251 {}} {130 0 0 0-3250 {}} {130 0 0 0-3249 {}} {130 0 0 0-3248 {}} {130 0 0 0-3247 {}} {130 0 0 0-3246 {}} {130 0 0 0-3245 {}} {130 0 0 0-3244 {}} {130 0 0 0-3243 {}} {130 0 0 0-3242 {}} {130 0 0 0-3241 {}} {130 0 0 0-3240 {}} {130 0 0 0-3239 {}} {130 0 0 0-3238 {}} {130 0 0 0-3237 {}} {130 0 0 0-3236 {}} {130 0 0 0-3235 {}} {130 0 0 0-3234 {}} {130 0 0 0-3233 {}} {130 0 0 0-3232 {}} {130 0 0 0-3231 {}} {130 0 0 0-3230 {}} {130 0 0 0-3229 {}} {130 0 0 0-3228 {}} {130 0 0 0-3227 {}} {130 0 0 0-3226 {}} {130 0 0 0-3225 {}} {130 0 0 0-3224 {}} {130 0 0 0-3223 {}} {130 0 0 0-3222 {}} {130 0 0 0-3221 {}} {130 0 0 0-3220 {}} {130 0 0 0-3219 {}} {130 0 0 0-3217 {}} {130 0 0 0-3216 {}} {130 0 0 0-3215 {}} {130 0 0 0-3214 {}} {130 0 0 0-3213 {}} {130 0 0 0-3212 {}} {130 0 0 0-3211 {}} {130 0 0 0-3210 {}} {130 0 0 0-3209 {}} {130 0 0 0-3208 {}} {130 0 0 0-3207 {}} {130 0 0 0-3206 {}} {130 0 0 0-3205 {}} {130 0 0 0-3204 {}} {130 0 0 0-3203 {}} {130 0 0 0-3202 {}} {130 0 0 0-3201 {}} {130 0 0 0-3200 {}} {130 0 0 0-3199 {}} {130 0 0 0-3198 {}} {130 0 0 0-3197 {}} {130 0 0 0-3196 {}} {130 0 0 0-3195 {}} {130 0 0 0-3194 {}} {130 0 0 0-3193 {}} {130 0 0 0-3192 {}} {130 0 0 0-3191 {}} {130 0 0 0-3190 {}} {130 0 0 0-3189 {}} {130 0 0 0-3188 {}} {130 0 0 0-3187 {}} {130 0 0 0-3186 {}} {130 0 0 0-3185 {}} {130 0 0 0-3184 {}} {130 0 0 0-3183 {}} {130 0 0 0-3182 {}} {130 0 0 0-3181 {}} {130 0 0 0-3180 {}} {130 0 0 0-3179 {}} {130 0 0 0-3178 {}} {130 0 0 0-3177 {}} {130 0 0 0-3176 {}} {130 0 0 0-3175 {}} {130 0 0 0-3174 {}} {130 0 0 0-3173 {}} {130 0 0 0-3172 {}} {130 0 0 0-3171 {}} {130 0 0 0-3170 {}} {130 0 0 0-3169 {}} {130 0 0 0-3168 {}} {130 0 0 0-3167 {}} {130 0 0 0-3166 {}} {130 0 0 0-3165 {}} {130 0 0 0-3164 {}} {130 0 0 0-3163 {}} {130 0 0 0-3162 {}} {130 0 0 0-3161 {}} {130 0 0 0-3160 {}} {130 0 0 0-3159 {}} {130 0 0 0-3158 {}} {130 0 0 0-3157 {}} {130 0 0 0-3156 {}} {130 0 0 0-3155 {}} {130 0 0 0-3154 {}} {130 0 0 0-3153 {}} {130 0 0 0-3152 {}} {130 0 0 0-3151 {}} {130 0 0 0-3150 {}} {130 0 0 0-3149 {}} {130 0 0 0-3148 {}} {130 0 0 0-3147 {}} {130 0 0 0-3146 {}} {130 0 0 0-3145 {}} {130 0 0 0-3144 {}} {130 0 0 0-3143 {}} {130 0 0 0-3142 {}} {130 0 0 0-3141 {}} {130 0 0 0-3140 {}} {130 0 0 0-3139 {}} {130 0 0 0-3137 {}} {130 0 0 0-3136 {}} {130 0 0 0-3135 {}} {130 0 0 0-3134 {}} {130 0 0 0-3133 {}} {130 0 0 0-3132 {}} {130 0 0 0-3131 {}} {64 0 0 0-3130 {}}} SUCCS {{772 0 0 0-3293 {}} {772 0 0 0-3294 {}} {772 0 0 0-3302 {}} {131 0 0 0-3319 {}} {130 0 0 0-3320 {}} {130 0 0 0-3321 {}} {130 0 0 0-3322 {}} {130 0 0 0-3324 {}} {258 0 0 0-3325 {}} {130 0 0 0-3326 {}} {130 0 0 0-3327 {}} {130 0 0 0-3328 {}} {130 0 0 0-3330 {}} {130 0 0 0-3331 {}} {130 0 0 0-3333 {}} {130 0 0 0-3334 {}} {130 0 0 0-3335 {}} {130 0 0 0-3336 {}} {130 0 0 0-3337 {}} {130 0 0 0-3338 {}} {130 0 0 0-3339 {}} {130 0 0 0-3340 {}} {130 0 0 0-3341 {}} {130 0 0 0-3342 {}} {130 0 0 0-3343 {}} {130 0 0 0-3344 {}} {130 0 0 0-3345 {}} {130 0 0 0-3346 {}} {130 0 0 0-3347 {}} {130 0 0 0-3348 {}} {130 0 0 0-3349 {}} {130 0 0 0-3350 {}} {130 0 0 0-3351 {}} {130 0 0 0-3352 {}} {130 0 0 0-3353 {}} {130 0 0 0-3354 {}} {130 0 0 0-3355 {}} {130 0 0 0-3356 {}} {130 0 0 0-3357 {}} {130 0 0 0-3358 {}} {64 0 0 0-2953 {}}} CYCLES {}}
set a(0-3319) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-387 LOC {16 1.0 18 0.5525751 18 0.5525751 25 0.5525751} PREDS {{131 0 0 0-2952 {}} {258 0 0 0-3273 {}}} SUCCS {{259 0 0 0-3320 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3320) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-1:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-388 LOC {17 0.0 18 0.5525751 18 0.5525751 18 0.6009624573717949 25 0.6009624573717949} PREDS {{259 0 0 0-3319 {}} {130 0 0 0-2952 {}} {258 0 0 0-3209 {}}} SUCCS {{259 0 0 0-3321 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3321) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-389 LOC {17 0.0483874 18 0.6009625 18 0.6009625 25 0.6009625} PREDS {{259 0 0 0-3320 {}} {130 0 0 0-2952 {}} {128 0 0 0-3323 {}}} SUCCS {{258 0 0 0-3323 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3322) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-390 LOC {17 0.0 18 0.6009625 18 0.6009625 25 0.6009625} PREDS {{130 0 0 0-2952 {}} {128 0 0 0-3323 {}}} SUCCS {{259 0 0 0-3323 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3323) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-391 LOC {17 1.0 18 0.681 18 1.0 31 0.0064061875000001045 38 0.0064061875000001045} PREDS {{259 0 0 0-3322 {}} {258 0 0 0-3321 {}}} SUCCS {{128 0 0 0-3321 {}} {128 0 0 0-3322 {}} {259 0 0 0-3324 {}}} CYCLES {}}
set a(0-3324) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-392 LOC {30 0.006406225 31 0.21615332499999998 31 0.21615332499999998 38 0.21615332499999998} PREDS {{259 0 0 0-3323 {}} {130 0 0 0-2952 {}}} SUCCS {{258 0 0 0-3326 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3325) {AREA_SCORE {} NAME COMP_LOOP:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-393 LOC {16 1.0 31 0.21615332499999998 31 0.21615332499999998 31 0.21615332499999998 38 0.21615332499999998} PREDS {{258 0 0 0-2952 {}}} SUCCS {{772 0 0 0-3294 {}} {259 0 0 0-3326 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3326) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:mul TYPE MUL DELAY {12.54 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-394 LOC {30 0.006406225 31 0.21615332499999998 31 0.21615332499999998 31 0.9999999388496399 38 0.9999999388496399} PREDS {{259 0 0 0-3325 {}} {258 0 0 0-3324 {}} {130 0 0 0-2952 {}}} SUCCS {{259 0 0 0-3327 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3327) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-395 LOC {31 0.0 32 0.6009625 32 0.6009625 39 0.6009625} PREDS {{259 0 0 0-3326 {}} {130 0 0 0-2952 {}} {128 0 0 0-3329 {}}} SUCCS {{258 0 0 0-3329 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3328) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-396 LOC {31 0.0 32 0.6009625 32 0.6009625 39 0.6009625} PREDS {{130 0 0 0-2952 {}} {128 0 0 0-3329 {}}} SUCCS {{259 0 0 0-3329 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3329) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-397 LOC {31 1.0 32 0.681 32 1.0 45 0.0064061875000001045 52 0.0064061875000001045} PREDS {{259 0 0 0-3328 {}} {258 0 0 0-3327 {}}} SUCCS {{128 0 0 0-3327 {}} {128 0 0 0-3328 {}} {259 0 0 0-3330 {}}} CYCLES {}}
set a(0-3330) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-398 LOC {44 0.006406225 45 0.8291185999999999 45 0.8291185999999999 52 0.8291185999999999} PREDS {{259 0 0 0-3329 {}} {130 0 0 0-2952 {}}} SUCCS {{258 0 1.564 0-3334 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3348 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3331) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(2-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-399 LOC {16 1.0 17 1.0 17 1.0 52 0.8291185999999999} PREDS {{130 0 0 0-2952 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 0 0-3332 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3332) {AREA_SCORE {} NAME COMP_LOOP:switch#17 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-400 LOC {16 1.0 17 1.0 17 1.0 52 0.8291185999999999} PREDS {{259 0 0 0-3331 {}}} SUCCS {{146 0 0 0-3333 {}} {130 0 0 0-3334 {}} {146 0 0 0-3335 {}} {130 0 0 0-3336 {}} {146 0 0 0-3337 {}} {130 0 0 0-3338 {}} {146 0 0 0-3339 {}} {130 0 0 0-3340 {}} {146 0 0 0-3341 {}} {130 0 0 0-3342 {}} {146 0 0 0-3343 {}} {130 0 0 0-3344 {}} {146 0 0 0-3345 {}} {130 0 0 0-3346 {}} {146 0 0 0-3347 {}} {130 0 0 0-3348 {}}} CYCLES {}}
set a(0-3333) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-401 LOC {16 1.0 45 0.0 45 0.0 52 0.8291185999999999} PREDS {{146 0 0 0-3332 {}} {130 0 0 0-2952 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3334 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3334) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-402 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 53 0.006249937500000025} PREDS {{774 0 0 0-3334 {}} {259 0 1.564 0-3333 {}} {130 0 0 0-3332 {}} {258 0 1.564 0-3330 {}} {130 0 0 0-2952 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}} {774 0 0 0-4604 {}} {772 0 0 0-4539 {}} {772 0 0 0-4467 {}} {774 0 0 0-4430 {}} {774 0 0 0-4378 {}} {772 0 0 0-4316 {}} {772 0 0 0-4252 {}} {774 0 0 0-4218 {}} {774 0 0 0-4166 {}} {772 0 0 0-4101 {}} {772 0 0 0-4021 {}} {774 0 0 0-3984 {}} {774 0 0 0-3932 {}} {772 0 0 0-3870 {}} {772 0 0 0-3806 {}} {774 0 0 0-3772 {}} {774 0 0 0-3720 {}} {772 0 0 0-3655 {}} {772 0 0 0-3583 {}} {774 0 0 0-3546 {}} {774 0 0 0-3494 {}} {772 0 0 0-3432 {}} {772 0 0 0-3368 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {130 0 0 0-3358 {}} {258 0 1.564 0-3368 {}} {258 0 1.564 0-3432 {}} {258 0 0 0-3494 {}} {258 0 0 0-3546 {}} {258 0 1.564 0-3583 {}} {258 0 1.564 0-3655 {}} {258 0 0 0-3720 {}} {258 0 0 0-3772 {}} {258 0 1.564 0-3806 {}} {258 0 1.564 0-3870 {}} {258 0 0 0-3932 {}} {258 0 0 0-3984 {}} {258 0 1.564 0-4021 {}} {258 0 1.564 0-4101 {}} {258 0 0 0-4166 {}} {258 0 0 0-4218 {}} {258 0 1.564 0-4252 {}} {258 0 1.564 0-4316 {}} {258 0 0 0-4378 {}} {258 0 0 0-4430 {}} {258 0 1.564 0-4467 {}} {258 0 1.564 0-4539 {}} {258 0 0 0-4604 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-3335) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-403 LOC {16 1.0 45 0.0 45 0.0 52 0.8291185999999999} PREDS {{146 0 0 0-3332 {}} {130 0 0 0-2952 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3336 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3336) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-404 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 53 0.006249937500000025} PREDS {{774 0 0 0-3336 {}} {259 0 1.564 0-3335 {}} {130 0 0 0-3332 {}} {258 0 1.564 0-3330 {}} {130 0 0 0-2952 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}} {774 0 0 0-4606 {}} {772 0 0 0-4541 {}} {772 0 0 0-4469 {}} {774 0 0 0-4432 {}} {774 0 0 0-4380 {}} {772 0 0 0-4318 {}} {772 0 0 0-4254 {}} {774 0 0 0-4220 {}} {774 0 0 0-4168 {}} {772 0 0 0-4103 {}} {772 0 0 0-4023 {}} {774 0 0 0-3986 {}} {774 0 0 0-3934 {}} {772 0 0 0-3872 {}} {772 0 0 0-3808 {}} {774 0 0 0-3774 {}} {774 0 0 0-3722 {}} {772 0 0 0-3657 {}} {772 0 0 0-3585 {}} {774 0 0 0-3548 {}} {774 0 0 0-3496 {}} {772 0 0 0-3434 {}} {772 0 0 0-3370 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {130 0 0 0-3358 {}} {258 0 1.564 0-3370 {}} {258 0 1.564 0-3434 {}} {258 0 0 0-3496 {}} {258 0 0 0-3548 {}} {258 0 1.564 0-3585 {}} {258 0 1.564 0-3657 {}} {258 0 0 0-3722 {}} {258 0 0 0-3774 {}} {258 0 1.564 0-3808 {}} {258 0 1.564 0-3872 {}} {258 0 0 0-3934 {}} {258 0 0 0-3986 {}} {258 0 1.564 0-4023 {}} {258 0 1.564 0-4103 {}} {258 0 0 0-4168 {}} {258 0 0 0-4220 {}} {258 0 1.564 0-4254 {}} {258 0 1.564 0-4318 {}} {258 0 0 0-4380 {}} {258 0 0 0-4432 {}} {258 0 1.564 0-4469 {}} {258 0 1.564 0-4541 {}} {258 0 0 0-4606 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-3337) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-405 LOC {16 1.0 45 0.0 45 0.0 52 0.8291185999999999} PREDS {{146 0 0 0-3332 {}} {130 0 0 0-2952 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3338 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3338) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-406 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 53 0.006249937500000025} PREDS {{774 0 0 0-3338 {}} {259 0 1.564 0-3337 {}} {130 0 0 0-3332 {}} {258 0 1.564 0-3330 {}} {130 0 0 0-2952 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}} {774 0 0 0-4608 {}} {772 0 0 0-4543 {}} {772 0 0 0-4471 {}} {774 0 0 0-4434 {}} {774 0 0 0-4382 {}} {772 0 0 0-4320 {}} {772 0 0 0-4256 {}} {774 0 0 0-4222 {}} {774 0 0 0-4170 {}} {772 0 0 0-4105 {}} {772 0 0 0-4025 {}} {774 0 0 0-3988 {}} {774 0 0 0-3936 {}} {772 0 0 0-3874 {}} {772 0 0 0-3810 {}} {774 0 0 0-3776 {}} {774 0 0 0-3724 {}} {772 0 0 0-3659 {}} {772 0 0 0-3587 {}} {774 0 0 0-3550 {}} {774 0 0 0-3498 {}} {772 0 0 0-3436 {}} {772 0 0 0-3372 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {130 0 0 0-3358 {}} {258 0 1.564 0-3372 {}} {258 0 1.564 0-3436 {}} {258 0 0 0-3498 {}} {258 0 0 0-3550 {}} {258 0 1.564 0-3587 {}} {258 0 1.564 0-3659 {}} {258 0 0 0-3724 {}} {258 0 0 0-3776 {}} {258 0 1.564 0-3810 {}} {258 0 1.564 0-3874 {}} {258 0 0 0-3936 {}} {258 0 0 0-3988 {}} {258 0 1.564 0-4025 {}} {258 0 1.564 0-4105 {}} {258 0 0 0-4170 {}} {258 0 0 0-4222 {}} {258 0 1.564 0-4256 {}} {258 0 1.564 0-4320 {}} {258 0 0 0-4382 {}} {258 0 0 0-4434 {}} {258 0 1.564 0-4471 {}} {258 0 1.564 0-4543 {}} {258 0 0 0-4608 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-3339) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-407 LOC {16 1.0 45 0.0 45 0.0 52 0.8291185999999999} PREDS {{146 0 0 0-3332 {}} {130 0 0 0-2952 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3340 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3340) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-408 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 53 0.006249937500000025} PREDS {{774 0 0 0-3340 {}} {259 0 1.564 0-3339 {}} {130 0 0 0-3332 {}} {258 0 1.564 0-3330 {}} {130 0 0 0-2952 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}} {774 0 0 0-4610 {}} {772 0 0 0-4545 {}} {772 0 0 0-4473 {}} {774 0 0 0-4436 {}} {774 0 0 0-4384 {}} {772 0 0 0-4322 {}} {772 0 0 0-4258 {}} {774 0 0 0-4224 {}} {774 0 0 0-4172 {}} {772 0 0 0-4107 {}} {772 0 0 0-4027 {}} {774 0 0 0-3990 {}} {774 0 0 0-3938 {}} {772 0 0 0-3876 {}} {772 0 0 0-3812 {}} {774 0 0 0-3778 {}} {774 0 0 0-3726 {}} {772 0 0 0-3661 {}} {772 0 0 0-3589 {}} {774 0 0 0-3552 {}} {774 0 0 0-3500 {}} {772 0 0 0-3438 {}} {772 0 0 0-3374 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {130 0 0 0-3358 {}} {258 0 1.564 0-3374 {}} {258 0 1.564 0-3438 {}} {258 0 0 0-3500 {}} {258 0 0 0-3552 {}} {258 0 1.564 0-3589 {}} {258 0 1.564 0-3661 {}} {258 0 0 0-3726 {}} {258 0 0 0-3778 {}} {258 0 1.564 0-3812 {}} {258 0 1.564 0-3876 {}} {258 0 0 0-3938 {}} {258 0 0 0-3990 {}} {258 0 1.564 0-4027 {}} {258 0 1.564 0-4107 {}} {258 0 0 0-4172 {}} {258 0 0 0-4224 {}} {258 0 1.564 0-4258 {}} {258 0 1.564 0-4322 {}} {258 0 0 0-4384 {}} {258 0 0 0-4436 {}} {258 0 1.564 0-4473 {}} {258 0 1.564 0-4545 {}} {258 0 0 0-4610 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-3341) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-409 LOC {16 1.0 45 0.0 45 0.0 52 0.8291185999999999} PREDS {{146 0 0 0-3332 {}} {130 0 0 0-2952 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3342 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3342) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-410 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 53 0.006249937500000025} PREDS {{774 0 0 0-3342 {}} {259 0 1.564 0-3341 {}} {130 0 0 0-3332 {}} {258 0 1.564 0-3330 {}} {130 0 0 0-2952 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}} {774 0 0 0-4612 {}} {772 0 0 0-4547 {}} {772 0 0 0-4475 {}} {774 0 0 0-4438 {}} {774 0 0 0-4386 {}} {772 0 0 0-4324 {}} {772 0 0 0-4260 {}} {774 0 0 0-4226 {}} {774 0 0 0-4174 {}} {772 0 0 0-4109 {}} {772 0 0 0-4029 {}} {774 0 0 0-3992 {}} {774 0 0 0-3940 {}} {772 0 0 0-3878 {}} {772 0 0 0-3814 {}} {774 0 0 0-3780 {}} {774 0 0 0-3728 {}} {772 0 0 0-3663 {}} {772 0 0 0-3591 {}} {774 0 0 0-3554 {}} {774 0 0 0-3502 {}} {772 0 0 0-3440 {}} {772 0 0 0-3376 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {130 0 0 0-3358 {}} {258 0 1.564 0-3376 {}} {258 0 1.564 0-3440 {}} {258 0 0 0-3502 {}} {258 0 0 0-3554 {}} {258 0 1.564 0-3591 {}} {258 0 1.564 0-3663 {}} {258 0 0 0-3728 {}} {258 0 0 0-3780 {}} {258 0 1.564 0-3814 {}} {258 0 1.564 0-3878 {}} {258 0 0 0-3940 {}} {258 0 0 0-3992 {}} {258 0 1.564 0-4029 {}} {258 0 1.564 0-4109 {}} {258 0 0 0-4174 {}} {258 0 0 0-4226 {}} {258 0 1.564 0-4260 {}} {258 0 1.564 0-4324 {}} {258 0 0 0-4386 {}} {258 0 0 0-4438 {}} {258 0 1.564 0-4475 {}} {258 0 1.564 0-4547 {}} {258 0 0 0-4612 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-3343) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-411 LOC {16 1.0 45 0.0 45 0.0 52 0.8291185999999999} PREDS {{146 0 0 0-3332 {}} {130 0 0 0-2952 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3344 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3344) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-412 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 53 0.006249937500000025} PREDS {{774 0 0 0-3344 {}} {259 0 1.564 0-3343 {}} {130 0 0 0-3332 {}} {258 0 1.564 0-3330 {}} {130 0 0 0-2952 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}} {774 0 0 0-4614 {}} {772 0 0 0-4549 {}} {772 0 0 0-4477 {}} {774 0 0 0-4440 {}} {774 0 0 0-4388 {}} {772 0 0 0-4326 {}} {772 0 0 0-4262 {}} {774 0 0 0-4228 {}} {774 0 0 0-4176 {}} {772 0 0 0-4111 {}} {772 0 0 0-4031 {}} {774 0 0 0-3994 {}} {774 0 0 0-3942 {}} {772 0 0 0-3880 {}} {772 0 0 0-3816 {}} {774 0 0 0-3782 {}} {774 0 0 0-3730 {}} {772 0 0 0-3665 {}} {772 0 0 0-3593 {}} {774 0 0 0-3556 {}} {774 0 0 0-3504 {}} {772 0 0 0-3442 {}} {772 0 0 0-3378 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {130 0 0 0-3358 {}} {258 0 1.564 0-3378 {}} {258 0 1.564 0-3442 {}} {258 0 0 0-3504 {}} {258 0 0 0-3556 {}} {258 0 1.564 0-3593 {}} {258 0 1.564 0-3665 {}} {258 0 0 0-3730 {}} {258 0 0 0-3782 {}} {258 0 1.564 0-3816 {}} {258 0 1.564 0-3880 {}} {258 0 0 0-3942 {}} {258 0 0 0-3994 {}} {258 0 1.564 0-4031 {}} {258 0 1.564 0-4111 {}} {258 0 0 0-4176 {}} {258 0 0 0-4228 {}} {258 0 1.564 0-4262 {}} {258 0 1.564 0-4326 {}} {258 0 0 0-4388 {}} {258 0 0 0-4440 {}} {258 0 1.564 0-4477 {}} {258 0 1.564 0-4549 {}} {258 0 0 0-4614 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-3345) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-413 LOC {16 1.0 45 0.0 45 0.0 52 0.8291185999999999} PREDS {{146 0 0 0-3332 {}} {130 0 0 0-2952 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3346 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3346) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-414 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 53 0.006249937500000025} PREDS {{774 0 0 0-3346 {}} {259 0 1.564 0-3345 {}} {130 0 0 0-3332 {}} {258 0 1.564 0-3330 {}} {130 0 0 0-2952 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}} {774 0 0 0-4616 {}} {772 0 0 0-4551 {}} {772 0 0 0-4479 {}} {774 0 0 0-4442 {}} {774 0 0 0-4390 {}} {772 0 0 0-4328 {}} {772 0 0 0-4264 {}} {774 0 0 0-4230 {}} {774 0 0 0-4178 {}} {772 0 0 0-4113 {}} {772 0 0 0-4033 {}} {774 0 0 0-3996 {}} {774 0 0 0-3944 {}} {772 0 0 0-3882 {}} {772 0 0 0-3818 {}} {774 0 0 0-3784 {}} {774 0 0 0-3732 {}} {772 0 0 0-3667 {}} {772 0 0 0-3595 {}} {774 0 0 0-3558 {}} {774 0 0 0-3506 {}} {772 0 0 0-3444 {}} {772 0 0 0-3380 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {130 0 0 0-3358 {}} {258 0 1.564 0-3380 {}} {258 0 1.564 0-3444 {}} {258 0 0 0-3506 {}} {258 0 0 0-3558 {}} {258 0 1.564 0-3595 {}} {258 0 1.564 0-3667 {}} {258 0 0 0-3732 {}} {258 0 0 0-3784 {}} {258 0 1.564 0-3818 {}} {258 0 1.564 0-3882 {}} {258 0 0 0-3944 {}} {258 0 0 0-3996 {}} {258 0 1.564 0-4033 {}} {258 0 1.564 0-4113 {}} {258 0 0 0-4178 {}} {258 0 0 0-4230 {}} {258 0 1.564 0-4264 {}} {258 0 1.564 0-4328 {}} {258 0 0 0-4390 {}} {258 0 0 0-4442 {}} {258 0 1.564 0-4479 {}} {258 0 1.564 0-4551 {}} {258 0 0 0-4616 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-3347) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-3)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-415 LOC {16 1.0 45 0.0 45 0.0 52 0.8291185999999999} PREDS {{146 0 0 0-3332 {}} {130 0 0 0-2952 {}} {258 0 0 0-3216 {}}} SUCCS {{259 0 1.564 0-3348 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3348) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-416 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 53 0.006249937500000025} PREDS {{774 0 0 0-3348 {}} {259 0 1.564 0-3347 {}} {130 0 0 0-3332 {}} {258 0 1.564 0-3330 {}} {130 0 0 0-2952 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}} {774 0 0 0-4618 {}} {772 0 0 0-4553 {}} {772 0 0 0-4481 {}} {774 0 0 0-4444 {}} {774 0 0 0-4392 {}} {772 0 0 0-4330 {}} {772 0 0 0-4266 {}} {774 0 0 0-4232 {}} {774 0 0 0-4180 {}} {772 0 0 0-4115 {}} {772 0 0 0-4035 {}} {774 0 0 0-3998 {}} {774 0 0 0-3946 {}} {772 0 0 0-3884 {}} {772 0 0 0-3820 {}} {774 0 0 0-3786 {}} {774 0 0 0-3734 {}} {772 0 0 0-3669 {}} {772 0 0 0-3597 {}} {774 0 0 0-3560 {}} {774 0 0 0-3508 {}} {772 0 0 0-3446 {}} {772 0 0 0-3382 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {130 0 0 0-3358 {}} {258 0 1.564 0-3382 {}} {258 0 1.564 0-3446 {}} {258 0 0 0-3508 {}} {258 0 0 0-3560 {}} {258 0 1.564 0-3597 {}} {258 0 1.564 0-3669 {}} {258 0 0 0-3734 {}} {258 0 0 0-3786 {}} {258 0 1.564 0-3820 {}} {258 0 1.564 0-3884 {}} {258 0 0 0-3946 {}} {258 0 0 0-3998 {}} {258 0 1.564 0-4035 {}} {258 0 1.564 0-4115 {}} {258 0 0 0-4180 {}} {258 0 0 0-4232 {}} {258 0 1.564 0-4266 {}} {258 0 1.564 0-4330 {}} {258 0 0 0-4392 {}} {258 0 0 0-4444 {}} {258 0 1.564 0-4481 {}} {258 0 1.564 0-4553 {}} {258 0 0 0-4618 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-3349) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-417 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 67 0.9516125999999999} PREDS {{130 0 0 0-2952 {}}} SUCCS {{259 0 0 0-3350 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3350) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-418 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 67 0.9516125999999999} PREDS {{259 0 0 0-3349 {}} {130 0 0 0-2952 {}}} SUCCS {{259 0 0 0-3351 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3351) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-419 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 67 0.9516125999999999} PREDS {{259 0 0 0-3350 {}} {130 0 0 0-2952 {}}} SUCCS {{258 0 0 0-3355 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3352) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-420 LOC {16 1.0 18 0.0 18 0.0 18 0.0 67 0.9516125999999999} PREDS {{130 0 0 0-2952 {}} {774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3353 {}} {130 0 0 0-3358 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3353) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-421 LOC {16 1.0 18 0.0 18 0.0 67 0.9516125999999999} PREDS {{259 0 0 0-3352 {}} {130 0 0 0-2952 {}}} SUCCS {{259 0 0 0-3354 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3354) {AREA_SCORE {} NAME operator<<64,false>:conc#1 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-422 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 67 0.9516125999999999} PREDS {{259 0 0 0-3353 {}} {130 0 0 0-2952 {}}} SUCCS {{259 0 0 0-3355 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3355) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-2:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-423 LOC {17 0.0 18 0.9516125999999999 18 0.9516125999999999 18 0.9999999573717948 67 0.9999999573717948} PREDS {{259 0 0 0-3354 {}} {258 0 0 0-3351 {}} {130 0 0 0-2952 {}}} SUCCS {{259 0 0 0-3356 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3356) {AREA_SCORE {} NAME COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-424 LOC {17 0.0483874 18 1.0 18 1.0 67 1.0} PREDS {{259 0 0 0-3355 {}} {130 0 0 0-2952 {}}} SUCCS {{259 0 0 0-3357 {}} {130 0 0 0-3358 {}}} CYCLES {}}
set a(0-3357) {AREA_SCORE {} NAME COMP_LOOP-2:not#1 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-425 LOC {17 0.0483874 31 1.0 31 1.0 67 1.0} PREDS {{259 0 0 0-3356 {}} {130 0 0 0-2952 {}}} SUCCS {{259 0 0 0-3358 {}}} CYCLES {}}
set a(0-3358) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-426 LOC {45 0.0062499999999999995 46 1.0 46 1.0 67 1.0} PREDS {{259 0 0 0-3357 {}} {130 0 0 0-3356 {}} {130 0 0 0-3355 {}} {130 0 0 0-3354 {}} {130 0 0 0-3353 {}} {130 0 0 0-3352 {}} {130 0 0 0-3351 {}} {130 0 0 0-3350 {}} {130 0 0 0-3349 {}} {130 0 0 0-3348 {}} {130 0 0 0-3347 {}} {130 0 0 0-3346 {}} {130 0 0 0-3345 {}} {130 0 0 0-3344 {}} {130 0 0 0-3343 {}} {130 0 0 0-3342 {}} {130 0 0 0-3341 {}} {130 0 0 0-3340 {}} {130 0 0 0-3339 {}} {130 0 0 0-3338 {}} {130 0 0 0-3337 {}} {130 0 0 0-3336 {}} {130 0 0 0-3335 {}} {130 0 0 0-3334 {}} {130 0 0 0-3333 {}} {130 0 0 0-3331 {}} {130 0 0 0-3330 {}} {130 0 0 0-3328 {}} {130 0 0 0-3327 {}} {130 0 0 0-3326 {}} {130 0 0 0-3325 {}} {130 0 0 0-3324 {}} {130 0 0 0-3322 {}} {130 0 0 0-3321 {}} {130 0 0 0-3320 {}} {130 0 0 0-3319 {}} {130 0 0 0-2952 {}}} SUCCS {{128 0 0 0-3494 {}} {128 0 0 0-3496 {}} {128 0 0 0-3498 {}} {128 0 0 0-3500 {}} {128 0 0 0-3502 {}} {128 0 0 0-3504 {}} {128 0 0 0-3506 {}} {128 0 0 0-3508 {}} {128 0 0 0-3512 {}} {128 0 0 0-3513 {}} {128 0 0 0-3514 {}} {64 0 0 0-2953 {}}} CYCLES {}}
set a(0-3359) {AREA_SCORE {} NAME COMP_LOOP:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-427 LOC {0 1.0 1 0.0 1 0.0 1 0.0 53 0.7942528249999999} PREDS {} SUCCS {{259 0 0 0-3360 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3360) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_VEC_LOOP:j)(9-0)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-428 LOC {0 1.0 1 0.0 1 0.0 53 0.7942528249999999} PREDS {{259 0 0 0-3359 {}}} SUCCS {{258 0 0 0-3364 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3361) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-429 LOC {0 1.0 1 0.0 1 0.0 1 0.0 53 0.7942528249999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3362 {}} {130 0 0 0-2953 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3362) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-430 LOC {0 1.0 1 0.0 1 0.0 53 0.7942528249999999} PREDS {{259 0 0 0-3361 {}}} SUCCS {{259 0 0 0-3363 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3363) {AREA_SCORE {} NAME COMP_LOOP:conc#5 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-431 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 53 0.7942528249999999} PREDS {{259 0 0 0-3362 {}}} SUCCS {{259 0 0 0-3364 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3364) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 4 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {0.56 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-432 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 53 0.8291185477564101} PREDS {{259 0 0 0-3363 {}} {258 0 0 0-3360 {}}} SUCCS {{259 0 0 0-3365 {}} {258 0 0 0-3367 {}} {258 0 0 0-3369 {}} {258 0 0 0-3371 {}} {258 0 0 0-3373 {}} {258 0 0 0-3375 {}} {258 0 0 0-3377 {}} {258 0 0 0-3379 {}} {258 0 0 0-3381 {}} {258 0 0 0-3383 {}} {258 0 0 0-3384 {}} {258 0 0 0-3385 {}} {258 0 0 0-3387 {}} {258 0 0 0-3388 {}} {258 0 0 0-3389 {}} {258 0 0 0-3392 {}} {258 0 0 0-3393 {}} {258 0 0 0-3394 {}} {258 0 0 0-3397 {}} {258 0 0 0-3398 {}} {258 0 0 0-3399 {}} {258 0 0 0-3402 {}} {258 0 0 0-3403 {}} {258 0 0 0-3404 {}} {258 0 0 0-3407 {}} {258 0 0 0-3408 {}} {258 0 0 0-3409 {}} {258 0 0 0-3412 {}} {258 0 0 0-3413 {}} {258 0 0 0-3414 {}} {258 0 0 0-3417 {}} {258 0 0 0-3418 {}} {258 0 0 0-3419 {}} {258 0 0 0-3491 {}} {258 0 0 0-3493 {}} {258 0 0 0-3495 {}} {258 0 0 0-3497 {}} {258 0 0 0-3499 {}} {258 0 0 0-3501 {}} {258 0 0 0-3503 {}} {258 0 0 0-3505 {}} {258 0 0 0-3507 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3365) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-433 LOC {1 0.034865775 1 1.0 1 1.0 53 0.8291185999999999} PREDS {{259 0 0 0-3364 {}}} SUCCS {{259 0 0 0-3366 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3366) {AREA_SCORE {} NAME COMP_LOOP:switch#2 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-434 LOC {1 0.034865775 1 1.0 1 1.0 53 0.8291185999999999} PREDS {{259 0 0 0-3365 {}}} SUCCS {{146 0 0 0-3367 {}} {146 0 0 0-3368 {}} {146 0 0 0-3369 {}} {146 0 0 0-3370 {}} {146 0 0 0-3371 {}} {146 0 0 0-3372 {}} {146 0 0 0-3373 {}} {146 0 0 0-3374 {}} {146 0 0 0-3375 {}} {146 0 0 0-3376 {}} {146 0 0 0-3377 {}} {146 0 0 0-3378 {}} {146 0 0 0-3379 {}} {146 0 0 0-3380 {}} {146 0 0 0-3381 {}} {146 0 0 0-3382 {}}} CYCLES {}}
set a(0-3367) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-435 LOC {1 0.034865775 46 0.0 46 0.0 53 0.8291185999999999} PREDS {{146 0 0 0-3366 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3368 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3368) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-436 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3367 {}} {146 0 0 0-3366 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}} {774 0 1.564 0-4430 {}} {774 0 1.564 0-4378 {}} {774 0 1.564 0-4218 {}} {774 0 1.564 0-4166 {}} {774 0 1.564 0-3984 {}} {774 0 1.564 0-3932 {}} {774 0 1.564 0-3772 {}} {774 0 1.564 0-3720 {}} {774 0 1.564 0-3546 {}} {774 0 1.564 0-3494 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {258 0 0 0-3421 {}} {256 0 0 0-3494 {}} {130 0 0 0-2953 {}} {256 0 0 0-3546 {}} {256 0 0 0-3720 {}} {256 0 0 0-3772 {}} {256 0 0 0-3932 {}} {256 0 0 0-3984 {}} {256 0 0 0-4166 {}} {256 0 0 0-4218 {}} {256 0 0 0-4378 {}} {256 0 0 0-4430 {}} {256 0 0 0-4604 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-3369) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-437 LOC {1 0.034865775 46 0.0 46 0.0 53 0.8291185999999999} PREDS {{146 0 0 0-3366 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3370 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3370) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-438 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3369 {}} {146 0 0 0-3366 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}} {774 0 1.564 0-4432 {}} {774 0 1.564 0-4380 {}} {774 0 1.564 0-4220 {}} {774 0 1.564 0-4168 {}} {774 0 1.564 0-3986 {}} {774 0 1.564 0-3934 {}} {774 0 1.564 0-3774 {}} {774 0 1.564 0-3722 {}} {774 0 1.564 0-3548 {}} {774 0 1.564 0-3496 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {258 0 0 0-3421 {}} {256 0 0 0-3496 {}} {130 0 0 0-2953 {}} {256 0 0 0-3548 {}} {256 0 0 0-3722 {}} {256 0 0 0-3774 {}} {256 0 0 0-3934 {}} {256 0 0 0-3986 {}} {256 0 0 0-4168 {}} {256 0 0 0-4220 {}} {256 0 0 0-4380 {}} {256 0 0 0-4432 {}} {256 0 0 0-4606 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-3371) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-439 LOC {1 0.034865775 46 0.0 46 0.0 53 0.8291185999999999} PREDS {{146 0 0 0-3366 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3372 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3372) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-440 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3371 {}} {146 0 0 0-3366 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}} {774 0 1.564 0-4434 {}} {774 0 1.564 0-4382 {}} {774 0 1.564 0-4222 {}} {774 0 1.564 0-4170 {}} {774 0 1.564 0-3988 {}} {774 0 1.564 0-3936 {}} {774 0 1.564 0-3776 {}} {774 0 1.564 0-3724 {}} {774 0 1.564 0-3550 {}} {774 0 1.564 0-3498 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {258 0 0 0-3421 {}} {256 0 0 0-3498 {}} {130 0 0 0-2953 {}} {256 0 0 0-3550 {}} {256 0 0 0-3724 {}} {256 0 0 0-3776 {}} {256 0 0 0-3936 {}} {256 0 0 0-3988 {}} {256 0 0 0-4170 {}} {256 0 0 0-4222 {}} {256 0 0 0-4382 {}} {256 0 0 0-4434 {}} {256 0 0 0-4608 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-3373) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-441 LOC {1 0.034865775 46 0.0 46 0.0 53 0.8291185999999999} PREDS {{146 0 0 0-3366 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3374 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3374) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-442 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3373 {}} {146 0 0 0-3366 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}} {774 0 1.564 0-4436 {}} {774 0 1.564 0-4384 {}} {774 0 1.564 0-4224 {}} {774 0 1.564 0-4172 {}} {774 0 1.564 0-3990 {}} {774 0 1.564 0-3938 {}} {774 0 1.564 0-3778 {}} {774 0 1.564 0-3726 {}} {774 0 1.564 0-3552 {}} {774 0 1.564 0-3500 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {258 0 0 0-3421 {}} {256 0 0 0-3500 {}} {130 0 0 0-2953 {}} {256 0 0 0-3552 {}} {256 0 0 0-3726 {}} {256 0 0 0-3778 {}} {256 0 0 0-3938 {}} {256 0 0 0-3990 {}} {256 0 0 0-4172 {}} {256 0 0 0-4224 {}} {256 0 0 0-4384 {}} {256 0 0 0-4436 {}} {256 0 0 0-4610 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-3375) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-443 LOC {1 0.034865775 46 0.0 46 0.0 53 0.8291185999999999} PREDS {{146 0 0 0-3366 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3376 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3376) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-444 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3375 {}} {146 0 0 0-3366 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}} {774 0 1.564 0-4438 {}} {774 0 1.564 0-4386 {}} {774 0 1.564 0-4226 {}} {774 0 1.564 0-4174 {}} {774 0 1.564 0-3992 {}} {774 0 1.564 0-3940 {}} {774 0 1.564 0-3780 {}} {774 0 1.564 0-3728 {}} {774 0 1.564 0-3554 {}} {774 0 1.564 0-3502 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {258 0 0 0-3421 {}} {256 0 0 0-3502 {}} {130 0 0 0-2953 {}} {256 0 0 0-3554 {}} {256 0 0 0-3728 {}} {256 0 0 0-3780 {}} {256 0 0 0-3940 {}} {256 0 0 0-3992 {}} {256 0 0 0-4174 {}} {256 0 0 0-4226 {}} {256 0 0 0-4386 {}} {256 0 0 0-4438 {}} {256 0 0 0-4612 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-3377) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-445 LOC {1 0.034865775 46 0.0 46 0.0 53 0.8291185999999999} PREDS {{146 0 0 0-3366 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3378 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3378) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-446 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3377 {}} {146 0 0 0-3366 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}} {774 0 1.564 0-4440 {}} {774 0 1.564 0-4388 {}} {774 0 1.564 0-4228 {}} {774 0 1.564 0-4176 {}} {774 0 1.564 0-3994 {}} {774 0 1.564 0-3942 {}} {774 0 1.564 0-3782 {}} {774 0 1.564 0-3730 {}} {774 0 1.564 0-3556 {}} {774 0 1.564 0-3504 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {258 0 0 0-3421 {}} {256 0 0 0-3504 {}} {130 0 0 0-2953 {}} {256 0 0 0-3556 {}} {256 0 0 0-3730 {}} {256 0 0 0-3782 {}} {256 0 0 0-3942 {}} {256 0 0 0-3994 {}} {256 0 0 0-4176 {}} {256 0 0 0-4228 {}} {256 0 0 0-4388 {}} {256 0 0 0-4440 {}} {256 0 0 0-4614 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-3379) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-447 LOC {1 0.034865775 46 0.0 46 0.0 53 0.8291185999999999} PREDS {{146 0 0 0-3366 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3380 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3380) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-448 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3379 {}} {146 0 0 0-3366 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}} {774 0 1.564 0-4442 {}} {774 0 1.564 0-4390 {}} {774 0 1.564 0-4230 {}} {774 0 1.564 0-4178 {}} {774 0 1.564 0-3996 {}} {774 0 1.564 0-3944 {}} {774 0 1.564 0-3784 {}} {774 0 1.564 0-3732 {}} {774 0 1.564 0-3558 {}} {774 0 1.564 0-3506 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {258 0 0 0-3421 {}} {256 0 0 0-3506 {}} {130 0 0 0-2953 {}} {256 0 0 0-3558 {}} {256 0 0 0-3732 {}} {256 0 0 0-3784 {}} {256 0 0 0-3944 {}} {256 0 0 0-3996 {}} {256 0 0 0-4178 {}} {256 0 0 0-4230 {}} {256 0 0 0-4390 {}} {256 0 0 0-4442 {}} {256 0 0 0-4616 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-3381) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-449 LOC {1 0.034865775 46 0.0 46 0.0 53 0.8291185999999999} PREDS {{146 0 0 0-3366 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3382 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3382) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-450 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3381 {}} {146 0 0 0-3366 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}} {774 0 1.564 0-4444 {}} {774 0 1.564 0-4392 {}} {774 0 1.564 0-4232 {}} {774 0 1.564 0-4180 {}} {774 0 1.564 0-3998 {}} {774 0 1.564 0-3946 {}} {774 0 1.564 0-3786 {}} {774 0 1.564 0-3734 {}} {774 0 1.564 0-3560 {}} {774 0 1.564 0-3508 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {258 0 0 0-3421 {}} {256 0 0 0-3508 {}} {130 0 0 0-2953 {}} {256 0 0 0-3560 {}} {256 0 0 0-3734 {}} {256 0 0 0-3786 {}} {256 0 0 0-3946 {}} {256 0 0 0-3998 {}} {256 0 0 0-4180 {}} {256 0 0 0-4232 {}} {256 0 0 0-4392 {}} {256 0 0 0-4444 {}} {256 0 0 0-4618 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-3383) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-451 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3386 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3384) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-452 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3386 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3385) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-453 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{259 0 0 0-3386 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3386) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#4 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-454 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3385 {}} {258 0 0 0-3384 {}} {258 0 0 0-3383 {}}} SUCCS {{258 0 0 0-3421 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3387) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-455 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3391 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3388) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-456 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3390 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3389) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-457 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{259 0 0 0-3390 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3390) {AREA_SCORE {} NAME COMP_LOOP:nor#13 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-458 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{259 0 0 0-3389 {}} {258 0 0 0-3388 {}}} SUCCS {{259 0 0 0-3391 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3391) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#28 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-459 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{259 0 0 0-3390 {}} {258 0 0 0-3387 {}}} SUCCS {{258 0 0 0-3421 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3392) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-460 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3396 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3393) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-461 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3395 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3394) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-462 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{259 0 0 0-3395 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3395) {AREA_SCORE {} NAME COMP_LOOP:nor#14 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-463 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{259 0 0 0-3394 {}} {258 0 0 0-3393 {}}} SUCCS {{259 0 0 0-3396 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3396) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#29 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-464 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{259 0 0 0-3395 {}} {258 0 0 0-3392 {}}} SUCCS {{258 0 0 0-3421 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3397) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-465 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3401 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3398) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-466 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3401 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3399) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-467 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{259 0 0 0-3400 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3400) {AREA_SCORE {} NAME COMP_LOOP:not#44 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-468 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3399 {}}} SUCCS {{259 0 0 0-3401 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3401) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#30 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-469 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3400 {}} {258 0 0 0-3398 {}} {258 0 0 0-3397 {}}} SUCCS {{258 0 0 0-3421 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3402) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-470 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3406 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3403) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-471 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3405 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3404) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-472 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{259 0 0 0-3405 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3405) {AREA_SCORE {} NAME COMP_LOOP:nor#15 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-473 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{259 0 0 0-3404 {}} {258 0 0 0-3403 {}}} SUCCS {{259 0 0 0-3406 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3406) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#31 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-474 LOC {1 0.034865775 47 0.0 47 0.0 54 0.5036969} PREDS {{259 0 0 0-3405 {}} {258 0 0 0-3402 {}}} SUCCS {{258 0 0 0-3421 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3407) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-475 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3411 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3408) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-476 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3411 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3409) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-477 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{259 0 0 0-3410 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3410) {AREA_SCORE {} NAME COMP_LOOP:not#45 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-478 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3409 {}}} SUCCS {{259 0 0 0-3411 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3411) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#32 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-479 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3410 {}} {258 0 0 0-3408 {}} {258 0 0 0-3407 {}}} SUCCS {{258 0 0 0-3421 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3412) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-480 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3416 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3413) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-481 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3416 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3414) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-482 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{259 0 0 0-3415 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3415) {AREA_SCORE {} NAME COMP_LOOP:not#46 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-483 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3414 {}}} SUCCS {{259 0 0 0-3416 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3416) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#33 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-484 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3415 {}} {258 0 0 0-3413 {}} {258 0 0 0-3412 {}}} SUCCS {{258 0 0 0-3421 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3417) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-485 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3420 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3418) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-486 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{258 0 0 0-3420 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3419) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-487 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3364 {}}} SUCCS {{259 0 0 0-3420 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3420) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#34 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-488 LOC {1 0.034865775 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3419 {}} {258 0 0 0-3418 {}} {258 0 0 0-3417 {}}} SUCCS {{259 0 0 0-3421 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3421) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#2 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-489 LOC {46 0.094375 47 0.9511217999999999 47 0.9511217999999999 47 0.999999942628205 54 0.5525750426282051} PREDS {{259 0 0 0-3420 {}} {258 0 0 0-3416 {}} {258 0 0 0-3411 {}} {258 0 0 0-3406 {}} {258 0 0 0-3401 {}} {258 0 0 0-3396 {}} {258 0 0 0-3391 {}} {258 0 0 0-3386 {}} {258 0 0 0-3382 {}} {258 0 0 0-3380 {}} {258 0 0 0-3378 {}} {258 0 0 0-3376 {}} {258 0 0 0-3374 {}} {258 0 0 0-3372 {}} {258 0 0 0-3370 {}} {258 0 0 0-3368 {}} {258 0 0 0-3112 {}} {258 0 0 0-3111 {}} {258 0 0 0-3110 {}} {258 0 0 0-3109 {}} {258 0 0 0-3108 {}} {258 0 0 0-3107 {}} {258 0 0 0-3106 {}} {258 0 0 0-3105 {}}} SUCCS {{258 0 0 0-3486 {}} {130 0 0 0-2953 {}} {258 0 0 0-3532 {}}} CYCLES {}}
set a(0-3422) {AREA_SCORE {} NAME operator+<64,false>:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-490 LOC {0 1.0 1 0.0 1 0.0 1 0.0 53 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-3423 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3423) {AREA_SCORE {} NAME COMP_LOOP-2:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-491 LOC {0 1.0 1 0.0 1 0.0 53 0.7769290999999999} PREDS {{259 0 0 0-3422 {}}} SUCCS {{258 0 0 0-3428 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3424) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-492 LOC {0 1.0 1 0.0 1 0.0 1 0.0 53 0.7769290999999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3425 {}} {130 0 0 0-2953 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3425) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-493 LOC {0 1.0 1 0.0 1 0.0 53 0.7769290999999999} PREDS {{259 0 0 0-3424 {}}} SUCCS {{259 0 0 0-3426 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3426) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-494 LOC {0 1.0 1 0.9478105 1 0.9478105 53 0.7769290999999999} PREDS {{259 0 0 0-3425 {}}} SUCCS {{258 0 0 0-3428 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3427) {AREA_SCORE {} NAME COMP_LOOP-2:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-495 LOC {0 1.0 1 0.9478105 1 0.9478105 53 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-3428 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3428) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 8 NAME COMP_LOOP-2:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-496 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 53 0.8291185407051281} PREDS {{259 0 0 0-3427 {}} {258 0 0 0-3426 {}} {258 0 0 0-3423 {}}} SUCCS {{259 0 0 0-3429 {}} {258 0 0 0-3431 {}} {258 0 0 0-3433 {}} {258 0 0 0-3435 {}} {258 0 0 0-3437 {}} {258 0 0 0-3439 {}} {258 0 0 0-3441 {}} {258 0 0 0-3443 {}} {258 0 0 0-3445 {}} {258 0 0 0-3447 {}} {258 0 0 0-3448 {}} {258 0 0 0-3449 {}} {258 0 0 0-3451 {}} {258 0 0 0-3452 {}} {258 0 0 0-3453 {}} {258 0 0 0-3456 {}} {258 0 0 0-3457 {}} {258 0 0 0-3458 {}} {258 0 0 0-3461 {}} {258 0 0 0-3462 {}} {258 0 0 0-3463 {}} {258 0 0 0-3466 {}} {258 0 0 0-3467 {}} {258 0 0 0-3468 {}} {258 0 0 0-3471 {}} {258 0 0 0-3472 {}} {258 0 0 0-3473 {}} {258 0 0 0-3476 {}} {258 0 0 0-3477 {}} {258 0 0 0-3478 {}} {258 0 0 0-3481 {}} {258 0 0 0-3482 {}} {258 0 0 0-3483 {}} {130 0 0 0-2953 {}} {258 0 0 0-3543 {}} {258 0 0 0-3545 {}} {258 0 0 0-3547 {}} {258 0 0 0-3549 {}} {258 0 0 0-3551 {}} {258 0 0 0-3553 {}} {258 0 0 0-3555 {}} {258 0 0 0-3557 {}} {258 0 0 0-3559 {}}} CYCLES {}}
set a(0-3429) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-497 LOC {1 0.0521895 1 1.0 1 1.0 53 0.8291185999999999} PREDS {{259 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3430 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3430) {AREA_SCORE {} NAME COMP_LOOP:switch#3 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-498 LOC {1 0.0521895 1 1.0 1 1.0 53 0.8291185999999999} PREDS {{259 0 0 0-3429 {}}} SUCCS {{146 0 0 0-3431 {}} {146 0 0 0-3432 {}} {146 0 0 0-3433 {}} {146 0 0 0-3434 {}} {146 0 0 0-3435 {}} {146 0 0 0-3436 {}} {146 0 0 0-3437 {}} {146 0 0 0-3438 {}} {146 0 0 0-3439 {}} {146 0 0 0-3440 {}} {146 0 0 0-3441 {}} {146 0 0 0-3442 {}} {146 0 0 0-3443 {}} {146 0 0 0-3444 {}} {146 0 0 0-3445 {}} {146 0 0 0-3446 {}}} CYCLES {}}
set a(0-3431) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-499 LOC {1 0.0521895 47 0.8291185999999999 47 0.8291185999999999 53 0.8291185999999999} PREDS {{146 0 0 0-3430 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3432 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3432) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-500 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3431 {}} {146 0 0 0-3430 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}} {774 0 1.564 0-4430 {}} {774 0 1.564 0-4378 {}} {774 0 1.564 0-4218 {}} {774 0 1.564 0-4166 {}} {774 0 1.564 0-3984 {}} {774 0 1.564 0-3932 {}} {774 0 1.564 0-3772 {}} {774 0 1.564 0-3720 {}} {774 0 1.564 0-3546 {}} {774 0 1.564 0-3494 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {258 0 0 0-3485 {}} {256 0 0 0-3494 {}} {130 0 0 0-2953 {}} {256 0 0 0-3546 {}} {256 0 0 0-3720 {}} {256 0 0 0-3772 {}} {256 0 0 0-3932 {}} {256 0 0 0-3984 {}} {256 0 0 0-4166 {}} {256 0 0 0-4218 {}} {256 0 0 0-4378 {}} {256 0 0 0-4430 {}} {256 0 0 0-4604 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-3433) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-501 LOC {1 0.0521895 47 0.8291185999999999 47 0.8291185999999999 53 0.8291185999999999} PREDS {{146 0 0 0-3430 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3434 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3434) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-502 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3433 {}} {146 0 0 0-3430 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}} {774 0 1.564 0-4432 {}} {774 0 1.564 0-4380 {}} {774 0 1.564 0-4220 {}} {774 0 1.564 0-4168 {}} {774 0 1.564 0-3986 {}} {774 0 1.564 0-3934 {}} {774 0 1.564 0-3774 {}} {774 0 1.564 0-3722 {}} {774 0 1.564 0-3548 {}} {774 0 1.564 0-3496 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {258 0 0 0-3485 {}} {256 0 0 0-3496 {}} {130 0 0 0-2953 {}} {256 0 0 0-3548 {}} {256 0 0 0-3722 {}} {256 0 0 0-3774 {}} {256 0 0 0-3934 {}} {256 0 0 0-3986 {}} {256 0 0 0-4168 {}} {256 0 0 0-4220 {}} {256 0 0 0-4380 {}} {256 0 0 0-4432 {}} {256 0 0 0-4606 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-3435) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-503 LOC {1 0.0521895 47 0.8291185999999999 47 0.8291185999999999 53 0.8291185999999999} PREDS {{146 0 0 0-3430 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3436 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3436) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-504 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3435 {}} {146 0 0 0-3430 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}} {774 0 1.564 0-4434 {}} {774 0 1.564 0-4382 {}} {774 0 1.564 0-4222 {}} {774 0 1.564 0-4170 {}} {774 0 1.564 0-3988 {}} {774 0 1.564 0-3936 {}} {774 0 1.564 0-3776 {}} {774 0 1.564 0-3724 {}} {774 0 1.564 0-3550 {}} {774 0 1.564 0-3498 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {258 0 0 0-3485 {}} {256 0 0 0-3498 {}} {130 0 0 0-2953 {}} {256 0 0 0-3550 {}} {256 0 0 0-3724 {}} {256 0 0 0-3776 {}} {256 0 0 0-3936 {}} {256 0 0 0-3988 {}} {256 0 0 0-4170 {}} {256 0 0 0-4222 {}} {256 0 0 0-4382 {}} {256 0 0 0-4434 {}} {256 0 0 0-4608 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-3437) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-505 LOC {1 0.0521895 47 0.8291185999999999 47 0.8291185999999999 53 0.8291185999999999} PREDS {{146 0 0 0-3430 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3438 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3438) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-506 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3437 {}} {146 0 0 0-3430 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}} {774 0 1.564 0-4436 {}} {774 0 1.564 0-4384 {}} {774 0 1.564 0-4224 {}} {774 0 1.564 0-4172 {}} {774 0 1.564 0-3990 {}} {774 0 1.564 0-3938 {}} {774 0 1.564 0-3778 {}} {774 0 1.564 0-3726 {}} {774 0 1.564 0-3552 {}} {774 0 1.564 0-3500 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {258 0 0 0-3485 {}} {256 0 0 0-3500 {}} {130 0 0 0-2953 {}} {256 0 0 0-3552 {}} {256 0 0 0-3726 {}} {256 0 0 0-3778 {}} {256 0 0 0-3938 {}} {256 0 0 0-3990 {}} {256 0 0 0-4172 {}} {256 0 0 0-4224 {}} {256 0 0 0-4384 {}} {256 0 0 0-4436 {}} {256 0 0 0-4610 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-3439) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-507 LOC {1 0.0521895 47 0.8291185999999999 47 0.8291185999999999 53 0.8291185999999999} PREDS {{146 0 0 0-3430 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3440 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3440) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-508 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3439 {}} {146 0 0 0-3430 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}} {774 0 1.564 0-4438 {}} {774 0 1.564 0-4386 {}} {774 0 1.564 0-4226 {}} {774 0 1.564 0-4174 {}} {774 0 1.564 0-3992 {}} {774 0 1.564 0-3940 {}} {774 0 1.564 0-3780 {}} {774 0 1.564 0-3728 {}} {774 0 1.564 0-3554 {}} {774 0 1.564 0-3502 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {258 0 0 0-3485 {}} {256 0 0 0-3502 {}} {130 0 0 0-2953 {}} {256 0 0 0-3554 {}} {256 0 0 0-3728 {}} {256 0 0 0-3780 {}} {256 0 0 0-3940 {}} {256 0 0 0-3992 {}} {256 0 0 0-4174 {}} {256 0 0 0-4226 {}} {256 0 0 0-4386 {}} {256 0 0 0-4438 {}} {256 0 0 0-4612 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-3441) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-509 LOC {1 0.0521895 47 0.8291185999999999 47 0.8291185999999999 53 0.8291185999999999} PREDS {{146 0 0 0-3430 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3442 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3442) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-510 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3441 {}} {146 0 0 0-3430 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}} {774 0 1.564 0-4440 {}} {774 0 1.564 0-4388 {}} {774 0 1.564 0-4228 {}} {774 0 1.564 0-4176 {}} {774 0 1.564 0-3994 {}} {774 0 1.564 0-3942 {}} {774 0 1.564 0-3782 {}} {774 0 1.564 0-3730 {}} {774 0 1.564 0-3556 {}} {774 0 1.564 0-3504 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {258 0 0 0-3485 {}} {256 0 0 0-3504 {}} {130 0 0 0-2953 {}} {256 0 0 0-3556 {}} {256 0 0 0-3730 {}} {256 0 0 0-3782 {}} {256 0 0 0-3942 {}} {256 0 0 0-3994 {}} {256 0 0 0-4176 {}} {256 0 0 0-4228 {}} {256 0 0 0-4388 {}} {256 0 0 0-4440 {}} {256 0 0 0-4614 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-3443) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-511 LOC {1 0.0521895 47 0.8291185999999999 47 0.8291185999999999 53 0.8291185999999999} PREDS {{146 0 0 0-3430 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3444 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3444) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-512 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3443 {}} {146 0 0 0-3430 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}} {774 0 1.564 0-4442 {}} {774 0 1.564 0-4390 {}} {774 0 1.564 0-4230 {}} {774 0 1.564 0-4178 {}} {774 0 1.564 0-3996 {}} {774 0 1.564 0-3944 {}} {774 0 1.564 0-3784 {}} {774 0 1.564 0-3732 {}} {774 0 1.564 0-3558 {}} {774 0 1.564 0-3506 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {258 0 0 0-3485 {}} {256 0 0 0-3506 {}} {130 0 0 0-2953 {}} {256 0 0 0-3558 {}} {256 0 0 0-3732 {}} {256 0 0 0-3784 {}} {256 0 0 0-3944 {}} {256 0 0 0-3996 {}} {256 0 0 0-4178 {}} {256 0 0 0-4230 {}} {256 0 0 0-4390 {}} {256 0 0 0-4442 {}} {256 0 0 0-4616 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-3445) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-513 LOC {1 0.0521895 47 0.8291185999999999 47 0.8291185999999999 53 0.8291185999999999} PREDS {{146 0 0 0-3430 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3446 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3446) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-514 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 54 0.09437493750000003} PREDS {{259 0 1.564 0-3445 {}} {146 0 0 0-3430 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}} {774 0 1.564 0-4444 {}} {774 0 1.564 0-4392 {}} {774 0 1.564 0-4232 {}} {774 0 1.564 0-4180 {}} {774 0 1.564 0-3998 {}} {774 0 1.564 0-3946 {}} {774 0 1.564 0-3786 {}} {774 0 1.564 0-3734 {}} {774 0 1.564 0-3560 {}} {774 0 1.564 0-3508 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {258 0 0 0-3485 {}} {256 0 0 0-3508 {}} {130 0 0 0-2953 {}} {256 0 0 0-3560 {}} {256 0 0 0-3734 {}} {256 0 0 0-3786 {}} {256 0 0 0-3946 {}} {256 0 0 0-3998 {}} {256 0 0 0-4180 {}} {256 0 0 0-4232 {}} {256 0 0 0-4392 {}} {256 0 0 0-4444 {}} {256 0 0 0-4618 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-3447) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-515 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3450 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3448) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-516 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3450 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3449) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-517 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3450 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3450) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#5 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-518 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3449 {}} {258 0 0 0-3448 {}} {258 0 0 0-3447 {}}} SUCCS {{258 0 0 0-3485 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3451) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-519 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3455 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3452) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-520 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3454 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3453) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-521 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3454 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3454) {AREA_SCORE {} NAME COMP_LOOP:nor#16 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-522 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{259 0 0 0-3453 {}} {258 0 0 0-3452 {}}} SUCCS {{259 0 0 0-3455 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3455) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#35 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-523 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{259 0 0 0-3454 {}} {258 0 0 0-3451 {}}} SUCCS {{258 0 0 0-3485 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3456) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-524 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3460 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3457) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-525 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3459 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3458) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-526 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3459 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3459) {AREA_SCORE {} NAME COMP_LOOP:nor#17 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-527 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{259 0 0 0-3458 {}} {258 0 0 0-3457 {}}} SUCCS {{259 0 0 0-3460 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3460) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#36 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-528 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{259 0 0 0-3459 {}} {258 0 0 0-3456 {}}} SUCCS {{258 0 0 0-3485 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3461) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-529 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3465 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3462) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-530 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3465 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3463) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-531 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3464 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3464) {AREA_SCORE {} NAME COMP_LOOP:not#47 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-532 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3463 {}}} SUCCS {{259 0 0 0-3465 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3465) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#37 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-533 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3464 {}} {258 0 0 0-3462 {}} {258 0 0 0-3461 {}}} SUCCS {{258 0 0 0-3485 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3466) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-534 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3470 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3467) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-535 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3469 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3468) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-536 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3469 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3469) {AREA_SCORE {} NAME COMP_LOOP:nor#18 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-537 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{259 0 0 0-3468 {}} {258 0 0 0-3467 {}}} SUCCS {{259 0 0 0-3470 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3470) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#38 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-538 LOC {1 0.0521895 48 0.0 48 0.0 54 0.5036969} PREDS {{259 0 0 0-3469 {}} {258 0 0 0-3466 {}}} SUCCS {{258 0 0 0-3485 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3471) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-539 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3475 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3472) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-540 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3475 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3473) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-541 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3474 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3474) {AREA_SCORE {} NAME COMP_LOOP:not#48 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-542 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3473 {}}} SUCCS {{259 0 0 0-3475 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3475) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#39 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-543 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3474 {}} {258 0 0 0-3472 {}} {258 0 0 0-3471 {}}} SUCCS {{258 0 0 0-3485 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3476) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-544 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3480 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3477) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-545 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3480 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3478) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-546 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3479 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3479) {AREA_SCORE {} NAME COMP_LOOP:not#49 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-547 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3478 {}}} SUCCS {{259 0 0 0-3480 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3480) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#40 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-548 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3479 {}} {258 0 0 0-3477 {}} {258 0 0 0-3476 {}}} SUCCS {{258 0 0 0-3485 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3481) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-549 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3484 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3482) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-550 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{258 0 0 0-3484 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3483) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-551 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{258 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3484 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3484) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#41 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-552 LOC {1 0.0521895 1 1.0 1 1.0 54 0.5036969} PREDS {{259 0 0 0-3483 {}} {258 0 0 0-3482 {}} {258 0 0 0-3481 {}}} SUCCS {{259 0 0 0-3485 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3485) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#3 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-553 LOC {46 0.094375 48 0.5036969 48 0.5036969 48 0.5525750426282051 54 0.5525750426282051} PREDS {{259 0 0 0-3484 {}} {258 0 0 0-3480 {}} {258 0 0 0-3475 {}} {258 0 0 0-3470 {}} {258 0 0 0-3465 {}} {258 0 0 0-3460 {}} {258 0 0 0-3455 {}} {258 0 0 0-3450 {}} {258 0 0 0-3446 {}} {258 0 0 0-3444 {}} {258 0 0 0-3442 {}} {258 0 0 0-3440 {}} {258 0 0 0-3438 {}} {258 0 0 0-3436 {}} {258 0 0 0-3434 {}} {258 0 0 0-3432 {}} {258 0 0 0-3104 {}} {258 0 0 0-3103 {}} {258 0 0 0-3102 {}} {258 0 0 0-3101 {}} {258 0 0 0-3100 {}} {258 0 0 0-3099 {}} {258 0 0 0-3098 {}} {258 0 0 0-3097 {}}} SUCCS {{259 0 0 0-3486 {}} {130 0 0 0-2953 {}} {258 0 0 0-3531 {}}} CYCLES {}}
set a(0-3486) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-2:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-554 LOC {46 0.1432532 48 0.5525751 48 0.5525751 48 0.6009624573717949 54 0.6009624573717949} PREDS {{259 0 0 0-3485 {}} {258 0 0 0-3421 {}}} SUCCS {{259 0 0 0-3487 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3487) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-555 LOC {46 0.1916406 48 0.6009625 48 0.6009625 54 0.6009625} PREDS {{259 0 0 0-3486 {}} {128 0 0 0-3489 {}}} SUCCS {{258 0 0 0-3489 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3488) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-556 LOC {46 0.0 48 0.6009625 48 0.6009625 54 0.6009625} PREDS {{128 0 0 0-3489 {}}} SUCCS {{259 0 0 0-3489 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3489) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-557 LOC {46 1.0 48 0.681 48 1.0 61 0.0064061875000001045 67 0.0064061875000001045} PREDS {{259 0 0 0-3488 {}} {258 0 0 0-3487 {}}} SUCCS {{128 0 0 0-3487 {}} {128 0 0 0-3488 {}} {259 0 0 0-3490 {}}} CYCLES {}}
set a(0-3490) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-558 LOC {59 0.006406225 61 0.8291185999999999 61 0.8291185999999999 67 0.8291185999999999} PREDS {{259 0 0 0-3489 {}}} SUCCS {{258 0 1.564 0-3494 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3508 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3491) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(2-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-559 LOC {1 0.034865775 1 1.0 1 1.0 67 0.8291185999999999} PREDS {{258 0 0 0-3364 {}}} SUCCS {{259 0 0 0-3492 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3492) {AREA_SCORE {} NAME COMP_LOOP:switch#18 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-560 LOC {1 0.034865775 1 1.0 1 1.0 67 0.8291185999999999} PREDS {{259 0 0 0-3491 {}}} SUCCS {{146 0 0 0-3493 {}} {130 0 0 0-3494 {}} {146 0 0 0-3495 {}} {130 0 0 0-3496 {}} {146 0 0 0-3497 {}} {130 0 0 0-3498 {}} {146 0 0 0-3499 {}} {130 0 0 0-3500 {}} {146 0 0 0-3501 {}} {130 0 0 0-3502 {}} {146 0 0 0-3503 {}} {130 0 0 0-3504 {}} {146 0 0 0-3505 {}} {130 0 0 0-3506 {}} {146 0 0 0-3507 {}} {130 0 0 0-3508 {}}} CYCLES {}}
set a(0-3493) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-561 LOC {1 0.034865775 61 0.0 61 0.0 67 0.8291185999999999} PREDS {{146 0 0 0-3492 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3494 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3494) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-562 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 68 0.006249937500000025} PREDS {{774 0 0 0-3494 {}} {259 0 1.564 0-3493 {}} {130 0 0 0-3492 {}} {258 0 1.564 0-3490 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {128 0 0 0-3358 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}} {774 0 0 0-4604 {}} {772 0 0 0-4539 {}} {772 0 0 0-4467 {}} {774 0 0 0-4430 {}} {774 0 0 0-4378 {}} {772 0 0 0-4316 {}} {772 0 0 0-4252 {}} {774 0 0 0-4218 {}} {774 0 0 0-4166 {}} {772 0 0 0-4101 {}} {772 0 0 0-4021 {}} {774 0 0 0-3984 {}} {774 0 0 0-3932 {}} {772 0 0 0-3870 {}} {772 0 0 0-3806 {}} {774 0 0 0-3772 {}} {774 0 0 0-3720 {}} {772 0 0 0-3655 {}} {772 0 0 0-3583 {}} {774 0 0 0-3546 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {130 0 0 0-2953 {}} {258 0 0 0-3546 {}} {258 0 1.564 0-3583 {}} {258 0 1.564 0-3655 {}} {258 0 0 0-3720 {}} {258 0 0 0-3772 {}} {258 0 1.564 0-3806 {}} {258 0 1.564 0-3870 {}} {258 0 0 0-3932 {}} {258 0 0 0-3984 {}} {258 0 1.564 0-4021 {}} {258 0 1.564 0-4101 {}} {258 0 0 0-4166 {}} {258 0 0 0-4218 {}} {258 0 1.564 0-4252 {}} {258 0 1.564 0-4316 {}} {258 0 0 0-4378 {}} {258 0 0 0-4430 {}} {258 0 1.564 0-4467 {}} {258 0 1.564 0-4539 {}} {258 0 0 0-4604 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-3495) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-563 LOC {1 0.034865775 61 0.0 61 0.0 67 0.8291185999999999} PREDS {{146 0 0 0-3492 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3496 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3496) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-564 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 68 0.006249937500000025} PREDS {{774 0 0 0-3496 {}} {259 0 1.564 0-3495 {}} {130 0 0 0-3492 {}} {258 0 1.564 0-3490 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {128 0 0 0-3358 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}} {774 0 0 0-4606 {}} {772 0 0 0-4541 {}} {772 0 0 0-4469 {}} {774 0 0 0-4432 {}} {774 0 0 0-4380 {}} {772 0 0 0-4318 {}} {772 0 0 0-4254 {}} {774 0 0 0-4220 {}} {774 0 0 0-4168 {}} {772 0 0 0-4103 {}} {772 0 0 0-4023 {}} {774 0 0 0-3986 {}} {774 0 0 0-3934 {}} {772 0 0 0-3872 {}} {772 0 0 0-3808 {}} {774 0 0 0-3774 {}} {774 0 0 0-3722 {}} {772 0 0 0-3657 {}} {772 0 0 0-3585 {}} {774 0 0 0-3548 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {130 0 0 0-2953 {}} {258 0 0 0-3548 {}} {258 0 1.564 0-3585 {}} {258 0 1.564 0-3657 {}} {258 0 0 0-3722 {}} {258 0 0 0-3774 {}} {258 0 1.564 0-3808 {}} {258 0 1.564 0-3872 {}} {258 0 0 0-3934 {}} {258 0 0 0-3986 {}} {258 0 1.564 0-4023 {}} {258 0 1.564 0-4103 {}} {258 0 0 0-4168 {}} {258 0 0 0-4220 {}} {258 0 1.564 0-4254 {}} {258 0 1.564 0-4318 {}} {258 0 0 0-4380 {}} {258 0 0 0-4432 {}} {258 0 1.564 0-4469 {}} {258 0 1.564 0-4541 {}} {258 0 0 0-4606 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-3497) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-565 LOC {1 0.034865775 61 0.0 61 0.0 67 0.8291185999999999} PREDS {{146 0 0 0-3492 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3498 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3498) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-566 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 68 0.006249937500000025} PREDS {{774 0 0 0-3498 {}} {259 0 1.564 0-3497 {}} {130 0 0 0-3492 {}} {258 0 1.564 0-3490 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {128 0 0 0-3358 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}} {774 0 0 0-4608 {}} {772 0 0 0-4543 {}} {772 0 0 0-4471 {}} {774 0 0 0-4434 {}} {774 0 0 0-4382 {}} {772 0 0 0-4320 {}} {772 0 0 0-4256 {}} {774 0 0 0-4222 {}} {774 0 0 0-4170 {}} {772 0 0 0-4105 {}} {772 0 0 0-4025 {}} {774 0 0 0-3988 {}} {774 0 0 0-3936 {}} {772 0 0 0-3874 {}} {772 0 0 0-3810 {}} {774 0 0 0-3776 {}} {774 0 0 0-3724 {}} {772 0 0 0-3659 {}} {772 0 0 0-3587 {}} {774 0 0 0-3550 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {130 0 0 0-2953 {}} {258 0 0 0-3550 {}} {258 0 1.564 0-3587 {}} {258 0 1.564 0-3659 {}} {258 0 0 0-3724 {}} {258 0 0 0-3776 {}} {258 0 1.564 0-3810 {}} {258 0 1.564 0-3874 {}} {258 0 0 0-3936 {}} {258 0 0 0-3988 {}} {258 0 1.564 0-4025 {}} {258 0 1.564 0-4105 {}} {258 0 0 0-4170 {}} {258 0 0 0-4222 {}} {258 0 1.564 0-4256 {}} {258 0 1.564 0-4320 {}} {258 0 0 0-4382 {}} {258 0 0 0-4434 {}} {258 0 1.564 0-4471 {}} {258 0 1.564 0-4543 {}} {258 0 0 0-4608 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-3499) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-567 LOC {1 0.034865775 61 0.0 61 0.0 67 0.8291185999999999} PREDS {{146 0 0 0-3492 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3500 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3500) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-568 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 68 0.006249937500000025} PREDS {{774 0 0 0-3500 {}} {259 0 1.564 0-3499 {}} {130 0 0 0-3492 {}} {258 0 1.564 0-3490 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {128 0 0 0-3358 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}} {774 0 0 0-4610 {}} {772 0 0 0-4545 {}} {772 0 0 0-4473 {}} {774 0 0 0-4436 {}} {774 0 0 0-4384 {}} {772 0 0 0-4322 {}} {772 0 0 0-4258 {}} {774 0 0 0-4224 {}} {774 0 0 0-4172 {}} {772 0 0 0-4107 {}} {772 0 0 0-4027 {}} {774 0 0 0-3990 {}} {774 0 0 0-3938 {}} {772 0 0 0-3876 {}} {772 0 0 0-3812 {}} {774 0 0 0-3778 {}} {774 0 0 0-3726 {}} {772 0 0 0-3661 {}} {772 0 0 0-3589 {}} {774 0 0 0-3552 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {130 0 0 0-2953 {}} {258 0 0 0-3552 {}} {258 0 1.564 0-3589 {}} {258 0 1.564 0-3661 {}} {258 0 0 0-3726 {}} {258 0 0 0-3778 {}} {258 0 1.564 0-3812 {}} {258 0 1.564 0-3876 {}} {258 0 0 0-3938 {}} {258 0 0 0-3990 {}} {258 0 1.564 0-4027 {}} {258 0 1.564 0-4107 {}} {258 0 0 0-4172 {}} {258 0 0 0-4224 {}} {258 0 1.564 0-4258 {}} {258 0 1.564 0-4322 {}} {258 0 0 0-4384 {}} {258 0 0 0-4436 {}} {258 0 1.564 0-4473 {}} {258 0 1.564 0-4545 {}} {258 0 0 0-4610 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-3501) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-569 LOC {1 0.034865775 61 0.0 61 0.0 67 0.8291185999999999} PREDS {{146 0 0 0-3492 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3502 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3502) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-570 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 68 0.006249937500000025} PREDS {{774 0 0 0-3502 {}} {259 0 1.564 0-3501 {}} {130 0 0 0-3492 {}} {258 0 1.564 0-3490 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {128 0 0 0-3358 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}} {774 0 0 0-4612 {}} {772 0 0 0-4547 {}} {772 0 0 0-4475 {}} {774 0 0 0-4438 {}} {774 0 0 0-4386 {}} {772 0 0 0-4324 {}} {772 0 0 0-4260 {}} {774 0 0 0-4226 {}} {774 0 0 0-4174 {}} {772 0 0 0-4109 {}} {772 0 0 0-4029 {}} {774 0 0 0-3992 {}} {774 0 0 0-3940 {}} {772 0 0 0-3878 {}} {772 0 0 0-3814 {}} {774 0 0 0-3780 {}} {774 0 0 0-3728 {}} {772 0 0 0-3663 {}} {772 0 0 0-3591 {}} {774 0 0 0-3554 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {130 0 0 0-2953 {}} {258 0 0 0-3554 {}} {258 0 1.564 0-3591 {}} {258 0 1.564 0-3663 {}} {258 0 0 0-3728 {}} {258 0 0 0-3780 {}} {258 0 1.564 0-3814 {}} {258 0 1.564 0-3878 {}} {258 0 0 0-3940 {}} {258 0 0 0-3992 {}} {258 0 1.564 0-4029 {}} {258 0 1.564 0-4109 {}} {258 0 0 0-4174 {}} {258 0 0 0-4226 {}} {258 0 1.564 0-4260 {}} {258 0 1.564 0-4324 {}} {258 0 0 0-4386 {}} {258 0 0 0-4438 {}} {258 0 1.564 0-4475 {}} {258 0 1.564 0-4547 {}} {258 0 0 0-4612 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-3503) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-571 LOC {1 0.034865775 61 0.0 61 0.0 67 0.8291185999999999} PREDS {{146 0 0 0-3492 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3504 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3504) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-572 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 68 0.006249937500000025} PREDS {{774 0 0 0-3504 {}} {259 0 1.564 0-3503 {}} {130 0 0 0-3492 {}} {258 0 1.564 0-3490 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {128 0 0 0-3358 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}} {774 0 0 0-4614 {}} {772 0 0 0-4549 {}} {772 0 0 0-4477 {}} {774 0 0 0-4440 {}} {774 0 0 0-4388 {}} {772 0 0 0-4326 {}} {772 0 0 0-4262 {}} {774 0 0 0-4228 {}} {774 0 0 0-4176 {}} {772 0 0 0-4111 {}} {772 0 0 0-4031 {}} {774 0 0 0-3994 {}} {774 0 0 0-3942 {}} {772 0 0 0-3880 {}} {772 0 0 0-3816 {}} {774 0 0 0-3782 {}} {774 0 0 0-3730 {}} {772 0 0 0-3665 {}} {772 0 0 0-3593 {}} {774 0 0 0-3556 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {130 0 0 0-2953 {}} {258 0 0 0-3556 {}} {258 0 1.564 0-3593 {}} {258 0 1.564 0-3665 {}} {258 0 0 0-3730 {}} {258 0 0 0-3782 {}} {258 0 1.564 0-3816 {}} {258 0 1.564 0-3880 {}} {258 0 0 0-3942 {}} {258 0 0 0-3994 {}} {258 0 1.564 0-4031 {}} {258 0 1.564 0-4111 {}} {258 0 0 0-4176 {}} {258 0 0 0-4228 {}} {258 0 1.564 0-4262 {}} {258 0 1.564 0-4326 {}} {258 0 0 0-4388 {}} {258 0 0 0-4440 {}} {258 0 1.564 0-4477 {}} {258 0 1.564 0-4549 {}} {258 0 0 0-4614 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-3505) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-573 LOC {1 0.034865775 61 0.0 61 0.0 67 0.8291185999999999} PREDS {{146 0 0 0-3492 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3506 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3506) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-574 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 68 0.006249937500000025} PREDS {{774 0 0 0-3506 {}} {259 0 1.564 0-3505 {}} {130 0 0 0-3492 {}} {258 0 1.564 0-3490 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {128 0 0 0-3358 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}} {774 0 0 0-4616 {}} {772 0 0 0-4551 {}} {772 0 0 0-4479 {}} {774 0 0 0-4442 {}} {774 0 0 0-4390 {}} {772 0 0 0-4328 {}} {772 0 0 0-4264 {}} {774 0 0 0-4230 {}} {774 0 0 0-4178 {}} {772 0 0 0-4113 {}} {772 0 0 0-4033 {}} {774 0 0 0-3996 {}} {774 0 0 0-3944 {}} {772 0 0 0-3882 {}} {772 0 0 0-3818 {}} {774 0 0 0-3784 {}} {774 0 0 0-3732 {}} {772 0 0 0-3667 {}} {772 0 0 0-3595 {}} {774 0 0 0-3558 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {130 0 0 0-2953 {}} {258 0 0 0-3558 {}} {258 0 1.564 0-3595 {}} {258 0 1.564 0-3667 {}} {258 0 0 0-3732 {}} {258 0 0 0-3784 {}} {258 0 1.564 0-3818 {}} {258 0 1.564 0-3882 {}} {258 0 0 0-3944 {}} {258 0 0 0-3996 {}} {258 0 1.564 0-4033 {}} {258 0 1.564 0-4113 {}} {258 0 0 0-4178 {}} {258 0 0 0-4230 {}} {258 0 1.564 0-4264 {}} {258 0 1.564 0-4328 {}} {258 0 0 0-4390 {}} {258 0 0 0-4442 {}} {258 0 1.564 0-4479 {}} {258 0 1.564 0-4551 {}} {258 0 0 0-4616 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-3507) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-3)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-575 LOC {1 0.034865775 61 0.0 61 0.0 67 0.8291185999999999} PREDS {{146 0 0 0-3492 {}} {258 0 0 0-3364 {}}} SUCCS {{259 0 1.564 0-3508 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3508) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-576 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 68 0.006249937500000025} PREDS {{774 0 0 0-3508 {}} {259 0 1.564 0-3507 {}} {130 0 0 0-3492 {}} {258 0 1.564 0-3490 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {128 0 0 0-3358 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}} {774 0 0 0-4618 {}} {772 0 0 0-4553 {}} {772 0 0 0-4481 {}} {774 0 0 0-4444 {}} {774 0 0 0-4392 {}} {772 0 0 0-4330 {}} {772 0 0 0-4266 {}} {774 0 0 0-4232 {}} {774 0 0 0-4180 {}} {772 0 0 0-4115 {}} {772 0 0 0-4035 {}} {774 0 0 0-3998 {}} {774 0 0 0-3946 {}} {772 0 0 0-3884 {}} {772 0 0 0-3820 {}} {774 0 0 0-3786 {}} {774 0 0 0-3734 {}} {772 0 0 0-3669 {}} {772 0 0 0-3597 {}} {774 0 0 0-3560 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {130 0 0 0-2953 {}} {258 0 0 0-3560 {}} {258 0 1.564 0-3597 {}} {258 0 1.564 0-3669 {}} {258 0 0 0-3734 {}} {258 0 0 0-3786 {}} {258 0 1.564 0-3820 {}} {258 0 1.564 0-3884 {}} {258 0 0 0-3946 {}} {258 0 0 0-3998 {}} {258 0 1.564 0-4035 {}} {258 0 1.564 0-4115 {}} {258 0 0 0-4180 {}} {258 0 0 0-4232 {}} {258 0 1.564 0-4266 {}} {258 0 1.564 0-4330 {}} {258 0 0 0-4392 {}} {258 0 0 0-4444 {}} {258 0 1.564 0-4481 {}} {258 0 1.564 0-4553 {}} {258 0 0 0-4618 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-3509) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-577 LOC {0 1.0 62 0.0 62 0.0 62 0.0 68 1.0} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3510 {}} {130 0 0 0-2953 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3510) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-578 LOC {0 1.0 62 0.0 62 0.0 68 1.0} PREDS {{259 0 0 0-3509 {}}} SUCCS {{259 0 0 0-3511 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3511) {AREA_SCORE {} NAME COMP_LOOP-2:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-579 LOC {0 1.0 62 0.0 62 0.0 68 1.0} PREDS {{259 0 0 0-3510 {}}} SUCCS {{259 0 0 0-3512 {}} {130 0 0 0-2953 {}}} CYCLES {}}
set a(0-3512) {AREA_SCORE {} NAME COMP_LOOP:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-580 LOC {45 0.0 62 0.0 62 0.0 62 0.0 68 1.0} PREDS {{259 0 0 0-3511 {}} {128 0 0 0-3358 {}} {772 0 0 0-2953 {}}} SUCCS {{258 0 0 0-2953 {}}} CYCLES {}}
set a(0-3513) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-581 LOC {45 0.0 62 1.0 62 1.0 62 1.0 68 1.0} PREDS {{128 0 0 0-3358 {}} {772 0 0 0-3537 {}} {772 0 0 0-2953 {}}} SUCCS {{258 0 0 0-2953 {}}} CYCLES {}}
set a(0-3514) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-2:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-582 LOC {45 0.0 62 1.0 62 1.0 62 1.0 68 1.0} PREDS {{128 0 0 0-3358 {}} {772 0 0 0-2953 {}}} SUCCS {{259 0 0 0-2953 {}}} CYCLES {}}
set a(0-3515) {AREA_SCORE {} NAME modExp_dev#1:while:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-583 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-3530 {}}} SUCCS {{259 0 0 0-3516 {}} {256 0 0 0-3530 {}}} CYCLES {}}
set a(0-3516) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-584 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-3515 {}}} SUCCS {{128 0 0 0-3519 {}} {128 0 0 0-3524 {}} {128 0 0 0-3530 {}}} CYCLES {}}
set a(0-3517) {AREA_SCORE {} NAME modExp_dev#1:while:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-585 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-3519 {}}} SUCCS {{259 0 0 0-3518 {}} {256 0 0 0-3519 {}}} CYCLES {}}
set a(0-3518) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-586 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-3517 {}}} SUCCS {{259 0 0 0-3519 {}} {258 0 0 0-3525 {}}} CYCLES {}}
set a(0-3519) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-587 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-3519 {}} {259 0 0 0-3518 {}} {256 0 0 0-3517 {}} {128 0 0 0-3516 {}}} SUCCS {{774 0 0 0-3517 {}} {772 0 0 0-3519 {}}} CYCLES {}}
set a(0-3520) {AREA_SCORE {} NAME modExp_dev#1:while:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-588 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-3524 {}}} SUCCS {{258 0 0 0-3522 {}} {256 0 0 0-3524 {}}} CYCLES {}}
set a(0-3521) {AREA_SCORE {} NAME modExp_dev#1:while:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-589 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-3522 {}}} CYCLES {}}
set a(0-3522) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-590 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-3521 {}} {258 0 0 0-3520 {}}} SUCCS {{259 0 0 0-3523 {}}} CYCLES {}}
set a(0-3523) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-2:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-591 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-3522 {}}} SUCCS {{259 0 0 0-3524 {}}} CYCLES {}}
set a(0-3524) {AREA_SCORE {} NAME modExp_dev#1:while:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-592 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-3524 {}} {259 0 0 0-3523 {}} {256 0 0 0-3520 {}} {128 0 0 0-3516 {}}} SUCCS {{774 0 0 0-3520 {}} {772 0 0 0-3524 {}}} CYCLES {}}
set a(0-3525) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:not TYPE NOT PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-593 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-3518 {}}} SUCCS {{259 0 0 0-3526 {}}} CYCLES {}}
set a(0-3526) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-594 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-3525 {}}} SUCCS {{259 0 0 0-3527 {}}} CYCLES {}}
set a(0-3527) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-2:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-595 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-3526 {}}} SUCCS {{259 0 0 0-3528 {}}} CYCLES {}}
set a(0-3528) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-596 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-3527 {}}} SUCCS {{259 0 0 0-3529 {}}} CYCLES {}}
set a(0-3529) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:not TYPE NOT PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-597 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-3528 {}}} SUCCS {{259 0 0 0-3530 {}}} CYCLES {}}
set a(0-3530) {AREA_SCORE {} NAME modExp_dev#1:while:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2953 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-598 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-3530 {}} {259 0 0 0-3529 {}} {128 0 0 0-3516 {}} {256 0 0 0-3515 {}}} SUCCS {{774 0 0 0-3515 {}} {772 0 0 0-3530 {}}} CYCLES {}}
set a(0-2953) {CHI {0-3515 0-3516 0-3517 0-3518 0-3519 0-3520 0-3521 0-3522 0-3523 0-3524 0-3525 0-3526 0-3527 0-3528 0-3529 0-3530} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {7800 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 7800 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 7800 NAME COMP_LOOP-2:modExp_dev#1:while TYPE LOOP DELAY {156020.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-599 LOC {60 1.0 62 1.0 62 1.0 68 1.0} PREDS {{259 0 0 0-3514 {}} {258 0 0 0-3513 {}} {258 0 0 0-3512 {}} {130 0 0 0-3511 {}} {130 0 0 0-3510 {}} {130 0 0 0-3509 {}} {130 0 0 0-3508 {}} {130 0 0 0-3507 {}} {130 0 0 0-3506 {}} {130 0 0 0-3505 {}} {130 0 0 0-3504 {}} {130 0 0 0-3503 {}} {130 0 0 0-3502 {}} {130 0 0 0-3501 {}} {130 0 0 0-3500 {}} {130 0 0 0-3499 {}} {130 0 0 0-3498 {}} {130 0 0 0-3497 {}} {130 0 0 0-3496 {}} {130 0 0 0-3495 {}} {130 0 0 0-3494 {}} {130 0 0 0-3493 {}} {130 0 0 0-3491 {}} {130 0 0 0-3490 {}} {130 0 0 0-3488 {}} {130 0 0 0-3487 {}} {130 0 0 0-3486 {}} {130 0 0 0-3485 {}} {130 0 0 0-3484 {}} {130 0 0 0-3483 {}} {130 0 0 0-3482 {}} {130 0 0 0-3481 {}} {130 0 0 0-3480 {}} {130 0 0 0-3479 {}} {130 0 0 0-3478 {}} {130 0 0 0-3477 {}} {130 0 0 0-3476 {}} {130 0 0 0-3475 {}} {130 0 0 0-3474 {}} {130 0 0 0-3473 {}} {130 0 0 0-3472 {}} {130 0 0 0-3471 {}} {130 0 0 0-3470 {}} {130 0 0 0-3469 {}} {130 0 0 0-3468 {}} {130 0 0 0-3467 {}} {130 0 0 0-3466 {}} {130 0 0 0-3465 {}} {130 0 0 0-3464 {}} {130 0 0 0-3463 {}} {130 0 0 0-3462 {}} {130 0 0 0-3461 {}} {130 0 0 0-3460 {}} {130 0 0 0-3459 {}} {130 0 0 0-3458 {}} {130 0 0 0-3457 {}} {130 0 0 0-3456 {}} {130 0 0 0-3455 {}} {130 0 0 0-3454 {}} {130 0 0 0-3453 {}} {130 0 0 0-3452 {}} {130 0 0 0-3451 {}} {130 0 0 0-3450 {}} {130 0 0 0-3449 {}} {130 0 0 0-3448 {}} {130 0 0 0-3447 {}} {130 0 0 0-3446 {}} {130 0 0 0-3445 {}} {130 0 0 0-3444 {}} {130 0 0 0-3443 {}} {130 0 0 0-3442 {}} {130 0 0 0-3441 {}} {130 0 0 0-3440 {}} {130 0 0 0-3439 {}} {130 0 0 0-3438 {}} {130 0 0 0-3437 {}} {130 0 0 0-3436 {}} {130 0 0 0-3435 {}} {130 0 0 0-3434 {}} {130 0 0 0-3433 {}} {130 0 0 0-3432 {}} {130 0 0 0-3431 {}} {130 0 0 0-3429 {}} {130 0 0 0-3428 {}} {130 0 0 0-3427 {}} {130 0 0 0-3426 {}} {130 0 0 0-3425 {}} {130 0 0 0-3424 {}} {130 0 0 0-3423 {}} {130 0 0 0-3422 {}} {130 0 0 0-3421 {}} {130 0 0 0-3420 {}} {130 0 0 0-3419 {}} {130 0 0 0-3418 {}} {130 0 0 0-3417 {}} {130 0 0 0-3416 {}} {130 0 0 0-3415 {}} {130 0 0 0-3414 {}} {130 0 0 0-3413 {}} {130 0 0 0-3412 {}} {130 0 0 0-3411 {}} {130 0 0 0-3410 {}} {130 0 0 0-3409 {}} {130 0 0 0-3408 {}} {130 0 0 0-3407 {}} {130 0 0 0-3406 {}} {130 0 0 0-3405 {}} {130 0 0 0-3404 {}} {130 0 0 0-3403 {}} {130 0 0 0-3402 {}} {130 0 0 0-3401 {}} {130 0 0 0-3400 {}} {130 0 0 0-3399 {}} {130 0 0 0-3398 {}} {130 0 0 0-3397 {}} {130 0 0 0-3396 {}} {130 0 0 0-3395 {}} {130 0 0 0-3394 {}} {130 0 0 0-3393 {}} {130 0 0 0-3392 {}} {130 0 0 0-3391 {}} {130 0 0 0-3390 {}} {130 0 0 0-3389 {}} {130 0 0 0-3388 {}} {130 0 0 0-3387 {}} {130 0 0 0-3386 {}} {130 0 0 0-3385 {}} {130 0 0 0-3384 {}} {130 0 0 0-3383 {}} {130 0 0 0-3382 {}} {130 0 0 0-3381 {}} {130 0 0 0-3380 {}} {130 0 0 0-3379 {}} {130 0 0 0-3378 {}} {130 0 0 0-3377 {}} {130 0 0 0-3376 {}} {130 0 0 0-3375 {}} {130 0 0 0-3374 {}} {130 0 0 0-3373 {}} {130 0 0 0-3372 {}} {130 0 0 0-3371 {}} {130 0 0 0-3370 {}} {130 0 0 0-3369 {}} {130 0 0 0-3368 {}} {130 0 0 0-3367 {}} {130 0 0 0-3365 {}} {130 0 0 0-3364 {}} {130 0 0 0-3363 {}} {130 0 0 0-3362 {}} {130 0 0 0-3361 {}} {130 0 0 0-3360 {}} {130 0 0 0-3359 {}} {64 0 0 0-3358 {}} {64 0 0 0-2952 {}}} SUCCS {{772 0 0 0-3512 {}} {772 0 0 0-3513 {}} {772 0 0 0-3514 {}} {131 0 0 0-3531 {}} {130 0 0 0-3532 {}} {130 0 0 0-3533 {}} {130 0 0 0-3534 {}} {130 0 0 0-3536 {}} {258 0 0 0-3537 {}} {130 0 0 0-3538 {}} {130 0 0 0-3539 {}} {130 0 0 0-3540 {}} {130 0 0 0-3542 {}} {130 0 0 0-3543 {}} {130 0 0 0-3545 {}} {130 0 0 0-3546 {}} {130 0 0 0-3547 {}} {130 0 0 0-3548 {}} {130 0 0 0-3549 {}} {130 0 0 0-3550 {}} {130 0 0 0-3551 {}} {130 0 0 0-3552 {}} {130 0 0 0-3553 {}} {130 0 0 0-3554 {}} {130 0 0 0-3555 {}} {130 0 0 0-3556 {}} {130 0 0 0-3557 {}} {130 0 0 0-3558 {}} {130 0 0 0-3559 {}} {130 0 0 0-3560 {}} {130 0 0 0-3561 {}} {130 0 0 0-3562 {}} {130 0 0 0-3563 {}} {130 0 0 0-3564 {}} {130 0 0 0-3565 {}} {130 0 0 0-3566 {}} {130 0 0 0-3567 {}} {130 0 0 0-3568 {}} {130 0 0 0-3569 {}} {130 0 0 0-3570 {}} {64 0 0 0-2954 {}}} CYCLES {}}
set a(0-3531) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-600 LOC {60 1.0 63 0.5525751 63 0.5525751 69 0.5525751} PREDS {{131 0 0 0-2953 {}} {258 0 0 0-3485 {}}} SUCCS {{259 0 0 0-3532 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3532) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-2:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-601 LOC {61 0.0 63 0.5525751 63 0.5525751 63 0.6009624573717949 69 0.6009624573717949} PREDS {{259 0 0 0-3531 {}} {130 0 0 0-2953 {}} {258 0 0 0-3421 {}}} SUCCS {{259 0 0 0-3533 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3533) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-602 LOC {61 0.0483874 63 0.6009625 63 0.6009625 69 0.6009625} PREDS {{259 0 0 0-3532 {}} {130 0 0 0-2953 {}} {128 0 0 0-3535 {}}} SUCCS {{258 0 0 0-3535 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3534) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-603 LOC {61 0.0 63 0.6009625 63 0.6009625 69 0.6009625} PREDS {{130 0 0 0-2953 {}} {128 0 0 0-3535 {}}} SUCCS {{259 0 0 0-3535 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3535) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-604 LOC {61 1.0 63 0.681 63 1.0 76 0.0064061875000001045 82 0.0064061875000001045} PREDS {{259 0 0 0-3534 {}} {258 0 0 0-3533 {}}} SUCCS {{128 0 0 0-3533 {}} {128 0 0 0-3534 {}} {259 0 0 0-3536 {}}} CYCLES {}}
set a(0-3536) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-605 LOC {74 0.006406225 76 0.21615332499999998 76 0.21615332499999998 82 0.21615332499999998} PREDS {{259 0 0 0-3535 {}} {130 0 0 0-2953 {}}} SUCCS {{258 0 0 0-3538 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3537) {AREA_SCORE {} NAME COMP_LOOP:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-606 LOC {60 1.0 76 0.21615332499999998 76 0.21615332499999998 76 0.21615332499999998 82 0.21615332499999998} PREDS {{258 0 0 0-2953 {}}} SUCCS {{772 0 0 0-3513 {}} {259 0 0 0-3538 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3538) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:mul TYPE MUL DELAY {12.54 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-607 LOC {74 0.006406225 76 0.21615332499999998 76 0.21615332499999998 76 0.9999999388496399 82 0.9999999388496399} PREDS {{259 0 0 0-3537 {}} {258 0 0 0-3536 {}} {130 0 0 0-2953 {}}} SUCCS {{259 0 0 0-3539 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3539) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-608 LOC {75 0.0 77 0.6009625 77 0.6009625 83 0.6009625} PREDS {{259 0 0 0-3538 {}} {130 0 0 0-2953 {}} {128 0 0 0-3541 {}}} SUCCS {{258 0 0 0-3541 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3540) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-609 LOC {75 0.0 77 0.6009625 77 0.6009625 83 0.6009625} PREDS {{130 0 0 0-2953 {}} {128 0 0 0-3541 {}}} SUCCS {{259 0 0 0-3541 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3541) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-610 LOC {75 1.0 77 0.681 77 1.0 90 0.0064061875000001045 96 0.0064061875000001045} PREDS {{259 0 0 0-3540 {}} {258 0 0 0-3539 {}}} SUCCS {{128 0 0 0-3539 {}} {128 0 0 0-3540 {}} {259 0 0 0-3542 {}}} CYCLES {}}
set a(0-3542) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-611 LOC {88 0.006406225 90 0.8291185999999999 90 0.8291185999999999 96 0.8291185999999999} PREDS {{259 0 0 0-3541 {}} {130 0 0 0-2953 {}}} SUCCS {{258 0 1.564 0-3546 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3560 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3543) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(2-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-612 LOC {60 1.0 62 1.0 62 1.0 96 0.8291185999999999} PREDS {{130 0 0 0-2953 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3544 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3544) {AREA_SCORE {} NAME COMP_LOOP:switch#19 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-613 LOC {60 1.0 62 1.0 62 1.0 96 0.8291185999999999} PREDS {{259 0 0 0-3543 {}}} SUCCS {{146 0 0 0-3545 {}} {130 0 0 0-3546 {}} {146 0 0 0-3547 {}} {130 0 0 0-3548 {}} {146 0 0 0-3549 {}} {130 0 0 0-3550 {}} {146 0 0 0-3551 {}} {130 0 0 0-3552 {}} {146 0 0 0-3553 {}} {130 0 0 0-3554 {}} {146 0 0 0-3555 {}} {130 0 0 0-3556 {}} {146 0 0 0-3557 {}} {130 0 0 0-3558 {}} {146 0 0 0-3559 {}} {130 0 0 0-3560 {}}} CYCLES {}}
set a(0-3545) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-614 LOC {60 1.0 90 0.0 90 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-3544 {}} {130 0 0 0-2953 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3546 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3546) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-615 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-3546 {}} {259 0 1.564 0-3545 {}} {130 0 0 0-3544 {}} {258 0 1.564 0-3542 {}} {130 0 0 0-2953 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}} {774 0 0 0-4604 {}} {772 0 0 0-4539 {}} {772 0 0 0-4467 {}} {774 0 0 0-4430 {}} {774 0 0 0-4378 {}} {772 0 0 0-4316 {}} {772 0 0 0-4252 {}} {774 0 0 0-4218 {}} {774 0 0 0-4166 {}} {772 0 0 0-4101 {}} {772 0 0 0-4021 {}} {774 0 0 0-3984 {}} {774 0 0 0-3932 {}} {772 0 0 0-3870 {}} {772 0 0 0-3806 {}} {774 0 0 0-3772 {}} {774 0 0 0-3720 {}} {772 0 0 0-3655 {}} {772 0 0 0-3583 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {130 0 0 0-3570 {}} {258 0 1.564 0-3583 {}} {258 0 1.564 0-3655 {}} {258 0 0 0-3720 {}} {258 0 0 0-3772 {}} {258 0 1.564 0-3806 {}} {258 0 1.564 0-3870 {}} {258 0 0 0-3932 {}} {258 0 0 0-3984 {}} {258 0 1.564 0-4021 {}} {258 0 1.564 0-4101 {}} {258 0 0 0-4166 {}} {258 0 0 0-4218 {}} {258 0 1.564 0-4252 {}} {258 0 1.564 0-4316 {}} {258 0 0 0-4378 {}} {258 0 0 0-4430 {}} {258 0 1.564 0-4467 {}} {258 0 1.564 0-4539 {}} {258 0 0 0-4604 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-3547) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-616 LOC {60 1.0 90 0.0 90 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-3544 {}} {130 0 0 0-2953 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3548 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3548) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-617 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-3548 {}} {259 0 1.564 0-3547 {}} {130 0 0 0-3544 {}} {258 0 1.564 0-3542 {}} {130 0 0 0-2953 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}} {774 0 0 0-4606 {}} {772 0 0 0-4541 {}} {772 0 0 0-4469 {}} {774 0 0 0-4432 {}} {774 0 0 0-4380 {}} {772 0 0 0-4318 {}} {772 0 0 0-4254 {}} {774 0 0 0-4220 {}} {774 0 0 0-4168 {}} {772 0 0 0-4103 {}} {772 0 0 0-4023 {}} {774 0 0 0-3986 {}} {774 0 0 0-3934 {}} {772 0 0 0-3872 {}} {772 0 0 0-3808 {}} {774 0 0 0-3774 {}} {774 0 0 0-3722 {}} {772 0 0 0-3657 {}} {772 0 0 0-3585 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {130 0 0 0-3570 {}} {258 0 1.564 0-3585 {}} {258 0 1.564 0-3657 {}} {258 0 0 0-3722 {}} {258 0 0 0-3774 {}} {258 0 1.564 0-3808 {}} {258 0 1.564 0-3872 {}} {258 0 0 0-3934 {}} {258 0 0 0-3986 {}} {258 0 1.564 0-4023 {}} {258 0 1.564 0-4103 {}} {258 0 0 0-4168 {}} {258 0 0 0-4220 {}} {258 0 1.564 0-4254 {}} {258 0 1.564 0-4318 {}} {258 0 0 0-4380 {}} {258 0 0 0-4432 {}} {258 0 1.564 0-4469 {}} {258 0 1.564 0-4541 {}} {258 0 0 0-4606 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-3549) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-618 LOC {60 1.0 90 0.0 90 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-3544 {}} {130 0 0 0-2953 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3550 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3550) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-619 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-3550 {}} {259 0 1.564 0-3549 {}} {130 0 0 0-3544 {}} {258 0 1.564 0-3542 {}} {130 0 0 0-2953 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}} {774 0 0 0-4608 {}} {772 0 0 0-4543 {}} {772 0 0 0-4471 {}} {774 0 0 0-4434 {}} {774 0 0 0-4382 {}} {772 0 0 0-4320 {}} {772 0 0 0-4256 {}} {774 0 0 0-4222 {}} {774 0 0 0-4170 {}} {772 0 0 0-4105 {}} {772 0 0 0-4025 {}} {774 0 0 0-3988 {}} {774 0 0 0-3936 {}} {772 0 0 0-3874 {}} {772 0 0 0-3810 {}} {774 0 0 0-3776 {}} {774 0 0 0-3724 {}} {772 0 0 0-3659 {}} {772 0 0 0-3587 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {130 0 0 0-3570 {}} {258 0 1.564 0-3587 {}} {258 0 1.564 0-3659 {}} {258 0 0 0-3724 {}} {258 0 0 0-3776 {}} {258 0 1.564 0-3810 {}} {258 0 1.564 0-3874 {}} {258 0 0 0-3936 {}} {258 0 0 0-3988 {}} {258 0 1.564 0-4025 {}} {258 0 1.564 0-4105 {}} {258 0 0 0-4170 {}} {258 0 0 0-4222 {}} {258 0 1.564 0-4256 {}} {258 0 1.564 0-4320 {}} {258 0 0 0-4382 {}} {258 0 0 0-4434 {}} {258 0 1.564 0-4471 {}} {258 0 1.564 0-4543 {}} {258 0 0 0-4608 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-3551) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-620 LOC {60 1.0 90 0.0 90 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-3544 {}} {130 0 0 0-2953 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3552 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3552) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-621 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-3552 {}} {259 0 1.564 0-3551 {}} {130 0 0 0-3544 {}} {258 0 1.564 0-3542 {}} {130 0 0 0-2953 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}} {774 0 0 0-4610 {}} {772 0 0 0-4545 {}} {772 0 0 0-4473 {}} {774 0 0 0-4436 {}} {774 0 0 0-4384 {}} {772 0 0 0-4322 {}} {772 0 0 0-4258 {}} {774 0 0 0-4224 {}} {774 0 0 0-4172 {}} {772 0 0 0-4107 {}} {772 0 0 0-4027 {}} {774 0 0 0-3990 {}} {774 0 0 0-3938 {}} {772 0 0 0-3876 {}} {772 0 0 0-3812 {}} {774 0 0 0-3778 {}} {774 0 0 0-3726 {}} {772 0 0 0-3661 {}} {772 0 0 0-3589 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {130 0 0 0-3570 {}} {258 0 1.564 0-3589 {}} {258 0 1.564 0-3661 {}} {258 0 0 0-3726 {}} {258 0 0 0-3778 {}} {258 0 1.564 0-3812 {}} {258 0 1.564 0-3876 {}} {258 0 0 0-3938 {}} {258 0 0 0-3990 {}} {258 0 1.564 0-4027 {}} {258 0 1.564 0-4107 {}} {258 0 0 0-4172 {}} {258 0 0 0-4224 {}} {258 0 1.564 0-4258 {}} {258 0 1.564 0-4322 {}} {258 0 0 0-4384 {}} {258 0 0 0-4436 {}} {258 0 1.564 0-4473 {}} {258 0 1.564 0-4545 {}} {258 0 0 0-4610 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-3553) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-622 LOC {60 1.0 90 0.0 90 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-3544 {}} {130 0 0 0-2953 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3554 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3554) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-623 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-3554 {}} {259 0 1.564 0-3553 {}} {130 0 0 0-3544 {}} {258 0 1.564 0-3542 {}} {130 0 0 0-2953 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}} {774 0 0 0-4612 {}} {772 0 0 0-4547 {}} {772 0 0 0-4475 {}} {774 0 0 0-4438 {}} {774 0 0 0-4386 {}} {772 0 0 0-4324 {}} {772 0 0 0-4260 {}} {774 0 0 0-4226 {}} {774 0 0 0-4174 {}} {772 0 0 0-4109 {}} {772 0 0 0-4029 {}} {774 0 0 0-3992 {}} {774 0 0 0-3940 {}} {772 0 0 0-3878 {}} {772 0 0 0-3814 {}} {774 0 0 0-3780 {}} {774 0 0 0-3728 {}} {772 0 0 0-3663 {}} {772 0 0 0-3591 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {130 0 0 0-3570 {}} {258 0 1.564 0-3591 {}} {258 0 1.564 0-3663 {}} {258 0 0 0-3728 {}} {258 0 0 0-3780 {}} {258 0 1.564 0-3814 {}} {258 0 1.564 0-3878 {}} {258 0 0 0-3940 {}} {258 0 0 0-3992 {}} {258 0 1.564 0-4029 {}} {258 0 1.564 0-4109 {}} {258 0 0 0-4174 {}} {258 0 0 0-4226 {}} {258 0 1.564 0-4260 {}} {258 0 1.564 0-4324 {}} {258 0 0 0-4386 {}} {258 0 0 0-4438 {}} {258 0 1.564 0-4475 {}} {258 0 1.564 0-4547 {}} {258 0 0 0-4612 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-3555) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-624 LOC {60 1.0 90 0.0 90 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-3544 {}} {130 0 0 0-2953 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3556 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3556) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-625 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-3556 {}} {259 0 1.564 0-3555 {}} {130 0 0 0-3544 {}} {258 0 1.564 0-3542 {}} {130 0 0 0-2953 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}} {774 0 0 0-4614 {}} {772 0 0 0-4549 {}} {772 0 0 0-4477 {}} {774 0 0 0-4440 {}} {774 0 0 0-4388 {}} {772 0 0 0-4326 {}} {772 0 0 0-4262 {}} {774 0 0 0-4228 {}} {774 0 0 0-4176 {}} {772 0 0 0-4111 {}} {772 0 0 0-4031 {}} {774 0 0 0-3994 {}} {774 0 0 0-3942 {}} {772 0 0 0-3880 {}} {772 0 0 0-3816 {}} {774 0 0 0-3782 {}} {774 0 0 0-3730 {}} {772 0 0 0-3665 {}} {772 0 0 0-3593 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {130 0 0 0-3570 {}} {258 0 1.564 0-3593 {}} {258 0 1.564 0-3665 {}} {258 0 0 0-3730 {}} {258 0 0 0-3782 {}} {258 0 1.564 0-3816 {}} {258 0 1.564 0-3880 {}} {258 0 0 0-3942 {}} {258 0 0 0-3994 {}} {258 0 1.564 0-4031 {}} {258 0 1.564 0-4111 {}} {258 0 0 0-4176 {}} {258 0 0 0-4228 {}} {258 0 1.564 0-4262 {}} {258 0 1.564 0-4326 {}} {258 0 0 0-4388 {}} {258 0 0 0-4440 {}} {258 0 1.564 0-4477 {}} {258 0 1.564 0-4549 {}} {258 0 0 0-4614 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-3557) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-626 LOC {60 1.0 90 0.0 90 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-3544 {}} {130 0 0 0-2953 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3558 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3558) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-627 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-3558 {}} {259 0 1.564 0-3557 {}} {130 0 0 0-3544 {}} {258 0 1.564 0-3542 {}} {130 0 0 0-2953 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}} {774 0 0 0-4616 {}} {772 0 0 0-4551 {}} {772 0 0 0-4479 {}} {774 0 0 0-4442 {}} {774 0 0 0-4390 {}} {772 0 0 0-4328 {}} {772 0 0 0-4264 {}} {774 0 0 0-4230 {}} {774 0 0 0-4178 {}} {772 0 0 0-4113 {}} {772 0 0 0-4033 {}} {774 0 0 0-3996 {}} {774 0 0 0-3944 {}} {772 0 0 0-3882 {}} {772 0 0 0-3818 {}} {774 0 0 0-3784 {}} {774 0 0 0-3732 {}} {772 0 0 0-3667 {}} {772 0 0 0-3595 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {130 0 0 0-3570 {}} {258 0 1.564 0-3595 {}} {258 0 1.564 0-3667 {}} {258 0 0 0-3732 {}} {258 0 0 0-3784 {}} {258 0 1.564 0-3818 {}} {258 0 1.564 0-3882 {}} {258 0 0 0-3944 {}} {258 0 0 0-3996 {}} {258 0 1.564 0-4033 {}} {258 0 1.564 0-4113 {}} {258 0 0 0-4178 {}} {258 0 0 0-4230 {}} {258 0 1.564 0-4264 {}} {258 0 1.564 0-4328 {}} {258 0 0 0-4390 {}} {258 0 0 0-4442 {}} {258 0 1.564 0-4479 {}} {258 0 1.564 0-4551 {}} {258 0 0 0-4616 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-3559) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-3)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-628 LOC {60 1.0 90 0.0 90 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-3544 {}} {130 0 0 0-2953 {}} {258 0 0 0-3428 {}}} SUCCS {{259 0 1.564 0-3560 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3560) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-629 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-3560 {}} {259 0 1.564 0-3559 {}} {130 0 0 0-3544 {}} {258 0 1.564 0-3542 {}} {130 0 0 0-2953 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}} {774 0 0 0-4618 {}} {772 0 0 0-4553 {}} {772 0 0 0-4481 {}} {774 0 0 0-4444 {}} {774 0 0 0-4392 {}} {772 0 0 0-4330 {}} {772 0 0 0-4266 {}} {774 0 0 0-4232 {}} {774 0 0 0-4180 {}} {772 0 0 0-4115 {}} {772 0 0 0-4035 {}} {774 0 0 0-3998 {}} {774 0 0 0-3946 {}} {772 0 0 0-3884 {}} {772 0 0 0-3820 {}} {774 0 0 0-3786 {}} {774 0 0 0-3734 {}} {772 0 0 0-3669 {}} {772 0 0 0-3597 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {130 0 0 0-3570 {}} {258 0 1.564 0-3597 {}} {258 0 1.564 0-3669 {}} {258 0 0 0-3734 {}} {258 0 0 0-3786 {}} {258 0 1.564 0-3820 {}} {258 0 1.564 0-3884 {}} {258 0 0 0-3946 {}} {258 0 0 0-3998 {}} {258 0 1.564 0-4035 {}} {258 0 1.564 0-4115 {}} {258 0 0 0-4180 {}} {258 0 0 0-4232 {}} {258 0 1.564 0-4266 {}} {258 0 1.564 0-4330 {}} {258 0 0 0-4392 {}} {258 0 0 0-4444 {}} {258 0 1.564 0-4481 {}} {258 0 1.564 0-4553 {}} {258 0 0 0-4618 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-3561) {AREA_SCORE {} NAME COMP_LOOP-3:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-630 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 111 0.9516125999999999} PREDS {{130 0 0 0-2953 {}}} SUCCS {{259 0 0 0-3562 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3562) {AREA_SCORE {} NAME COMP_LOOP-3:operator>><64,false>:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-631 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 111 0.9516125999999999} PREDS {{259 0 0 0-3561 {}} {130 0 0 0-2953 {}}} SUCCS {{259 0 0 0-3563 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3563) {AREA_SCORE {} NAME COMP_LOOP-3:operator>><64,false>:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-632 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 111 0.9516125999999999} PREDS {{259 0 0 0-3562 {}} {130 0 0 0-2953 {}}} SUCCS {{258 0 0 0-3567 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3564) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-633 LOC {60 1.0 63 0.0 63 0.0 63 0.0 111 0.9516125999999999} PREDS {{130 0 0 0-2953 {}} {774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3565 {}} {130 0 0 0-3570 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3565) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-634 LOC {60 1.0 63 0.0 63 0.0 111 0.9516125999999999} PREDS {{259 0 0 0-3564 {}} {130 0 0 0-2953 {}}} SUCCS {{259 0 0 0-3566 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3566) {AREA_SCORE {} NAME operator<<64,false>:conc#2 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-635 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 111 0.9516125999999999} PREDS {{259 0 0 0-3565 {}} {130 0 0 0-2953 {}}} SUCCS {{259 0 0 0-3567 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3567) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-3:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-636 LOC {61 0.0 63 0.9516125999999999 63 0.9516125999999999 63 0.9999999573717948 111 0.9999999573717948} PREDS {{259 0 0 0-3566 {}} {258 0 0 0-3563 {}} {130 0 0 0-2953 {}}} SUCCS {{259 0 0 0-3568 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3568) {AREA_SCORE {} NAME COMP_LOOP-3:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-637 LOC {61 0.0483874 63 1.0 63 1.0 111 1.0} PREDS {{259 0 0 0-3567 {}} {130 0 0 0-2953 {}}} SUCCS {{259 0 0 0-3569 {}} {130 0 0 0-3570 {}}} CYCLES {}}
set a(0-3569) {AREA_SCORE {} NAME COMP_LOOP-3:not#1 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-638 LOC {61 0.0483874 91 1.0 91 1.0 111 1.0} PREDS {{259 0 0 0-3568 {}} {130 0 0 0-2953 {}}} SUCCS {{259 0 0 0-3570 {}}} CYCLES {}}
set a(0-3570) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-639 LOC {89 0.0062499999999999995 91 1.0 91 1.0 111 1.0} PREDS {{259 0 0 0-3569 {}} {130 0 0 0-3568 {}} {130 0 0 0-3567 {}} {130 0 0 0-3566 {}} {130 0 0 0-3565 {}} {130 0 0 0-3564 {}} {130 0 0 0-3563 {}} {130 0 0 0-3562 {}} {130 0 0 0-3561 {}} {130 0 0 0-3560 {}} {130 0 0 0-3559 {}} {130 0 0 0-3558 {}} {130 0 0 0-3557 {}} {130 0 0 0-3556 {}} {130 0 0 0-3555 {}} {130 0 0 0-3554 {}} {130 0 0 0-3553 {}} {130 0 0 0-3552 {}} {130 0 0 0-3551 {}} {130 0 0 0-3550 {}} {130 0 0 0-3549 {}} {130 0 0 0-3548 {}} {130 0 0 0-3547 {}} {130 0 0 0-3546 {}} {130 0 0 0-3545 {}} {130 0 0 0-3543 {}} {130 0 0 0-3542 {}} {130 0 0 0-3540 {}} {130 0 0 0-3539 {}} {130 0 0 0-3538 {}} {130 0 0 0-3537 {}} {130 0 0 0-3536 {}} {130 0 0 0-3534 {}} {130 0 0 0-3533 {}} {130 0 0 0-3532 {}} {130 0 0 0-3531 {}} {130 0 0 0-2953 {}}} SUCCS {{128 0 0 0-3720 {}} {128 0 0 0-3722 {}} {128 0 0 0-3724 {}} {128 0 0 0-3726 {}} {128 0 0 0-3728 {}} {128 0 0 0-3730 {}} {128 0 0 0-3732 {}} {128 0 0 0-3734 {}} {128 0 0 0-3738 {}} {128 0 0 0-3739 {}} {128 0 0 0-3740 {}} {64 0 0 0-2954 {}}} CYCLES {}}
set a(0-3571) {AREA_SCORE {} NAME COMP_LOOP:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-640 LOC {0 1.0 1 0.0 1 0.0 1 0.0 97 0.7945032249999999} PREDS {} SUCCS {{259 0 0 0-3572 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3572) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-641 LOC {0 1.0 1 0.0 1 0.0 97 0.7945032249999999} PREDS {{259 0 0 0-3571 {}}} SUCCS {{258 0 0 0-3576 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3573) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-642 LOC {0 1.0 1 0.0 1 0.0 1 0.0 97 0.7945032249999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3574 {}} {130 0 0 0-2954 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3574) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-643 LOC {0 1.0 1 0.0 1 0.0 97 0.7945032249999999} PREDS {{259 0 0 0-3573 {}}} SUCCS {{259 0 0 0-3575 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3575) {AREA_SCORE {} NAME COMP_LOOP:conc#10 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-644 LOC {0 1.0 1 0.965384625 1 0.965384625 97 0.7945032249999999} PREDS {{259 0 0 0-3574 {}}} SUCCS {{259 0 0 0-3576 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3576) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 2 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {0.55 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-645 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 97 0.8291185471153846} PREDS {{259 0 0 0-3575 {}} {258 0 0 0-3572 {}}} SUCCS {{259 0 0 0-3577 {}} {258 0 0 0-3582 {}} {258 0 0 0-3584 {}} {258 0 0 0-3586 {}} {258 0 0 0-3588 {}} {258 0 0 0-3590 {}} {258 0 0 0-3592 {}} {258 0 0 0-3594 {}} {258 0 0 0-3596 {}} {258 0 0 0-3598 {}} {258 0 0 0-3599 {}} {258 0 0 0-3605 {}} {258 0 0 0-3606 {}} {258 0 0 0-3609 {}} {258 0 0 0-3610 {}} {258 0 0 0-3615 {}} {258 0 0 0-3618 {}} {258 0 0 0-3621 {}} {258 0 0 0-3622 {}} {258 0 0 0-3627 {}} {258 0 0 0-3630 {}} {258 0 0 0-3633 {}} {258 0 0 0-3634 {}} {258 0 0 0-3639 {}} {258 0 0 0-3640 {}} {258 0 0 0-3714 {}} {258 0 0 0-3719 {}} {258 0 0 0-3721 {}} {258 0 0 0-3723 {}} {258 0 0 0-3725 {}} {258 0 0 0-3727 {}} {258 0 0 0-3729 {}} {258 0 0 0-3731 {}} {258 0 0 0-3733 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3577) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-646 LOC {1 0.034615375 1 1.0 1 1.0 97 0.8291185999999999} PREDS {{259 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3580 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3578) {AREA_SCORE {} NAME COMP_LOOP:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-647 LOC {0 1.0 1 0.0 1 0.0 1 0.0 97 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-3579 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3579) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-648 LOC {0 1.0 1 0.0 1 0.0 97 0.8291185999999999} PREDS {{259 0 0 0-3578 {}}} SUCCS {{259 0 0 0-3580 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3580) {AREA_SCORE {} NAME COMP_LOOP:conc#94 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-649 LOC {1 0.034615375 1 1.0 1 1.0 97 0.8291185999999999} PREDS {{259 0 0 0-3579 {}} {258 0 0 0-3577 {}}} SUCCS {{259 0 0 0-3581 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3581) {AREA_SCORE {} NAME COMP_LOOP:switch#4 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-650 LOC {1 0.034615375 1 1.0 1 1.0 97 0.8291185999999999} PREDS {{259 0 0 0-3580 {}}} SUCCS {{146 0 0 0-3582 {}} {146 0 0 0-3583 {}} {146 0 0 0-3584 {}} {146 0 0 0-3585 {}} {146 0 0 0-3586 {}} {146 0 0 0-3587 {}} {146 0 0 0-3588 {}} {146 0 0 0-3589 {}} {146 0 0 0-3590 {}} {146 0 0 0-3591 {}} {146 0 0 0-3592 {}} {146 0 0 0-3593 {}} {146 0 0 0-3594 {}} {146 0 0 0-3595 {}} {146 0 0 0-3596 {}} {146 0 0 0-3597 {}}} CYCLES {}}
set a(0-3582) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-651 LOC {1 0.034615375 91 0.0 91 0.0 97 0.8291185999999999} PREDS {{146 0 0 0-3581 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3583 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3583) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-652 LOC {89 1.0 91 0.9415 91 1.0 92 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3582 {}} {146 0 0 0-3581 {}} {258 0 1.564 0-3546 {}} {258 0 1.564 0-3494 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}} {774 0 1.564 0-4430 {}} {774 0 1.564 0-4378 {}} {774 0 1.564 0-4218 {}} {774 0 1.564 0-4166 {}} {774 0 1.564 0-3984 {}} {774 0 1.564 0-3932 {}} {774 0 1.564 0-3772 {}} {774 0 1.564 0-3720 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {772 0 0 0-3494 {}} {772 0 0 0-3546 {}} {258 0 0 0-3644 {}} {256 0 0 0-3720 {}} {130 0 0 0-2954 {}} {256 0 0 0-3772 {}} {256 0 0 0-3932 {}} {256 0 0 0-3984 {}} {256 0 0 0-4166 {}} {256 0 0 0-4218 {}} {256 0 0 0-4378 {}} {256 0 0 0-4430 {}} {256 0 0 0-4604 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-3584) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-653 LOC {1 0.034615375 91 0.0 91 0.0 97 0.8291185999999999} PREDS {{146 0 0 0-3581 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3585 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3585) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-654 LOC {89 1.0 91 0.9415 91 1.0 92 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3584 {}} {146 0 0 0-3581 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}} {774 0 1.564 0-4432 {}} {774 0 1.564 0-4380 {}} {774 0 1.564 0-4220 {}} {774 0 1.564 0-4168 {}} {774 0 1.564 0-3986 {}} {774 0 1.564 0-3934 {}} {774 0 1.564 0-3774 {}} {774 0 1.564 0-3722 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {772 0 0 0-3496 {}} {772 0 0 0-3548 {}} {258 0 0 0-3644 {}} {256 0 0 0-3722 {}} {130 0 0 0-2954 {}} {256 0 0 0-3774 {}} {256 0 0 0-3934 {}} {256 0 0 0-3986 {}} {256 0 0 0-4168 {}} {256 0 0 0-4220 {}} {256 0 0 0-4380 {}} {256 0 0 0-4432 {}} {256 0 0 0-4606 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-3586) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-655 LOC {1 0.034615375 91 0.0 91 0.0 97 0.8291185999999999} PREDS {{146 0 0 0-3581 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3587 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3587) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-656 LOC {89 1.0 91 0.9415 91 1.0 92 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3586 {}} {146 0 0 0-3581 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}} {774 0 1.564 0-4434 {}} {774 0 1.564 0-4382 {}} {774 0 1.564 0-4222 {}} {774 0 1.564 0-4170 {}} {774 0 1.564 0-3988 {}} {774 0 1.564 0-3936 {}} {774 0 1.564 0-3776 {}} {774 0 1.564 0-3724 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {772 0 0 0-3498 {}} {772 0 0 0-3550 {}} {258 0 0 0-3644 {}} {256 0 0 0-3724 {}} {130 0 0 0-2954 {}} {256 0 0 0-3776 {}} {256 0 0 0-3936 {}} {256 0 0 0-3988 {}} {256 0 0 0-4170 {}} {256 0 0 0-4222 {}} {256 0 0 0-4382 {}} {256 0 0 0-4434 {}} {256 0 0 0-4608 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-3588) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-657 LOC {1 0.034615375 91 0.0 91 0.0 97 0.8291185999999999} PREDS {{146 0 0 0-3581 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3589 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3589) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-658 LOC {89 1.0 91 0.9415 91 1.0 92 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3588 {}} {146 0 0 0-3581 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}} {774 0 1.564 0-4436 {}} {774 0 1.564 0-4384 {}} {774 0 1.564 0-4224 {}} {774 0 1.564 0-4172 {}} {774 0 1.564 0-3990 {}} {774 0 1.564 0-3938 {}} {774 0 1.564 0-3778 {}} {774 0 1.564 0-3726 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {772 0 0 0-3500 {}} {772 0 0 0-3552 {}} {258 0 0 0-3644 {}} {256 0 0 0-3726 {}} {130 0 0 0-2954 {}} {256 0 0 0-3778 {}} {256 0 0 0-3938 {}} {256 0 0 0-3990 {}} {256 0 0 0-4172 {}} {256 0 0 0-4224 {}} {256 0 0 0-4384 {}} {256 0 0 0-4436 {}} {256 0 0 0-4610 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-3590) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-659 LOC {1 0.034615375 91 0.0 91 0.0 97 0.8291185999999999} PREDS {{146 0 0 0-3581 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3591 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3591) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-660 LOC {89 1.0 91 0.9415 91 1.0 92 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3590 {}} {146 0 0 0-3581 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}} {774 0 1.564 0-4438 {}} {774 0 1.564 0-4386 {}} {774 0 1.564 0-4226 {}} {774 0 1.564 0-4174 {}} {774 0 1.564 0-3992 {}} {774 0 1.564 0-3940 {}} {774 0 1.564 0-3780 {}} {774 0 1.564 0-3728 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {772 0 0 0-3502 {}} {772 0 0 0-3554 {}} {258 0 0 0-3644 {}} {256 0 0 0-3728 {}} {130 0 0 0-2954 {}} {256 0 0 0-3780 {}} {256 0 0 0-3940 {}} {256 0 0 0-3992 {}} {256 0 0 0-4174 {}} {256 0 0 0-4226 {}} {256 0 0 0-4386 {}} {256 0 0 0-4438 {}} {256 0 0 0-4612 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-3592) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-661 LOC {1 0.034615375 91 0.0 91 0.0 97 0.8291185999999999} PREDS {{146 0 0 0-3581 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3593 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3593) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-662 LOC {89 1.0 91 0.9415 91 1.0 92 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3592 {}} {146 0 0 0-3581 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}} {774 0 1.564 0-4440 {}} {774 0 1.564 0-4388 {}} {774 0 1.564 0-4228 {}} {774 0 1.564 0-4176 {}} {774 0 1.564 0-3994 {}} {774 0 1.564 0-3942 {}} {774 0 1.564 0-3782 {}} {774 0 1.564 0-3730 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {772 0 0 0-3504 {}} {772 0 0 0-3556 {}} {258 0 0 0-3644 {}} {256 0 0 0-3730 {}} {130 0 0 0-2954 {}} {256 0 0 0-3782 {}} {256 0 0 0-3942 {}} {256 0 0 0-3994 {}} {256 0 0 0-4176 {}} {256 0 0 0-4228 {}} {256 0 0 0-4388 {}} {256 0 0 0-4440 {}} {256 0 0 0-4614 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-3594) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-663 LOC {1 0.034615375 91 0.0 91 0.0 97 0.8291185999999999} PREDS {{146 0 0 0-3581 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3595 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3595) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-664 LOC {89 1.0 91 0.9415 91 1.0 92 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3594 {}} {146 0 0 0-3581 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}} {774 0 1.564 0-4442 {}} {774 0 1.564 0-4390 {}} {774 0 1.564 0-4230 {}} {774 0 1.564 0-4178 {}} {774 0 1.564 0-3996 {}} {774 0 1.564 0-3944 {}} {774 0 1.564 0-3784 {}} {774 0 1.564 0-3732 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {772 0 0 0-3506 {}} {772 0 0 0-3558 {}} {258 0 0 0-3644 {}} {256 0 0 0-3732 {}} {130 0 0 0-2954 {}} {256 0 0 0-3784 {}} {256 0 0 0-3944 {}} {256 0 0 0-3996 {}} {256 0 0 0-4178 {}} {256 0 0 0-4230 {}} {256 0 0 0-4390 {}} {256 0 0 0-4442 {}} {256 0 0 0-4616 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-3596) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-665 LOC {1 0.034615375 91 0.0 91 0.0 97 0.8291185999999999} PREDS {{146 0 0 0-3581 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3597 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3597) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-666 LOC {89 1.0 91 0.9415 91 1.0 92 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3596 {}} {146 0 0 0-3581 {}} {258 0 1.564 0-3560 {}} {258 0 1.564 0-3508 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}} {774 0 1.564 0-4444 {}} {774 0 1.564 0-4392 {}} {774 0 1.564 0-4232 {}} {774 0 1.564 0-4180 {}} {774 0 1.564 0-3998 {}} {774 0 1.564 0-3946 {}} {774 0 1.564 0-3786 {}} {774 0 1.564 0-3734 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {772 0 0 0-3508 {}} {772 0 0 0-3560 {}} {258 0 0 0-3644 {}} {256 0 0 0-3734 {}} {130 0 0 0-2954 {}} {256 0 0 0-3786 {}} {256 0 0 0-3946 {}} {256 0 0 0-3998 {}} {256 0 0 0-4180 {}} {256 0 0 0-4232 {}} {256 0 0 0-4392 {}} {256 0 0 0-4444 {}} {256 0 0 0-4618 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-3598) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-667 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3602 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3599) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-668 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3602 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3600) {AREA_SCORE {} NAME COMP_LOOP:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-669 LOC {0 1.0 1 0.0 1 0.0 1 0.0 98 0.5036969} PREDS {} SUCCS {{259 0 0 0-3601 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3601) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-670 LOC {0 1.0 1 0.0 1 0.0 98 0.5036969} PREDS {{259 0 0 0-3600 {}}} SUCCS {{259 0 0 0-3602 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3602) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#8 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-671 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{259 0 0 0-3601 {}} {258 0 0 0-3599 {}} {258 0 0 0-3598 {}}} SUCCS {{258 0 0 0-3644 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3603) {AREA_SCORE {} NAME COMP_LOOP:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-672 LOC {0 1.0 92 0.0 92 0.0 92 0.0 98 0.5036969} PREDS {} SUCCS {{259 0 0 0-3604 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3604) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-673 LOC {0 1.0 92 0.0 92 0.0 98 0.5036969} PREDS {{259 0 0 0-3603 {}}} SUCCS {{258 0 0 0-3608 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3605) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-674 LOC {1 0.034615375 92 0.0 92 0.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3607 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3606) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-675 LOC {1 0.034615375 92 0.0 92 0.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{259 0 0 0-3607 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3607) {AREA_SCORE {} NAME COMP_LOOP:nor#25 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-676 LOC {1 0.034615375 92 0.0 92 0.0 98 0.5036969} PREDS {{259 0 0 0-3606 {}} {258 0 0 0-3605 {}}} SUCCS {{259 0 0 0-3608 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3608) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#56 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-677 LOC {1 0.034615375 92 0.0 92 0.0 98 0.5036969} PREDS {{259 0 0 0-3607 {}} {258 0 0 0-3604 {}}} SUCCS {{258 0 0 0-3644 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3609) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-678 LOC {1 0.034615375 92 0.0 92 0.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3614 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3610) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-679 LOC {1 0.034615375 92 0.0 92 0.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3613 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3611) {AREA_SCORE {} NAME COMP_LOOP:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-680 LOC {0 1.0 92 0.0 92 0.0 92 0.0 98 0.5036969} PREDS {} SUCCS {{259 0 0 0-3612 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3612) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-681 LOC {0 1.0 92 0.0 92 0.0 98 0.5036969} PREDS {{259 0 0 0-3611 {}}} SUCCS {{259 0 0 0-3613 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3613) {AREA_SCORE {} NAME COMP_LOOP:nor#26 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-682 LOC {1 0.034615375 92 0.0 92 0.0 98 0.5036969} PREDS {{259 0 0 0-3612 {}} {258 0 0 0-3610 {}}} SUCCS {{259 0 0 0-3614 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3614) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#57 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-683 LOC {1 0.034615375 92 0.0 92 0.0 98 0.5036969} PREDS {{259 0 0 0-3613 {}} {258 0 0 0-3609 {}}} SUCCS {{258 0 0 0-3644 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3615) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-684 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3620 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3616) {AREA_SCORE {} NAME COMP_LOOP:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-685 LOC {0 1.0 6 0.0 6 0.0 6 0.0 98 0.5036969} PREDS {} SUCCS {{259 0 0 0-3617 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3617) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-686 LOC {0 1.0 6 0.0 6 0.0 98 0.5036969} PREDS {{259 0 0 0-3616 {}}} SUCCS {{258 0 0 0-3620 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3618) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-687 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{259 0 0 0-3619 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3619) {AREA_SCORE {} NAME COMP_LOOP:not#56 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-688 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{259 0 0 0-3618 {}}} SUCCS {{259 0 0 0-3620 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3620) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#58 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-689 LOC {1 0.034615375 6 0.0 6 0.0 98 0.5036969} PREDS {{259 0 0 0-3619 {}} {258 0 0 0-3617 {}} {258 0 0 0-3615 {}}} SUCCS {{258 0 0 0-3644 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3621) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-690 LOC {1 0.034615375 92 0.0 92 0.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3626 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3622) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-691 LOC {1 0.034615375 92 0.0 92 0.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3625 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3623) {AREA_SCORE {} NAME COMP_LOOP:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-692 LOC {0 1.0 92 0.0 92 0.0 92 0.0 98 0.5036969} PREDS {} SUCCS {{259 0 0 0-3624 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3624) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-693 LOC {0 1.0 92 0.0 92 0.0 98 0.5036969} PREDS {{259 0 0 0-3623 {}}} SUCCS {{259 0 0 0-3625 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3625) {AREA_SCORE {} NAME COMP_LOOP:nor#27 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-694 LOC {1 0.034615375 92 0.0 92 0.0 98 0.5036969} PREDS {{259 0 0 0-3624 {}} {258 0 0 0-3622 {}}} SUCCS {{259 0 0 0-3626 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3626) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#59 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-695 LOC {1 0.034615375 92 0.0 92 0.0 98 0.5036969} PREDS {{259 0 0 0-3625 {}} {258 0 0 0-3621 {}}} SUCCS {{258 0 0 0-3644 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3627) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-696 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3632 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3628) {AREA_SCORE {} NAME COMP_LOOP:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-697 LOC {0 1.0 1 0.0 1 0.0 1 0.0 98 0.5036969} PREDS {} SUCCS {{259 0 0 0-3629 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3629) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-698 LOC {0 1.0 1 0.0 1 0.0 98 0.5036969} PREDS {{259 0 0 0-3628 {}}} SUCCS {{258 0 0 0-3632 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3630) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-699 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{259 0 0 0-3631 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3631) {AREA_SCORE {} NAME COMP_LOOP:not#57 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-700 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{259 0 0 0-3630 {}}} SUCCS {{259 0 0 0-3632 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3632) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#60 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-701 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{259 0 0 0-3631 {}} {258 0 0 0-3629 {}} {258 0 0 0-3627 {}}} SUCCS {{258 0 0 0-3644 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3633) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-702 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3638 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3634) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-703 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3638 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3635) {AREA_SCORE {} NAME COMP_LOOP:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-704 LOC {0 1.0 23 0.0 23 0.0 23 0.0 98 0.5036969} PREDS {} SUCCS {{259 0 0 0-3636 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3636) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-705 LOC {0 1.0 23 0.0 23 0.0 98 0.5036969} PREDS {{259 0 0 0-3635 {}}} SUCCS {{259 0 0 0-3637 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3637) {AREA_SCORE {} NAME COMP_LOOP:not#58 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-706 LOC {1 0.0 23 0.0 23 0.0 98 0.5036969} PREDS {{259 0 0 0-3636 {}}} SUCCS {{259 0 0 0-3638 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3638) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#61 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-707 LOC {1 0.034615375 23 0.0 23 0.0 98 0.5036969} PREDS {{259 0 0 0-3637 {}} {258 0 0 0-3634 {}} {258 0 0 0-3633 {}}} SUCCS {{258 0 0 0-3644 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3639) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-708 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3643 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3640) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(1-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-709 LOC {1 0.034615375 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3643 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3641) {AREA_SCORE {} NAME COMP_LOOP:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-710 LOC {0 1.0 24 0.0 24 0.0 24 0.0 98 0.5036969} PREDS {} SUCCS {{259 0 0 0-3642 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3642) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-711 LOC {0 1.0 24 0.0 24 0.0 98 0.5036969} PREDS {{259 0 0 0-3641 {}}} SUCCS {{259 0 0 0-3643 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3643) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#62 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-712 LOC {1 0.034615375 24 0.0 24 0.0 98 0.5036969} PREDS {{259 0 0 0-3642 {}} {258 0 0 0-3640 {}} {258 0 0 0-3639 {}}} SUCCS {{259 0 0 0-3644 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3644) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#4 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-713 LOC {90 0.094375 92 0.9511217999999999 92 0.9511217999999999 92 0.999999942628205 98 0.5525750426282051} PREDS {{259 0 0 0-3643 {}} {258 0 0 0-3638 {}} {258 0 0 0-3632 {}} {258 0 0 0-3626 {}} {258 0 0 0-3620 {}} {258 0 0 0-3614 {}} {258 0 0 0-3608 {}} {258 0 0 0-3602 {}} {258 0 0 0-3597 {}} {258 0 0 0-3595 {}} {258 0 0 0-3593 {}} {258 0 0 0-3591 {}} {258 0 0 0-3589 {}} {258 0 0 0-3587 {}} {258 0 0 0-3585 {}} {258 0 0 0-3583 {}} {258 0 0 0-3096 {}} {258 0 0 0-3095 {}} {258 0 0 0-3094 {}} {258 0 0 0-3093 {}} {258 0 0 0-3092 {}} {258 0 0 0-3091 {}} {258 0 0 0-3090 {}} {258 0 0 0-3089 {}}} SUCCS {{258 0 0 0-3709 {}} {130 0 0 0-2954 {}} {258 0 0 0-3758 {}}} CYCLES {}}
set a(0-3645) {AREA_SCORE {} NAME operator+<64,false>:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-714 LOC {0 1.0 1 0.0 1 0.0 1 0.0 97 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-3646 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3646) {AREA_SCORE {} NAME COMP_LOOP-3:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-715 LOC {0 1.0 1 0.0 1 0.0 97 0.7769290999999999} PREDS {{259 0 0 0-3645 {}}} SUCCS {{258 0 0 0-3651 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3647) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-716 LOC {0 1.0 1 0.0 1 0.0 1 0.0 97 0.7769290999999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3648 {}} {130 0 0 0-2954 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3648) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-717 LOC {0 1.0 1 0.0 1 0.0 97 0.7769290999999999} PREDS {{259 0 0 0-3647 {}}} SUCCS {{259 0 0 0-3649 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3649) {AREA_SCORE {} NAME COMP_LOOP:conc#11 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-718 LOC {0 1.0 1 0.9478105 1 0.9478105 97 0.7769290999999999} PREDS {{259 0 0 0-3648 {}}} SUCCS {{258 0 0 0-3651 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3650) {AREA_SCORE {} NAME COMP_LOOP-3:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-719 LOC {0 1.0 1 0.9478105 1 0.9478105 97 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-3651 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3651) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 8 NAME COMP_LOOP-3:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-720 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 97 0.8291185407051281} PREDS {{259 0 0 0-3650 {}} {258 0 0 0-3649 {}} {258 0 0 0-3646 {}}} SUCCS {{259 0 0 0-3652 {}} {258 0 0 0-3654 {}} {258 0 0 0-3656 {}} {258 0 0 0-3658 {}} {258 0 0 0-3660 {}} {258 0 0 0-3662 {}} {258 0 0 0-3664 {}} {258 0 0 0-3666 {}} {258 0 0 0-3668 {}} {258 0 0 0-3670 {}} {258 0 0 0-3671 {}} {258 0 0 0-3672 {}} {258 0 0 0-3674 {}} {258 0 0 0-3675 {}} {258 0 0 0-3676 {}} {258 0 0 0-3679 {}} {258 0 0 0-3680 {}} {258 0 0 0-3681 {}} {258 0 0 0-3684 {}} {258 0 0 0-3685 {}} {258 0 0 0-3686 {}} {258 0 0 0-3689 {}} {258 0 0 0-3690 {}} {258 0 0 0-3691 {}} {258 0 0 0-3694 {}} {258 0 0 0-3695 {}} {258 0 0 0-3696 {}} {258 0 0 0-3699 {}} {258 0 0 0-3700 {}} {258 0 0 0-3701 {}} {258 0 0 0-3704 {}} {258 0 0 0-3705 {}} {258 0 0 0-3706 {}} {130 0 0 0-2954 {}} {258 0 0 0-3769 {}} {258 0 0 0-3771 {}} {258 0 0 0-3773 {}} {258 0 0 0-3775 {}} {258 0 0 0-3777 {}} {258 0 0 0-3779 {}} {258 0 0 0-3781 {}} {258 0 0 0-3783 {}} {258 0 0 0-3785 {}}} CYCLES {}}
set a(0-3652) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-721 LOC {1 0.0521895 1 1.0 1 1.0 97 0.8291185999999999} PREDS {{259 0 0 0-3651 {}}} SUCCS {{259 0 0 0-3653 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3653) {AREA_SCORE {} NAME COMP_LOOP:switch#5 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-722 LOC {1 0.0521895 1 1.0 1 1.0 97 0.8291185999999999} PREDS {{259 0 0 0-3652 {}}} SUCCS {{146 0 0 0-3654 {}} {146 0 0 0-3655 {}} {146 0 0 0-3656 {}} {146 0 0 0-3657 {}} {146 0 0 0-3658 {}} {146 0 0 0-3659 {}} {146 0 0 0-3660 {}} {146 0 0 0-3661 {}} {146 0 0 0-3662 {}} {146 0 0 0-3663 {}} {146 0 0 0-3664 {}} {146 0 0 0-3665 {}} {146 0 0 0-3666 {}} {146 0 0 0-3667 {}} {146 0 0 0-3668 {}} {146 0 0 0-3669 {}}} CYCLES {}}
set a(0-3654) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-723 LOC {1 0.0521895 92 0.8291185999999999 92 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-3653 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3655 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3655) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-724 LOC {89 1.0 92 0.9415 92 1.0 93 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3654 {}} {146 0 0 0-3653 {}} {258 0 1.564 0-3546 {}} {258 0 1.564 0-3494 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}} {774 0 1.564 0-4430 {}} {774 0 1.564 0-4378 {}} {774 0 1.564 0-4218 {}} {774 0 1.564 0-4166 {}} {774 0 1.564 0-3984 {}} {774 0 1.564 0-3932 {}} {774 0 1.564 0-3772 {}} {774 0 1.564 0-3720 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {772 0 0 0-3494 {}} {772 0 0 0-3546 {}} {258 0 0 0-3708 {}} {256 0 0 0-3720 {}} {130 0 0 0-2954 {}} {256 0 0 0-3772 {}} {256 0 0 0-3932 {}} {256 0 0 0-3984 {}} {256 0 0 0-4166 {}} {256 0 0 0-4218 {}} {256 0 0 0-4378 {}} {256 0 0 0-4430 {}} {256 0 0 0-4604 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-3656) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-725 LOC {1 0.0521895 92 0.8291185999999999 92 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-3653 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3657 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3657) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-726 LOC {89 1.0 92 0.9415 92 1.0 93 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3656 {}} {146 0 0 0-3653 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}} {774 0 1.564 0-4432 {}} {774 0 1.564 0-4380 {}} {774 0 1.564 0-4220 {}} {774 0 1.564 0-4168 {}} {774 0 1.564 0-3986 {}} {774 0 1.564 0-3934 {}} {774 0 1.564 0-3774 {}} {774 0 1.564 0-3722 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {772 0 0 0-3496 {}} {772 0 0 0-3548 {}} {258 0 0 0-3708 {}} {256 0 0 0-3722 {}} {130 0 0 0-2954 {}} {256 0 0 0-3774 {}} {256 0 0 0-3934 {}} {256 0 0 0-3986 {}} {256 0 0 0-4168 {}} {256 0 0 0-4220 {}} {256 0 0 0-4380 {}} {256 0 0 0-4432 {}} {256 0 0 0-4606 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-3658) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-727 LOC {1 0.0521895 92 0.8291185999999999 92 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-3653 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3659 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3659) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-728 LOC {89 1.0 92 0.9415 92 1.0 93 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3658 {}} {146 0 0 0-3653 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}} {774 0 1.564 0-4434 {}} {774 0 1.564 0-4382 {}} {774 0 1.564 0-4222 {}} {774 0 1.564 0-4170 {}} {774 0 1.564 0-3988 {}} {774 0 1.564 0-3936 {}} {774 0 1.564 0-3776 {}} {774 0 1.564 0-3724 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {772 0 0 0-3498 {}} {772 0 0 0-3550 {}} {258 0 0 0-3708 {}} {256 0 0 0-3724 {}} {130 0 0 0-2954 {}} {256 0 0 0-3776 {}} {256 0 0 0-3936 {}} {256 0 0 0-3988 {}} {256 0 0 0-4170 {}} {256 0 0 0-4222 {}} {256 0 0 0-4382 {}} {256 0 0 0-4434 {}} {256 0 0 0-4608 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-3660) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-729 LOC {1 0.0521895 92 0.8291185999999999 92 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-3653 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3661 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3661) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-730 LOC {89 1.0 92 0.9415 92 1.0 93 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3660 {}} {146 0 0 0-3653 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}} {774 0 1.564 0-4436 {}} {774 0 1.564 0-4384 {}} {774 0 1.564 0-4224 {}} {774 0 1.564 0-4172 {}} {774 0 1.564 0-3990 {}} {774 0 1.564 0-3938 {}} {774 0 1.564 0-3778 {}} {774 0 1.564 0-3726 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {772 0 0 0-3500 {}} {772 0 0 0-3552 {}} {258 0 0 0-3708 {}} {256 0 0 0-3726 {}} {130 0 0 0-2954 {}} {256 0 0 0-3778 {}} {256 0 0 0-3938 {}} {256 0 0 0-3990 {}} {256 0 0 0-4172 {}} {256 0 0 0-4224 {}} {256 0 0 0-4384 {}} {256 0 0 0-4436 {}} {256 0 0 0-4610 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-3662) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-731 LOC {1 0.0521895 92 0.8291185999999999 92 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-3653 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3663 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3663) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-732 LOC {89 1.0 92 0.9415 92 1.0 93 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3662 {}} {146 0 0 0-3653 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}} {774 0 1.564 0-4438 {}} {774 0 1.564 0-4386 {}} {774 0 1.564 0-4226 {}} {774 0 1.564 0-4174 {}} {774 0 1.564 0-3992 {}} {774 0 1.564 0-3940 {}} {774 0 1.564 0-3780 {}} {774 0 1.564 0-3728 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {772 0 0 0-3502 {}} {772 0 0 0-3554 {}} {258 0 0 0-3708 {}} {256 0 0 0-3728 {}} {130 0 0 0-2954 {}} {256 0 0 0-3780 {}} {256 0 0 0-3940 {}} {256 0 0 0-3992 {}} {256 0 0 0-4174 {}} {256 0 0 0-4226 {}} {256 0 0 0-4386 {}} {256 0 0 0-4438 {}} {256 0 0 0-4612 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-3664) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-733 LOC {1 0.0521895 92 0.8291185999999999 92 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-3653 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3665 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3665) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-734 LOC {89 1.0 92 0.9415 92 1.0 93 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3664 {}} {146 0 0 0-3653 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}} {774 0 1.564 0-4440 {}} {774 0 1.564 0-4388 {}} {774 0 1.564 0-4228 {}} {774 0 1.564 0-4176 {}} {774 0 1.564 0-3994 {}} {774 0 1.564 0-3942 {}} {774 0 1.564 0-3782 {}} {774 0 1.564 0-3730 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {772 0 0 0-3504 {}} {772 0 0 0-3556 {}} {258 0 0 0-3708 {}} {256 0 0 0-3730 {}} {130 0 0 0-2954 {}} {256 0 0 0-3782 {}} {256 0 0 0-3942 {}} {256 0 0 0-3994 {}} {256 0 0 0-4176 {}} {256 0 0 0-4228 {}} {256 0 0 0-4388 {}} {256 0 0 0-4440 {}} {256 0 0 0-4614 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-3666) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-735 LOC {1 0.0521895 92 0.8291185999999999 92 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-3653 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3667 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3667) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-736 LOC {89 1.0 92 0.9415 92 1.0 93 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3666 {}} {146 0 0 0-3653 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}} {774 0 1.564 0-4442 {}} {774 0 1.564 0-4390 {}} {774 0 1.564 0-4230 {}} {774 0 1.564 0-4178 {}} {774 0 1.564 0-3996 {}} {774 0 1.564 0-3944 {}} {774 0 1.564 0-3784 {}} {774 0 1.564 0-3732 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {772 0 0 0-3506 {}} {772 0 0 0-3558 {}} {258 0 0 0-3708 {}} {256 0 0 0-3732 {}} {130 0 0 0-2954 {}} {256 0 0 0-3784 {}} {256 0 0 0-3944 {}} {256 0 0 0-3996 {}} {256 0 0 0-4178 {}} {256 0 0 0-4230 {}} {256 0 0 0-4390 {}} {256 0 0 0-4442 {}} {256 0 0 0-4616 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-3668) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-737 LOC {1 0.0521895 92 0.8291185999999999 92 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-3653 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3669 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3669) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-738 LOC {89 1.0 92 0.9415 92 1.0 93 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-3668 {}} {146 0 0 0-3653 {}} {258 0 1.564 0-3560 {}} {258 0 1.564 0-3508 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}} {774 0 1.564 0-4444 {}} {774 0 1.564 0-4392 {}} {774 0 1.564 0-4232 {}} {774 0 1.564 0-4180 {}} {774 0 1.564 0-3998 {}} {774 0 1.564 0-3946 {}} {774 0 1.564 0-3786 {}} {774 0 1.564 0-3734 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {772 0 0 0-3508 {}} {772 0 0 0-3560 {}} {258 0 0 0-3708 {}} {256 0 0 0-3734 {}} {130 0 0 0-2954 {}} {256 0 0 0-3786 {}} {256 0 0 0-3946 {}} {256 0 0 0-3998 {}} {256 0 0 0-4180 {}} {256 0 0 0-4232 {}} {256 0 0 0-4392 {}} {256 0 0 0-4444 {}} {256 0 0 0-4618 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-3670) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-739 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3673 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3671) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-740 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3673 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3672) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-741 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{259 0 0 0-3673 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3673) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#9 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-742 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{259 0 0 0-3672 {}} {258 0 0 0-3671 {}} {258 0 0 0-3670 {}}} SUCCS {{258 0 0 0-3708 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3674) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-743 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3678 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3675) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-744 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3677 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3676) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-745 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{259 0 0 0-3677 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3677) {AREA_SCORE {} NAME COMP_LOOP:nor#28 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-746 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{259 0 0 0-3676 {}} {258 0 0 0-3675 {}}} SUCCS {{259 0 0 0-3678 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3678) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#63 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-747 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{259 0 0 0-3677 {}} {258 0 0 0-3674 {}}} SUCCS {{258 0 0 0-3708 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3679) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-748 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3683 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3680) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-749 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3682 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3681) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-750 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{259 0 0 0-3682 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3682) {AREA_SCORE {} NAME COMP_LOOP:nor#29 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-751 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{259 0 0 0-3681 {}} {258 0 0 0-3680 {}}} SUCCS {{259 0 0 0-3683 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3683) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#64 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-752 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{259 0 0 0-3682 {}} {258 0 0 0-3679 {}}} SUCCS {{258 0 0 0-3708 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3684) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-753 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3688 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3685) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-754 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3688 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3686) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-755 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{259 0 0 0-3687 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3687) {AREA_SCORE {} NAME COMP_LOOP:not#59 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-756 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{259 0 0 0-3686 {}}} SUCCS {{259 0 0 0-3688 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3688) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#65 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-757 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{259 0 0 0-3687 {}} {258 0 0 0-3685 {}} {258 0 0 0-3684 {}}} SUCCS {{258 0 0 0-3708 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3689) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-758 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3693 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3690) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-759 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3692 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3691) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-760 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{259 0 0 0-3692 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3692) {AREA_SCORE {} NAME COMP_LOOP:nor#30 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-761 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{259 0 0 0-3691 {}} {258 0 0 0-3690 {}}} SUCCS {{259 0 0 0-3693 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3693) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#66 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-762 LOC {1 0.0521895 93 0.0 93 0.0 98 0.5036969} PREDS {{259 0 0 0-3692 {}} {258 0 0 0-3689 {}}} SUCCS {{258 0 0 0-3708 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3694) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-763 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3698 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3695) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-764 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3698 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3696) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-765 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{259 0 0 0-3697 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3697) {AREA_SCORE {} NAME COMP_LOOP:not#60 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-766 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{259 0 0 0-3696 {}}} SUCCS {{259 0 0 0-3698 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3698) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#67 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-767 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{259 0 0 0-3697 {}} {258 0 0 0-3695 {}} {258 0 0 0-3694 {}}} SUCCS {{258 0 0 0-3708 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3699) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-768 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3703 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3700) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-769 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3703 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3701) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-770 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{259 0 0 0-3702 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3702) {AREA_SCORE {} NAME COMP_LOOP:not#61 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-771 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{259 0 0 0-3701 {}}} SUCCS {{259 0 0 0-3703 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3703) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#68 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-772 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{259 0 0 0-3702 {}} {258 0 0 0-3700 {}} {258 0 0 0-3699 {}}} SUCCS {{258 0 0 0-3708 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3704) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-773 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3707 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3705) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-774 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{258 0 0 0-3707 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3706) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-775 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{258 0 0 0-3651 {}}} SUCCS {{259 0 0 0-3707 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3707) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#69 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-776 LOC {1 0.0521895 1 1.0 1 1.0 98 0.5036969} PREDS {{259 0 0 0-3706 {}} {258 0 0 0-3705 {}} {258 0 0 0-3704 {}}} SUCCS {{259 0 0 0-3708 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3708) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#5 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-777 LOC {90 0.094375 93 0.5036969 93 0.5036969 93 0.5525750426282051 98 0.5525750426282051} PREDS {{259 0 0 0-3707 {}} {258 0 0 0-3703 {}} {258 0 0 0-3698 {}} {258 0 0 0-3693 {}} {258 0 0 0-3688 {}} {258 0 0 0-3683 {}} {258 0 0 0-3678 {}} {258 0 0 0-3673 {}} {258 0 0 0-3669 {}} {258 0 0 0-3667 {}} {258 0 0 0-3665 {}} {258 0 0 0-3663 {}} {258 0 0 0-3661 {}} {258 0 0 0-3659 {}} {258 0 0 0-3657 {}} {258 0 0 0-3655 {}} {258 0 0 0-3088 {}} {258 0 0 0-3087 {}} {258 0 0 0-3086 {}} {258 0 0 0-3085 {}} {258 0 0 0-3084 {}} {258 0 0 0-3083 {}} {258 0 0 0-3082 {}} {258 0 0 0-3081 {}}} SUCCS {{259 0 0 0-3709 {}} {130 0 0 0-2954 {}} {258 0 0 0-3757 {}}} CYCLES {}}
set a(0-3709) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-3:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-778 LOC {90 0.1432532 93 0.5525751 93 0.5525751 93 0.6009624573717949 98 0.6009624573717949} PREDS {{259 0 0 0-3708 {}} {258 0 0 0-3644 {}}} SUCCS {{259 0 0 0-3710 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3710) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-779 LOC {90 0.1916406 93 0.6009625 93 0.6009625 98 0.6009625} PREDS {{259 0 0 0-3709 {}} {128 0 0 0-3712 {}}} SUCCS {{258 0 0 0-3712 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3711) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-780 LOC {90 0.0 93 0.6009625 93 0.6009625 98 0.6009625} PREDS {{128 0 0 0-3712 {}}} SUCCS {{259 0 0 0-3712 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3712) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-781 LOC {90 1.0 93 0.681 93 1.0 106 0.0064061875000001045 111 0.0064061875000001045} PREDS {{259 0 0 0-3711 {}} {258 0 0 0-3710 {}}} SUCCS {{128 0 0 0-3710 {}} {128 0 0 0-3711 {}} {259 0 0 0-3713 {}}} CYCLES {}}
set a(0-3713) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-782 LOC {103 0.006406225 106 0.8291185999999999 106 0.8291185999999999 111 0.8291185999999999} PREDS {{259 0 0 0-3712 {}}} SUCCS {{258 0 1.564 0-3720 {}} {258 0 1.564 0-3722 {}} {258 0 1.564 0-3724 {}} {258 0 1.564 0-3726 {}} {258 0 1.564 0-3728 {}} {258 0 1.564 0-3730 {}} {258 0 1.564 0-3732 {}} {258 0 1.564 0-3734 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3714) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc.idiv(9:1))(1-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-783 LOC {1 0.034615375 1 1.0 1 1.0 111 0.8291185999999999} PREDS {{258 0 0 0-3576 {}}} SUCCS {{258 0 0 0-3717 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3715) {AREA_SCORE {} NAME COMP_LOOP:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-784 LOC {0 1.0 1 0.0 1 0.0 1 0.0 111 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-3716 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3716) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-785 LOC {0 1.0 1 0.0 1 0.0 111 0.8291185999999999} PREDS {{259 0 0 0-3715 {}}} SUCCS {{259 0 0 0-3717 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3717) {AREA_SCORE {} NAME COMP_LOOP:conc#91 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-786 LOC {1 0.034615375 1 1.0 1 1.0 111 0.8291185999999999} PREDS {{259 0 0 0-3716 {}} {258 0 0 0-3714 {}}} SUCCS {{259 0 0 0-3718 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3718) {AREA_SCORE {} NAME COMP_LOOP:switch#20 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-787 LOC {1 0.034615375 1 1.0 1 1.0 111 0.8291185999999999} PREDS {{259 0 0 0-3717 {}}} SUCCS {{146 0 0 0-3719 {}} {130 0 0 0-3720 {}} {146 0 0 0-3721 {}} {130 0 0 0-3722 {}} {146 0 0 0-3723 {}} {130 0 0 0-3724 {}} {146 0 0 0-3725 {}} {130 0 0 0-3726 {}} {146 0 0 0-3727 {}} {130 0 0 0-3728 {}} {146 0 0 0-3729 {}} {130 0 0 0-3730 {}} {146 0 0 0-3731 {}} {130 0 0 0-3732 {}} {146 0 0 0-3733 {}} {130 0 0 0-3734 {}}} CYCLES {}}
set a(0-3719) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-788 LOC {1 0.034615375 106 0.0 106 0.0 111 0.8291185999999999} PREDS {{146 0 0 0-3718 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3720 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3720) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-789 LOC {103 1.0 106 0.9415 106 1.0 107 0.006249937500000025 112 0.006249937500000025} PREDS {{774 0 0 0-3720 {}} {259 0 1.564 0-3719 {}} {130 0 0 0-3718 {}} {258 0 1.564 0-3713 {}} {256 0 0 0-3655 {}} {256 0 0 0-3583 {}} {128 0 0 0-3570 {}} {258 0 0 0-3546 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}} {774 0 0 0-4604 {}} {772 0 0 0-4539 {}} {772 0 0 0-4467 {}} {774 0 0 0-4430 {}} {774 0 0 0-4378 {}} {772 0 0 0-4316 {}} {772 0 0 0-4252 {}} {774 0 0 0-4218 {}} {774 0 0 0-4166 {}} {772 0 0 0-4101 {}} {772 0 0 0-4021 {}} {774 0 0 0-3984 {}} {774 0 0 0-3932 {}} {772 0 0 0-3870 {}} {772 0 0 0-3806 {}} {774 0 0 0-3772 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {774 0 1.564 0-3583 {}} {774 0 1.564 0-3655 {}} {774 0 0 0-3720 {}} {130 0 0 0-2954 {}} {258 0 0 0-3772 {}} {258 0 1.564 0-3806 {}} {258 0 1.564 0-3870 {}} {258 0 0 0-3932 {}} {258 0 0 0-3984 {}} {258 0 1.564 0-4021 {}} {258 0 1.564 0-4101 {}} {258 0 0 0-4166 {}} {258 0 0 0-4218 {}} {258 0 1.564 0-4252 {}} {258 0 1.564 0-4316 {}} {258 0 0 0-4378 {}} {258 0 0 0-4430 {}} {258 0 1.564 0-4467 {}} {258 0 1.564 0-4539 {}} {258 0 0 0-4604 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-3721) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-790 LOC {1 0.034615375 106 0.0 106 0.0 111 0.8291185999999999} PREDS {{146 0 0 0-3718 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3722 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3722) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-791 LOC {103 1.0 106 0.9415 106 1.0 107 0.006249937500000025 112 0.006249937500000025} PREDS {{774 0 0 0-3722 {}} {259 0 1.564 0-3721 {}} {130 0 0 0-3718 {}} {258 0 1.564 0-3713 {}} {256 0 0 0-3657 {}} {256 0 0 0-3585 {}} {128 0 0 0-3570 {}} {258 0 0 0-3548 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}} {774 0 0 0-4606 {}} {772 0 0 0-4541 {}} {772 0 0 0-4469 {}} {774 0 0 0-4432 {}} {774 0 0 0-4380 {}} {772 0 0 0-4318 {}} {772 0 0 0-4254 {}} {774 0 0 0-4220 {}} {774 0 0 0-4168 {}} {772 0 0 0-4103 {}} {772 0 0 0-4023 {}} {774 0 0 0-3986 {}} {774 0 0 0-3934 {}} {772 0 0 0-3872 {}} {772 0 0 0-3808 {}} {774 0 0 0-3774 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {774 0 1.564 0-3585 {}} {774 0 1.564 0-3657 {}} {774 0 0 0-3722 {}} {130 0 0 0-2954 {}} {258 0 0 0-3774 {}} {258 0 1.564 0-3808 {}} {258 0 1.564 0-3872 {}} {258 0 0 0-3934 {}} {258 0 0 0-3986 {}} {258 0 1.564 0-4023 {}} {258 0 1.564 0-4103 {}} {258 0 0 0-4168 {}} {258 0 0 0-4220 {}} {258 0 1.564 0-4254 {}} {258 0 1.564 0-4318 {}} {258 0 0 0-4380 {}} {258 0 0 0-4432 {}} {258 0 1.564 0-4469 {}} {258 0 1.564 0-4541 {}} {258 0 0 0-4606 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-3723) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-792 LOC {1 0.034615375 106 0.0 106 0.0 111 0.8291185999999999} PREDS {{146 0 0 0-3718 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3724 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3724) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-793 LOC {103 1.0 106 0.9415 106 1.0 107 0.006249937500000025 112 0.006249937500000025} PREDS {{774 0 0 0-3724 {}} {259 0 1.564 0-3723 {}} {130 0 0 0-3718 {}} {258 0 1.564 0-3713 {}} {256 0 0 0-3659 {}} {256 0 0 0-3587 {}} {128 0 0 0-3570 {}} {258 0 0 0-3550 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}} {774 0 0 0-4608 {}} {772 0 0 0-4543 {}} {772 0 0 0-4471 {}} {774 0 0 0-4434 {}} {774 0 0 0-4382 {}} {772 0 0 0-4320 {}} {772 0 0 0-4256 {}} {774 0 0 0-4222 {}} {774 0 0 0-4170 {}} {772 0 0 0-4105 {}} {772 0 0 0-4025 {}} {774 0 0 0-3988 {}} {774 0 0 0-3936 {}} {772 0 0 0-3874 {}} {772 0 0 0-3810 {}} {774 0 0 0-3776 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {774 0 1.564 0-3587 {}} {774 0 1.564 0-3659 {}} {774 0 0 0-3724 {}} {130 0 0 0-2954 {}} {258 0 0 0-3776 {}} {258 0 1.564 0-3810 {}} {258 0 1.564 0-3874 {}} {258 0 0 0-3936 {}} {258 0 0 0-3988 {}} {258 0 1.564 0-4025 {}} {258 0 1.564 0-4105 {}} {258 0 0 0-4170 {}} {258 0 0 0-4222 {}} {258 0 1.564 0-4256 {}} {258 0 1.564 0-4320 {}} {258 0 0 0-4382 {}} {258 0 0 0-4434 {}} {258 0 1.564 0-4471 {}} {258 0 1.564 0-4543 {}} {258 0 0 0-4608 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-3725) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-794 LOC {1 0.034615375 106 0.0 106 0.0 111 0.8291185999999999} PREDS {{146 0 0 0-3718 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3726 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3726) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-795 LOC {103 1.0 106 0.9415 106 1.0 107 0.006249937500000025 112 0.006249937500000025} PREDS {{774 0 0 0-3726 {}} {259 0 1.564 0-3725 {}} {130 0 0 0-3718 {}} {258 0 1.564 0-3713 {}} {256 0 0 0-3661 {}} {256 0 0 0-3589 {}} {128 0 0 0-3570 {}} {258 0 0 0-3552 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}} {774 0 0 0-4610 {}} {772 0 0 0-4545 {}} {772 0 0 0-4473 {}} {774 0 0 0-4436 {}} {774 0 0 0-4384 {}} {772 0 0 0-4322 {}} {772 0 0 0-4258 {}} {774 0 0 0-4224 {}} {774 0 0 0-4172 {}} {772 0 0 0-4107 {}} {772 0 0 0-4027 {}} {774 0 0 0-3990 {}} {774 0 0 0-3938 {}} {772 0 0 0-3876 {}} {772 0 0 0-3812 {}} {774 0 0 0-3778 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {774 0 1.564 0-3589 {}} {774 0 1.564 0-3661 {}} {774 0 0 0-3726 {}} {130 0 0 0-2954 {}} {258 0 0 0-3778 {}} {258 0 1.564 0-3812 {}} {258 0 1.564 0-3876 {}} {258 0 0 0-3938 {}} {258 0 0 0-3990 {}} {258 0 1.564 0-4027 {}} {258 0 1.564 0-4107 {}} {258 0 0 0-4172 {}} {258 0 0 0-4224 {}} {258 0 1.564 0-4258 {}} {258 0 1.564 0-4322 {}} {258 0 0 0-4384 {}} {258 0 0 0-4436 {}} {258 0 1.564 0-4473 {}} {258 0 1.564 0-4545 {}} {258 0 0 0-4610 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-3727) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-796 LOC {1 0.034615375 106 0.0 106 0.0 111 0.8291185999999999} PREDS {{146 0 0 0-3718 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3728 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3728) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-797 LOC {103 1.0 106 0.9415 106 1.0 107 0.006249937500000025 112 0.006249937500000025} PREDS {{774 0 0 0-3728 {}} {259 0 1.564 0-3727 {}} {130 0 0 0-3718 {}} {258 0 1.564 0-3713 {}} {256 0 0 0-3663 {}} {256 0 0 0-3591 {}} {128 0 0 0-3570 {}} {258 0 0 0-3554 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}} {774 0 0 0-4612 {}} {772 0 0 0-4547 {}} {772 0 0 0-4475 {}} {774 0 0 0-4438 {}} {774 0 0 0-4386 {}} {772 0 0 0-4324 {}} {772 0 0 0-4260 {}} {774 0 0 0-4226 {}} {774 0 0 0-4174 {}} {772 0 0 0-4109 {}} {772 0 0 0-4029 {}} {774 0 0 0-3992 {}} {774 0 0 0-3940 {}} {772 0 0 0-3878 {}} {772 0 0 0-3814 {}} {774 0 0 0-3780 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {774 0 1.564 0-3591 {}} {774 0 1.564 0-3663 {}} {774 0 0 0-3728 {}} {130 0 0 0-2954 {}} {258 0 0 0-3780 {}} {258 0 1.564 0-3814 {}} {258 0 1.564 0-3878 {}} {258 0 0 0-3940 {}} {258 0 0 0-3992 {}} {258 0 1.564 0-4029 {}} {258 0 1.564 0-4109 {}} {258 0 0 0-4174 {}} {258 0 0 0-4226 {}} {258 0 1.564 0-4260 {}} {258 0 1.564 0-4324 {}} {258 0 0 0-4386 {}} {258 0 0 0-4438 {}} {258 0 1.564 0-4475 {}} {258 0 1.564 0-4547 {}} {258 0 0 0-4612 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-3729) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-798 LOC {1 0.034615375 106 0.0 106 0.0 111 0.8291185999999999} PREDS {{146 0 0 0-3718 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3730 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3730) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-799 LOC {103 1.0 106 0.9415 106 1.0 107 0.006249937500000025 112 0.006249937500000025} PREDS {{774 0 0 0-3730 {}} {259 0 1.564 0-3729 {}} {130 0 0 0-3718 {}} {258 0 1.564 0-3713 {}} {256 0 0 0-3665 {}} {256 0 0 0-3593 {}} {128 0 0 0-3570 {}} {258 0 0 0-3556 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}} {774 0 0 0-4614 {}} {772 0 0 0-4549 {}} {772 0 0 0-4477 {}} {774 0 0 0-4440 {}} {774 0 0 0-4388 {}} {772 0 0 0-4326 {}} {772 0 0 0-4262 {}} {774 0 0 0-4228 {}} {774 0 0 0-4176 {}} {772 0 0 0-4111 {}} {772 0 0 0-4031 {}} {774 0 0 0-3994 {}} {774 0 0 0-3942 {}} {772 0 0 0-3880 {}} {772 0 0 0-3816 {}} {774 0 0 0-3782 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {774 0 1.564 0-3593 {}} {774 0 1.564 0-3665 {}} {774 0 0 0-3730 {}} {130 0 0 0-2954 {}} {258 0 0 0-3782 {}} {258 0 1.564 0-3816 {}} {258 0 1.564 0-3880 {}} {258 0 0 0-3942 {}} {258 0 0 0-3994 {}} {258 0 1.564 0-4031 {}} {258 0 1.564 0-4111 {}} {258 0 0 0-4176 {}} {258 0 0 0-4228 {}} {258 0 1.564 0-4262 {}} {258 0 1.564 0-4326 {}} {258 0 0 0-4388 {}} {258 0 0 0-4440 {}} {258 0 1.564 0-4477 {}} {258 0 1.564 0-4549 {}} {258 0 0 0-4614 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-3731) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-800 LOC {1 0.034615375 106 0.0 106 0.0 111 0.8291185999999999} PREDS {{146 0 0 0-3718 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3732 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3732) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-801 LOC {103 1.0 106 0.9415 106 1.0 107 0.006249937500000025 112 0.006249937500000025} PREDS {{774 0 0 0-3732 {}} {259 0 1.564 0-3731 {}} {130 0 0 0-3718 {}} {258 0 1.564 0-3713 {}} {256 0 0 0-3667 {}} {256 0 0 0-3595 {}} {128 0 0 0-3570 {}} {258 0 0 0-3558 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}} {774 0 0 0-4616 {}} {772 0 0 0-4551 {}} {772 0 0 0-4479 {}} {774 0 0 0-4442 {}} {774 0 0 0-4390 {}} {772 0 0 0-4328 {}} {772 0 0 0-4264 {}} {774 0 0 0-4230 {}} {774 0 0 0-4178 {}} {772 0 0 0-4113 {}} {772 0 0 0-4033 {}} {774 0 0 0-3996 {}} {774 0 0 0-3944 {}} {772 0 0 0-3882 {}} {772 0 0 0-3818 {}} {774 0 0 0-3784 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {774 0 1.564 0-3595 {}} {774 0 1.564 0-3667 {}} {774 0 0 0-3732 {}} {130 0 0 0-2954 {}} {258 0 0 0-3784 {}} {258 0 1.564 0-3818 {}} {258 0 1.564 0-3882 {}} {258 0 0 0-3944 {}} {258 0 0 0-3996 {}} {258 0 1.564 0-4033 {}} {258 0 1.564 0-4113 {}} {258 0 0 0-4178 {}} {258 0 0 0-4230 {}} {258 0 1.564 0-4264 {}} {258 0 1.564 0-4328 {}} {258 0 0 0-4390 {}} {258 0 0 0-4442 {}} {258 0 1.564 0-4479 {}} {258 0 1.564 0-4551 {}} {258 0 0 0-4616 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-3733) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-2)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-802 LOC {1 0.034615375 106 0.0 106 0.0 111 0.8291185999999999} PREDS {{146 0 0 0-3718 {}} {258 0 0 0-3576 {}}} SUCCS {{259 0 1.564 0-3734 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3734) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-803 LOC {103 1.0 106 0.9415 106 1.0 107 0.006249937500000025 112 0.006249937500000025} PREDS {{774 0 0 0-3734 {}} {259 0 1.564 0-3733 {}} {130 0 0 0-3718 {}} {258 0 1.564 0-3713 {}} {256 0 0 0-3669 {}} {256 0 0 0-3597 {}} {128 0 0 0-3570 {}} {258 0 0 0-3560 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}} {774 0 0 0-4618 {}} {772 0 0 0-4553 {}} {772 0 0 0-4481 {}} {774 0 0 0-4444 {}} {774 0 0 0-4392 {}} {772 0 0 0-4330 {}} {772 0 0 0-4266 {}} {774 0 0 0-4232 {}} {774 0 0 0-4180 {}} {772 0 0 0-4115 {}} {772 0 0 0-4035 {}} {774 0 0 0-3998 {}} {774 0 0 0-3946 {}} {772 0 0 0-3884 {}} {772 0 0 0-3820 {}} {774 0 0 0-3786 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {774 0 1.564 0-3597 {}} {774 0 1.564 0-3669 {}} {774 0 0 0-3734 {}} {130 0 0 0-2954 {}} {258 0 0 0-3786 {}} {258 0 1.564 0-3820 {}} {258 0 1.564 0-3884 {}} {258 0 0 0-3946 {}} {258 0 0 0-3998 {}} {258 0 1.564 0-4035 {}} {258 0 1.564 0-4115 {}} {258 0 0 0-4180 {}} {258 0 0 0-4232 {}} {258 0 1.564 0-4266 {}} {258 0 1.564 0-4330 {}} {258 0 0 0-4392 {}} {258 0 0 0-4444 {}} {258 0 1.564 0-4481 {}} {258 0 1.564 0-4553 {}} {258 0 0 0-4618 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-3735) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-804 LOC {0 1.0 107 0.0 107 0.0 107 0.0 112 1.0} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3736 {}} {130 0 0 0-2954 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3736) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-805 LOC {0 1.0 107 0.0 107 0.0 112 1.0} PREDS {{259 0 0 0-3735 {}}} SUCCS {{259 0 0 0-3737 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3737) {AREA_SCORE {} NAME COMP_LOOP-3:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-806 LOC {0 1.0 107 0.0 107 0.0 112 1.0} PREDS {{259 0 0 0-3736 {}}} SUCCS {{259 0 0 0-3738 {}} {130 0 0 0-2954 {}}} CYCLES {}}
set a(0-3738) {AREA_SCORE {} NAME COMP_LOOP:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-807 LOC {89 0.0 107 0.0 107 0.0 107 0.0 112 1.0} PREDS {{259 0 0 0-3737 {}} {128 0 0 0-3570 {}} {772 0 0 0-2954 {}}} SUCCS {{258 0 0 0-2954 {}}} CYCLES {}}
set a(0-3739) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-808 LOC {89 0.0 107 1.0 107 1.0 107 1.0 112 1.0} PREDS {{128 0 0 0-3570 {}} {772 0 0 0-3763 {}} {772 0 0 0-2954 {}}} SUCCS {{258 0 0 0-2954 {}}} CYCLES {}}
set a(0-3740) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-3:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-809 LOC {89 0.0 107 1.0 107 1.0 107 1.0 112 1.0} PREDS {{128 0 0 0-3570 {}} {772 0 0 0-2954 {}}} SUCCS {{259 0 0 0-2954 {}}} CYCLES {}}
set a(0-3741) {AREA_SCORE {} NAME modExp_dev#1:while:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-810 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-3756 {}}} SUCCS {{259 0 0 0-3742 {}} {256 0 0 0-3756 {}}} CYCLES {}}
set a(0-3742) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-811 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-3741 {}}} SUCCS {{128 0 0 0-3745 {}} {128 0 0 0-3750 {}} {128 0 0 0-3756 {}}} CYCLES {}}
set a(0-3743) {AREA_SCORE {} NAME modExp_dev#1:while:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-812 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-3745 {}}} SUCCS {{259 0 0 0-3744 {}} {256 0 0 0-3745 {}}} CYCLES {}}
set a(0-3744) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-3:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-813 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-3743 {}}} SUCCS {{259 0 0 0-3745 {}} {258 0 0 0-3751 {}}} CYCLES {}}
set a(0-3745) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-814 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-3745 {}} {259 0 0 0-3744 {}} {256 0 0 0-3743 {}} {128 0 0 0-3742 {}}} SUCCS {{774 0 0 0-3743 {}} {772 0 0 0-3745 {}}} CYCLES {}}
set a(0-3746) {AREA_SCORE {} NAME modExp_dev#1:while:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-815 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-3750 {}}} SUCCS {{258 0 0 0-3748 {}} {256 0 0 0-3750 {}}} CYCLES {}}
set a(0-3747) {AREA_SCORE {} NAME modExp_dev#1:while:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-816 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-3748 {}}} CYCLES {}}
set a(0-3748) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-817 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-3747 {}} {258 0 0 0-3746 {}}} SUCCS {{259 0 0 0-3749 {}}} CYCLES {}}
set a(0-3749) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-3:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-818 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-3748 {}}} SUCCS {{259 0 0 0-3750 {}}} CYCLES {}}
set a(0-3750) {AREA_SCORE {} NAME modExp_dev#1:while:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-819 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-3750 {}} {259 0 0 0-3749 {}} {256 0 0 0-3746 {}} {128 0 0 0-3742 {}}} SUCCS {{774 0 0 0-3746 {}} {772 0 0 0-3750 {}}} CYCLES {}}
set a(0-3751) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:not TYPE NOT PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-820 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-3744 {}}} SUCCS {{259 0 0 0-3752 {}}} CYCLES {}}
set a(0-3752) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-821 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-3751 {}}} SUCCS {{259 0 0 0-3753 {}}} CYCLES {}}
set a(0-3753) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-3:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-822 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-3752 {}}} SUCCS {{259 0 0 0-3754 {}}} CYCLES {}}
set a(0-3754) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-823 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-3753 {}}} SUCCS {{259 0 0 0-3755 {}}} CYCLES {}}
set a(0-3755) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:while:not TYPE NOT PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-824 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-3754 {}}} SUCCS {{259 0 0 0-3756 {}}} CYCLES {}}
set a(0-3756) {AREA_SCORE {} NAME modExp_dev#1:while:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2954 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-825 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-3756 {}} {259 0 0 0-3755 {}} {128 0 0 0-3742 {}} {256 0 0 0-3741 {}}} SUCCS {{774 0 0 0-3741 {}} {772 0 0 0-3756 {}}} CYCLES {}}
set a(0-2954) {CHI {0-3741 0-3742 0-3743 0-3744 0-3745 0-3746 0-3747 0-3748 0-3749 0-3750 0-3751 0-3752 0-3753 0-3754 0-3755 0-3756} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {7800 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 7800 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 7800 NAME COMP_LOOP-3:modExp_dev#1:while TYPE LOOP DELAY {156020.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-826 LOC {104 1.0 107 1.0 107 1.0 112 1.0} PREDS {{259 0 0 0-3740 {}} {258 0 0 0-3739 {}} {258 0 0 0-3738 {}} {130 0 0 0-3737 {}} {130 0 0 0-3736 {}} {130 0 0 0-3735 {}} {130 0 0 0-3734 {}} {130 0 0 0-3733 {}} {130 0 0 0-3732 {}} {130 0 0 0-3731 {}} {130 0 0 0-3730 {}} {130 0 0 0-3729 {}} {130 0 0 0-3728 {}} {130 0 0 0-3727 {}} {130 0 0 0-3726 {}} {130 0 0 0-3725 {}} {130 0 0 0-3724 {}} {130 0 0 0-3723 {}} {130 0 0 0-3722 {}} {130 0 0 0-3721 {}} {130 0 0 0-3720 {}} {130 0 0 0-3719 {}} {130 0 0 0-3717 {}} {130 0 0 0-3716 {}} {130 0 0 0-3715 {}} {130 0 0 0-3714 {}} {130 0 0 0-3713 {}} {130 0 0 0-3711 {}} {130 0 0 0-3710 {}} {130 0 0 0-3709 {}} {130 0 0 0-3708 {}} {130 0 0 0-3707 {}} {130 0 0 0-3706 {}} {130 0 0 0-3705 {}} {130 0 0 0-3704 {}} {130 0 0 0-3703 {}} {130 0 0 0-3702 {}} {130 0 0 0-3701 {}} {130 0 0 0-3700 {}} {130 0 0 0-3699 {}} {130 0 0 0-3698 {}} {130 0 0 0-3697 {}} {130 0 0 0-3696 {}} {130 0 0 0-3695 {}} {130 0 0 0-3694 {}} {130 0 0 0-3693 {}} {130 0 0 0-3692 {}} {130 0 0 0-3691 {}} {130 0 0 0-3690 {}} {130 0 0 0-3689 {}} {130 0 0 0-3688 {}} {130 0 0 0-3687 {}} {130 0 0 0-3686 {}} {130 0 0 0-3685 {}} {130 0 0 0-3684 {}} {130 0 0 0-3683 {}} {130 0 0 0-3682 {}} {130 0 0 0-3681 {}} {130 0 0 0-3680 {}} {130 0 0 0-3679 {}} {130 0 0 0-3678 {}} {130 0 0 0-3677 {}} {130 0 0 0-3676 {}} {130 0 0 0-3675 {}} {130 0 0 0-3674 {}} {130 0 0 0-3673 {}} {130 0 0 0-3672 {}} {130 0 0 0-3671 {}} {130 0 0 0-3670 {}} {130 0 0 0-3669 {}} {130 0 0 0-3668 {}} {130 0 0 0-3667 {}} {130 0 0 0-3666 {}} {130 0 0 0-3665 {}} {130 0 0 0-3664 {}} {130 0 0 0-3663 {}} {130 0 0 0-3662 {}} {130 0 0 0-3661 {}} {130 0 0 0-3660 {}} {130 0 0 0-3659 {}} {130 0 0 0-3658 {}} {130 0 0 0-3657 {}} {130 0 0 0-3656 {}} {130 0 0 0-3655 {}} {130 0 0 0-3654 {}} {130 0 0 0-3652 {}} {130 0 0 0-3651 {}} {130 0 0 0-3650 {}} {130 0 0 0-3649 {}} {130 0 0 0-3648 {}} {130 0 0 0-3647 {}} {130 0 0 0-3646 {}} {130 0 0 0-3645 {}} {130 0 0 0-3644 {}} {130 0 0 0-3643 {}} {130 0 0 0-3642 {}} {130 0 0 0-3641 {}} {130 0 0 0-3640 {}} {130 0 0 0-3639 {}} {130 0 0 0-3638 {}} {130 0 0 0-3637 {}} {130 0 0 0-3636 {}} {130 0 0 0-3635 {}} {130 0 0 0-3634 {}} {130 0 0 0-3633 {}} {130 0 0 0-3632 {}} {130 0 0 0-3631 {}} {130 0 0 0-3630 {}} {130 0 0 0-3629 {}} {130 0 0 0-3628 {}} {130 0 0 0-3627 {}} {130 0 0 0-3626 {}} {130 0 0 0-3625 {}} {130 0 0 0-3624 {}} {130 0 0 0-3623 {}} {130 0 0 0-3622 {}} {130 0 0 0-3621 {}} {130 0 0 0-3620 {}} {130 0 0 0-3619 {}} {130 0 0 0-3618 {}} {130 0 0 0-3617 {}} {130 0 0 0-3616 {}} {130 0 0 0-3615 {}} {130 0 0 0-3614 {}} {130 0 0 0-3613 {}} {130 0 0 0-3612 {}} {130 0 0 0-3611 {}} {130 0 0 0-3610 {}} {130 0 0 0-3609 {}} {130 0 0 0-3608 {}} {130 0 0 0-3607 {}} {130 0 0 0-3606 {}} {130 0 0 0-3605 {}} {130 0 0 0-3604 {}} {130 0 0 0-3603 {}} {130 0 0 0-3602 {}} {130 0 0 0-3601 {}} {130 0 0 0-3600 {}} {130 0 0 0-3599 {}} {130 0 0 0-3598 {}} {130 0 0 0-3597 {}} {130 0 0 0-3596 {}} {130 0 0 0-3595 {}} {130 0 0 0-3594 {}} {130 0 0 0-3593 {}} {130 0 0 0-3592 {}} {130 0 0 0-3591 {}} {130 0 0 0-3590 {}} {130 0 0 0-3589 {}} {130 0 0 0-3588 {}} {130 0 0 0-3587 {}} {130 0 0 0-3586 {}} {130 0 0 0-3585 {}} {130 0 0 0-3584 {}} {130 0 0 0-3583 {}} {130 0 0 0-3582 {}} {130 0 0 0-3580 {}} {130 0 0 0-3579 {}} {130 0 0 0-3578 {}} {130 0 0 0-3577 {}} {130 0 0 0-3576 {}} {130 0 0 0-3575 {}} {130 0 0 0-3574 {}} {130 0 0 0-3573 {}} {130 0 0 0-3572 {}} {130 0 0 0-3571 {}} {64 0 0 0-3570 {}} {64 0 0 0-2953 {}}} SUCCS {{772 0 0 0-3738 {}} {772 0 0 0-3739 {}} {772 0 0 0-3740 {}} {131 0 0 0-3757 {}} {130 0 0 0-3758 {}} {130 0 0 0-3759 {}} {130 0 0 0-3760 {}} {130 0 0 0-3762 {}} {258 0 0 0-3763 {}} {130 0 0 0-3764 {}} {130 0 0 0-3765 {}} {130 0 0 0-3766 {}} {130 0 0 0-3768 {}} {130 0 0 0-3769 {}} {130 0 0 0-3771 {}} {130 0 0 0-3772 {}} {130 0 0 0-3773 {}} {130 0 0 0-3774 {}} {130 0 0 0-3775 {}} {130 0 0 0-3776 {}} {130 0 0 0-3777 {}} {130 0 0 0-3778 {}} {130 0 0 0-3779 {}} {130 0 0 0-3780 {}} {130 0 0 0-3781 {}} {130 0 0 0-3782 {}} {130 0 0 0-3783 {}} {130 0 0 0-3784 {}} {130 0 0 0-3785 {}} {130 0 0 0-3786 {}} {130 0 0 0-3787 {}} {130 0 0 0-3788 {}} {130 0 0 0-3789 {}} {130 0 0 0-3790 {}} {130 0 0 0-3791 {}} {130 0 0 0-3792 {}} {130 0 0 0-3793 {}} {130 0 0 0-3794 {}} {130 0 0 0-3795 {}} {130 0 0 0-3796 {}} {64 0 0 0-2955 {}}} CYCLES {}}
set a(0-3757) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-827 LOC {104 1.0 108 0.5525751 108 0.5525751 113 0.5525751} PREDS {{131 0 0 0-2954 {}} {258 0 0 0-3708 {}}} SUCCS {{259 0 0 0-3758 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3758) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-3:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-828 LOC {105 0.0 108 0.5525751 108 0.5525751 108 0.6009624573717949 113 0.6009624573717949} PREDS {{259 0 0 0-3757 {}} {130 0 0 0-2954 {}} {258 0 0 0-3644 {}}} SUCCS {{259 0 0 0-3759 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3759) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-829 LOC {105 0.0483874 108 0.6009625 108 0.6009625 113 0.6009625} PREDS {{259 0 0 0-3758 {}} {130 0 0 0-2954 {}} {128 0 0 0-3761 {}}} SUCCS {{258 0 0 0-3761 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3760) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-830 LOC {105 0.0 108 0.6009625 108 0.6009625 113 0.6009625} PREDS {{130 0 0 0-2954 {}} {128 0 0 0-3761 {}}} SUCCS {{259 0 0 0-3761 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3761) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-831 LOC {105 1.0 108 0.681 108 1.0 121 0.0064061875000001045 126 0.0064061875000001045} PREDS {{259 0 0 0-3760 {}} {258 0 0 0-3759 {}}} SUCCS {{128 0 0 0-3759 {}} {128 0 0 0-3760 {}} {259 0 0 0-3762 {}}} CYCLES {}}
set a(0-3762) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-832 LOC {118 0.006406225 121 0.21615332499999998 121 0.21615332499999998 126 0.21615332499999998} PREDS {{259 0 0 0-3761 {}} {130 0 0 0-2954 {}}} SUCCS {{258 0 0 0-3764 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3763) {AREA_SCORE {} NAME COMP_LOOP:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-833 LOC {104 1.0 121 0.21615332499999998 121 0.21615332499999998 121 0.21615332499999998 126 0.21615332499999998} PREDS {{258 0 0 0-2954 {}}} SUCCS {{772 0 0 0-3739 {}} {259 0 0 0-3764 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3764) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:mul TYPE MUL DELAY {12.54 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-834 LOC {118 0.006406225 121 0.21615332499999998 121 0.21615332499999998 121 0.9999999388496399 126 0.9999999388496399} PREDS {{259 0 0 0-3763 {}} {258 0 0 0-3762 {}} {130 0 0 0-2954 {}}} SUCCS {{259 0 0 0-3765 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3765) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-835 LOC {119 0.0 122 0.6009625 122 0.6009625 127 0.6009625} PREDS {{259 0 0 0-3764 {}} {130 0 0 0-2954 {}} {128 0 0 0-3767 {}}} SUCCS {{258 0 0 0-3767 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3766) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-836 LOC {119 0.0 122 0.6009625 122 0.6009625 127 0.6009625} PREDS {{130 0 0 0-2954 {}} {128 0 0 0-3767 {}}} SUCCS {{259 0 0 0-3767 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3767) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-837 LOC {119 1.0 122 0.681 122 1.0 135 0.0064061875000001045 140 0.0064061875000001045} PREDS {{259 0 0 0-3766 {}} {258 0 0 0-3765 {}}} SUCCS {{128 0 0 0-3765 {}} {128 0 0 0-3766 {}} {259 0 0 0-3768 {}}} CYCLES {}}
set a(0-3768) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-838 LOC {132 0.006406225 135 0.8291185999999999 135 0.8291185999999999 140 0.8291185999999999} PREDS {{259 0 0 0-3767 {}} {130 0 0 0-2954 {}}} SUCCS {{258 0 1.564 0-3772 {}} {258 0 1.564 0-3774 {}} {258 0 1.564 0-3776 {}} {258 0 1.564 0-3778 {}} {258 0 1.564 0-3780 {}} {258 0 1.564 0-3782 {}} {258 0 1.564 0-3784 {}} {258 0 1.564 0-3786 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3769) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(2-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-839 LOC {104 1.0 107 1.0 107 1.0 140 0.8291185999999999} PREDS {{130 0 0 0-2954 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 0 0-3770 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3770) {AREA_SCORE {} NAME COMP_LOOP:switch#21 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-840 LOC {104 1.0 107 1.0 107 1.0 140 0.8291185999999999} PREDS {{259 0 0 0-3769 {}}} SUCCS {{146 0 0 0-3771 {}} {130 0 0 0-3772 {}} {146 0 0 0-3773 {}} {130 0 0 0-3774 {}} {146 0 0 0-3775 {}} {130 0 0 0-3776 {}} {146 0 0 0-3777 {}} {130 0 0 0-3778 {}} {146 0 0 0-3779 {}} {130 0 0 0-3780 {}} {146 0 0 0-3781 {}} {130 0 0 0-3782 {}} {146 0 0 0-3783 {}} {130 0 0 0-3784 {}} {146 0 0 0-3785 {}} {130 0 0 0-3786 {}}} CYCLES {}}
set a(0-3771) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-841 LOC {104 1.0 135 0.0 135 0.0 140 0.8291185999999999} PREDS {{146 0 0 0-3770 {}} {130 0 0 0-2954 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3772 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3772) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-842 LOC {132 1.0 135 0.9415 135 1.0 136 0.006249937500000025 141 0.006249937500000025} PREDS {{774 0 0 0-3772 {}} {259 0 1.564 0-3771 {}} {130 0 0 0-3770 {}} {258 0 1.564 0-3768 {}} {130 0 0 0-2954 {}} {258 0 0 0-3720 {}} {256 0 0 0-3655 {}} {256 0 0 0-3583 {}} {258 0 0 0-3546 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}} {774 0 0 0-4604 {}} {772 0 0 0-4539 {}} {772 0 0 0-4467 {}} {774 0 0 0-4430 {}} {774 0 0 0-4378 {}} {772 0 0 0-4316 {}} {772 0 0 0-4252 {}} {774 0 0 0-4218 {}} {774 0 0 0-4166 {}} {772 0 0 0-4101 {}} {772 0 0 0-4021 {}} {774 0 0 0-3984 {}} {774 0 0 0-3932 {}} {772 0 0 0-3870 {}} {772 0 0 0-3806 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {774 0 1.564 0-3583 {}} {774 0 1.564 0-3655 {}} {774 0 0 0-3720 {}} {774 0 0 0-3772 {}} {130 0 0 0-3796 {}} {258 0 1.564 0-3806 {}} {258 0 1.564 0-3870 {}} {258 0 0 0-3932 {}} {258 0 0 0-3984 {}} {258 0 1.564 0-4021 {}} {258 0 1.564 0-4101 {}} {258 0 0 0-4166 {}} {258 0 0 0-4218 {}} {258 0 1.564 0-4252 {}} {258 0 1.564 0-4316 {}} {258 0 0 0-4378 {}} {258 0 0 0-4430 {}} {258 0 1.564 0-4467 {}} {258 0 1.564 0-4539 {}} {258 0 0 0-4604 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-3773) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-843 LOC {104 1.0 135 0.0 135 0.0 140 0.8291185999999999} PREDS {{146 0 0 0-3770 {}} {130 0 0 0-2954 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3774 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3774) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-844 LOC {132 1.0 135 0.9415 135 1.0 136 0.006249937500000025 141 0.006249937500000025} PREDS {{774 0 0 0-3774 {}} {259 0 1.564 0-3773 {}} {130 0 0 0-3770 {}} {258 0 1.564 0-3768 {}} {130 0 0 0-2954 {}} {258 0 0 0-3722 {}} {256 0 0 0-3657 {}} {256 0 0 0-3585 {}} {258 0 0 0-3548 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}} {774 0 0 0-4606 {}} {772 0 0 0-4541 {}} {772 0 0 0-4469 {}} {774 0 0 0-4432 {}} {774 0 0 0-4380 {}} {772 0 0 0-4318 {}} {772 0 0 0-4254 {}} {774 0 0 0-4220 {}} {774 0 0 0-4168 {}} {772 0 0 0-4103 {}} {772 0 0 0-4023 {}} {774 0 0 0-3986 {}} {774 0 0 0-3934 {}} {772 0 0 0-3872 {}} {772 0 0 0-3808 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {774 0 1.564 0-3585 {}} {774 0 1.564 0-3657 {}} {774 0 0 0-3722 {}} {774 0 0 0-3774 {}} {130 0 0 0-3796 {}} {258 0 1.564 0-3808 {}} {258 0 1.564 0-3872 {}} {258 0 0 0-3934 {}} {258 0 0 0-3986 {}} {258 0 1.564 0-4023 {}} {258 0 1.564 0-4103 {}} {258 0 0 0-4168 {}} {258 0 0 0-4220 {}} {258 0 1.564 0-4254 {}} {258 0 1.564 0-4318 {}} {258 0 0 0-4380 {}} {258 0 0 0-4432 {}} {258 0 1.564 0-4469 {}} {258 0 1.564 0-4541 {}} {258 0 0 0-4606 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-3775) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-845 LOC {104 1.0 135 0.0 135 0.0 140 0.8291185999999999} PREDS {{146 0 0 0-3770 {}} {130 0 0 0-2954 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3776 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3776) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-846 LOC {132 1.0 135 0.9415 135 1.0 136 0.006249937500000025 141 0.006249937500000025} PREDS {{774 0 0 0-3776 {}} {259 0 1.564 0-3775 {}} {130 0 0 0-3770 {}} {258 0 1.564 0-3768 {}} {130 0 0 0-2954 {}} {258 0 0 0-3724 {}} {256 0 0 0-3659 {}} {256 0 0 0-3587 {}} {258 0 0 0-3550 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}} {774 0 0 0-4608 {}} {772 0 0 0-4543 {}} {772 0 0 0-4471 {}} {774 0 0 0-4434 {}} {774 0 0 0-4382 {}} {772 0 0 0-4320 {}} {772 0 0 0-4256 {}} {774 0 0 0-4222 {}} {774 0 0 0-4170 {}} {772 0 0 0-4105 {}} {772 0 0 0-4025 {}} {774 0 0 0-3988 {}} {774 0 0 0-3936 {}} {772 0 0 0-3874 {}} {772 0 0 0-3810 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {774 0 1.564 0-3587 {}} {774 0 1.564 0-3659 {}} {774 0 0 0-3724 {}} {774 0 0 0-3776 {}} {130 0 0 0-3796 {}} {258 0 1.564 0-3810 {}} {258 0 1.564 0-3874 {}} {258 0 0 0-3936 {}} {258 0 0 0-3988 {}} {258 0 1.564 0-4025 {}} {258 0 1.564 0-4105 {}} {258 0 0 0-4170 {}} {258 0 0 0-4222 {}} {258 0 1.564 0-4256 {}} {258 0 1.564 0-4320 {}} {258 0 0 0-4382 {}} {258 0 0 0-4434 {}} {258 0 1.564 0-4471 {}} {258 0 1.564 0-4543 {}} {258 0 0 0-4608 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-3777) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-847 LOC {104 1.0 135 0.0 135 0.0 140 0.8291185999999999} PREDS {{146 0 0 0-3770 {}} {130 0 0 0-2954 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3778 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3778) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-848 LOC {132 1.0 135 0.9415 135 1.0 136 0.006249937500000025 141 0.006249937500000025} PREDS {{774 0 0 0-3778 {}} {259 0 1.564 0-3777 {}} {130 0 0 0-3770 {}} {258 0 1.564 0-3768 {}} {130 0 0 0-2954 {}} {258 0 0 0-3726 {}} {256 0 0 0-3661 {}} {256 0 0 0-3589 {}} {258 0 0 0-3552 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}} {774 0 0 0-4610 {}} {772 0 0 0-4545 {}} {772 0 0 0-4473 {}} {774 0 0 0-4436 {}} {774 0 0 0-4384 {}} {772 0 0 0-4322 {}} {772 0 0 0-4258 {}} {774 0 0 0-4224 {}} {774 0 0 0-4172 {}} {772 0 0 0-4107 {}} {772 0 0 0-4027 {}} {774 0 0 0-3990 {}} {774 0 0 0-3938 {}} {772 0 0 0-3876 {}} {772 0 0 0-3812 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {774 0 1.564 0-3589 {}} {774 0 1.564 0-3661 {}} {774 0 0 0-3726 {}} {774 0 0 0-3778 {}} {130 0 0 0-3796 {}} {258 0 1.564 0-3812 {}} {258 0 1.564 0-3876 {}} {258 0 0 0-3938 {}} {258 0 0 0-3990 {}} {258 0 1.564 0-4027 {}} {258 0 1.564 0-4107 {}} {258 0 0 0-4172 {}} {258 0 0 0-4224 {}} {258 0 1.564 0-4258 {}} {258 0 1.564 0-4322 {}} {258 0 0 0-4384 {}} {258 0 0 0-4436 {}} {258 0 1.564 0-4473 {}} {258 0 1.564 0-4545 {}} {258 0 0 0-4610 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-3779) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-849 LOC {104 1.0 135 0.0 135 0.0 140 0.8291185999999999} PREDS {{146 0 0 0-3770 {}} {130 0 0 0-2954 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3780 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3780) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-850 LOC {132 1.0 135 0.9415 135 1.0 136 0.006249937500000025 141 0.006249937500000025} PREDS {{774 0 0 0-3780 {}} {259 0 1.564 0-3779 {}} {130 0 0 0-3770 {}} {258 0 1.564 0-3768 {}} {130 0 0 0-2954 {}} {258 0 0 0-3728 {}} {256 0 0 0-3663 {}} {256 0 0 0-3591 {}} {258 0 0 0-3554 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}} {774 0 0 0-4612 {}} {772 0 0 0-4547 {}} {772 0 0 0-4475 {}} {774 0 0 0-4438 {}} {774 0 0 0-4386 {}} {772 0 0 0-4324 {}} {772 0 0 0-4260 {}} {774 0 0 0-4226 {}} {774 0 0 0-4174 {}} {772 0 0 0-4109 {}} {772 0 0 0-4029 {}} {774 0 0 0-3992 {}} {774 0 0 0-3940 {}} {772 0 0 0-3878 {}} {772 0 0 0-3814 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {774 0 1.564 0-3591 {}} {774 0 1.564 0-3663 {}} {774 0 0 0-3728 {}} {774 0 0 0-3780 {}} {130 0 0 0-3796 {}} {258 0 1.564 0-3814 {}} {258 0 1.564 0-3878 {}} {258 0 0 0-3940 {}} {258 0 0 0-3992 {}} {258 0 1.564 0-4029 {}} {258 0 1.564 0-4109 {}} {258 0 0 0-4174 {}} {258 0 0 0-4226 {}} {258 0 1.564 0-4260 {}} {258 0 1.564 0-4324 {}} {258 0 0 0-4386 {}} {258 0 0 0-4438 {}} {258 0 1.564 0-4475 {}} {258 0 1.564 0-4547 {}} {258 0 0 0-4612 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-3781) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-851 LOC {104 1.0 135 0.0 135 0.0 140 0.8291185999999999} PREDS {{146 0 0 0-3770 {}} {130 0 0 0-2954 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3782 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3782) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-852 LOC {132 1.0 135 0.9415 135 1.0 136 0.006249937500000025 141 0.006249937500000025} PREDS {{774 0 0 0-3782 {}} {259 0 1.564 0-3781 {}} {130 0 0 0-3770 {}} {258 0 1.564 0-3768 {}} {130 0 0 0-2954 {}} {258 0 0 0-3730 {}} {256 0 0 0-3665 {}} {256 0 0 0-3593 {}} {258 0 0 0-3556 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}} {774 0 0 0-4614 {}} {772 0 0 0-4549 {}} {772 0 0 0-4477 {}} {774 0 0 0-4440 {}} {774 0 0 0-4388 {}} {772 0 0 0-4326 {}} {772 0 0 0-4262 {}} {774 0 0 0-4228 {}} {774 0 0 0-4176 {}} {772 0 0 0-4111 {}} {772 0 0 0-4031 {}} {774 0 0 0-3994 {}} {774 0 0 0-3942 {}} {772 0 0 0-3880 {}} {772 0 0 0-3816 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {774 0 1.564 0-3593 {}} {774 0 1.564 0-3665 {}} {774 0 0 0-3730 {}} {774 0 0 0-3782 {}} {130 0 0 0-3796 {}} {258 0 1.564 0-3816 {}} {258 0 1.564 0-3880 {}} {258 0 0 0-3942 {}} {258 0 0 0-3994 {}} {258 0 1.564 0-4031 {}} {258 0 1.564 0-4111 {}} {258 0 0 0-4176 {}} {258 0 0 0-4228 {}} {258 0 1.564 0-4262 {}} {258 0 1.564 0-4326 {}} {258 0 0 0-4388 {}} {258 0 0 0-4440 {}} {258 0 1.564 0-4477 {}} {258 0 1.564 0-4549 {}} {258 0 0 0-4614 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-3783) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-853 LOC {104 1.0 135 0.0 135 0.0 140 0.8291185999999999} PREDS {{146 0 0 0-3770 {}} {130 0 0 0-2954 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3784 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3784) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-854 LOC {132 1.0 135 0.9415 135 1.0 136 0.006249937500000025 141 0.006249937500000025} PREDS {{774 0 0 0-3784 {}} {259 0 1.564 0-3783 {}} {130 0 0 0-3770 {}} {258 0 1.564 0-3768 {}} {130 0 0 0-2954 {}} {258 0 0 0-3732 {}} {256 0 0 0-3667 {}} {256 0 0 0-3595 {}} {258 0 0 0-3558 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}} {774 0 0 0-4616 {}} {772 0 0 0-4551 {}} {772 0 0 0-4479 {}} {774 0 0 0-4442 {}} {774 0 0 0-4390 {}} {772 0 0 0-4328 {}} {772 0 0 0-4264 {}} {774 0 0 0-4230 {}} {774 0 0 0-4178 {}} {772 0 0 0-4113 {}} {772 0 0 0-4033 {}} {774 0 0 0-3996 {}} {774 0 0 0-3944 {}} {772 0 0 0-3882 {}} {772 0 0 0-3818 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {774 0 1.564 0-3595 {}} {774 0 1.564 0-3667 {}} {774 0 0 0-3732 {}} {774 0 0 0-3784 {}} {130 0 0 0-3796 {}} {258 0 1.564 0-3818 {}} {258 0 1.564 0-3882 {}} {258 0 0 0-3944 {}} {258 0 0 0-3996 {}} {258 0 1.564 0-4033 {}} {258 0 1.564 0-4113 {}} {258 0 0 0-4178 {}} {258 0 0 0-4230 {}} {258 0 1.564 0-4264 {}} {258 0 1.564 0-4328 {}} {258 0 0 0-4390 {}} {258 0 0 0-4442 {}} {258 0 1.564 0-4479 {}} {258 0 1.564 0-4551 {}} {258 0 0 0-4616 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-3785) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-3)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-855 LOC {104 1.0 135 0.0 135 0.0 140 0.8291185999999999} PREDS {{146 0 0 0-3770 {}} {130 0 0 0-2954 {}} {258 0 0 0-3651 {}}} SUCCS {{259 0 1.564 0-3786 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3786) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-856 LOC {132 1.0 135 0.9415 135 1.0 136 0.006249937500000025 141 0.006249937500000025} PREDS {{774 0 0 0-3786 {}} {259 0 1.564 0-3785 {}} {130 0 0 0-3770 {}} {258 0 1.564 0-3768 {}} {130 0 0 0-2954 {}} {258 0 0 0-3734 {}} {256 0 0 0-3669 {}} {256 0 0 0-3597 {}} {258 0 0 0-3560 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}} {774 0 0 0-4618 {}} {772 0 0 0-4553 {}} {772 0 0 0-4481 {}} {774 0 0 0-4444 {}} {774 0 0 0-4392 {}} {772 0 0 0-4330 {}} {772 0 0 0-4266 {}} {774 0 0 0-4232 {}} {774 0 0 0-4180 {}} {772 0 0 0-4115 {}} {772 0 0 0-4035 {}} {774 0 0 0-3998 {}} {774 0 0 0-3946 {}} {772 0 0 0-3884 {}} {772 0 0 0-3820 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {774 0 1.564 0-3597 {}} {774 0 1.564 0-3669 {}} {774 0 0 0-3734 {}} {774 0 0 0-3786 {}} {130 0 0 0-3796 {}} {258 0 1.564 0-3820 {}} {258 0 1.564 0-3884 {}} {258 0 0 0-3946 {}} {258 0 0 0-3998 {}} {258 0 1.564 0-4035 {}} {258 0 1.564 0-4115 {}} {258 0 0 0-4180 {}} {258 0 0 0-4232 {}} {258 0 1.564 0-4266 {}} {258 0 1.564 0-4330 {}} {258 0 0 0-4392 {}} {258 0 0 0-4444 {}} {258 0 1.564 0-4481 {}} {258 0 1.564 0-4553 {}} {258 0 0 0-4618 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-3787) {AREA_SCORE {} NAME operator<<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-857 LOC {104 1.0 108 0.9521134 108 0.9521134 155 0.9521134} PREDS {{130 0 0 0-2954 {}}} SUCCS {{259 0 0 0-3788 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3788) {AREA_SCORE {} NAME COMP_LOOP-4:operator>><64,false>:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-858 LOC {104 1.0 108 0.9521134 108 0.9521134 155 0.9521134} PREDS {{259 0 0 0-3787 {}} {130 0 0 0-2954 {}}} SUCCS {{259 0 0 0-3789 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3789) {AREA_SCORE {} NAME COMP_LOOP-4:operator>><64,false>:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-859 LOC {104 1.0 108 0.9521134 108 0.9521134 155 0.9521134} PREDS {{259 0 0 0-3788 {}} {130 0 0 0-2954 {}}} SUCCS {{258 0 0 0-3793 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3790) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-860 LOC {104 1.0 108 0.0 108 0.0 108 0.0 155 0.9521134} PREDS {{130 0 0 0-2954 {}} {774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3791 {}} {130 0 0 0-3796 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3791) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-861 LOC {104 1.0 108 0.0 108 0.0 155 0.9521134} PREDS {{259 0 0 0-3790 {}} {130 0 0 0-2954 {}}} SUCCS {{259 0 0 0-3792 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3792) {AREA_SCORE {} NAME operator<<64,false>:conc#3 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-862 LOC {104 1.0 108 0.9521134 108 0.9521134 155 0.9521134} PREDS {{259 0 0 0-3791 {}} {130 0 0 0-2954 {}}} SUCCS {{259 0 0 0-3793 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3793) {AREA_SCORE 62.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(62,0,7,0,62) QUANTITY 1 NAME operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-863 LOC {105 0.0 108 0.9521134 108 0.9521134 108 0.9999999560897436 155 0.9999999560897436} PREDS {{259 0 0 0-3792 {}} {258 0 0 0-3789 {}} {130 0 0 0-2954 {}}} SUCCS {{259 0 0 0-3794 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3794) {AREA_SCORE {} NAME operator<<64,false>:slc(operator<<64,false>:acc)(61) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-864 LOC {105 0.047886599999999994 108 1.0 108 1.0 155 1.0} PREDS {{259 0 0 0-3793 {}} {130 0 0 0-2954 {}}} SUCCS {{259 0 0 0-3795 {}} {130 0 0 0-3796 {}}} CYCLES {}}
set a(0-3795) {AREA_SCORE {} NAME COMP_LOOP-4:not#1 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-865 LOC {105 0.047886599999999994 136 1.0 136 1.0 155 1.0} PREDS {{259 0 0 0-3794 {}} {130 0 0 0-2954 {}}} SUCCS {{259 0 0 0-3796 {}}} CYCLES {}}
set a(0-3796) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-866 LOC {133 0.0062499999999999995 136 1.0 136 1.0 155 1.0} PREDS {{259 0 0 0-3795 {}} {130 0 0 0-3794 {}} {130 0 0 0-3793 {}} {130 0 0 0-3792 {}} {130 0 0 0-3791 {}} {130 0 0 0-3790 {}} {130 0 0 0-3789 {}} {130 0 0 0-3788 {}} {130 0 0 0-3787 {}} {130 0 0 0-3786 {}} {130 0 0 0-3785 {}} {130 0 0 0-3784 {}} {130 0 0 0-3783 {}} {130 0 0 0-3782 {}} {130 0 0 0-3781 {}} {130 0 0 0-3780 {}} {130 0 0 0-3779 {}} {130 0 0 0-3778 {}} {130 0 0 0-3777 {}} {130 0 0 0-3776 {}} {130 0 0 0-3775 {}} {130 0 0 0-3774 {}} {130 0 0 0-3773 {}} {130 0 0 0-3772 {}} {130 0 0 0-3771 {}} {130 0 0 0-3769 {}} {130 0 0 0-3768 {}} {130 0 0 0-3766 {}} {130 0 0 0-3765 {}} {130 0 0 0-3764 {}} {130 0 0 0-3763 {}} {130 0 0 0-3762 {}} {130 0 0 0-3760 {}} {130 0 0 0-3759 {}} {130 0 0 0-3758 {}} {130 0 0 0-3757 {}} {130 0 0 0-2954 {}}} SUCCS {{128 0 0 0-3932 {}} {128 0 0 0-3934 {}} {128 0 0 0-3936 {}} {128 0 0 0-3938 {}} {128 0 0 0-3940 {}} {128 0 0 0-3942 {}} {128 0 0 0-3944 {}} {128 0 0 0-3946 {}} {128 0 0 0-3950 {}} {128 0 0 0-3951 {}} {128 0 0 0-3952 {}} {64 0 0 0-2955 {}}} CYCLES {}}
set a(0-3797) {AREA_SCORE {} NAME COMP_LOOP:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-867 LOC {0 1.0 1 0.0 1 0.0 1 0.0 141 0.7942528249999999} PREDS {} SUCCS {{259 0 0 0-3798 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3798) {AREA_SCORE {} NAME COMP_LOOP-4:slc(STAGE_VEC_LOOP:j)(9-0)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-868 LOC {0 1.0 1 0.0 1 0.0 141 0.7942528249999999} PREDS {{259 0 0 0-3797 {}}} SUCCS {{258 0 0 0-3802 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3799) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-869 LOC {0 1.0 1 0.0 1 0.0 1 0.0 141 0.7942528249999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3800 {}} {130 0 0 0-2955 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3800) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-870 LOC {0 1.0 1 0.0 1 0.0 141 0.7942528249999999} PREDS {{259 0 0 0-3799 {}}} SUCCS {{259 0 0 0-3801 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3801) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-871 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 141 0.7942528249999999} PREDS {{259 0 0 0-3800 {}}} SUCCS {{259 0 0 0-3802 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3802) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 4 NAME COMP_LOOP-4:acc TYPE ACCU DELAY {0.56 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-872 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 141 0.8291185477564101} PREDS {{259 0 0 0-3801 {}} {258 0 0 0-3798 {}}} SUCCS {{259 0 0 0-3803 {}} {258 0 0 0-3805 {}} {258 0 0 0-3807 {}} {258 0 0 0-3809 {}} {258 0 0 0-3811 {}} {258 0 0 0-3813 {}} {258 0 0 0-3815 {}} {258 0 0 0-3817 {}} {258 0 0 0-3819 {}} {258 0 0 0-3821 {}} {258 0 0 0-3822 {}} {258 0 0 0-3823 {}} {258 0 0 0-3825 {}} {258 0 0 0-3826 {}} {258 0 0 0-3827 {}} {258 0 0 0-3830 {}} {258 0 0 0-3831 {}} {258 0 0 0-3832 {}} {258 0 0 0-3835 {}} {258 0 0 0-3836 {}} {258 0 0 0-3837 {}} {258 0 0 0-3840 {}} {258 0 0 0-3841 {}} {258 0 0 0-3842 {}} {258 0 0 0-3845 {}} {258 0 0 0-3846 {}} {258 0 0 0-3847 {}} {258 0 0 0-3850 {}} {258 0 0 0-3851 {}} {258 0 0 0-3852 {}} {258 0 0 0-3855 {}} {258 0 0 0-3856 {}} {258 0 0 0-3857 {}} {258 0 0 0-3929 {}} {258 0 0 0-3931 {}} {258 0 0 0-3933 {}} {258 0 0 0-3935 {}} {258 0 0 0-3937 {}} {258 0 0 0-3939 {}} {258 0 0 0-3941 {}} {258 0 0 0-3943 {}} {258 0 0 0-3945 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3803) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-873 LOC {1 0.034865775 1 1.0 1 1.0 141 0.8291185999999999} PREDS {{259 0 0 0-3802 {}}} SUCCS {{259 0 0 0-3804 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3804) {AREA_SCORE {} NAME COMP_LOOP:switch#6 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-874 LOC {1 0.034865775 1 1.0 1 1.0 141 0.8291185999999999} PREDS {{259 0 0 0-3803 {}}} SUCCS {{146 0 0 0-3805 {}} {146 0 0 0-3806 {}} {146 0 0 0-3807 {}} {146 0 0 0-3808 {}} {146 0 0 0-3809 {}} {146 0 0 0-3810 {}} {146 0 0 0-3811 {}} {146 0 0 0-3812 {}} {146 0 0 0-3813 {}} {146 0 0 0-3814 {}} {146 0 0 0-3815 {}} {146 0 0 0-3816 {}} {146 0 0 0-3817 {}} {146 0 0 0-3818 {}} {146 0 0 0-3819 {}} {146 0 0 0-3820 {}}} CYCLES {}}
set a(0-3805) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-875 LOC {1 0.034865775 136 0.0 136 0.0 141 0.8291185999999999} PREDS {{146 0 0 0-3804 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3806 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3806) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-876 LOC {133 1.0 136 0.9415 136 1.0 137 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3805 {}} {146 0 0 0-3804 {}} {258 0 1.564 0-3772 {}} {258 0 1.564 0-3720 {}} {258 0 1.564 0-3546 {}} {258 0 1.564 0-3494 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}} {774 0 1.564 0-4430 {}} {774 0 1.564 0-4378 {}} {774 0 1.564 0-4218 {}} {774 0 1.564 0-4166 {}} {774 0 1.564 0-3984 {}} {774 0 1.564 0-3932 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {772 0 0 0-3494 {}} {772 0 0 0-3546 {}} {772 0 0 0-3720 {}} {772 0 0 0-3772 {}} {258 0 0 0-3859 {}} {256 0 0 0-3932 {}} {130 0 0 0-2955 {}} {256 0 0 0-3984 {}} {256 0 0 0-4166 {}} {256 0 0 0-4218 {}} {256 0 0 0-4378 {}} {256 0 0 0-4430 {}} {256 0 0 0-4604 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-3807) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-877 LOC {1 0.034865775 136 0.0 136 0.0 141 0.8291185999999999} PREDS {{146 0 0 0-3804 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3808 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3808) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-878 LOC {133 1.0 136 0.9415 136 1.0 137 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3807 {}} {146 0 0 0-3804 {}} {258 0 1.564 0-3774 {}} {258 0 1.564 0-3722 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}} {774 0 1.564 0-4432 {}} {774 0 1.564 0-4380 {}} {774 0 1.564 0-4220 {}} {774 0 1.564 0-4168 {}} {774 0 1.564 0-3986 {}} {774 0 1.564 0-3934 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {772 0 0 0-3496 {}} {772 0 0 0-3548 {}} {772 0 0 0-3722 {}} {772 0 0 0-3774 {}} {258 0 0 0-3859 {}} {256 0 0 0-3934 {}} {130 0 0 0-2955 {}} {256 0 0 0-3986 {}} {256 0 0 0-4168 {}} {256 0 0 0-4220 {}} {256 0 0 0-4380 {}} {256 0 0 0-4432 {}} {256 0 0 0-4606 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-3809) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-879 LOC {1 0.034865775 136 0.0 136 0.0 141 0.8291185999999999} PREDS {{146 0 0 0-3804 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3810 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3810) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-880 LOC {133 1.0 136 0.9415 136 1.0 137 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3809 {}} {146 0 0 0-3804 {}} {258 0 1.564 0-3776 {}} {258 0 1.564 0-3724 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}} {774 0 1.564 0-4434 {}} {774 0 1.564 0-4382 {}} {774 0 1.564 0-4222 {}} {774 0 1.564 0-4170 {}} {774 0 1.564 0-3988 {}} {774 0 1.564 0-3936 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {772 0 0 0-3498 {}} {772 0 0 0-3550 {}} {772 0 0 0-3724 {}} {772 0 0 0-3776 {}} {258 0 0 0-3859 {}} {256 0 0 0-3936 {}} {130 0 0 0-2955 {}} {256 0 0 0-3988 {}} {256 0 0 0-4170 {}} {256 0 0 0-4222 {}} {256 0 0 0-4382 {}} {256 0 0 0-4434 {}} {256 0 0 0-4608 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-3811) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-881 LOC {1 0.034865775 136 0.0 136 0.0 141 0.8291185999999999} PREDS {{146 0 0 0-3804 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3812 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3812) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-882 LOC {133 1.0 136 0.9415 136 1.0 137 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3811 {}} {146 0 0 0-3804 {}} {258 0 1.564 0-3778 {}} {258 0 1.564 0-3726 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}} {774 0 1.564 0-4436 {}} {774 0 1.564 0-4384 {}} {774 0 1.564 0-4224 {}} {774 0 1.564 0-4172 {}} {774 0 1.564 0-3990 {}} {774 0 1.564 0-3938 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {772 0 0 0-3500 {}} {772 0 0 0-3552 {}} {772 0 0 0-3726 {}} {772 0 0 0-3778 {}} {258 0 0 0-3859 {}} {256 0 0 0-3938 {}} {130 0 0 0-2955 {}} {256 0 0 0-3990 {}} {256 0 0 0-4172 {}} {256 0 0 0-4224 {}} {256 0 0 0-4384 {}} {256 0 0 0-4436 {}} {256 0 0 0-4610 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-3813) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-883 LOC {1 0.034865775 136 0.0 136 0.0 141 0.8291185999999999} PREDS {{146 0 0 0-3804 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3814 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3814) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-884 LOC {133 1.0 136 0.9415 136 1.0 137 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3813 {}} {146 0 0 0-3804 {}} {258 0 1.564 0-3780 {}} {258 0 1.564 0-3728 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}} {774 0 1.564 0-4438 {}} {774 0 1.564 0-4386 {}} {774 0 1.564 0-4226 {}} {774 0 1.564 0-4174 {}} {774 0 1.564 0-3992 {}} {774 0 1.564 0-3940 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {772 0 0 0-3502 {}} {772 0 0 0-3554 {}} {772 0 0 0-3728 {}} {772 0 0 0-3780 {}} {258 0 0 0-3859 {}} {256 0 0 0-3940 {}} {130 0 0 0-2955 {}} {256 0 0 0-3992 {}} {256 0 0 0-4174 {}} {256 0 0 0-4226 {}} {256 0 0 0-4386 {}} {256 0 0 0-4438 {}} {256 0 0 0-4612 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-3815) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-885 LOC {1 0.034865775 136 0.0 136 0.0 141 0.8291185999999999} PREDS {{146 0 0 0-3804 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3816 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3816) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-886 LOC {133 1.0 136 0.9415 136 1.0 137 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3815 {}} {146 0 0 0-3804 {}} {258 0 1.564 0-3782 {}} {258 0 1.564 0-3730 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}} {774 0 1.564 0-4440 {}} {774 0 1.564 0-4388 {}} {774 0 1.564 0-4228 {}} {774 0 1.564 0-4176 {}} {774 0 1.564 0-3994 {}} {774 0 1.564 0-3942 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {772 0 0 0-3504 {}} {772 0 0 0-3556 {}} {772 0 0 0-3730 {}} {772 0 0 0-3782 {}} {258 0 0 0-3859 {}} {256 0 0 0-3942 {}} {130 0 0 0-2955 {}} {256 0 0 0-3994 {}} {256 0 0 0-4176 {}} {256 0 0 0-4228 {}} {256 0 0 0-4388 {}} {256 0 0 0-4440 {}} {256 0 0 0-4614 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-3817) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-887 LOC {1 0.034865775 136 0.0 136 0.0 141 0.8291185999999999} PREDS {{146 0 0 0-3804 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3818 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3818) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-888 LOC {133 1.0 136 0.9415 136 1.0 137 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3817 {}} {146 0 0 0-3804 {}} {258 0 1.564 0-3784 {}} {258 0 1.564 0-3732 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}} {774 0 1.564 0-4442 {}} {774 0 1.564 0-4390 {}} {774 0 1.564 0-4230 {}} {774 0 1.564 0-4178 {}} {774 0 1.564 0-3996 {}} {774 0 1.564 0-3944 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {772 0 0 0-3506 {}} {772 0 0 0-3558 {}} {772 0 0 0-3732 {}} {772 0 0 0-3784 {}} {258 0 0 0-3859 {}} {256 0 0 0-3944 {}} {130 0 0 0-2955 {}} {256 0 0 0-3996 {}} {256 0 0 0-4178 {}} {256 0 0 0-4230 {}} {256 0 0 0-4390 {}} {256 0 0 0-4442 {}} {256 0 0 0-4616 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-3819) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-889 LOC {1 0.034865775 136 0.0 136 0.0 141 0.8291185999999999} PREDS {{146 0 0 0-3804 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3820 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3820) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-890 LOC {133 1.0 136 0.9415 136 1.0 137 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3819 {}} {146 0 0 0-3804 {}} {258 0 1.564 0-3786 {}} {258 0 1.564 0-3734 {}} {258 0 1.564 0-3560 {}} {258 0 1.564 0-3508 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}} {774 0 1.564 0-4444 {}} {774 0 1.564 0-4392 {}} {774 0 1.564 0-4232 {}} {774 0 1.564 0-4180 {}} {774 0 1.564 0-3998 {}} {774 0 1.564 0-3946 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {772 0 0 0-3508 {}} {772 0 0 0-3560 {}} {772 0 0 0-3734 {}} {772 0 0 0-3786 {}} {258 0 0 0-3859 {}} {256 0 0 0-3946 {}} {130 0 0 0-2955 {}} {256 0 0 0-3998 {}} {256 0 0 0-4180 {}} {256 0 0 0-4232 {}} {256 0 0 0-4392 {}} {256 0 0 0-4444 {}} {256 0 0 0-4618 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-3821) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-891 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3824 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3822) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-892 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3824 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3823) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-893 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{259 0 0 0-3824 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3824) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#12 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-894 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3823 {}} {258 0 0 0-3822 {}} {258 0 0 0-3821 {}}} SUCCS {{258 0 0 0-3859 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3825) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-895 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3829 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3826) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-896 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3828 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3827) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-897 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{259 0 0 0-3828 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3828) {AREA_SCORE {} NAME COMP_LOOP:nor#37 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-898 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{259 0 0 0-3827 {}} {258 0 0 0-3826 {}}} SUCCS {{259 0 0 0-3829 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3829) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#84 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-899 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{259 0 0 0-3828 {}} {258 0 0 0-3825 {}}} SUCCS {{258 0 0 0-3859 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3830) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-900 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3834 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3831) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-901 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3833 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3832) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-902 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{259 0 0 0-3833 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3833) {AREA_SCORE {} NAME COMP_LOOP:nor#38 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-903 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{259 0 0 0-3832 {}} {258 0 0 0-3831 {}}} SUCCS {{259 0 0 0-3834 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3834) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#85 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-904 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{259 0 0 0-3833 {}} {258 0 0 0-3830 {}}} SUCCS {{258 0 0 0-3859 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3835) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-905 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3839 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3836) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-906 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3839 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3837) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-907 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{259 0 0 0-3838 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3838) {AREA_SCORE {} NAME COMP_LOOP:not#68 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-908 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3837 {}}} SUCCS {{259 0 0 0-3839 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3839) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#86 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-909 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3838 {}} {258 0 0 0-3836 {}} {258 0 0 0-3835 {}}} SUCCS {{258 0 0 0-3859 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3840) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-910 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3844 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3841) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-911 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3843 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3842) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-912 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{259 0 0 0-3843 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3843) {AREA_SCORE {} NAME COMP_LOOP:nor#39 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-913 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{259 0 0 0-3842 {}} {258 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3844 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3844) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#87 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-914 LOC {1 0.034865775 137 0.0 137 0.0 142 0.5036969} PREDS {{259 0 0 0-3843 {}} {258 0 0 0-3840 {}}} SUCCS {{258 0 0 0-3859 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3845) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-915 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3849 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3846) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-916 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3849 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3847) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-917 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{259 0 0 0-3848 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3848) {AREA_SCORE {} NAME COMP_LOOP:not#69 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-918 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3847 {}}} SUCCS {{259 0 0 0-3849 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3849) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#88 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-919 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3848 {}} {258 0 0 0-3846 {}} {258 0 0 0-3845 {}}} SUCCS {{258 0 0 0-3859 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3850) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-920 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3854 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3851) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-921 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3854 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3852) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-922 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{259 0 0 0-3853 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3853) {AREA_SCORE {} NAME COMP_LOOP:not#70 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-923 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3852 {}}} SUCCS {{259 0 0 0-3854 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3854) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#89 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-924 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3853 {}} {258 0 0 0-3851 {}} {258 0 0 0-3850 {}}} SUCCS {{258 0 0 0-3859 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3855) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-925 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3858 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3856) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-926 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{258 0 0 0-3858 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3857) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-927 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3802 {}}} SUCCS {{259 0 0 0-3858 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3858) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#90 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-928 LOC {1 0.034865775 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3857 {}} {258 0 0 0-3856 {}} {258 0 0 0-3855 {}}} SUCCS {{259 0 0 0-3859 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3859) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#6 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-929 LOC {134 0.094375 137 0.9511217999999999 137 0.9511217999999999 137 0.999999942628205 142 0.5525750426282051} PREDS {{259 0 0 0-3858 {}} {258 0 0 0-3854 {}} {258 0 0 0-3849 {}} {258 0 0 0-3844 {}} {258 0 0 0-3839 {}} {258 0 0 0-3834 {}} {258 0 0 0-3829 {}} {258 0 0 0-3824 {}} {258 0 0 0-3820 {}} {258 0 0 0-3818 {}} {258 0 0 0-3816 {}} {258 0 0 0-3814 {}} {258 0 0 0-3812 {}} {258 0 0 0-3810 {}} {258 0 0 0-3808 {}} {258 0 0 0-3806 {}} {258 0 0 0-3080 {}} {258 0 0 0-3079 {}} {258 0 0 0-3078 {}} {258 0 0 0-3077 {}} {258 0 0 0-3076 {}} {258 0 0 0-3075 {}} {258 0 0 0-3074 {}} {258 0 0 0-3073 {}}} SUCCS {{258 0 0 0-3924 {}} {130 0 0 0-2955 {}} {258 0 0 0-3970 {}}} CYCLES {}}
set a(0-3860) {AREA_SCORE {} NAME operator+<64,false>:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-930 LOC {0 1.0 1 0.0 1 0.0 1 0.0 141 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-3861 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3861) {AREA_SCORE {} NAME COMP_LOOP-4:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-931 LOC {0 1.0 1 0.0 1 0.0 141 0.7769290999999999} PREDS {{259 0 0 0-3860 {}}} SUCCS {{258 0 0 0-3866 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3862) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-932 LOC {0 1.0 1 0.0 1 0.0 1 0.0 141 0.7769290999999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3863 {}} {130 0 0 0-2955 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3863) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-933 LOC {0 1.0 1 0.0 1 0.0 141 0.7769290999999999} PREDS {{259 0 0 0-3862 {}}} SUCCS {{259 0 0 0-3864 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3864) {AREA_SCORE {} NAME COMP_LOOP:conc#16 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-934 LOC {0 1.0 1 0.9478105 1 0.9478105 141 0.7769290999999999} PREDS {{259 0 0 0-3863 {}}} SUCCS {{258 0 0 0-3866 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3865) {AREA_SCORE {} NAME COMP_LOOP-4:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-935 LOC {0 1.0 1 0.9478105 1 0.9478105 141 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-3866 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3866) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 8 NAME COMP_LOOP-4:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-936 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 141 0.8291185407051281} PREDS {{259 0 0 0-3865 {}} {258 0 0 0-3864 {}} {258 0 0 0-3861 {}}} SUCCS {{259 0 0 0-3867 {}} {258 0 0 0-3869 {}} {258 0 0 0-3871 {}} {258 0 0 0-3873 {}} {258 0 0 0-3875 {}} {258 0 0 0-3877 {}} {258 0 0 0-3879 {}} {258 0 0 0-3881 {}} {258 0 0 0-3883 {}} {258 0 0 0-3885 {}} {258 0 0 0-3886 {}} {258 0 0 0-3887 {}} {258 0 0 0-3889 {}} {258 0 0 0-3890 {}} {258 0 0 0-3891 {}} {258 0 0 0-3894 {}} {258 0 0 0-3895 {}} {258 0 0 0-3896 {}} {258 0 0 0-3899 {}} {258 0 0 0-3900 {}} {258 0 0 0-3901 {}} {258 0 0 0-3904 {}} {258 0 0 0-3905 {}} {258 0 0 0-3906 {}} {258 0 0 0-3909 {}} {258 0 0 0-3910 {}} {258 0 0 0-3911 {}} {258 0 0 0-3914 {}} {258 0 0 0-3915 {}} {258 0 0 0-3916 {}} {258 0 0 0-3919 {}} {258 0 0 0-3920 {}} {258 0 0 0-3921 {}} {130 0 0 0-2955 {}} {258 0 0 0-3981 {}} {258 0 0 0-3983 {}} {258 0 0 0-3985 {}} {258 0 0 0-3987 {}} {258 0 0 0-3989 {}} {258 0 0 0-3991 {}} {258 0 0 0-3993 {}} {258 0 0 0-3995 {}} {258 0 0 0-3997 {}}} CYCLES {}}
set a(0-3867) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-937 LOC {1 0.0521895 1 1.0 1 1.0 141 0.8291185999999999} PREDS {{259 0 0 0-3866 {}}} SUCCS {{259 0 0 0-3868 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3868) {AREA_SCORE {} NAME COMP_LOOP:switch#7 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-938 LOC {1 0.0521895 1 1.0 1 1.0 141 0.8291185999999999} PREDS {{259 0 0 0-3867 {}}} SUCCS {{146 0 0 0-3869 {}} {146 0 0 0-3870 {}} {146 0 0 0-3871 {}} {146 0 0 0-3872 {}} {146 0 0 0-3873 {}} {146 0 0 0-3874 {}} {146 0 0 0-3875 {}} {146 0 0 0-3876 {}} {146 0 0 0-3877 {}} {146 0 0 0-3878 {}} {146 0 0 0-3879 {}} {146 0 0 0-3880 {}} {146 0 0 0-3881 {}} {146 0 0 0-3882 {}} {146 0 0 0-3883 {}} {146 0 0 0-3884 {}}} CYCLES {}}
set a(0-3869) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-939 LOC {1 0.0521895 137 0.8291185999999999 137 0.8291185999999999 141 0.8291185999999999} PREDS {{146 0 0 0-3868 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3870 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3870) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-940 LOC {133 1.0 137 0.9415 137 1.0 138 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3869 {}} {146 0 0 0-3868 {}} {258 0 1.564 0-3772 {}} {258 0 1.564 0-3720 {}} {258 0 1.564 0-3546 {}} {258 0 1.564 0-3494 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}} {774 0 1.564 0-4430 {}} {774 0 1.564 0-4378 {}} {774 0 1.564 0-4218 {}} {774 0 1.564 0-4166 {}} {774 0 1.564 0-3984 {}} {774 0 1.564 0-3932 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {772 0 0 0-3494 {}} {772 0 0 0-3546 {}} {772 0 0 0-3720 {}} {772 0 0 0-3772 {}} {258 0 0 0-3923 {}} {256 0 0 0-3932 {}} {130 0 0 0-2955 {}} {256 0 0 0-3984 {}} {256 0 0 0-4166 {}} {256 0 0 0-4218 {}} {256 0 0 0-4378 {}} {256 0 0 0-4430 {}} {256 0 0 0-4604 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-3871) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-941 LOC {1 0.0521895 137 0.8291185999999999 137 0.8291185999999999 141 0.8291185999999999} PREDS {{146 0 0 0-3868 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3872 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3872) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-942 LOC {133 1.0 137 0.9415 137 1.0 138 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3871 {}} {146 0 0 0-3868 {}} {258 0 1.564 0-3774 {}} {258 0 1.564 0-3722 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}} {774 0 1.564 0-4432 {}} {774 0 1.564 0-4380 {}} {774 0 1.564 0-4220 {}} {774 0 1.564 0-4168 {}} {774 0 1.564 0-3986 {}} {774 0 1.564 0-3934 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {772 0 0 0-3496 {}} {772 0 0 0-3548 {}} {772 0 0 0-3722 {}} {772 0 0 0-3774 {}} {258 0 0 0-3923 {}} {256 0 0 0-3934 {}} {130 0 0 0-2955 {}} {256 0 0 0-3986 {}} {256 0 0 0-4168 {}} {256 0 0 0-4220 {}} {256 0 0 0-4380 {}} {256 0 0 0-4432 {}} {256 0 0 0-4606 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-3873) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-943 LOC {1 0.0521895 137 0.8291185999999999 137 0.8291185999999999 141 0.8291185999999999} PREDS {{146 0 0 0-3868 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3874 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3874) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-944 LOC {133 1.0 137 0.9415 137 1.0 138 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3873 {}} {146 0 0 0-3868 {}} {258 0 1.564 0-3776 {}} {258 0 1.564 0-3724 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}} {774 0 1.564 0-4434 {}} {774 0 1.564 0-4382 {}} {774 0 1.564 0-4222 {}} {774 0 1.564 0-4170 {}} {774 0 1.564 0-3988 {}} {774 0 1.564 0-3936 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {772 0 0 0-3498 {}} {772 0 0 0-3550 {}} {772 0 0 0-3724 {}} {772 0 0 0-3776 {}} {258 0 0 0-3923 {}} {256 0 0 0-3936 {}} {130 0 0 0-2955 {}} {256 0 0 0-3988 {}} {256 0 0 0-4170 {}} {256 0 0 0-4222 {}} {256 0 0 0-4382 {}} {256 0 0 0-4434 {}} {256 0 0 0-4608 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-3875) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-945 LOC {1 0.0521895 137 0.8291185999999999 137 0.8291185999999999 141 0.8291185999999999} PREDS {{146 0 0 0-3868 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3876 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3876) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-946 LOC {133 1.0 137 0.9415 137 1.0 138 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3875 {}} {146 0 0 0-3868 {}} {258 0 1.564 0-3778 {}} {258 0 1.564 0-3726 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}} {774 0 1.564 0-4436 {}} {774 0 1.564 0-4384 {}} {774 0 1.564 0-4224 {}} {774 0 1.564 0-4172 {}} {774 0 1.564 0-3990 {}} {774 0 1.564 0-3938 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {772 0 0 0-3500 {}} {772 0 0 0-3552 {}} {772 0 0 0-3726 {}} {772 0 0 0-3778 {}} {258 0 0 0-3923 {}} {256 0 0 0-3938 {}} {130 0 0 0-2955 {}} {256 0 0 0-3990 {}} {256 0 0 0-4172 {}} {256 0 0 0-4224 {}} {256 0 0 0-4384 {}} {256 0 0 0-4436 {}} {256 0 0 0-4610 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-3877) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-947 LOC {1 0.0521895 137 0.8291185999999999 137 0.8291185999999999 141 0.8291185999999999} PREDS {{146 0 0 0-3868 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3878 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3878) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-948 LOC {133 1.0 137 0.9415 137 1.0 138 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3877 {}} {146 0 0 0-3868 {}} {258 0 1.564 0-3780 {}} {258 0 1.564 0-3728 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}} {774 0 1.564 0-4438 {}} {774 0 1.564 0-4386 {}} {774 0 1.564 0-4226 {}} {774 0 1.564 0-4174 {}} {774 0 1.564 0-3992 {}} {774 0 1.564 0-3940 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {772 0 0 0-3502 {}} {772 0 0 0-3554 {}} {772 0 0 0-3728 {}} {772 0 0 0-3780 {}} {258 0 0 0-3923 {}} {256 0 0 0-3940 {}} {130 0 0 0-2955 {}} {256 0 0 0-3992 {}} {256 0 0 0-4174 {}} {256 0 0 0-4226 {}} {256 0 0 0-4386 {}} {256 0 0 0-4438 {}} {256 0 0 0-4612 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-3879) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-949 LOC {1 0.0521895 137 0.8291185999999999 137 0.8291185999999999 141 0.8291185999999999} PREDS {{146 0 0 0-3868 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3880 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3880) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-950 LOC {133 1.0 137 0.9415 137 1.0 138 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3879 {}} {146 0 0 0-3868 {}} {258 0 1.564 0-3782 {}} {258 0 1.564 0-3730 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}} {774 0 1.564 0-4440 {}} {774 0 1.564 0-4388 {}} {774 0 1.564 0-4228 {}} {774 0 1.564 0-4176 {}} {774 0 1.564 0-3994 {}} {774 0 1.564 0-3942 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {772 0 0 0-3504 {}} {772 0 0 0-3556 {}} {772 0 0 0-3730 {}} {772 0 0 0-3782 {}} {258 0 0 0-3923 {}} {256 0 0 0-3942 {}} {130 0 0 0-2955 {}} {256 0 0 0-3994 {}} {256 0 0 0-4176 {}} {256 0 0 0-4228 {}} {256 0 0 0-4388 {}} {256 0 0 0-4440 {}} {256 0 0 0-4614 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-3881) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-951 LOC {1 0.0521895 137 0.8291185999999999 137 0.8291185999999999 141 0.8291185999999999} PREDS {{146 0 0 0-3868 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3882 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3882) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-952 LOC {133 1.0 137 0.9415 137 1.0 138 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3881 {}} {146 0 0 0-3868 {}} {258 0 1.564 0-3784 {}} {258 0 1.564 0-3732 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}} {774 0 1.564 0-4442 {}} {774 0 1.564 0-4390 {}} {774 0 1.564 0-4230 {}} {774 0 1.564 0-4178 {}} {774 0 1.564 0-3996 {}} {774 0 1.564 0-3944 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {772 0 0 0-3506 {}} {772 0 0 0-3558 {}} {772 0 0 0-3732 {}} {772 0 0 0-3784 {}} {258 0 0 0-3923 {}} {256 0 0 0-3944 {}} {130 0 0 0-2955 {}} {256 0 0 0-3996 {}} {256 0 0 0-4178 {}} {256 0 0 0-4230 {}} {256 0 0 0-4390 {}} {256 0 0 0-4442 {}} {256 0 0 0-4616 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-3883) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-953 LOC {1 0.0521895 137 0.8291185999999999 137 0.8291185999999999 141 0.8291185999999999} PREDS {{146 0 0 0-3868 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3884 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3884) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-954 LOC {133 1.0 137 0.9415 137 1.0 138 0.09437493750000003 142 0.09437493750000003} PREDS {{259 0 1.564 0-3883 {}} {146 0 0 0-3868 {}} {258 0 1.564 0-3786 {}} {258 0 1.564 0-3734 {}} {258 0 1.564 0-3560 {}} {258 0 1.564 0-3508 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}} {774 0 1.564 0-4444 {}} {774 0 1.564 0-4392 {}} {774 0 1.564 0-4232 {}} {774 0 1.564 0-4180 {}} {774 0 1.564 0-3998 {}} {774 0 1.564 0-3946 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {772 0 0 0-3508 {}} {772 0 0 0-3560 {}} {772 0 0 0-3734 {}} {772 0 0 0-3786 {}} {258 0 0 0-3923 {}} {256 0 0 0-3946 {}} {130 0 0 0-2955 {}} {256 0 0 0-3998 {}} {256 0 0 0-4180 {}} {256 0 0 0-4232 {}} {256 0 0 0-4392 {}} {256 0 0 0-4444 {}} {256 0 0 0-4618 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-3885) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-955 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3888 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3886) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-956 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3888 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3887) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-957 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{259 0 0 0-3888 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3888) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#13 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-958 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3887 {}} {258 0 0 0-3886 {}} {258 0 0 0-3885 {}}} SUCCS {{258 0 0 0-3923 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3889) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-959 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3893 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3890) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-960 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3892 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3891) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-961 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{259 0 0 0-3892 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3892) {AREA_SCORE {} NAME COMP_LOOP:nor#40 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-962 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{259 0 0 0-3891 {}} {258 0 0 0-3890 {}}} SUCCS {{259 0 0 0-3893 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3893) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#91 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-963 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{259 0 0 0-3892 {}} {258 0 0 0-3889 {}}} SUCCS {{258 0 0 0-3923 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3894) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-964 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3898 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3895) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-965 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3897 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3896) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-966 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{259 0 0 0-3897 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3897) {AREA_SCORE {} NAME COMP_LOOP:nor#41 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-967 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{259 0 0 0-3896 {}} {258 0 0 0-3895 {}}} SUCCS {{259 0 0 0-3898 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3898) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#92 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-968 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{259 0 0 0-3897 {}} {258 0 0 0-3894 {}}} SUCCS {{258 0 0 0-3923 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3899) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-969 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3903 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3900) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-970 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3903 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3901) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-971 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{259 0 0 0-3902 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3902) {AREA_SCORE {} NAME COMP_LOOP:not#71 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-972 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3901 {}}} SUCCS {{259 0 0 0-3903 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3903) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#93 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-973 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3902 {}} {258 0 0 0-3900 {}} {258 0 0 0-3899 {}}} SUCCS {{258 0 0 0-3923 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3904) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-974 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3908 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3905) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-975 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3907 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3906) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-976 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{259 0 0 0-3907 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3907) {AREA_SCORE {} NAME COMP_LOOP:nor#42 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-977 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{259 0 0 0-3906 {}} {258 0 0 0-3905 {}}} SUCCS {{259 0 0 0-3908 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3908) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#94 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-978 LOC {1 0.0521895 138 0.0 138 0.0 142 0.5036969} PREDS {{259 0 0 0-3907 {}} {258 0 0 0-3904 {}}} SUCCS {{258 0 0 0-3923 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3909) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-979 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3913 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3910) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-980 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3913 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3911) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-981 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{259 0 0 0-3912 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3912) {AREA_SCORE {} NAME COMP_LOOP:not#72 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-982 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3911 {}}} SUCCS {{259 0 0 0-3913 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3913) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#95 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-983 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3912 {}} {258 0 0 0-3910 {}} {258 0 0 0-3909 {}}} SUCCS {{258 0 0 0-3923 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3914) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-984 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3918 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3915) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-985 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3918 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3916) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-986 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{259 0 0 0-3917 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3917) {AREA_SCORE {} NAME COMP_LOOP:not#73 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-987 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3916 {}}} SUCCS {{259 0 0 0-3918 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3918) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#96 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-988 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3917 {}} {258 0 0 0-3915 {}} {258 0 0 0-3914 {}}} SUCCS {{258 0 0 0-3923 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3919) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-989 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3922 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3920) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-990 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{258 0 0 0-3922 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3921) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-991 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{258 0 0 0-3866 {}}} SUCCS {{259 0 0 0-3922 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3922) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#97 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-992 LOC {1 0.0521895 1 1.0 1 1.0 142 0.5036969} PREDS {{259 0 0 0-3921 {}} {258 0 0 0-3920 {}} {258 0 0 0-3919 {}}} SUCCS {{259 0 0 0-3923 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3923) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#7 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-993 LOC {134 0.094375 138 0.5036969 138 0.5036969 138 0.5525750426282051 142 0.5525750426282051} PREDS {{259 0 0 0-3922 {}} {258 0 0 0-3918 {}} {258 0 0 0-3913 {}} {258 0 0 0-3908 {}} {258 0 0 0-3903 {}} {258 0 0 0-3898 {}} {258 0 0 0-3893 {}} {258 0 0 0-3888 {}} {258 0 0 0-3884 {}} {258 0 0 0-3882 {}} {258 0 0 0-3880 {}} {258 0 0 0-3878 {}} {258 0 0 0-3876 {}} {258 0 0 0-3874 {}} {258 0 0 0-3872 {}} {258 0 0 0-3870 {}} {258 0 0 0-3072 {}} {258 0 0 0-3071 {}} {258 0 0 0-3070 {}} {258 0 0 0-3069 {}} {258 0 0 0-3068 {}} {258 0 0 0-3067 {}} {258 0 0 0-3066 {}} {258 0 0 0-3065 {}}} SUCCS {{259 0 0 0-3924 {}} {130 0 0 0-2955 {}} {258 0 0 0-3969 {}}} CYCLES {}}
set a(0-3924) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-4:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-994 LOC {134 0.1432532 138 0.5525751 138 0.5525751 138 0.6009624573717949 142 0.6009624573717949} PREDS {{259 0 0 0-3923 {}} {258 0 0 0-3859 {}}} SUCCS {{259 0 0 0-3925 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3925) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-995 LOC {134 0.1916406 138 0.6009625 138 0.6009625 142 0.6009625} PREDS {{259 0 0 0-3924 {}} {128 0 0 0-3927 {}}} SUCCS {{258 0 0 0-3927 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3926) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-996 LOC {134 0.0 138 0.6009625 138 0.6009625 142 0.6009625} PREDS {{128 0 0 0-3927 {}}} SUCCS {{259 0 0 0-3927 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3927) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-997 LOC {134 1.0 138 0.681 138 1.0 151 0.0064061875000001045 155 0.0064061875000001045} PREDS {{259 0 0 0-3926 {}} {258 0 0 0-3925 {}}} SUCCS {{128 0 0 0-3925 {}} {128 0 0 0-3926 {}} {259 0 0 0-3928 {}}} CYCLES {}}
set a(0-3928) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-998 LOC {147 0.006406225 151 0.8291185999999999 151 0.8291185999999999 155 0.8291185999999999} PREDS {{259 0 0 0-3927 {}}} SUCCS {{258 0 1.564 0-3932 {}} {258 0 1.564 0-3934 {}} {258 0 1.564 0-3936 {}} {258 0 1.564 0-3938 {}} {258 0 1.564 0-3940 {}} {258 0 1.564 0-3942 {}} {258 0 1.564 0-3944 {}} {258 0 1.564 0-3946 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3929) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(2-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-999 LOC {1 0.034865775 1 1.0 1 1.0 155 0.8291185999999999} PREDS {{258 0 0 0-3802 {}}} SUCCS {{259 0 0 0-3930 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3930) {AREA_SCORE {} NAME COMP_LOOP:switch#22 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1000 LOC {1 0.034865775 1 1.0 1 1.0 155 0.8291185999999999} PREDS {{259 0 0 0-3929 {}}} SUCCS {{146 0 0 0-3931 {}} {130 0 0 0-3932 {}} {146 0 0 0-3933 {}} {130 0 0 0-3934 {}} {146 0 0 0-3935 {}} {130 0 0 0-3936 {}} {146 0 0 0-3937 {}} {130 0 0 0-3938 {}} {146 0 0 0-3939 {}} {130 0 0 0-3940 {}} {146 0 0 0-3941 {}} {130 0 0 0-3942 {}} {146 0 0 0-3943 {}} {130 0 0 0-3944 {}} {146 0 0 0-3945 {}} {130 0 0 0-3946 {}}} CYCLES {}}
set a(0-3931) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1001 LOC {1 0.034865775 151 0.0 151 0.0 155 0.8291185999999999} PREDS {{146 0 0 0-3930 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3932 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3932) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1002 LOC {147 1.0 151 0.9415 151 1.0 152 0.006249937500000025 156 0.006249937500000025} PREDS {{774 0 0 0-3932 {}} {259 0 1.564 0-3931 {}} {130 0 0 0-3930 {}} {258 0 1.564 0-3928 {}} {256 0 0 0-3870 {}} {256 0 0 0-3806 {}} {128 0 0 0-3796 {}} {258 0 0 0-3772 {}} {258 0 0 0-3720 {}} {256 0 0 0-3655 {}} {256 0 0 0-3583 {}} {258 0 0 0-3546 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}} {774 0 0 0-4604 {}} {772 0 0 0-4539 {}} {772 0 0 0-4467 {}} {774 0 0 0-4430 {}} {774 0 0 0-4378 {}} {772 0 0 0-4316 {}} {772 0 0 0-4252 {}} {774 0 0 0-4218 {}} {774 0 0 0-4166 {}} {772 0 0 0-4101 {}} {772 0 0 0-4021 {}} {774 0 0 0-3984 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {774 0 1.564 0-3583 {}} {774 0 1.564 0-3655 {}} {774 0 0 0-3720 {}} {774 0 0 0-3772 {}} {774 0 1.564 0-3806 {}} {774 0 1.564 0-3870 {}} {774 0 0 0-3932 {}} {130 0 0 0-2955 {}} {258 0 0 0-3984 {}} {258 0 1.564 0-4021 {}} {258 0 1.564 0-4101 {}} {258 0 0 0-4166 {}} {258 0 0 0-4218 {}} {258 0 1.564 0-4252 {}} {258 0 1.564 0-4316 {}} {258 0 0 0-4378 {}} {258 0 0 0-4430 {}} {258 0 1.564 0-4467 {}} {258 0 1.564 0-4539 {}} {258 0 0 0-4604 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-3933) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1003 LOC {1 0.034865775 151 0.0 151 0.0 155 0.8291185999999999} PREDS {{146 0 0 0-3930 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3934 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3934) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1004 LOC {147 1.0 151 0.9415 151 1.0 152 0.006249937500000025 156 0.006249937500000025} PREDS {{774 0 0 0-3934 {}} {259 0 1.564 0-3933 {}} {130 0 0 0-3930 {}} {258 0 1.564 0-3928 {}} {256 0 0 0-3872 {}} {256 0 0 0-3808 {}} {128 0 0 0-3796 {}} {258 0 0 0-3774 {}} {258 0 0 0-3722 {}} {256 0 0 0-3657 {}} {256 0 0 0-3585 {}} {258 0 0 0-3548 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}} {774 0 0 0-4606 {}} {772 0 0 0-4541 {}} {772 0 0 0-4469 {}} {774 0 0 0-4432 {}} {774 0 0 0-4380 {}} {772 0 0 0-4318 {}} {772 0 0 0-4254 {}} {774 0 0 0-4220 {}} {774 0 0 0-4168 {}} {772 0 0 0-4103 {}} {772 0 0 0-4023 {}} {774 0 0 0-3986 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {774 0 1.564 0-3585 {}} {774 0 1.564 0-3657 {}} {774 0 0 0-3722 {}} {774 0 0 0-3774 {}} {774 0 1.564 0-3808 {}} {774 0 1.564 0-3872 {}} {774 0 0 0-3934 {}} {130 0 0 0-2955 {}} {258 0 0 0-3986 {}} {258 0 1.564 0-4023 {}} {258 0 1.564 0-4103 {}} {258 0 0 0-4168 {}} {258 0 0 0-4220 {}} {258 0 1.564 0-4254 {}} {258 0 1.564 0-4318 {}} {258 0 0 0-4380 {}} {258 0 0 0-4432 {}} {258 0 1.564 0-4469 {}} {258 0 1.564 0-4541 {}} {258 0 0 0-4606 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-3935) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1005 LOC {1 0.034865775 151 0.0 151 0.0 155 0.8291185999999999} PREDS {{146 0 0 0-3930 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3936 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3936) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1006 LOC {147 1.0 151 0.9415 151 1.0 152 0.006249937500000025 156 0.006249937500000025} PREDS {{774 0 0 0-3936 {}} {259 0 1.564 0-3935 {}} {130 0 0 0-3930 {}} {258 0 1.564 0-3928 {}} {256 0 0 0-3874 {}} {256 0 0 0-3810 {}} {128 0 0 0-3796 {}} {258 0 0 0-3776 {}} {258 0 0 0-3724 {}} {256 0 0 0-3659 {}} {256 0 0 0-3587 {}} {258 0 0 0-3550 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}} {774 0 0 0-4608 {}} {772 0 0 0-4543 {}} {772 0 0 0-4471 {}} {774 0 0 0-4434 {}} {774 0 0 0-4382 {}} {772 0 0 0-4320 {}} {772 0 0 0-4256 {}} {774 0 0 0-4222 {}} {774 0 0 0-4170 {}} {772 0 0 0-4105 {}} {772 0 0 0-4025 {}} {774 0 0 0-3988 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {774 0 1.564 0-3587 {}} {774 0 1.564 0-3659 {}} {774 0 0 0-3724 {}} {774 0 0 0-3776 {}} {774 0 1.564 0-3810 {}} {774 0 1.564 0-3874 {}} {774 0 0 0-3936 {}} {130 0 0 0-2955 {}} {258 0 0 0-3988 {}} {258 0 1.564 0-4025 {}} {258 0 1.564 0-4105 {}} {258 0 0 0-4170 {}} {258 0 0 0-4222 {}} {258 0 1.564 0-4256 {}} {258 0 1.564 0-4320 {}} {258 0 0 0-4382 {}} {258 0 0 0-4434 {}} {258 0 1.564 0-4471 {}} {258 0 1.564 0-4543 {}} {258 0 0 0-4608 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-3937) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1007 LOC {1 0.034865775 151 0.0 151 0.0 155 0.8291185999999999} PREDS {{146 0 0 0-3930 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3938 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3938) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1008 LOC {147 1.0 151 0.9415 151 1.0 152 0.006249937500000025 156 0.006249937500000025} PREDS {{774 0 0 0-3938 {}} {259 0 1.564 0-3937 {}} {130 0 0 0-3930 {}} {258 0 1.564 0-3928 {}} {256 0 0 0-3876 {}} {256 0 0 0-3812 {}} {128 0 0 0-3796 {}} {258 0 0 0-3778 {}} {258 0 0 0-3726 {}} {256 0 0 0-3661 {}} {256 0 0 0-3589 {}} {258 0 0 0-3552 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}} {774 0 0 0-4610 {}} {772 0 0 0-4545 {}} {772 0 0 0-4473 {}} {774 0 0 0-4436 {}} {774 0 0 0-4384 {}} {772 0 0 0-4322 {}} {772 0 0 0-4258 {}} {774 0 0 0-4224 {}} {774 0 0 0-4172 {}} {772 0 0 0-4107 {}} {772 0 0 0-4027 {}} {774 0 0 0-3990 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {774 0 1.564 0-3589 {}} {774 0 1.564 0-3661 {}} {774 0 0 0-3726 {}} {774 0 0 0-3778 {}} {774 0 1.564 0-3812 {}} {774 0 1.564 0-3876 {}} {774 0 0 0-3938 {}} {130 0 0 0-2955 {}} {258 0 0 0-3990 {}} {258 0 1.564 0-4027 {}} {258 0 1.564 0-4107 {}} {258 0 0 0-4172 {}} {258 0 0 0-4224 {}} {258 0 1.564 0-4258 {}} {258 0 1.564 0-4322 {}} {258 0 0 0-4384 {}} {258 0 0 0-4436 {}} {258 0 1.564 0-4473 {}} {258 0 1.564 0-4545 {}} {258 0 0 0-4610 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-3939) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1009 LOC {1 0.034865775 151 0.0 151 0.0 155 0.8291185999999999} PREDS {{146 0 0 0-3930 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3940 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3940) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1010 LOC {147 1.0 151 0.9415 151 1.0 152 0.006249937500000025 156 0.006249937500000025} PREDS {{774 0 0 0-3940 {}} {259 0 1.564 0-3939 {}} {130 0 0 0-3930 {}} {258 0 1.564 0-3928 {}} {256 0 0 0-3878 {}} {256 0 0 0-3814 {}} {128 0 0 0-3796 {}} {258 0 0 0-3780 {}} {258 0 0 0-3728 {}} {256 0 0 0-3663 {}} {256 0 0 0-3591 {}} {258 0 0 0-3554 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}} {774 0 0 0-4612 {}} {772 0 0 0-4547 {}} {772 0 0 0-4475 {}} {774 0 0 0-4438 {}} {774 0 0 0-4386 {}} {772 0 0 0-4324 {}} {772 0 0 0-4260 {}} {774 0 0 0-4226 {}} {774 0 0 0-4174 {}} {772 0 0 0-4109 {}} {772 0 0 0-4029 {}} {774 0 0 0-3992 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {774 0 1.564 0-3591 {}} {774 0 1.564 0-3663 {}} {774 0 0 0-3728 {}} {774 0 0 0-3780 {}} {774 0 1.564 0-3814 {}} {774 0 1.564 0-3878 {}} {774 0 0 0-3940 {}} {130 0 0 0-2955 {}} {258 0 0 0-3992 {}} {258 0 1.564 0-4029 {}} {258 0 1.564 0-4109 {}} {258 0 0 0-4174 {}} {258 0 0 0-4226 {}} {258 0 1.564 0-4260 {}} {258 0 1.564 0-4324 {}} {258 0 0 0-4386 {}} {258 0 0 0-4438 {}} {258 0 1.564 0-4475 {}} {258 0 1.564 0-4547 {}} {258 0 0 0-4612 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-3941) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1011 LOC {1 0.034865775 151 0.0 151 0.0 155 0.8291185999999999} PREDS {{146 0 0 0-3930 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3942 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3942) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1012 LOC {147 1.0 151 0.9415 151 1.0 152 0.006249937500000025 156 0.006249937500000025} PREDS {{774 0 0 0-3942 {}} {259 0 1.564 0-3941 {}} {130 0 0 0-3930 {}} {258 0 1.564 0-3928 {}} {256 0 0 0-3880 {}} {256 0 0 0-3816 {}} {128 0 0 0-3796 {}} {258 0 0 0-3782 {}} {258 0 0 0-3730 {}} {256 0 0 0-3665 {}} {256 0 0 0-3593 {}} {258 0 0 0-3556 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}} {774 0 0 0-4614 {}} {772 0 0 0-4549 {}} {772 0 0 0-4477 {}} {774 0 0 0-4440 {}} {774 0 0 0-4388 {}} {772 0 0 0-4326 {}} {772 0 0 0-4262 {}} {774 0 0 0-4228 {}} {774 0 0 0-4176 {}} {772 0 0 0-4111 {}} {772 0 0 0-4031 {}} {774 0 0 0-3994 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {774 0 1.564 0-3593 {}} {774 0 1.564 0-3665 {}} {774 0 0 0-3730 {}} {774 0 0 0-3782 {}} {774 0 1.564 0-3816 {}} {774 0 1.564 0-3880 {}} {774 0 0 0-3942 {}} {130 0 0 0-2955 {}} {258 0 0 0-3994 {}} {258 0 1.564 0-4031 {}} {258 0 1.564 0-4111 {}} {258 0 0 0-4176 {}} {258 0 0 0-4228 {}} {258 0 1.564 0-4262 {}} {258 0 1.564 0-4326 {}} {258 0 0 0-4388 {}} {258 0 0 0-4440 {}} {258 0 1.564 0-4477 {}} {258 0 1.564 0-4549 {}} {258 0 0 0-4614 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-3943) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1013 LOC {1 0.034865775 151 0.0 151 0.0 155 0.8291185999999999} PREDS {{146 0 0 0-3930 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3944 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3944) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1014 LOC {147 1.0 151 0.9415 151 1.0 152 0.006249937500000025 156 0.006249937500000025} PREDS {{774 0 0 0-3944 {}} {259 0 1.564 0-3943 {}} {130 0 0 0-3930 {}} {258 0 1.564 0-3928 {}} {256 0 0 0-3882 {}} {256 0 0 0-3818 {}} {128 0 0 0-3796 {}} {258 0 0 0-3784 {}} {258 0 0 0-3732 {}} {256 0 0 0-3667 {}} {256 0 0 0-3595 {}} {258 0 0 0-3558 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}} {774 0 0 0-4616 {}} {772 0 0 0-4551 {}} {772 0 0 0-4479 {}} {774 0 0 0-4442 {}} {774 0 0 0-4390 {}} {772 0 0 0-4328 {}} {772 0 0 0-4264 {}} {774 0 0 0-4230 {}} {774 0 0 0-4178 {}} {772 0 0 0-4113 {}} {772 0 0 0-4033 {}} {774 0 0 0-3996 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {774 0 1.564 0-3595 {}} {774 0 1.564 0-3667 {}} {774 0 0 0-3732 {}} {774 0 0 0-3784 {}} {774 0 1.564 0-3818 {}} {774 0 1.564 0-3882 {}} {774 0 0 0-3944 {}} {130 0 0 0-2955 {}} {258 0 0 0-3996 {}} {258 0 1.564 0-4033 {}} {258 0 1.564 0-4113 {}} {258 0 0 0-4178 {}} {258 0 0 0-4230 {}} {258 0 1.564 0-4264 {}} {258 0 1.564 0-4328 {}} {258 0 0 0-4390 {}} {258 0 0 0-4442 {}} {258 0 1.564 0-4479 {}} {258 0 1.564 0-4551 {}} {258 0 0 0-4616 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-3945) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#4)(9-3)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1015 LOC {1 0.034865775 151 0.0 151 0.0 155 0.8291185999999999} PREDS {{146 0 0 0-3930 {}} {258 0 0 0-3802 {}}} SUCCS {{259 0 1.564 0-3946 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3946) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1016 LOC {147 1.0 151 0.9415 151 1.0 152 0.006249937500000025 156 0.006249937500000025} PREDS {{774 0 0 0-3946 {}} {259 0 1.564 0-3945 {}} {130 0 0 0-3930 {}} {258 0 1.564 0-3928 {}} {256 0 0 0-3884 {}} {256 0 0 0-3820 {}} {128 0 0 0-3796 {}} {258 0 0 0-3786 {}} {258 0 0 0-3734 {}} {256 0 0 0-3669 {}} {256 0 0 0-3597 {}} {258 0 0 0-3560 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}} {774 0 0 0-4618 {}} {772 0 0 0-4553 {}} {772 0 0 0-4481 {}} {774 0 0 0-4444 {}} {774 0 0 0-4392 {}} {772 0 0 0-4330 {}} {772 0 0 0-4266 {}} {774 0 0 0-4232 {}} {774 0 0 0-4180 {}} {772 0 0 0-4115 {}} {772 0 0 0-4035 {}} {774 0 0 0-3998 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {774 0 1.564 0-3597 {}} {774 0 1.564 0-3669 {}} {774 0 0 0-3734 {}} {774 0 0 0-3786 {}} {774 0 1.564 0-3820 {}} {774 0 1.564 0-3884 {}} {774 0 0 0-3946 {}} {130 0 0 0-2955 {}} {258 0 0 0-3998 {}} {258 0 1.564 0-4035 {}} {258 0 1.564 0-4115 {}} {258 0 0 0-4180 {}} {258 0 0 0-4232 {}} {258 0 1.564 0-4266 {}} {258 0 1.564 0-4330 {}} {258 0 0 0-4392 {}} {258 0 0 0-4444 {}} {258 0 1.564 0-4481 {}} {258 0 1.564 0-4553 {}} {258 0 0 0-4618 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-3947) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1017 LOC {0 1.0 152 0.0 152 0.0 152 0.0 156 1.0} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-3948 {}} {130 0 0 0-2955 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-3948) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1018 LOC {0 1.0 152 0.0 152 0.0 156 1.0} PREDS {{259 0 0 0-3947 {}}} SUCCS {{259 0 0 0-3949 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3949) {AREA_SCORE {} NAME COMP_LOOP-4:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1019 LOC {0 1.0 152 0.0 152 0.0 156 1.0} PREDS {{259 0 0 0-3948 {}}} SUCCS {{259 0 0 0-3950 {}} {130 0 0 0-2955 {}}} CYCLES {}}
set a(0-3950) {AREA_SCORE {} NAME COMP_LOOP:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1020 LOC {133 0.0 152 0.0 152 0.0 152 0.0 156 1.0} PREDS {{259 0 0 0-3949 {}} {128 0 0 0-3796 {}} {772 0 0 0-2955 {}}} SUCCS {{258 0 0 0-2955 {}}} CYCLES {}}
set a(0-3951) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1021 LOC {133 0.0 152 1.0 152 1.0 152 1.0 156 1.0} PREDS {{128 0 0 0-3796 {}} {772 0 0 0-3975 {}} {772 0 0 0-2955 {}}} SUCCS {{258 0 0 0-2955 {}}} CYCLES {}}
set a(0-3952) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-4:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1022 LOC {133 0.0 152 1.0 152 1.0 152 1.0 156 1.0} PREDS {{128 0 0 0-3796 {}} {772 0 0 0-2955 {}}} SUCCS {{259 0 0 0-2955 {}}} CYCLES {}}
set a(0-3953) {AREA_SCORE {} NAME modExp_dev#1:while:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1023 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-3968 {}}} SUCCS {{259 0 0 0-3954 {}} {256 0 0 0-3968 {}}} CYCLES {}}
set a(0-3954) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1024 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-3953 {}}} SUCCS {{128 0 0 0-3957 {}} {128 0 0 0-3962 {}} {128 0 0 0-3968 {}}} CYCLES {}}
set a(0-3955) {AREA_SCORE {} NAME modExp_dev#1:while:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1025 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-3957 {}}} SUCCS {{259 0 0 0-3956 {}} {256 0 0 0-3957 {}}} CYCLES {}}
set a(0-3956) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-4:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1026 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-3955 {}}} SUCCS {{259 0 0 0-3957 {}} {258 0 0 0-3963 {}}} CYCLES {}}
set a(0-3957) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1027 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-3957 {}} {259 0 0 0-3956 {}} {256 0 0 0-3955 {}} {128 0 0 0-3954 {}}} SUCCS {{774 0 0 0-3955 {}} {772 0 0 0-3957 {}}} CYCLES {}}
set a(0-3958) {AREA_SCORE {} NAME modExp_dev#1:while:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1028 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-3962 {}}} SUCCS {{258 0 0 0-3960 {}} {256 0 0 0-3962 {}}} CYCLES {}}
set a(0-3959) {AREA_SCORE {} NAME modExp_dev#1:while:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1029 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-3960 {}}} CYCLES {}}
set a(0-3960) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1030 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-3959 {}} {258 0 0 0-3958 {}}} SUCCS {{259 0 0 0-3961 {}}} CYCLES {}}
set a(0-3961) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-4:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1031 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-3960 {}}} SUCCS {{259 0 0 0-3962 {}}} CYCLES {}}
set a(0-3962) {AREA_SCORE {} NAME modExp_dev#1:while:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1032 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-3962 {}} {259 0 0 0-3961 {}} {256 0 0 0-3958 {}} {128 0 0 0-3954 {}}} SUCCS {{774 0 0 0-3958 {}} {772 0 0 0-3962 {}}} CYCLES {}}
set a(0-3963) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:not TYPE NOT PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1033 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-3956 {}}} SUCCS {{259 0 0 0-3964 {}}} CYCLES {}}
set a(0-3964) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1034 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-3963 {}}} SUCCS {{259 0 0 0-3965 {}}} CYCLES {}}
set a(0-3965) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-4:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1035 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-3964 {}}} SUCCS {{259 0 0 0-3966 {}}} CYCLES {}}
set a(0-3966) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1036 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-3965 {}}} SUCCS {{259 0 0 0-3967 {}}} CYCLES {}}
set a(0-3967) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:while:not TYPE NOT PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1037 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-3966 {}}} SUCCS {{259 0 0 0-3968 {}}} CYCLES {}}
set a(0-3968) {AREA_SCORE {} NAME modExp_dev#1:while:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2955 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1038 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-3968 {}} {259 0 0 0-3967 {}} {128 0 0 0-3954 {}} {256 0 0 0-3953 {}}} SUCCS {{774 0 0 0-3953 {}} {772 0 0 0-3968 {}}} CYCLES {}}
set a(0-2955) {CHI {0-3953 0-3954 0-3955 0-3956 0-3957 0-3958 0-3959 0-3960 0-3961 0-3962 0-3963 0-3964 0-3965 0-3966 0-3967 0-3968} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {7800 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 7800 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 7800 NAME COMP_LOOP-4:modExp_dev#1:while TYPE LOOP DELAY {156020.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1039 LOC {148 1.0 152 1.0 152 1.0 156 1.0} PREDS {{259 0 0 0-3952 {}} {258 0 0 0-3951 {}} {258 0 0 0-3950 {}} {130 0 0 0-3949 {}} {130 0 0 0-3948 {}} {130 0 0 0-3947 {}} {130 0 0 0-3946 {}} {130 0 0 0-3945 {}} {130 0 0 0-3944 {}} {130 0 0 0-3943 {}} {130 0 0 0-3942 {}} {130 0 0 0-3941 {}} {130 0 0 0-3940 {}} {130 0 0 0-3939 {}} {130 0 0 0-3938 {}} {130 0 0 0-3937 {}} {130 0 0 0-3936 {}} {130 0 0 0-3935 {}} {130 0 0 0-3934 {}} {130 0 0 0-3933 {}} {130 0 0 0-3932 {}} {130 0 0 0-3931 {}} {130 0 0 0-3929 {}} {130 0 0 0-3928 {}} {130 0 0 0-3926 {}} {130 0 0 0-3925 {}} {130 0 0 0-3924 {}} {130 0 0 0-3923 {}} {130 0 0 0-3922 {}} {130 0 0 0-3921 {}} {130 0 0 0-3920 {}} {130 0 0 0-3919 {}} {130 0 0 0-3918 {}} {130 0 0 0-3917 {}} {130 0 0 0-3916 {}} {130 0 0 0-3915 {}} {130 0 0 0-3914 {}} {130 0 0 0-3913 {}} {130 0 0 0-3912 {}} {130 0 0 0-3911 {}} {130 0 0 0-3910 {}} {130 0 0 0-3909 {}} {130 0 0 0-3908 {}} {130 0 0 0-3907 {}} {130 0 0 0-3906 {}} {130 0 0 0-3905 {}} {130 0 0 0-3904 {}} {130 0 0 0-3903 {}} {130 0 0 0-3902 {}} {130 0 0 0-3901 {}} {130 0 0 0-3900 {}} {130 0 0 0-3899 {}} {130 0 0 0-3898 {}} {130 0 0 0-3897 {}} {130 0 0 0-3896 {}} {130 0 0 0-3895 {}} {130 0 0 0-3894 {}} {130 0 0 0-3893 {}} {130 0 0 0-3892 {}} {130 0 0 0-3891 {}} {130 0 0 0-3890 {}} {130 0 0 0-3889 {}} {130 0 0 0-3888 {}} {130 0 0 0-3887 {}} {130 0 0 0-3886 {}} {130 0 0 0-3885 {}} {130 0 0 0-3884 {}} {130 0 0 0-3883 {}} {130 0 0 0-3882 {}} {130 0 0 0-3881 {}} {130 0 0 0-3880 {}} {130 0 0 0-3879 {}} {130 0 0 0-3878 {}} {130 0 0 0-3877 {}} {130 0 0 0-3876 {}} {130 0 0 0-3875 {}} {130 0 0 0-3874 {}} {130 0 0 0-3873 {}} {130 0 0 0-3872 {}} {130 0 0 0-3871 {}} {130 0 0 0-3870 {}} {130 0 0 0-3869 {}} {130 0 0 0-3867 {}} {130 0 0 0-3866 {}} {130 0 0 0-3865 {}} {130 0 0 0-3864 {}} {130 0 0 0-3863 {}} {130 0 0 0-3862 {}} {130 0 0 0-3861 {}} {130 0 0 0-3860 {}} {130 0 0 0-3859 {}} {130 0 0 0-3858 {}} {130 0 0 0-3857 {}} {130 0 0 0-3856 {}} {130 0 0 0-3855 {}} {130 0 0 0-3854 {}} {130 0 0 0-3853 {}} {130 0 0 0-3852 {}} {130 0 0 0-3851 {}} {130 0 0 0-3850 {}} {130 0 0 0-3849 {}} {130 0 0 0-3848 {}} {130 0 0 0-3847 {}} {130 0 0 0-3846 {}} {130 0 0 0-3845 {}} {130 0 0 0-3844 {}} {130 0 0 0-3843 {}} {130 0 0 0-3842 {}} {130 0 0 0-3841 {}} {130 0 0 0-3840 {}} {130 0 0 0-3839 {}} {130 0 0 0-3838 {}} {130 0 0 0-3837 {}} {130 0 0 0-3836 {}} {130 0 0 0-3835 {}} {130 0 0 0-3834 {}} {130 0 0 0-3833 {}} {130 0 0 0-3832 {}} {130 0 0 0-3831 {}} {130 0 0 0-3830 {}} {130 0 0 0-3829 {}} {130 0 0 0-3828 {}} {130 0 0 0-3827 {}} {130 0 0 0-3826 {}} {130 0 0 0-3825 {}} {130 0 0 0-3824 {}} {130 0 0 0-3823 {}} {130 0 0 0-3822 {}} {130 0 0 0-3821 {}} {130 0 0 0-3820 {}} {130 0 0 0-3819 {}} {130 0 0 0-3818 {}} {130 0 0 0-3817 {}} {130 0 0 0-3816 {}} {130 0 0 0-3815 {}} {130 0 0 0-3814 {}} {130 0 0 0-3813 {}} {130 0 0 0-3812 {}} {130 0 0 0-3811 {}} {130 0 0 0-3810 {}} {130 0 0 0-3809 {}} {130 0 0 0-3808 {}} {130 0 0 0-3807 {}} {130 0 0 0-3806 {}} {130 0 0 0-3805 {}} {130 0 0 0-3803 {}} {130 0 0 0-3802 {}} {130 0 0 0-3801 {}} {130 0 0 0-3800 {}} {130 0 0 0-3799 {}} {130 0 0 0-3798 {}} {130 0 0 0-3797 {}} {64 0 0 0-3796 {}} {64 0 0 0-2954 {}}} SUCCS {{772 0 0 0-3950 {}} {772 0 0 0-3951 {}} {772 0 0 0-3952 {}} {131 0 0 0-3969 {}} {130 0 0 0-3970 {}} {130 0 0 0-3971 {}} {130 0 0 0-3972 {}} {130 0 0 0-3974 {}} {258 0 0 0-3975 {}} {130 0 0 0-3976 {}} {130 0 0 0-3977 {}} {130 0 0 0-3978 {}} {130 0 0 0-3980 {}} {130 0 0 0-3981 {}} {130 0 0 0-3983 {}} {130 0 0 0-3984 {}} {130 0 0 0-3985 {}} {130 0 0 0-3986 {}} {130 0 0 0-3987 {}} {130 0 0 0-3988 {}} {130 0 0 0-3989 {}} {130 0 0 0-3990 {}} {130 0 0 0-3991 {}} {130 0 0 0-3992 {}} {130 0 0 0-3993 {}} {130 0 0 0-3994 {}} {130 0 0 0-3995 {}} {130 0 0 0-3996 {}} {130 0 0 0-3997 {}} {130 0 0 0-3998 {}} {130 0 0 0-3999 {}} {130 0 0 0-4000 {}} {130 0 0 0-4001 {}} {130 0 0 0-4002 {}} {130 0 0 0-4003 {}} {130 0 0 0-4004 {}} {130 0 0 0-4005 {}} {130 0 0 0-4006 {}} {130 0 0 0-4007 {}} {130 0 0 0-4008 {}} {64 0 0 0-2956 {}}} CYCLES {}}
set a(0-3969) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1040 LOC {148 1.0 153 0.5525751 153 0.5525751 157 0.5525751} PREDS {{131 0 0 0-2955 {}} {258 0 0 0-3923 {}}} SUCCS {{259 0 0 0-3970 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3970) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-4:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1041 LOC {149 0.0 153 0.5525751 153 0.5525751 153 0.6009624573717949 157 0.6009624573717949} PREDS {{259 0 0 0-3969 {}} {130 0 0 0-2955 {}} {258 0 0 0-3859 {}}} SUCCS {{259 0 0 0-3971 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3971) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1042 LOC {149 0.0483874 153 0.6009625 153 0.6009625 157 0.6009625} PREDS {{259 0 0 0-3970 {}} {130 0 0 0-2955 {}} {128 0 0 0-3973 {}}} SUCCS {{258 0 0 0-3973 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3972) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1043 LOC {149 0.0 153 0.6009625 153 0.6009625 157 0.6009625} PREDS {{130 0 0 0-2955 {}} {128 0 0 0-3973 {}}} SUCCS {{259 0 0 0-3973 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3973) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1044 LOC {149 1.0 153 0.681 153 1.0 166 0.0064061875000001045 170 0.0064061875000001045} PREDS {{259 0 0 0-3972 {}} {258 0 0 0-3971 {}}} SUCCS {{128 0 0 0-3971 {}} {128 0 0 0-3972 {}} {259 0 0 0-3974 {}}} CYCLES {}}
set a(0-3974) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1045 LOC {162 0.006406225 166 0.21615332499999998 166 0.21615332499999998 170 0.21615332499999998} PREDS {{259 0 0 0-3973 {}} {130 0 0 0-2955 {}}} SUCCS {{258 0 0 0-3976 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3975) {AREA_SCORE {} NAME COMP_LOOP:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1046 LOC {148 1.0 166 0.21615332499999998 166 0.21615332499999998 166 0.21615332499999998 170 0.21615332499999998} PREDS {{258 0 0 0-2955 {}}} SUCCS {{772 0 0 0-3951 {}} {259 0 0 0-3976 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3976) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:mul TYPE MUL DELAY {12.54 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1047 LOC {162 0.006406225 166 0.21615332499999998 166 0.21615332499999998 166 0.9999999388496399 170 0.9999999388496399} PREDS {{259 0 0 0-3975 {}} {258 0 0 0-3974 {}} {130 0 0 0-2955 {}}} SUCCS {{259 0 0 0-3977 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3977) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1048 LOC {163 0.0 167 0.6009625 167 0.6009625 171 0.6009625} PREDS {{259 0 0 0-3976 {}} {130 0 0 0-2955 {}} {128 0 0 0-3979 {}}} SUCCS {{258 0 0 0-3979 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3978) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1049 LOC {163 0.0 167 0.6009625 167 0.6009625 171 0.6009625} PREDS {{130 0 0 0-2955 {}} {128 0 0 0-3979 {}}} SUCCS {{259 0 0 0-3979 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3979) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1050 LOC {163 1.0 167 0.681 167 1.0 180 0.0064061875000001045 184 0.0064061875000001045} PREDS {{259 0 0 0-3978 {}} {258 0 0 0-3977 {}}} SUCCS {{128 0 0 0-3977 {}} {128 0 0 0-3978 {}} {259 0 0 0-3980 {}}} CYCLES {}}
set a(0-3980) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1051 LOC {176 0.006406225 180 0.8291185999999999 180 0.8291185999999999 184 0.8291185999999999} PREDS {{259 0 0 0-3979 {}} {130 0 0 0-2955 {}}} SUCCS {{258 0 1.564 0-3984 {}} {258 0 1.564 0-3986 {}} {258 0 1.564 0-3988 {}} {258 0 1.564 0-3990 {}} {258 0 1.564 0-3992 {}} {258 0 1.564 0-3994 {}} {258 0 1.564 0-3996 {}} {258 0 1.564 0-3998 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3981) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(2-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1052 LOC {148 1.0 152 1.0 152 1.0 184 0.8291185999999999} PREDS {{130 0 0 0-2955 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 0 0-3982 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3982) {AREA_SCORE {} NAME COMP_LOOP:switch#23 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1053 LOC {148 1.0 152 1.0 152 1.0 184 0.8291185999999999} PREDS {{259 0 0 0-3981 {}}} SUCCS {{146 0 0 0-3983 {}} {130 0 0 0-3984 {}} {146 0 0 0-3985 {}} {130 0 0 0-3986 {}} {146 0 0 0-3987 {}} {130 0 0 0-3988 {}} {146 0 0 0-3989 {}} {130 0 0 0-3990 {}} {146 0 0 0-3991 {}} {130 0 0 0-3992 {}} {146 0 0 0-3993 {}} {130 0 0 0-3994 {}} {146 0 0 0-3995 {}} {130 0 0 0-3996 {}} {146 0 0 0-3997 {}} {130 0 0 0-3998 {}}} CYCLES {}}
set a(0-3983) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1054 LOC {148 1.0 180 0.0 180 0.0 184 0.8291185999999999} PREDS {{146 0 0 0-3982 {}} {130 0 0 0-2955 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3984 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3984) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1055 LOC {176 1.0 180 0.9415 180 1.0 181 0.006249937500000025 185 0.006249937500000025} PREDS {{774 0 0 0-3984 {}} {259 0 1.564 0-3983 {}} {130 0 0 0-3982 {}} {258 0 1.564 0-3980 {}} {130 0 0 0-2955 {}} {258 0 0 0-3932 {}} {256 0 0 0-3870 {}} {256 0 0 0-3806 {}} {258 0 0 0-3772 {}} {258 0 0 0-3720 {}} {256 0 0 0-3655 {}} {256 0 0 0-3583 {}} {258 0 0 0-3546 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}} {774 0 0 0-4604 {}} {772 0 0 0-4539 {}} {772 0 0 0-4467 {}} {774 0 0 0-4430 {}} {774 0 0 0-4378 {}} {772 0 0 0-4316 {}} {772 0 0 0-4252 {}} {774 0 0 0-4218 {}} {774 0 0 0-4166 {}} {772 0 0 0-4101 {}} {772 0 0 0-4021 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {774 0 1.564 0-3583 {}} {774 0 1.564 0-3655 {}} {774 0 0 0-3720 {}} {774 0 0 0-3772 {}} {774 0 1.564 0-3806 {}} {774 0 1.564 0-3870 {}} {774 0 0 0-3932 {}} {774 0 0 0-3984 {}} {130 0 0 0-4008 {}} {258 0 1.564 0-4021 {}} {258 0 1.564 0-4101 {}} {258 0 0 0-4166 {}} {258 0 0 0-4218 {}} {258 0 1.564 0-4252 {}} {258 0 1.564 0-4316 {}} {258 0 0 0-4378 {}} {258 0 0 0-4430 {}} {258 0 1.564 0-4467 {}} {258 0 1.564 0-4539 {}} {258 0 0 0-4604 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-3985) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1056 LOC {148 1.0 180 0.0 180 0.0 184 0.8291185999999999} PREDS {{146 0 0 0-3982 {}} {130 0 0 0-2955 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3986 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3986) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1057 LOC {176 1.0 180 0.9415 180 1.0 181 0.006249937500000025 185 0.006249937500000025} PREDS {{774 0 0 0-3986 {}} {259 0 1.564 0-3985 {}} {130 0 0 0-3982 {}} {258 0 1.564 0-3980 {}} {130 0 0 0-2955 {}} {258 0 0 0-3934 {}} {256 0 0 0-3872 {}} {256 0 0 0-3808 {}} {258 0 0 0-3774 {}} {258 0 0 0-3722 {}} {256 0 0 0-3657 {}} {256 0 0 0-3585 {}} {258 0 0 0-3548 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}} {774 0 0 0-4606 {}} {772 0 0 0-4541 {}} {772 0 0 0-4469 {}} {774 0 0 0-4432 {}} {774 0 0 0-4380 {}} {772 0 0 0-4318 {}} {772 0 0 0-4254 {}} {774 0 0 0-4220 {}} {774 0 0 0-4168 {}} {772 0 0 0-4103 {}} {772 0 0 0-4023 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {774 0 1.564 0-3585 {}} {774 0 1.564 0-3657 {}} {774 0 0 0-3722 {}} {774 0 0 0-3774 {}} {774 0 1.564 0-3808 {}} {774 0 1.564 0-3872 {}} {774 0 0 0-3934 {}} {774 0 0 0-3986 {}} {130 0 0 0-4008 {}} {258 0 1.564 0-4023 {}} {258 0 1.564 0-4103 {}} {258 0 0 0-4168 {}} {258 0 0 0-4220 {}} {258 0 1.564 0-4254 {}} {258 0 1.564 0-4318 {}} {258 0 0 0-4380 {}} {258 0 0 0-4432 {}} {258 0 1.564 0-4469 {}} {258 0 1.564 0-4541 {}} {258 0 0 0-4606 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-3987) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1058 LOC {148 1.0 180 0.0 180 0.0 184 0.8291185999999999} PREDS {{146 0 0 0-3982 {}} {130 0 0 0-2955 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3988 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3988) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1059 LOC {176 1.0 180 0.9415 180 1.0 181 0.006249937500000025 185 0.006249937500000025} PREDS {{774 0 0 0-3988 {}} {259 0 1.564 0-3987 {}} {130 0 0 0-3982 {}} {258 0 1.564 0-3980 {}} {130 0 0 0-2955 {}} {258 0 0 0-3936 {}} {256 0 0 0-3874 {}} {256 0 0 0-3810 {}} {258 0 0 0-3776 {}} {258 0 0 0-3724 {}} {256 0 0 0-3659 {}} {256 0 0 0-3587 {}} {258 0 0 0-3550 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}} {774 0 0 0-4608 {}} {772 0 0 0-4543 {}} {772 0 0 0-4471 {}} {774 0 0 0-4434 {}} {774 0 0 0-4382 {}} {772 0 0 0-4320 {}} {772 0 0 0-4256 {}} {774 0 0 0-4222 {}} {774 0 0 0-4170 {}} {772 0 0 0-4105 {}} {772 0 0 0-4025 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {774 0 1.564 0-3587 {}} {774 0 1.564 0-3659 {}} {774 0 0 0-3724 {}} {774 0 0 0-3776 {}} {774 0 1.564 0-3810 {}} {774 0 1.564 0-3874 {}} {774 0 0 0-3936 {}} {774 0 0 0-3988 {}} {130 0 0 0-4008 {}} {258 0 1.564 0-4025 {}} {258 0 1.564 0-4105 {}} {258 0 0 0-4170 {}} {258 0 0 0-4222 {}} {258 0 1.564 0-4256 {}} {258 0 1.564 0-4320 {}} {258 0 0 0-4382 {}} {258 0 0 0-4434 {}} {258 0 1.564 0-4471 {}} {258 0 1.564 0-4543 {}} {258 0 0 0-4608 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-3989) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1060 LOC {148 1.0 180 0.0 180 0.0 184 0.8291185999999999} PREDS {{146 0 0 0-3982 {}} {130 0 0 0-2955 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3990 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3990) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1061 LOC {176 1.0 180 0.9415 180 1.0 181 0.006249937500000025 185 0.006249937500000025} PREDS {{774 0 0 0-3990 {}} {259 0 1.564 0-3989 {}} {130 0 0 0-3982 {}} {258 0 1.564 0-3980 {}} {130 0 0 0-2955 {}} {258 0 0 0-3938 {}} {256 0 0 0-3876 {}} {256 0 0 0-3812 {}} {258 0 0 0-3778 {}} {258 0 0 0-3726 {}} {256 0 0 0-3661 {}} {256 0 0 0-3589 {}} {258 0 0 0-3552 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}} {774 0 0 0-4610 {}} {772 0 0 0-4545 {}} {772 0 0 0-4473 {}} {774 0 0 0-4436 {}} {774 0 0 0-4384 {}} {772 0 0 0-4322 {}} {772 0 0 0-4258 {}} {774 0 0 0-4224 {}} {774 0 0 0-4172 {}} {772 0 0 0-4107 {}} {772 0 0 0-4027 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {774 0 1.564 0-3589 {}} {774 0 1.564 0-3661 {}} {774 0 0 0-3726 {}} {774 0 0 0-3778 {}} {774 0 1.564 0-3812 {}} {774 0 1.564 0-3876 {}} {774 0 0 0-3938 {}} {774 0 0 0-3990 {}} {130 0 0 0-4008 {}} {258 0 1.564 0-4027 {}} {258 0 1.564 0-4107 {}} {258 0 0 0-4172 {}} {258 0 0 0-4224 {}} {258 0 1.564 0-4258 {}} {258 0 1.564 0-4322 {}} {258 0 0 0-4384 {}} {258 0 0 0-4436 {}} {258 0 1.564 0-4473 {}} {258 0 1.564 0-4545 {}} {258 0 0 0-4610 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-3991) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1062 LOC {148 1.0 180 0.0 180 0.0 184 0.8291185999999999} PREDS {{146 0 0 0-3982 {}} {130 0 0 0-2955 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3992 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3992) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1063 LOC {176 1.0 180 0.9415 180 1.0 181 0.006249937500000025 185 0.006249937500000025} PREDS {{774 0 0 0-3992 {}} {259 0 1.564 0-3991 {}} {130 0 0 0-3982 {}} {258 0 1.564 0-3980 {}} {130 0 0 0-2955 {}} {258 0 0 0-3940 {}} {256 0 0 0-3878 {}} {256 0 0 0-3814 {}} {258 0 0 0-3780 {}} {258 0 0 0-3728 {}} {256 0 0 0-3663 {}} {256 0 0 0-3591 {}} {258 0 0 0-3554 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}} {774 0 0 0-4612 {}} {772 0 0 0-4547 {}} {772 0 0 0-4475 {}} {774 0 0 0-4438 {}} {774 0 0 0-4386 {}} {772 0 0 0-4324 {}} {772 0 0 0-4260 {}} {774 0 0 0-4226 {}} {774 0 0 0-4174 {}} {772 0 0 0-4109 {}} {772 0 0 0-4029 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {774 0 1.564 0-3591 {}} {774 0 1.564 0-3663 {}} {774 0 0 0-3728 {}} {774 0 0 0-3780 {}} {774 0 1.564 0-3814 {}} {774 0 1.564 0-3878 {}} {774 0 0 0-3940 {}} {774 0 0 0-3992 {}} {130 0 0 0-4008 {}} {258 0 1.564 0-4029 {}} {258 0 1.564 0-4109 {}} {258 0 0 0-4174 {}} {258 0 0 0-4226 {}} {258 0 1.564 0-4260 {}} {258 0 1.564 0-4324 {}} {258 0 0 0-4386 {}} {258 0 0 0-4438 {}} {258 0 1.564 0-4475 {}} {258 0 1.564 0-4547 {}} {258 0 0 0-4612 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-3993) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1064 LOC {148 1.0 180 0.0 180 0.0 184 0.8291185999999999} PREDS {{146 0 0 0-3982 {}} {130 0 0 0-2955 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3994 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3994) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1065 LOC {176 1.0 180 0.9415 180 1.0 181 0.006249937500000025 185 0.006249937500000025} PREDS {{774 0 0 0-3994 {}} {259 0 1.564 0-3993 {}} {130 0 0 0-3982 {}} {258 0 1.564 0-3980 {}} {130 0 0 0-2955 {}} {258 0 0 0-3942 {}} {256 0 0 0-3880 {}} {256 0 0 0-3816 {}} {258 0 0 0-3782 {}} {258 0 0 0-3730 {}} {256 0 0 0-3665 {}} {256 0 0 0-3593 {}} {258 0 0 0-3556 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}} {774 0 0 0-4614 {}} {772 0 0 0-4549 {}} {772 0 0 0-4477 {}} {774 0 0 0-4440 {}} {774 0 0 0-4388 {}} {772 0 0 0-4326 {}} {772 0 0 0-4262 {}} {774 0 0 0-4228 {}} {774 0 0 0-4176 {}} {772 0 0 0-4111 {}} {772 0 0 0-4031 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {774 0 1.564 0-3593 {}} {774 0 1.564 0-3665 {}} {774 0 0 0-3730 {}} {774 0 0 0-3782 {}} {774 0 1.564 0-3816 {}} {774 0 1.564 0-3880 {}} {774 0 0 0-3942 {}} {774 0 0 0-3994 {}} {130 0 0 0-4008 {}} {258 0 1.564 0-4031 {}} {258 0 1.564 0-4111 {}} {258 0 0 0-4176 {}} {258 0 0 0-4228 {}} {258 0 1.564 0-4262 {}} {258 0 1.564 0-4326 {}} {258 0 0 0-4388 {}} {258 0 0 0-4440 {}} {258 0 1.564 0-4477 {}} {258 0 1.564 0-4549 {}} {258 0 0 0-4614 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-3995) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1066 LOC {148 1.0 180 0.0 180 0.0 184 0.8291185999999999} PREDS {{146 0 0 0-3982 {}} {130 0 0 0-2955 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3996 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3996) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1067 LOC {176 1.0 180 0.9415 180 1.0 181 0.006249937500000025 185 0.006249937500000025} PREDS {{774 0 0 0-3996 {}} {259 0 1.564 0-3995 {}} {130 0 0 0-3982 {}} {258 0 1.564 0-3980 {}} {130 0 0 0-2955 {}} {258 0 0 0-3944 {}} {256 0 0 0-3882 {}} {256 0 0 0-3818 {}} {258 0 0 0-3784 {}} {258 0 0 0-3732 {}} {256 0 0 0-3667 {}} {256 0 0 0-3595 {}} {258 0 0 0-3558 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}} {774 0 0 0-4616 {}} {772 0 0 0-4551 {}} {772 0 0 0-4479 {}} {774 0 0 0-4442 {}} {774 0 0 0-4390 {}} {772 0 0 0-4328 {}} {772 0 0 0-4264 {}} {774 0 0 0-4230 {}} {774 0 0 0-4178 {}} {772 0 0 0-4113 {}} {772 0 0 0-4033 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {774 0 1.564 0-3595 {}} {774 0 1.564 0-3667 {}} {774 0 0 0-3732 {}} {774 0 0 0-3784 {}} {774 0 1.564 0-3818 {}} {774 0 1.564 0-3882 {}} {774 0 0 0-3944 {}} {774 0 0 0-3996 {}} {130 0 0 0-4008 {}} {258 0 1.564 0-4033 {}} {258 0 1.564 0-4113 {}} {258 0 0 0-4178 {}} {258 0 0 0-4230 {}} {258 0 1.564 0-4264 {}} {258 0 1.564 0-4328 {}} {258 0 0 0-4390 {}} {258 0 0 0-4442 {}} {258 0 1.564 0-4479 {}} {258 0 1.564 0-4551 {}} {258 0 0 0-4616 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-3997) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#4)(9-3)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1068 LOC {148 1.0 180 0.0 180 0.0 184 0.8291185999999999} PREDS {{146 0 0 0-3982 {}} {130 0 0 0-2955 {}} {258 0 0 0-3866 {}}} SUCCS {{259 0 1.564 0-3998 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-3998) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1069 LOC {176 1.0 180 0.9415 180 1.0 181 0.006249937500000025 185 0.006249937500000025} PREDS {{774 0 0 0-3998 {}} {259 0 1.564 0-3997 {}} {130 0 0 0-3982 {}} {258 0 1.564 0-3980 {}} {130 0 0 0-2955 {}} {258 0 0 0-3946 {}} {256 0 0 0-3884 {}} {256 0 0 0-3820 {}} {258 0 0 0-3786 {}} {258 0 0 0-3734 {}} {256 0 0 0-3669 {}} {256 0 0 0-3597 {}} {258 0 0 0-3560 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}} {774 0 0 0-4618 {}} {772 0 0 0-4553 {}} {772 0 0 0-4481 {}} {774 0 0 0-4444 {}} {774 0 0 0-4392 {}} {772 0 0 0-4330 {}} {772 0 0 0-4266 {}} {774 0 0 0-4232 {}} {774 0 0 0-4180 {}} {772 0 0 0-4115 {}} {772 0 0 0-4035 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {774 0 1.564 0-3597 {}} {774 0 1.564 0-3669 {}} {774 0 0 0-3734 {}} {774 0 0 0-3786 {}} {774 0 1.564 0-3820 {}} {774 0 1.564 0-3884 {}} {774 0 0 0-3946 {}} {774 0 0 0-3998 {}} {130 0 0 0-4008 {}} {258 0 1.564 0-4035 {}} {258 0 1.564 0-4115 {}} {258 0 0 0-4180 {}} {258 0 0 0-4232 {}} {258 0 1.564 0-4266 {}} {258 0 1.564 0-4330 {}} {258 0 0 0-4392 {}} {258 0 0 0-4444 {}} {258 0 1.564 0-4481 {}} {258 0 1.564 0-4553 {}} {258 0 0 0-4618 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-3999) {AREA_SCORE {} NAME COMP_LOOP-5:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1070 LOC {148 1.0 153 0.9516125999999999 153 0.9516125999999999 199 0.9516125999999999} PREDS {{130 0 0 0-2955 {}}} SUCCS {{259 0 0 0-4000 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-4000) {AREA_SCORE {} NAME COMP_LOOP-5:operator>><64,false>:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1071 LOC {148 1.0 153 0.9516125999999999 153 0.9516125999999999 199 0.9516125999999999} PREDS {{259 0 0 0-3999 {}} {130 0 0 0-2955 {}}} SUCCS {{259 0 0 0-4001 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-4001) {AREA_SCORE {} NAME COMP_LOOP-5:operator>><64,false>:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1072 LOC {148 1.0 153 0.9516125999999999 153 0.9516125999999999 199 0.9516125999999999} PREDS {{259 0 0 0-4000 {}} {130 0 0 0-2955 {}}} SUCCS {{258 0 0 0-4005 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-4002) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1073 LOC {148 1.0 153 0.0 153 0.0 153 0.0 199 0.9516125999999999} PREDS {{130 0 0 0-2955 {}} {774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4003 {}} {130 0 0 0-4008 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4003) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1074 LOC {148 1.0 153 0.0 153 0.0 199 0.9516125999999999} PREDS {{259 0 0 0-4002 {}} {130 0 0 0-2955 {}}} SUCCS {{259 0 0 0-4004 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-4004) {AREA_SCORE {} NAME operator<<64,false>:conc#4 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1075 LOC {148 1.0 153 0.9516125999999999 153 0.9516125999999999 199 0.9516125999999999} PREDS {{259 0 0 0-4003 {}} {130 0 0 0-2955 {}}} SUCCS {{259 0 0 0-4005 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-4005) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-5:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1076 LOC {149 0.0 153 0.9516125999999999 153 0.9516125999999999 153 0.9999999573717948 199 0.9999999573717948} PREDS {{259 0 0 0-4004 {}} {258 0 0 0-4001 {}} {130 0 0 0-2955 {}}} SUCCS {{259 0 0 0-4006 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-4006) {AREA_SCORE {} NAME COMP_LOOP-5:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1077 LOC {149 0.0483874 153 1.0 153 1.0 199 1.0} PREDS {{259 0 0 0-4005 {}} {130 0 0 0-2955 {}}} SUCCS {{259 0 0 0-4007 {}} {130 0 0 0-4008 {}}} CYCLES {}}
set a(0-4007) {AREA_SCORE {} NAME COMP_LOOP-5:not#1 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1078 LOC {149 0.0483874 181 1.0 181 1.0 199 1.0} PREDS {{259 0 0 0-4006 {}} {130 0 0 0-2955 {}}} SUCCS {{259 0 0 0-4008 {}}} CYCLES {}}
set a(0-4008) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1079 LOC {177 0.0062499999999999995 181 1.0 181 1.0 199 1.0} PREDS {{259 0 0 0-4007 {}} {130 0 0 0-4006 {}} {130 0 0 0-4005 {}} {130 0 0 0-4004 {}} {130 0 0 0-4003 {}} {130 0 0 0-4002 {}} {130 0 0 0-4001 {}} {130 0 0 0-4000 {}} {130 0 0 0-3999 {}} {130 0 0 0-3998 {}} {130 0 0 0-3997 {}} {130 0 0 0-3996 {}} {130 0 0 0-3995 {}} {130 0 0 0-3994 {}} {130 0 0 0-3993 {}} {130 0 0 0-3992 {}} {130 0 0 0-3991 {}} {130 0 0 0-3990 {}} {130 0 0 0-3989 {}} {130 0 0 0-3988 {}} {130 0 0 0-3987 {}} {130 0 0 0-3986 {}} {130 0 0 0-3985 {}} {130 0 0 0-3984 {}} {130 0 0 0-3983 {}} {130 0 0 0-3981 {}} {130 0 0 0-3980 {}} {130 0 0 0-3978 {}} {130 0 0 0-3977 {}} {130 0 0 0-3976 {}} {130 0 0 0-3975 {}} {130 0 0 0-3974 {}} {130 0 0 0-3972 {}} {130 0 0 0-3971 {}} {130 0 0 0-3970 {}} {130 0 0 0-3969 {}} {130 0 0 0-2955 {}}} SUCCS {{128 0 0 0-4166 {}} {128 0 0 0-4168 {}} {128 0 0 0-4170 {}} {128 0 0 0-4172 {}} {128 0 0 0-4174 {}} {128 0 0 0-4176 {}} {128 0 0 0-4178 {}} {128 0 0 0-4180 {}} {128 0 0 0-4184 {}} {128 0 0 0-4185 {}} {128 0 0 0-4186 {}} {64 0 0 0-2956 {}}} CYCLES {}}
set a(0-4009) {AREA_SCORE {} NAME COMP_LOOP:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1080 LOC {0 1.0 1 0.0 1 0.0 1 0.0 185 0.794753625} PREDS {} SUCCS {{259 0 0 0-4010 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4010) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(9-2) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1081 LOC {0 1.0 1 0.0 1 0.0 185 0.794753625} PREDS {{259 0 0 0-4009 {}}} SUCCS {{258 0 0 0-4014 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4011) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1082 LOC {0 1.0 1 0.0 1 0.0 1 0.0 185 0.794753625} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4012 {}} {130 0 0 0-2956 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4012) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1083 LOC {0 1.0 1 0.0 1 0.0 185 0.794753625} PREDS {{259 0 0 0-4011 {}}} SUCCS {{259 0 0 0-4013 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4013) {AREA_SCORE {} NAME COMP_LOOP:conc#20 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1084 LOC {0 1.0 1 0.965635025 1 0.965635025 185 0.794753625} PREDS {{259 0 0 0-4012 {}}} SUCCS {{259 0 0 0-4014 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4014) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,7,0,8) QUANTITY 1 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {0.55 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1085 LOC {1 0.0 1 0.965635025 1 0.965635025 1 0.999999946474359 185 0.829118546474359} PREDS {{259 0 0 0-4013 {}} {258 0 0 0-4010 {}}} SUCCS {{259 0 0 0-4015 {}} {258 0 0 0-4020 {}} {258 0 0 0-4022 {}} {258 0 0 0-4024 {}} {258 0 0 0-4026 {}} {258 0 0 0-4028 {}} {258 0 0 0-4030 {}} {258 0 0 0-4032 {}} {258 0 0 0-4034 {}} {258 0 0 0-4036 {}} {258 0 0 0-4044 {}} {258 0 0 0-4051 {}} {258 0 0 0-4060 {}} {258 0 0 0-4063 {}} {258 0 0 0-4070 {}} {258 0 0 0-4077 {}} {258 0 0 0-4084 {}} {258 0 0 0-4160 {}} {258 0 0 0-4165 {}} {258 0 0 0-4167 {}} {258 0 0 0-4169 {}} {258 0 0 0-4171 {}} {258 0 0 0-4173 {}} {258 0 0 0-4175 {}} {258 0 0 0-4177 {}} {258 0 0 0-4179 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4015) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#2.idiv(9:2))(0)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1086 LOC {1 0.034364975 1 1.0 1 1.0 185 0.8291185999999999} PREDS {{259 0 0 0-4014 {}}} SUCCS {{258 0 0 0-4018 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4016) {AREA_SCORE {} NAME COMP_LOOP:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1087 LOC {0 1.0 1 0.0 1 0.0 1 0.0 185 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-4017 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4017) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1088 LOC {0 1.0 1 0.0 1 0.0 185 0.8291185999999999} PREDS {{259 0 0 0-4016 {}}} SUCCS {{259 0 0 0-4018 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4018) {AREA_SCORE {} NAME COMP_LOOP:conc#142 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1089 LOC {1 0.034364975 1 1.0 1 1.0 185 0.8291185999999999} PREDS {{259 0 0 0-4017 {}} {258 0 0 0-4015 {}}} SUCCS {{259 0 0 0-4019 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4019) {AREA_SCORE {} NAME COMP_LOOP:switch#8 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1090 LOC {1 0.034364975 1 1.0 1 1.0 185 0.8291185999999999} PREDS {{259 0 0 0-4018 {}}} SUCCS {{146 0 0 0-4020 {}} {146 0 0 0-4021 {}} {146 0 0 0-4022 {}} {146 0 0 0-4023 {}} {146 0 0 0-4024 {}} {146 0 0 0-4025 {}} {146 0 0 0-4026 {}} {146 0 0 0-4027 {}} {146 0 0 0-4028 {}} {146 0 0 0-4029 {}} {146 0 0 0-4030 {}} {146 0 0 0-4031 {}} {146 0 0 0-4032 {}} {146 0 0 0-4033 {}} {146 0 0 0-4034 {}} {146 0 0 0-4035 {}}} CYCLES {}}
set a(0-4020) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1091 LOC {1 0.034364975 181 0.0 181 0.0 185 0.8291185999999999} PREDS {{146 0 0 0-4019 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4021 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4021) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1092 LOC {177 1.0 181 0.9415 181 1.0 182 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4020 {}} {146 0 0 0-4019 {}} {258 0 1.564 0-3984 {}} {258 0 1.564 0-3932 {}} {258 0 1.564 0-3772 {}} {258 0 1.564 0-3720 {}} {258 0 1.564 0-3546 {}} {258 0 1.564 0-3494 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}} {774 0 1.564 0-4430 {}} {774 0 1.564 0-4378 {}} {774 0 1.564 0-4218 {}} {774 0 1.564 0-4166 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {772 0 0 0-3494 {}} {772 0 0 0-3546 {}} {772 0 0 0-3720 {}} {772 0 0 0-3772 {}} {772 0 0 0-3932 {}} {772 0 0 0-3984 {}} {258 0 0 0-4090 {}} {256 0 0 0-4166 {}} {130 0 0 0-2956 {}} {256 0 0 0-4218 {}} {256 0 0 0-4378 {}} {256 0 0 0-4430 {}} {256 0 0 0-4604 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-4022) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1093 LOC {1 0.034364975 181 0.0 181 0.0 185 0.8291185999999999} PREDS {{146 0 0 0-4019 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4023 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4023) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1094 LOC {177 1.0 181 0.9415 181 1.0 182 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4022 {}} {146 0 0 0-4019 {}} {258 0 1.564 0-3986 {}} {258 0 1.564 0-3934 {}} {258 0 1.564 0-3774 {}} {258 0 1.564 0-3722 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}} {774 0 1.564 0-4432 {}} {774 0 1.564 0-4380 {}} {774 0 1.564 0-4220 {}} {774 0 1.564 0-4168 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {772 0 0 0-3496 {}} {772 0 0 0-3548 {}} {772 0 0 0-3722 {}} {772 0 0 0-3774 {}} {772 0 0 0-3934 {}} {772 0 0 0-3986 {}} {258 0 0 0-4090 {}} {256 0 0 0-4168 {}} {130 0 0 0-2956 {}} {256 0 0 0-4220 {}} {256 0 0 0-4380 {}} {256 0 0 0-4432 {}} {256 0 0 0-4606 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-4024) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1095 LOC {1 0.034364975 181 0.0 181 0.0 185 0.8291185999999999} PREDS {{146 0 0 0-4019 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4025 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4025) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1096 LOC {177 1.0 181 0.9415 181 1.0 182 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4024 {}} {146 0 0 0-4019 {}} {258 0 1.564 0-3988 {}} {258 0 1.564 0-3936 {}} {258 0 1.564 0-3776 {}} {258 0 1.564 0-3724 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}} {774 0 1.564 0-4434 {}} {774 0 1.564 0-4382 {}} {774 0 1.564 0-4222 {}} {774 0 1.564 0-4170 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {772 0 0 0-3498 {}} {772 0 0 0-3550 {}} {772 0 0 0-3724 {}} {772 0 0 0-3776 {}} {772 0 0 0-3936 {}} {772 0 0 0-3988 {}} {258 0 0 0-4090 {}} {256 0 0 0-4170 {}} {130 0 0 0-2956 {}} {256 0 0 0-4222 {}} {256 0 0 0-4382 {}} {256 0 0 0-4434 {}} {256 0 0 0-4608 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-4026) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1097 LOC {1 0.034364975 181 0.0 181 0.0 185 0.8291185999999999} PREDS {{146 0 0 0-4019 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4027 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4027) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1098 LOC {177 1.0 181 0.9415 181 1.0 182 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4026 {}} {146 0 0 0-4019 {}} {258 0 1.564 0-3990 {}} {258 0 1.564 0-3938 {}} {258 0 1.564 0-3778 {}} {258 0 1.564 0-3726 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}} {774 0 1.564 0-4436 {}} {774 0 1.564 0-4384 {}} {774 0 1.564 0-4224 {}} {774 0 1.564 0-4172 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {772 0 0 0-3500 {}} {772 0 0 0-3552 {}} {772 0 0 0-3726 {}} {772 0 0 0-3778 {}} {772 0 0 0-3938 {}} {772 0 0 0-3990 {}} {258 0 0 0-4090 {}} {256 0 0 0-4172 {}} {130 0 0 0-2956 {}} {256 0 0 0-4224 {}} {256 0 0 0-4384 {}} {256 0 0 0-4436 {}} {256 0 0 0-4610 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-4028) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1099 LOC {1 0.034364975 181 0.0 181 0.0 185 0.8291185999999999} PREDS {{146 0 0 0-4019 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4029 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4029) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1100 LOC {177 1.0 181 0.9415 181 1.0 182 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4028 {}} {146 0 0 0-4019 {}} {258 0 1.564 0-3992 {}} {258 0 1.564 0-3940 {}} {258 0 1.564 0-3780 {}} {258 0 1.564 0-3728 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}} {774 0 1.564 0-4438 {}} {774 0 1.564 0-4386 {}} {774 0 1.564 0-4226 {}} {774 0 1.564 0-4174 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {772 0 0 0-3502 {}} {772 0 0 0-3554 {}} {772 0 0 0-3728 {}} {772 0 0 0-3780 {}} {772 0 0 0-3940 {}} {772 0 0 0-3992 {}} {258 0 0 0-4090 {}} {256 0 0 0-4174 {}} {130 0 0 0-2956 {}} {256 0 0 0-4226 {}} {256 0 0 0-4386 {}} {256 0 0 0-4438 {}} {256 0 0 0-4612 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-4030) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1101 LOC {1 0.034364975 181 0.0 181 0.0 185 0.8291185999999999} PREDS {{146 0 0 0-4019 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4031 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4031) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1102 LOC {177 1.0 181 0.9415 181 1.0 182 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4030 {}} {146 0 0 0-4019 {}} {258 0 1.564 0-3994 {}} {258 0 1.564 0-3942 {}} {258 0 1.564 0-3782 {}} {258 0 1.564 0-3730 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}} {774 0 1.564 0-4440 {}} {774 0 1.564 0-4388 {}} {774 0 1.564 0-4228 {}} {774 0 1.564 0-4176 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {772 0 0 0-3504 {}} {772 0 0 0-3556 {}} {772 0 0 0-3730 {}} {772 0 0 0-3782 {}} {772 0 0 0-3942 {}} {772 0 0 0-3994 {}} {258 0 0 0-4090 {}} {256 0 0 0-4176 {}} {130 0 0 0-2956 {}} {256 0 0 0-4228 {}} {256 0 0 0-4388 {}} {256 0 0 0-4440 {}} {256 0 0 0-4614 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-4032) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1103 LOC {1 0.034364975 181 0.0 181 0.0 185 0.8291185999999999} PREDS {{146 0 0 0-4019 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4033 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4033) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1104 LOC {177 1.0 181 0.9415 181 1.0 182 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4032 {}} {146 0 0 0-4019 {}} {258 0 1.564 0-3996 {}} {258 0 1.564 0-3944 {}} {258 0 1.564 0-3784 {}} {258 0 1.564 0-3732 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}} {774 0 1.564 0-4442 {}} {774 0 1.564 0-4390 {}} {774 0 1.564 0-4230 {}} {774 0 1.564 0-4178 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {772 0 0 0-3506 {}} {772 0 0 0-3558 {}} {772 0 0 0-3732 {}} {772 0 0 0-3784 {}} {772 0 0 0-3944 {}} {772 0 0 0-3996 {}} {258 0 0 0-4090 {}} {256 0 0 0-4178 {}} {130 0 0 0-2956 {}} {256 0 0 0-4230 {}} {256 0 0 0-4390 {}} {256 0 0 0-4442 {}} {256 0 0 0-4616 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-4034) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1105 LOC {1 0.034364975 181 0.0 181 0.0 185 0.8291185999999999} PREDS {{146 0 0 0-4019 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4035 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4035) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1106 LOC {177 1.0 181 0.9415 181 1.0 182 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4034 {}} {146 0 0 0-4019 {}} {258 0 1.564 0-3998 {}} {258 0 1.564 0-3946 {}} {258 0 1.564 0-3786 {}} {258 0 1.564 0-3734 {}} {258 0 1.564 0-3560 {}} {258 0 1.564 0-3508 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}} {774 0 1.564 0-4444 {}} {774 0 1.564 0-4392 {}} {774 0 1.564 0-4232 {}} {774 0 1.564 0-4180 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {772 0 0 0-3508 {}} {772 0 0 0-3560 {}} {772 0 0 0-3734 {}} {772 0 0 0-3786 {}} {772 0 0 0-3946 {}} {772 0 0 0-3998 {}} {258 0 0 0-4090 {}} {256 0 0 0-4180 {}} {130 0 0 0-2956 {}} {256 0 0 0-4232 {}} {256 0 0 0-4392 {}} {256 0 0 0-4444 {}} {256 0 0 0-4618 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-4036) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#2.idiv(9:2))(0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1107 LOC {1 0.034364975 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4014 {}}} SUCCS {{258 0 0 0-4041 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4037) {AREA_SCORE {} NAME COMP_LOOP:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1108 LOC {0 1.0 6 0.0 6 0.0 6 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4038 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4038) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1109 LOC {0 1.0 6 0.0 6 0.0 186 0.5036969} PREDS {{259 0 0 0-4037 {}}} SUCCS {{258 0 0 0-4041 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4039) {AREA_SCORE {} NAME COMP_LOOP:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1110 LOC {0 1.0 6 0.0 6 0.0 6 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4040 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4040) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1111 LOC {0 1.0 6 0.0 6 0.0 186 0.5036969} PREDS {{259 0 0 0-4039 {}}} SUCCS {{259 0 0 0-4041 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4041) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#16 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1112 LOC {1 0.034364975 6 0.0 6 0.0 186 0.5036969} PREDS {{259 0 0 0-4040 {}} {258 0 0 0-4038 {}} {258 0 0 0-4036 {}}} SUCCS {{258 0 0 0-4090 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4042) {AREA_SCORE {} NAME COMP_LOOP:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1113 LOC {0 1.0 182 0.0 182 0.0 182 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4043 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4043) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1114 LOC {0 1.0 182 0.0 182 0.0 186 0.5036969} PREDS {{259 0 0 0-4042 {}}} SUCCS {{258 0 0 0-4048 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4044) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#2.idiv(9:2))(0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1115 LOC {1 0.034364975 182 0.0 182 0.0 186 0.5036969} PREDS {{258 0 0 0-4014 {}}} SUCCS {{258 0 0 0-4047 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4045) {AREA_SCORE {} NAME COMP_LOOP:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1116 LOC {0 1.0 182 0.0 182 0.0 182 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4046 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4046) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1117 LOC {0 1.0 182 0.0 182 0.0 186 0.5036969} PREDS {{259 0 0 0-4045 {}}} SUCCS {{259 0 0 0-4047 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4047) {AREA_SCORE {} NAME COMP_LOOP:nor#49 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1118 LOC {1 0.034364975 182 0.0 182 0.0 186 0.5036969} PREDS {{259 0 0 0-4046 {}} {258 0 0 0-4044 {}}} SUCCS {{259 0 0 0-4048 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4048) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#112 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1119 LOC {1 0.034364975 182 0.0 182 0.0 186 0.5036969} PREDS {{259 0 0 0-4047 {}} {258 0 0 0-4043 {}}} SUCCS {{258 0 0 0-4090 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4049) {AREA_SCORE {} NAME COMP_LOOP:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1120 LOC {0 1.0 182 0.0 182 0.0 182 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4050 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4050) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1121 LOC {0 1.0 182 0.0 182 0.0 186 0.5036969} PREDS {{259 0 0 0-4049 {}}} SUCCS {{258 0 0 0-4055 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4051) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#2.idiv(9:2))(0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1122 LOC {1 0.034364975 182 0.0 182 0.0 186 0.5036969} PREDS {{258 0 0 0-4014 {}}} SUCCS {{258 0 0 0-4054 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4052) {AREA_SCORE {} NAME COMP_LOOP:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1123 LOC {0 1.0 182 0.0 182 0.0 182 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4053 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4053) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1124 LOC {0 1.0 182 0.0 182 0.0 186 0.5036969} PREDS {{259 0 0 0-4052 {}}} SUCCS {{259 0 0 0-4054 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4054) {AREA_SCORE {} NAME COMP_LOOP:nor#50 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1125 LOC {1 0.034364975 182 0.0 182 0.0 186 0.5036969} PREDS {{259 0 0 0-4053 {}} {258 0 0 0-4051 {}}} SUCCS {{259 0 0 0-4055 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4055) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#113 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1126 LOC {1 0.034364975 182 0.0 182 0.0 186 0.5036969} PREDS {{259 0 0 0-4054 {}} {258 0 0 0-4050 {}}} SUCCS {{258 0 0 0-4090 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4056) {AREA_SCORE {} NAME COMP_LOOP:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1127 LOC {0 1.0 26 0.0 26 0.0 26 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4057 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4057) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1128 LOC {0 1.0 26 0.0 26 0.0 186 0.5036969} PREDS {{259 0 0 0-4056 {}}} SUCCS {{258 0 0 0-4062 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4058) {AREA_SCORE {} NAME COMP_LOOP:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1129 LOC {0 1.0 65 0.0 65 0.0 65 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4059 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4059) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1130 LOC {0 1.0 65 0.0 65 0.0 186 0.5036969} PREDS {{259 0 0 0-4058 {}}} SUCCS {{258 0 0 0-4062 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4060) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#2.idiv(9:2))(0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1131 LOC {1 0.034364975 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4014 {}}} SUCCS {{259 0 0 0-4061 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4061) {AREA_SCORE {} NAME COMP_LOOP:not#80 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1132 LOC {1 0.034364975 1 1.0 1 1.0 186 0.5036969} PREDS {{259 0 0 0-4060 {}}} SUCCS {{259 0 0 0-4062 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4062) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#114 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1133 LOC {1 0.034364975 65 0.0 65 0.0 186 0.5036969} PREDS {{259 0 0 0-4061 {}} {258 0 0 0-4059 {}} {258 0 0 0-4057 {}}} SUCCS {{258 0 0 0-4090 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4063) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#2.idiv(9:2))(0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1134 LOC {1 0.034364975 182 0.0 182 0.0 186 0.5036969} PREDS {{258 0 0 0-4014 {}}} SUCCS {{258 0 0 0-4069 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4064) {AREA_SCORE {} NAME COMP_LOOP:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1135 LOC {0 1.0 182 0.0 182 0.0 182 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4065 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4065) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1136 LOC {0 1.0 182 0.0 182 0.0 186 0.5036969} PREDS {{259 0 0 0-4064 {}}} SUCCS {{258 0 0 0-4068 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4066) {AREA_SCORE {} NAME COMP_LOOP:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1137 LOC {0 1.0 182 0.0 182 0.0 182 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4067 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4067) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1138 LOC {0 1.0 182 0.0 182 0.0 186 0.5036969} PREDS {{259 0 0 0-4066 {}}} SUCCS {{259 0 0 0-4068 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4068) {AREA_SCORE {} NAME COMP_LOOP:nor#51 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1139 LOC {1 0.0 182 0.0 182 0.0 186 0.5036969} PREDS {{259 0 0 0-4067 {}} {258 0 0 0-4065 {}}} SUCCS {{259 0 0 0-4069 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4069) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#115 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1140 LOC {1 0.034364975 182 0.0 182 0.0 186 0.5036969} PREDS {{259 0 0 0-4068 {}} {258 0 0 0-4063 {}}} SUCCS {{258 0 0 0-4090 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4070) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#2.idiv(9:2))(0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1141 LOC {1 0.034364975 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4014 {}}} SUCCS {{258 0 0 0-4076 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4071) {AREA_SCORE {} NAME COMP_LOOP:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1142 LOC {0 1.0 34 0.0 34 0.0 34 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4072 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4072) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1143 LOC {0 1.0 34 0.0 34 0.0 186 0.5036969} PREDS {{259 0 0 0-4071 {}}} SUCCS {{258 0 0 0-4076 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4073) {AREA_SCORE {} NAME COMP_LOOP:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1144 LOC {0 1.0 34 0.0 34 0.0 34 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4074 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4074) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1145 LOC {0 1.0 34 0.0 34 0.0 186 0.5036969} PREDS {{259 0 0 0-4073 {}}} SUCCS {{259 0 0 0-4075 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4075) {AREA_SCORE {} NAME COMP_LOOP:not#81 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1146 LOC {1 0.0 34 0.0 34 0.0 186 0.5036969} PREDS {{259 0 0 0-4074 {}}} SUCCS {{259 0 0 0-4076 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4076) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#116 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1147 LOC {1 0.034364975 34 0.0 34 0.0 186 0.5036969} PREDS {{259 0 0 0-4075 {}} {258 0 0 0-4072 {}} {258 0 0 0-4070 {}}} SUCCS {{258 0 0 0-4090 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4077) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#2.idiv(9:2))(0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1148 LOC {1 0.034364975 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4014 {}}} SUCCS {{258 0 0 0-4083 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4078) {AREA_SCORE {} NAME COMP_LOOP:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1149 LOC {0 1.0 5 0.0 5 0.0 5 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4079 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4079) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1150 LOC {0 1.0 5 0.0 5 0.0 186 0.5036969} PREDS {{259 0 0 0-4078 {}}} SUCCS {{258 0 0 0-4083 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4080) {AREA_SCORE {} NAME COMP_LOOP:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1151 LOC {0 1.0 5 0.0 5 0.0 5 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4081 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4081) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1152 LOC {0 1.0 5 0.0 5 0.0 186 0.5036969} PREDS {{259 0 0 0-4080 {}}} SUCCS {{259 0 0 0-4082 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4082) {AREA_SCORE {} NAME COMP_LOOP:not#82 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1153 LOC {1 0.0 5 0.0 5 0.0 186 0.5036969} PREDS {{259 0 0 0-4081 {}}} SUCCS {{259 0 0 0-4083 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4083) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#117 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1154 LOC {1 0.034364975 5 0.0 5 0.0 186 0.5036969} PREDS {{259 0 0 0-4082 {}} {258 0 0 0-4079 {}} {258 0 0 0-4077 {}}} SUCCS {{258 0 0 0-4090 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4084) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#2.idiv(9:2))(0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1155 LOC {1 0.034364975 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4014 {}}} SUCCS {{258 0 0 0-4089 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4085) {AREA_SCORE {} NAME COMP_LOOP:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1156 LOC {0 1.0 13 0.0 13 0.0 13 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4086 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4086) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1157 LOC {0 1.0 13 0.0 13 0.0 186 0.5036969} PREDS {{259 0 0 0-4085 {}}} SUCCS {{258 0 0 0-4089 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4087) {AREA_SCORE {} NAME COMP_LOOP:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1158 LOC {0 1.0 13 0.0 13 0.0 13 0.0 186 0.5036969} PREDS {} SUCCS {{259 0 0 0-4088 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4088) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1159 LOC {0 1.0 13 0.0 13 0.0 186 0.5036969} PREDS {{259 0 0 0-4087 {}}} SUCCS {{259 0 0 0-4089 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4089) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#118 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1160 LOC {1 0.034364975 13 0.0 13 0.0 186 0.5036969} PREDS {{259 0 0 0-4088 {}} {258 0 0 0-4086 {}} {258 0 0 0-4084 {}}} SUCCS {{259 0 0 0-4090 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4090) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#8 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1161 LOC {178 0.094375 182 0.9511217999999999 182 0.9511217999999999 182 0.999999942628205 186 0.5525750426282051} PREDS {{259 0 0 0-4089 {}} {258 0 0 0-4083 {}} {258 0 0 0-4076 {}} {258 0 0 0-4069 {}} {258 0 0 0-4062 {}} {258 0 0 0-4055 {}} {258 0 0 0-4048 {}} {258 0 0 0-4041 {}} {258 0 0 0-4035 {}} {258 0 0 0-4033 {}} {258 0 0 0-4031 {}} {258 0 0 0-4029 {}} {258 0 0 0-4027 {}} {258 0 0 0-4025 {}} {258 0 0 0-4023 {}} {258 0 0 0-4021 {}} {258 0 0 0-3064 {}} {258 0 0 0-3063 {}} {258 0 0 0-3062 {}} {258 0 0 0-3061 {}} {258 0 0 0-3060 {}} {258 0 0 0-3059 {}} {258 0 0 0-3058 {}} {258 0 0 0-3057 {}}} SUCCS {{258 0 0 0-4155 {}} {130 0 0 0-2956 {}} {258 0 0 0-4204 {}}} CYCLES {}}
set a(0-4091) {AREA_SCORE {} NAME operator+<64,false>:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1162 LOC {0 1.0 1 0.0 1 0.0 1 0.0 185 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-4092 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4092) {AREA_SCORE {} NAME COMP_LOOP-5:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1163 LOC {0 1.0 1 0.0 1 0.0 185 0.7769290999999999} PREDS {{259 0 0 0-4091 {}}} SUCCS {{258 0 0 0-4097 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4093) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1164 LOC {0 1.0 1 0.0 1 0.0 1 0.0 185 0.7769290999999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4094 {}} {130 0 0 0-2956 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4094) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1165 LOC {0 1.0 1 0.0 1 0.0 185 0.7769290999999999} PREDS {{259 0 0 0-4093 {}}} SUCCS {{259 0 0 0-4095 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4095) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1166 LOC {0 1.0 1 0.9478105 1 0.9478105 185 0.7769290999999999} PREDS {{259 0 0 0-4094 {}}} SUCCS {{258 0 0 0-4097 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4096) {AREA_SCORE {} NAME COMP_LOOP-5:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1167 LOC {0 1.0 1 0.9478105 1 0.9478105 185 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-4097 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4097) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 8 NAME COMP_LOOP-5:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1168 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 185 0.8291185407051281} PREDS {{259 0 0 0-4096 {}} {258 0 0 0-4095 {}} {258 0 0 0-4092 {}}} SUCCS {{259 0 0 0-4098 {}} {258 0 0 0-4100 {}} {258 0 0 0-4102 {}} {258 0 0 0-4104 {}} {258 0 0 0-4106 {}} {258 0 0 0-4108 {}} {258 0 0 0-4110 {}} {258 0 0 0-4112 {}} {258 0 0 0-4114 {}} {258 0 0 0-4116 {}} {258 0 0 0-4117 {}} {258 0 0 0-4118 {}} {258 0 0 0-4120 {}} {258 0 0 0-4121 {}} {258 0 0 0-4122 {}} {258 0 0 0-4125 {}} {258 0 0 0-4126 {}} {258 0 0 0-4127 {}} {258 0 0 0-4130 {}} {258 0 0 0-4131 {}} {258 0 0 0-4132 {}} {258 0 0 0-4135 {}} {258 0 0 0-4136 {}} {258 0 0 0-4137 {}} {258 0 0 0-4140 {}} {258 0 0 0-4141 {}} {258 0 0 0-4142 {}} {258 0 0 0-4145 {}} {258 0 0 0-4146 {}} {258 0 0 0-4147 {}} {258 0 0 0-4150 {}} {258 0 0 0-4151 {}} {258 0 0 0-4152 {}} {130 0 0 0-2956 {}} {258 0 0 0-4215 {}} {258 0 0 0-4217 {}} {258 0 0 0-4219 {}} {258 0 0 0-4221 {}} {258 0 0 0-4223 {}} {258 0 0 0-4225 {}} {258 0 0 0-4227 {}} {258 0 0 0-4229 {}} {258 0 0 0-4231 {}}} CYCLES {}}
set a(0-4098) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1169 LOC {1 0.0521895 1 1.0 1 1.0 185 0.8291185999999999} PREDS {{259 0 0 0-4097 {}}} SUCCS {{259 0 0 0-4099 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4099) {AREA_SCORE {} NAME COMP_LOOP:switch#9 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1170 LOC {1 0.0521895 1 1.0 1 1.0 185 0.8291185999999999} PREDS {{259 0 0 0-4098 {}}} SUCCS {{146 0 0 0-4100 {}} {146 0 0 0-4101 {}} {146 0 0 0-4102 {}} {146 0 0 0-4103 {}} {146 0 0 0-4104 {}} {146 0 0 0-4105 {}} {146 0 0 0-4106 {}} {146 0 0 0-4107 {}} {146 0 0 0-4108 {}} {146 0 0 0-4109 {}} {146 0 0 0-4110 {}} {146 0 0 0-4111 {}} {146 0 0 0-4112 {}} {146 0 0 0-4113 {}} {146 0 0 0-4114 {}} {146 0 0 0-4115 {}}} CYCLES {}}
set a(0-4100) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1171 LOC {1 0.0521895 182 0.8291185999999999 182 0.8291185999999999 185 0.8291185999999999} PREDS {{146 0 0 0-4099 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4101 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4101) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1172 LOC {177 1.0 182 0.9415 182 1.0 183 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4100 {}} {146 0 0 0-4099 {}} {258 0 1.564 0-3984 {}} {258 0 1.564 0-3932 {}} {258 0 1.564 0-3772 {}} {258 0 1.564 0-3720 {}} {258 0 1.564 0-3546 {}} {258 0 1.564 0-3494 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}} {774 0 1.564 0-4430 {}} {774 0 1.564 0-4378 {}} {774 0 1.564 0-4218 {}} {774 0 1.564 0-4166 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {772 0 0 0-3494 {}} {772 0 0 0-3546 {}} {772 0 0 0-3720 {}} {772 0 0 0-3772 {}} {772 0 0 0-3932 {}} {772 0 0 0-3984 {}} {258 0 0 0-4154 {}} {256 0 0 0-4166 {}} {130 0 0 0-2956 {}} {256 0 0 0-4218 {}} {256 0 0 0-4378 {}} {256 0 0 0-4430 {}} {256 0 0 0-4604 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-4102) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1173 LOC {1 0.0521895 182 0.8291185999999999 182 0.8291185999999999 185 0.8291185999999999} PREDS {{146 0 0 0-4099 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4103 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4103) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1174 LOC {177 1.0 182 0.9415 182 1.0 183 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4102 {}} {146 0 0 0-4099 {}} {258 0 1.564 0-3986 {}} {258 0 1.564 0-3934 {}} {258 0 1.564 0-3774 {}} {258 0 1.564 0-3722 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}} {774 0 1.564 0-4432 {}} {774 0 1.564 0-4380 {}} {774 0 1.564 0-4220 {}} {774 0 1.564 0-4168 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {772 0 0 0-3496 {}} {772 0 0 0-3548 {}} {772 0 0 0-3722 {}} {772 0 0 0-3774 {}} {772 0 0 0-3934 {}} {772 0 0 0-3986 {}} {258 0 0 0-4154 {}} {256 0 0 0-4168 {}} {130 0 0 0-2956 {}} {256 0 0 0-4220 {}} {256 0 0 0-4380 {}} {256 0 0 0-4432 {}} {256 0 0 0-4606 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-4104) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1175 LOC {1 0.0521895 182 0.8291185999999999 182 0.8291185999999999 185 0.8291185999999999} PREDS {{146 0 0 0-4099 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4105 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4105) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1176 LOC {177 1.0 182 0.9415 182 1.0 183 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4104 {}} {146 0 0 0-4099 {}} {258 0 1.564 0-3988 {}} {258 0 1.564 0-3936 {}} {258 0 1.564 0-3776 {}} {258 0 1.564 0-3724 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}} {774 0 1.564 0-4434 {}} {774 0 1.564 0-4382 {}} {774 0 1.564 0-4222 {}} {774 0 1.564 0-4170 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {772 0 0 0-3498 {}} {772 0 0 0-3550 {}} {772 0 0 0-3724 {}} {772 0 0 0-3776 {}} {772 0 0 0-3936 {}} {772 0 0 0-3988 {}} {258 0 0 0-4154 {}} {256 0 0 0-4170 {}} {130 0 0 0-2956 {}} {256 0 0 0-4222 {}} {256 0 0 0-4382 {}} {256 0 0 0-4434 {}} {256 0 0 0-4608 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-4106) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1177 LOC {1 0.0521895 182 0.8291185999999999 182 0.8291185999999999 185 0.8291185999999999} PREDS {{146 0 0 0-4099 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4107 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4107) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1178 LOC {177 1.0 182 0.9415 182 1.0 183 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4106 {}} {146 0 0 0-4099 {}} {258 0 1.564 0-3990 {}} {258 0 1.564 0-3938 {}} {258 0 1.564 0-3778 {}} {258 0 1.564 0-3726 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}} {774 0 1.564 0-4436 {}} {774 0 1.564 0-4384 {}} {774 0 1.564 0-4224 {}} {774 0 1.564 0-4172 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {772 0 0 0-3500 {}} {772 0 0 0-3552 {}} {772 0 0 0-3726 {}} {772 0 0 0-3778 {}} {772 0 0 0-3938 {}} {772 0 0 0-3990 {}} {258 0 0 0-4154 {}} {256 0 0 0-4172 {}} {130 0 0 0-2956 {}} {256 0 0 0-4224 {}} {256 0 0 0-4384 {}} {256 0 0 0-4436 {}} {256 0 0 0-4610 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-4108) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1179 LOC {1 0.0521895 182 0.8291185999999999 182 0.8291185999999999 185 0.8291185999999999} PREDS {{146 0 0 0-4099 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4109 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4109) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1180 LOC {177 1.0 182 0.9415 182 1.0 183 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4108 {}} {146 0 0 0-4099 {}} {258 0 1.564 0-3992 {}} {258 0 1.564 0-3940 {}} {258 0 1.564 0-3780 {}} {258 0 1.564 0-3728 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}} {774 0 1.564 0-4438 {}} {774 0 1.564 0-4386 {}} {774 0 1.564 0-4226 {}} {774 0 1.564 0-4174 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {772 0 0 0-3502 {}} {772 0 0 0-3554 {}} {772 0 0 0-3728 {}} {772 0 0 0-3780 {}} {772 0 0 0-3940 {}} {772 0 0 0-3992 {}} {258 0 0 0-4154 {}} {256 0 0 0-4174 {}} {130 0 0 0-2956 {}} {256 0 0 0-4226 {}} {256 0 0 0-4386 {}} {256 0 0 0-4438 {}} {256 0 0 0-4612 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-4110) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1181 LOC {1 0.0521895 182 0.8291185999999999 182 0.8291185999999999 185 0.8291185999999999} PREDS {{146 0 0 0-4099 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4111 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4111) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1182 LOC {177 1.0 182 0.9415 182 1.0 183 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4110 {}} {146 0 0 0-4099 {}} {258 0 1.564 0-3994 {}} {258 0 1.564 0-3942 {}} {258 0 1.564 0-3782 {}} {258 0 1.564 0-3730 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}} {774 0 1.564 0-4440 {}} {774 0 1.564 0-4388 {}} {774 0 1.564 0-4228 {}} {774 0 1.564 0-4176 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {772 0 0 0-3504 {}} {772 0 0 0-3556 {}} {772 0 0 0-3730 {}} {772 0 0 0-3782 {}} {772 0 0 0-3942 {}} {772 0 0 0-3994 {}} {258 0 0 0-4154 {}} {256 0 0 0-4176 {}} {130 0 0 0-2956 {}} {256 0 0 0-4228 {}} {256 0 0 0-4388 {}} {256 0 0 0-4440 {}} {256 0 0 0-4614 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-4112) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1183 LOC {1 0.0521895 182 0.8291185999999999 182 0.8291185999999999 185 0.8291185999999999} PREDS {{146 0 0 0-4099 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4113 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4113) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1184 LOC {177 1.0 182 0.9415 182 1.0 183 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4112 {}} {146 0 0 0-4099 {}} {258 0 1.564 0-3996 {}} {258 0 1.564 0-3944 {}} {258 0 1.564 0-3784 {}} {258 0 1.564 0-3732 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}} {774 0 1.564 0-4442 {}} {774 0 1.564 0-4390 {}} {774 0 1.564 0-4230 {}} {774 0 1.564 0-4178 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {772 0 0 0-3506 {}} {772 0 0 0-3558 {}} {772 0 0 0-3732 {}} {772 0 0 0-3784 {}} {772 0 0 0-3944 {}} {772 0 0 0-3996 {}} {258 0 0 0-4154 {}} {256 0 0 0-4178 {}} {130 0 0 0-2956 {}} {256 0 0 0-4230 {}} {256 0 0 0-4390 {}} {256 0 0 0-4442 {}} {256 0 0 0-4616 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-4114) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1185 LOC {1 0.0521895 182 0.8291185999999999 182 0.8291185999999999 185 0.8291185999999999} PREDS {{146 0 0 0-4099 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4115 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4115) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1186 LOC {177 1.0 182 0.9415 182 1.0 183 0.09437493750000003 186 0.09437493750000003} PREDS {{259 0 1.564 0-4114 {}} {146 0 0 0-4099 {}} {258 0 1.564 0-3998 {}} {258 0 1.564 0-3946 {}} {258 0 1.564 0-3786 {}} {258 0 1.564 0-3734 {}} {258 0 1.564 0-3560 {}} {258 0 1.564 0-3508 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}} {774 0 1.564 0-4444 {}} {774 0 1.564 0-4392 {}} {774 0 1.564 0-4232 {}} {774 0 1.564 0-4180 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {772 0 0 0-3508 {}} {772 0 0 0-3560 {}} {772 0 0 0-3734 {}} {772 0 0 0-3786 {}} {772 0 0 0-3946 {}} {772 0 0 0-3998 {}} {258 0 0 0-4154 {}} {256 0 0 0-4180 {}} {130 0 0 0-2956 {}} {256 0 0 0-4232 {}} {256 0 0 0-4392 {}} {256 0 0 0-4444 {}} {256 0 0 0-4618 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-4116) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1187 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4119 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4117) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1188 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4119 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4118) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1189 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{259 0 0 0-4119 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4119) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#17 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1190 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{259 0 0 0-4118 {}} {258 0 0 0-4117 {}} {258 0 0 0-4116 {}}} SUCCS {{258 0 0 0-4154 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4120) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1191 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4124 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4121) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1192 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4123 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4122) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1193 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{259 0 0 0-4123 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4123) {AREA_SCORE {} NAME COMP_LOOP:nor#52 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1194 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{259 0 0 0-4122 {}} {258 0 0 0-4121 {}}} SUCCS {{259 0 0 0-4124 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4124) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#119 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1195 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{259 0 0 0-4123 {}} {258 0 0 0-4120 {}}} SUCCS {{258 0 0 0-4154 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4125) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1196 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4129 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4126) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1197 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4128 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4127) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1198 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{259 0 0 0-4128 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4128) {AREA_SCORE {} NAME COMP_LOOP:nor#53 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1199 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{259 0 0 0-4127 {}} {258 0 0 0-4126 {}}} SUCCS {{259 0 0 0-4129 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4129) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#120 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1200 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{259 0 0 0-4128 {}} {258 0 0 0-4125 {}}} SUCCS {{258 0 0 0-4154 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4130) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1201 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4134 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4131) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1202 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4134 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4132) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1203 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{259 0 0 0-4133 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4133) {AREA_SCORE {} NAME COMP_LOOP:not#83 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1204 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{259 0 0 0-4132 {}}} SUCCS {{259 0 0 0-4134 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4134) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#121 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1205 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{259 0 0 0-4133 {}} {258 0 0 0-4131 {}} {258 0 0 0-4130 {}}} SUCCS {{258 0 0 0-4154 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4135) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1206 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4139 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4136) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1207 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4138 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4137) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1208 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{259 0 0 0-4138 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4138) {AREA_SCORE {} NAME COMP_LOOP:nor#54 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1209 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{259 0 0 0-4137 {}} {258 0 0 0-4136 {}}} SUCCS {{259 0 0 0-4139 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4139) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#122 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1210 LOC {1 0.0521895 183 0.0 183 0.0 186 0.5036969} PREDS {{259 0 0 0-4138 {}} {258 0 0 0-4135 {}}} SUCCS {{258 0 0 0-4154 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4140) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1211 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4144 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4141) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1212 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4144 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4142) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1213 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{259 0 0 0-4143 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4143) {AREA_SCORE {} NAME COMP_LOOP:not#84 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1214 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{259 0 0 0-4142 {}}} SUCCS {{259 0 0 0-4144 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4144) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#123 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1215 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{259 0 0 0-4143 {}} {258 0 0 0-4141 {}} {258 0 0 0-4140 {}}} SUCCS {{258 0 0 0-4154 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4145) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1216 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4149 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4146) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1217 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4149 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4147) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1218 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{259 0 0 0-4148 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4148) {AREA_SCORE {} NAME COMP_LOOP:not#85 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1219 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{259 0 0 0-4147 {}}} SUCCS {{259 0 0 0-4149 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4149) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#124 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1220 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{259 0 0 0-4148 {}} {258 0 0 0-4146 {}} {258 0 0 0-4145 {}}} SUCCS {{258 0 0 0-4154 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4150) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1221 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4153 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4151) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1222 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{258 0 0 0-4153 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4152) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1223 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{258 0 0 0-4097 {}}} SUCCS {{259 0 0 0-4153 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4153) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#125 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1224 LOC {1 0.0521895 1 1.0 1 1.0 186 0.5036969} PREDS {{259 0 0 0-4152 {}} {258 0 0 0-4151 {}} {258 0 0 0-4150 {}}} SUCCS {{259 0 0 0-4154 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4154) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#9 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1225 LOC {178 0.094375 183 0.5036969 183 0.5036969 183 0.5525750426282051 186 0.5525750426282051} PREDS {{259 0 0 0-4153 {}} {258 0 0 0-4149 {}} {258 0 0 0-4144 {}} {258 0 0 0-4139 {}} {258 0 0 0-4134 {}} {258 0 0 0-4129 {}} {258 0 0 0-4124 {}} {258 0 0 0-4119 {}} {258 0 0 0-4115 {}} {258 0 0 0-4113 {}} {258 0 0 0-4111 {}} {258 0 0 0-4109 {}} {258 0 0 0-4107 {}} {258 0 0 0-4105 {}} {258 0 0 0-4103 {}} {258 0 0 0-4101 {}} {258 0 0 0-3056 {}} {258 0 0 0-3055 {}} {258 0 0 0-3054 {}} {258 0 0 0-3053 {}} {258 0 0 0-3052 {}} {258 0 0 0-3051 {}} {258 0 0 0-3050 {}} {258 0 0 0-3049 {}}} SUCCS {{259 0 0 0-4155 {}} {130 0 0 0-2956 {}} {258 0 0 0-4203 {}}} CYCLES {}}
set a(0-4155) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-5:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1226 LOC {178 0.1432532 183 0.5525751 183 0.5525751 183 0.6009624573717949 186 0.6009624573717949} PREDS {{259 0 0 0-4154 {}} {258 0 0 0-4090 {}}} SUCCS {{259 0 0 0-4156 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4156) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.base TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1227 LOC {178 0.1916406 183 0.6009625 183 0.6009625 186 0.6009625} PREDS {{259 0 0 0-4155 {}} {128 0 0 0-4158 {}}} SUCCS {{258 0 0 0-4158 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4157) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.m TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1228 LOC {178 0.0 183 0.6009625 183 0.6009625 186 0.6009625} PREDS {{128 0 0 0-4158 {}}} SUCCS {{259 0 0 0-4158 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4158) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-5:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1229 LOC {178 1.0 183 0.681 183 1.0 196 0.0064061875000001045 199 0.0064061875000001045} PREDS {{259 0 0 0-4157 {}} {258 0 0 0-4156 {}}} SUCCS {{128 0 0 0-4156 {}} {128 0 0 0-4157 {}} {259 0 0 0-4159 {}}} CYCLES {}}
set a(0-4159) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.return TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1230 LOC {191 0.006406225 196 0.8291185999999999 196 0.8291185999999999 199 0.8291185999999999} PREDS {{259 0 0 0-4158 {}}} SUCCS {{258 0 1.564 0-4166 {}} {258 0 1.564 0-4168 {}} {258 0 1.564 0-4170 {}} {258 0 1.564 0-4172 {}} {258 0 1.564 0-4174 {}} {258 0 1.564 0-4176 {}} {258 0 1.564 0-4178 {}} {258 0 1.564 0-4180 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4160) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc.idiv(9:2))(0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1231 LOC {1 0.034364975 1 1.0 1 1.0 199 0.8291185999999999} PREDS {{258 0 0 0-4014 {}}} SUCCS {{258 0 0 0-4163 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4161) {AREA_SCORE {} NAME COMP_LOOP:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1232 LOC {0 1.0 1 0.0 1 0.0 1 0.0 199 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-4162 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4162) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1233 LOC {0 1.0 1 0.0 1 0.0 199 0.8291185999999999} PREDS {{259 0 0 0-4161 {}}} SUCCS {{259 0 0 0-4163 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4163) {AREA_SCORE {} NAME COMP_LOOP:conc#92 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1234 LOC {1 0.034364975 1 1.0 1 1.0 199 0.8291185999999999} PREDS {{259 0 0 0-4162 {}} {258 0 0 0-4160 {}}} SUCCS {{259 0 0 0-4164 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4164) {AREA_SCORE {} NAME COMP_LOOP:switch#24 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1235 LOC {1 0.034364975 1 1.0 1 1.0 199 0.8291185999999999} PREDS {{259 0 0 0-4163 {}}} SUCCS {{146 0 0 0-4165 {}} {130 0 0 0-4166 {}} {146 0 0 0-4167 {}} {130 0 0 0-4168 {}} {146 0 0 0-4169 {}} {130 0 0 0-4170 {}} {146 0 0 0-4171 {}} {130 0 0 0-4172 {}} {146 0 0 0-4173 {}} {130 0 0 0-4174 {}} {146 0 0 0-4175 {}} {130 0 0 0-4176 {}} {146 0 0 0-4177 {}} {130 0 0 0-4178 {}} {146 0 0 0-4179 {}} {130 0 0 0-4180 {}}} CYCLES {}}
set a(0-4165) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1236 LOC {1 0.034364975 196 0.0 196 0.0 199 0.8291185999999999} PREDS {{146 0 0 0-4164 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4166 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4166) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1237 LOC {191 1.0 196 0.9415 196 1.0 197 0.006249937500000025 200 0.006249937500000025} PREDS {{774 0 0 0-4166 {}} {259 0 1.564 0-4165 {}} {130 0 0 0-4164 {}} {258 0 1.564 0-4159 {}} {256 0 0 0-4101 {}} {256 0 0 0-4021 {}} {128 0 0 0-4008 {}} {258 0 0 0-3984 {}} {258 0 0 0-3932 {}} {256 0 0 0-3870 {}} {256 0 0 0-3806 {}} {258 0 0 0-3772 {}} {258 0 0 0-3720 {}} {256 0 0 0-3655 {}} {256 0 0 0-3583 {}} {258 0 0 0-3546 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}} {774 0 0 0-4604 {}} {772 0 0 0-4539 {}} {772 0 0 0-4467 {}} {774 0 0 0-4430 {}} {774 0 0 0-4378 {}} {772 0 0 0-4316 {}} {772 0 0 0-4252 {}} {774 0 0 0-4218 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {774 0 1.564 0-3583 {}} {774 0 1.564 0-3655 {}} {774 0 0 0-3720 {}} {774 0 0 0-3772 {}} {774 0 1.564 0-3806 {}} {774 0 1.564 0-3870 {}} {774 0 0 0-3932 {}} {774 0 0 0-3984 {}} {774 0 1.564 0-4021 {}} {774 0 1.564 0-4101 {}} {774 0 0 0-4166 {}} {130 0 0 0-2956 {}} {258 0 0 0-4218 {}} {258 0 1.564 0-4252 {}} {258 0 1.564 0-4316 {}} {258 0 0 0-4378 {}} {258 0 0 0-4430 {}} {258 0 1.564 0-4467 {}} {258 0 1.564 0-4539 {}} {258 0 0 0-4604 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-4167) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1238 LOC {1 0.034364975 196 0.0 196 0.0 199 0.8291185999999999} PREDS {{146 0 0 0-4164 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4168 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4168) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1239 LOC {191 1.0 196 0.9415 196 1.0 197 0.006249937500000025 200 0.006249937500000025} PREDS {{774 0 0 0-4168 {}} {259 0 1.564 0-4167 {}} {130 0 0 0-4164 {}} {258 0 1.564 0-4159 {}} {256 0 0 0-4103 {}} {256 0 0 0-4023 {}} {128 0 0 0-4008 {}} {258 0 0 0-3986 {}} {258 0 0 0-3934 {}} {256 0 0 0-3872 {}} {256 0 0 0-3808 {}} {258 0 0 0-3774 {}} {258 0 0 0-3722 {}} {256 0 0 0-3657 {}} {256 0 0 0-3585 {}} {258 0 0 0-3548 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}} {774 0 0 0-4606 {}} {772 0 0 0-4541 {}} {772 0 0 0-4469 {}} {774 0 0 0-4432 {}} {774 0 0 0-4380 {}} {772 0 0 0-4318 {}} {772 0 0 0-4254 {}} {774 0 0 0-4220 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {774 0 1.564 0-3585 {}} {774 0 1.564 0-3657 {}} {774 0 0 0-3722 {}} {774 0 0 0-3774 {}} {774 0 1.564 0-3808 {}} {774 0 1.564 0-3872 {}} {774 0 0 0-3934 {}} {774 0 0 0-3986 {}} {774 0 1.564 0-4023 {}} {774 0 1.564 0-4103 {}} {774 0 0 0-4168 {}} {130 0 0 0-2956 {}} {258 0 0 0-4220 {}} {258 0 1.564 0-4254 {}} {258 0 1.564 0-4318 {}} {258 0 0 0-4380 {}} {258 0 0 0-4432 {}} {258 0 1.564 0-4469 {}} {258 0 1.564 0-4541 {}} {258 0 0 0-4606 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-4169) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1240 LOC {1 0.034364975 196 0.0 196 0.0 199 0.8291185999999999} PREDS {{146 0 0 0-4164 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4170 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4170) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1241 LOC {191 1.0 196 0.9415 196 1.0 197 0.006249937500000025 200 0.006249937500000025} PREDS {{774 0 0 0-4170 {}} {259 0 1.564 0-4169 {}} {130 0 0 0-4164 {}} {258 0 1.564 0-4159 {}} {256 0 0 0-4105 {}} {256 0 0 0-4025 {}} {128 0 0 0-4008 {}} {258 0 0 0-3988 {}} {258 0 0 0-3936 {}} {256 0 0 0-3874 {}} {256 0 0 0-3810 {}} {258 0 0 0-3776 {}} {258 0 0 0-3724 {}} {256 0 0 0-3659 {}} {256 0 0 0-3587 {}} {258 0 0 0-3550 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}} {774 0 0 0-4608 {}} {772 0 0 0-4543 {}} {772 0 0 0-4471 {}} {774 0 0 0-4434 {}} {774 0 0 0-4382 {}} {772 0 0 0-4320 {}} {772 0 0 0-4256 {}} {774 0 0 0-4222 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {774 0 1.564 0-3587 {}} {774 0 1.564 0-3659 {}} {774 0 0 0-3724 {}} {774 0 0 0-3776 {}} {774 0 1.564 0-3810 {}} {774 0 1.564 0-3874 {}} {774 0 0 0-3936 {}} {774 0 0 0-3988 {}} {774 0 1.564 0-4025 {}} {774 0 1.564 0-4105 {}} {774 0 0 0-4170 {}} {130 0 0 0-2956 {}} {258 0 0 0-4222 {}} {258 0 1.564 0-4256 {}} {258 0 1.564 0-4320 {}} {258 0 0 0-4382 {}} {258 0 0 0-4434 {}} {258 0 1.564 0-4471 {}} {258 0 1.564 0-4543 {}} {258 0 0 0-4608 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-4171) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1242 LOC {1 0.034364975 196 0.0 196 0.0 199 0.8291185999999999} PREDS {{146 0 0 0-4164 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4172 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4172) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1243 LOC {191 1.0 196 0.9415 196 1.0 197 0.006249937500000025 200 0.006249937500000025} PREDS {{774 0 0 0-4172 {}} {259 0 1.564 0-4171 {}} {130 0 0 0-4164 {}} {258 0 1.564 0-4159 {}} {256 0 0 0-4107 {}} {256 0 0 0-4027 {}} {128 0 0 0-4008 {}} {258 0 0 0-3990 {}} {258 0 0 0-3938 {}} {256 0 0 0-3876 {}} {256 0 0 0-3812 {}} {258 0 0 0-3778 {}} {258 0 0 0-3726 {}} {256 0 0 0-3661 {}} {256 0 0 0-3589 {}} {258 0 0 0-3552 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}} {774 0 0 0-4610 {}} {772 0 0 0-4545 {}} {772 0 0 0-4473 {}} {774 0 0 0-4436 {}} {774 0 0 0-4384 {}} {772 0 0 0-4322 {}} {772 0 0 0-4258 {}} {774 0 0 0-4224 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {774 0 1.564 0-3589 {}} {774 0 1.564 0-3661 {}} {774 0 0 0-3726 {}} {774 0 0 0-3778 {}} {774 0 1.564 0-3812 {}} {774 0 1.564 0-3876 {}} {774 0 0 0-3938 {}} {774 0 0 0-3990 {}} {774 0 1.564 0-4027 {}} {774 0 1.564 0-4107 {}} {774 0 0 0-4172 {}} {130 0 0 0-2956 {}} {258 0 0 0-4224 {}} {258 0 1.564 0-4258 {}} {258 0 1.564 0-4322 {}} {258 0 0 0-4384 {}} {258 0 0 0-4436 {}} {258 0 1.564 0-4473 {}} {258 0 1.564 0-4545 {}} {258 0 0 0-4610 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-4173) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1244 LOC {1 0.034364975 196 0.0 196 0.0 199 0.8291185999999999} PREDS {{146 0 0 0-4164 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4174 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4174) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1245 LOC {191 1.0 196 0.9415 196 1.0 197 0.006249937500000025 200 0.006249937500000025} PREDS {{774 0 0 0-4174 {}} {259 0 1.564 0-4173 {}} {130 0 0 0-4164 {}} {258 0 1.564 0-4159 {}} {256 0 0 0-4109 {}} {256 0 0 0-4029 {}} {128 0 0 0-4008 {}} {258 0 0 0-3992 {}} {258 0 0 0-3940 {}} {256 0 0 0-3878 {}} {256 0 0 0-3814 {}} {258 0 0 0-3780 {}} {258 0 0 0-3728 {}} {256 0 0 0-3663 {}} {256 0 0 0-3591 {}} {258 0 0 0-3554 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}} {774 0 0 0-4612 {}} {772 0 0 0-4547 {}} {772 0 0 0-4475 {}} {774 0 0 0-4438 {}} {774 0 0 0-4386 {}} {772 0 0 0-4324 {}} {772 0 0 0-4260 {}} {774 0 0 0-4226 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {774 0 1.564 0-3591 {}} {774 0 1.564 0-3663 {}} {774 0 0 0-3728 {}} {774 0 0 0-3780 {}} {774 0 1.564 0-3814 {}} {774 0 1.564 0-3878 {}} {774 0 0 0-3940 {}} {774 0 0 0-3992 {}} {774 0 1.564 0-4029 {}} {774 0 1.564 0-4109 {}} {774 0 0 0-4174 {}} {130 0 0 0-2956 {}} {258 0 0 0-4226 {}} {258 0 1.564 0-4260 {}} {258 0 1.564 0-4324 {}} {258 0 0 0-4386 {}} {258 0 0 0-4438 {}} {258 0 1.564 0-4475 {}} {258 0 1.564 0-4547 {}} {258 0 0 0-4612 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-4175) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1246 LOC {1 0.034364975 196 0.0 196 0.0 199 0.8291185999999999} PREDS {{146 0 0 0-4164 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4176 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4176) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1247 LOC {191 1.0 196 0.9415 196 1.0 197 0.006249937500000025 200 0.006249937500000025} PREDS {{774 0 0 0-4176 {}} {259 0 1.564 0-4175 {}} {130 0 0 0-4164 {}} {258 0 1.564 0-4159 {}} {256 0 0 0-4111 {}} {256 0 0 0-4031 {}} {128 0 0 0-4008 {}} {258 0 0 0-3994 {}} {258 0 0 0-3942 {}} {256 0 0 0-3880 {}} {256 0 0 0-3816 {}} {258 0 0 0-3782 {}} {258 0 0 0-3730 {}} {256 0 0 0-3665 {}} {256 0 0 0-3593 {}} {258 0 0 0-3556 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}} {774 0 0 0-4614 {}} {772 0 0 0-4549 {}} {772 0 0 0-4477 {}} {774 0 0 0-4440 {}} {774 0 0 0-4388 {}} {772 0 0 0-4326 {}} {772 0 0 0-4262 {}} {774 0 0 0-4228 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {774 0 1.564 0-3593 {}} {774 0 1.564 0-3665 {}} {774 0 0 0-3730 {}} {774 0 0 0-3782 {}} {774 0 1.564 0-3816 {}} {774 0 1.564 0-3880 {}} {774 0 0 0-3942 {}} {774 0 0 0-3994 {}} {774 0 1.564 0-4031 {}} {774 0 1.564 0-4111 {}} {774 0 0 0-4176 {}} {130 0 0 0-2956 {}} {258 0 0 0-4228 {}} {258 0 1.564 0-4262 {}} {258 0 1.564 0-4326 {}} {258 0 0 0-4388 {}} {258 0 0 0-4440 {}} {258 0 1.564 0-4477 {}} {258 0 1.564 0-4549 {}} {258 0 0 0-4614 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-4177) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1248 LOC {1 0.034364975 196 0.0 196 0.0 199 0.8291185999999999} PREDS {{146 0 0 0-4164 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4178 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4178) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1249 LOC {191 1.0 196 0.9415 196 1.0 197 0.006249937500000025 200 0.006249937500000025} PREDS {{774 0 0 0-4178 {}} {259 0 1.564 0-4177 {}} {130 0 0 0-4164 {}} {258 0 1.564 0-4159 {}} {256 0 0 0-4113 {}} {256 0 0 0-4033 {}} {128 0 0 0-4008 {}} {258 0 0 0-3996 {}} {258 0 0 0-3944 {}} {256 0 0 0-3882 {}} {256 0 0 0-3818 {}} {258 0 0 0-3784 {}} {258 0 0 0-3732 {}} {256 0 0 0-3667 {}} {256 0 0 0-3595 {}} {258 0 0 0-3558 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}} {774 0 0 0-4616 {}} {772 0 0 0-4551 {}} {772 0 0 0-4479 {}} {774 0 0 0-4442 {}} {774 0 0 0-4390 {}} {772 0 0 0-4328 {}} {772 0 0 0-4264 {}} {774 0 0 0-4230 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {774 0 1.564 0-3595 {}} {774 0 1.564 0-3667 {}} {774 0 0 0-3732 {}} {774 0 0 0-3784 {}} {774 0 1.564 0-3818 {}} {774 0 1.564 0-3882 {}} {774 0 0 0-3944 {}} {774 0 0 0-3996 {}} {774 0 1.564 0-4033 {}} {774 0 1.564 0-4113 {}} {774 0 0 0-4178 {}} {130 0 0 0-2956 {}} {258 0 0 0-4230 {}} {258 0 1.564 0-4264 {}} {258 0 1.564 0-4328 {}} {258 0 0 0-4390 {}} {258 0 0 0-4442 {}} {258 0 1.564 0-4479 {}} {258 0 1.564 0-4551 {}} {258 0 0 0-4616 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-4179) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#8.psp)(7-1)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1250 LOC {1 0.034364975 196 0.0 196 0.0 199 0.8291185999999999} PREDS {{146 0 0 0-4164 {}} {258 0 0 0-4014 {}}} SUCCS {{259 0 1.564 0-4180 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4180) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1251 LOC {191 1.0 196 0.9415 196 1.0 197 0.006249937500000025 200 0.006249937500000025} PREDS {{774 0 0 0-4180 {}} {259 0 1.564 0-4179 {}} {130 0 0 0-4164 {}} {258 0 1.564 0-4159 {}} {256 0 0 0-4115 {}} {256 0 0 0-4035 {}} {128 0 0 0-4008 {}} {258 0 0 0-3998 {}} {258 0 0 0-3946 {}} {256 0 0 0-3884 {}} {256 0 0 0-3820 {}} {258 0 0 0-3786 {}} {258 0 0 0-3734 {}} {256 0 0 0-3669 {}} {256 0 0 0-3597 {}} {258 0 0 0-3560 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}} {774 0 0 0-4618 {}} {772 0 0 0-4553 {}} {772 0 0 0-4481 {}} {774 0 0 0-4444 {}} {774 0 0 0-4392 {}} {772 0 0 0-4330 {}} {772 0 0 0-4266 {}} {774 0 0 0-4232 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {774 0 1.564 0-3597 {}} {774 0 1.564 0-3669 {}} {774 0 0 0-3734 {}} {774 0 0 0-3786 {}} {774 0 1.564 0-3820 {}} {774 0 1.564 0-3884 {}} {774 0 0 0-3946 {}} {774 0 0 0-3998 {}} {774 0 1.564 0-4035 {}} {774 0 1.564 0-4115 {}} {774 0 0 0-4180 {}} {130 0 0 0-2956 {}} {258 0 0 0-4232 {}} {258 0 1.564 0-4266 {}} {258 0 1.564 0-4330 {}} {258 0 0 0-4392 {}} {258 0 0 0-4444 {}} {258 0 1.564 0-4481 {}} {258 0 1.564 0-4553 {}} {258 0 0 0-4618 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-4181) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1252 LOC {0 1.0 197 0.0 197 0.0 197 0.0 200 1.0} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4182 {}} {130 0 0 0-2956 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4182) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1253 LOC {0 1.0 197 0.0 197 0.0 200 1.0} PREDS {{259 0 0 0-4181 {}}} SUCCS {{259 0 0 0-4183 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4183) {AREA_SCORE {} NAME COMP_LOOP-5:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1254 LOC {0 1.0 197 0.0 197 0.0 200 1.0} PREDS {{259 0 0 0-4182 {}}} SUCCS {{259 0 0 0-4184 {}} {130 0 0 0-2956 {}}} CYCLES {}}
set a(0-4184) {AREA_SCORE {} NAME COMP_LOOP:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1255 LOC {177 0.0 197 0.0 197 0.0 197 0.0 200 1.0} PREDS {{259 0 0 0-4183 {}} {128 0 0 0-4008 {}} {772 0 0 0-2956 {}}} SUCCS {{258 0 0 0-2956 {}}} CYCLES {}}
set a(0-4185) {AREA_SCORE {} NAME COMP_LOOP-5:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1256 LOC {177 0.0 197 1.0 197 1.0 197 1.0 200 1.0} PREDS {{128 0 0 0-4008 {}} {772 0 0 0-4209 {}} {772 0 0 0-2956 {}}} SUCCS {{258 0 0 0-2956 {}}} CYCLES {}}
set a(0-4186) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-5:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1257 LOC {177 0.0 197 1.0 197 1.0 197 1.0 200 1.0} PREDS {{128 0 0 0-4008 {}} {772 0 0 0-2956 {}}} SUCCS {{259 0 0 0-2956 {}}} CYCLES {}}
set a(0-4187) {AREA_SCORE {} NAME modExp_dev#1:while:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1258 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-4202 {}}} SUCCS {{259 0 0 0-4188 {}} {256 0 0 0-4202 {}}} CYCLES {}}
set a(0-4188) {AREA_SCORE {} NAME COMP_LOOP-5:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1259 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-4187 {}}} SUCCS {{128 0 0 0-4191 {}} {128 0 0 0-4196 {}} {128 0 0 0-4202 {}}} CYCLES {}}
set a(0-4189) {AREA_SCORE {} NAME modExp_dev#1:while:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1260 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-4191 {}}} SUCCS {{259 0 0 0-4190 {}} {256 0 0 0-4191 {}}} CYCLES {}}
set a(0-4190) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-5:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1261 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-4189 {}}} SUCCS {{259 0 0 0-4191 {}} {258 0 0 0-4197 {}}} CYCLES {}}
set a(0-4191) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1262 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-4191 {}} {259 0 0 0-4190 {}} {256 0 0 0-4189 {}} {128 0 0 0-4188 {}}} SUCCS {{774 0 0 0-4189 {}} {772 0 0 0-4191 {}}} CYCLES {}}
set a(0-4192) {AREA_SCORE {} NAME modExp_dev#1:while:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1263 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4194 {}} {256 0 0 0-4196 {}}} CYCLES {}}
set a(0-4193) {AREA_SCORE {} NAME modExp_dev#1:while:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1264 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-4194 {}}} CYCLES {}}
set a(0-4194) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-5:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1265 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-4193 {}} {258 0 0 0-4192 {}}} SUCCS {{259 0 0 0-4195 {}}} CYCLES {}}
set a(0-4195) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-5:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1266 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4196 {}}} CYCLES {}}
set a(0-4196) {AREA_SCORE {} NAME modExp_dev#1:while:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1267 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-4196 {}} {259 0 0 0-4195 {}} {256 0 0 0-4192 {}} {128 0 0 0-4188 {}}} SUCCS {{774 0 0 0-4192 {}} {772 0 0 0-4196 {}}} CYCLES {}}
set a(0-4197) {AREA_SCORE {} NAME COMP_LOOP-5:operator><64,false>#1:not TYPE NOT PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1268 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-4190 {}}} SUCCS {{259 0 0 0-4198 {}}} CYCLES {}}
set a(0-4198) {AREA_SCORE {} NAME COMP_LOOP-5:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1269 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-4197 {}}} SUCCS {{259 0 0 0-4199 {}}} CYCLES {}}
set a(0-4199) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-5:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1270 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-4198 {}}} SUCCS {{259 0 0 0-4200 {}}} CYCLES {}}
set a(0-4200) {AREA_SCORE {} NAME COMP_LOOP-5:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1271 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-4199 {}}} SUCCS {{259 0 0 0-4201 {}}} CYCLES {}}
set a(0-4201) {AREA_SCORE {} NAME COMP_LOOP-5:modExp_dev#1:while:not TYPE NOT PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1272 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-4200 {}}} SUCCS {{259 0 0 0-4202 {}}} CYCLES {}}
set a(0-4202) {AREA_SCORE {} NAME modExp_dev#1:while:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2956 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1273 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-4202 {}} {259 0 0 0-4201 {}} {128 0 0 0-4188 {}} {256 0 0 0-4187 {}}} SUCCS {{774 0 0 0-4187 {}} {772 0 0 0-4202 {}}} CYCLES {}}
set a(0-2956) {CHI {0-4187 0-4188 0-4189 0-4190 0-4191 0-4192 0-4193 0-4194 0-4195 0-4196 0-4197 0-4198 0-4199 0-4200 0-4201 0-4202} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {7800 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 7800 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 7800 NAME COMP_LOOP-5:modExp_dev#1:while TYPE LOOP DELAY {156020.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1274 LOC {192 1.0 197 1.0 197 1.0 200 1.0} PREDS {{259 0 0 0-4186 {}} {258 0 0 0-4185 {}} {258 0 0 0-4184 {}} {130 0 0 0-4183 {}} {130 0 0 0-4182 {}} {130 0 0 0-4181 {}} {130 0 0 0-4180 {}} {130 0 0 0-4179 {}} {130 0 0 0-4178 {}} {130 0 0 0-4177 {}} {130 0 0 0-4176 {}} {130 0 0 0-4175 {}} {130 0 0 0-4174 {}} {130 0 0 0-4173 {}} {130 0 0 0-4172 {}} {130 0 0 0-4171 {}} {130 0 0 0-4170 {}} {130 0 0 0-4169 {}} {130 0 0 0-4168 {}} {130 0 0 0-4167 {}} {130 0 0 0-4166 {}} {130 0 0 0-4165 {}} {130 0 0 0-4163 {}} {130 0 0 0-4162 {}} {130 0 0 0-4161 {}} {130 0 0 0-4160 {}} {130 0 0 0-4159 {}} {130 0 0 0-4157 {}} {130 0 0 0-4156 {}} {130 0 0 0-4155 {}} {130 0 0 0-4154 {}} {130 0 0 0-4153 {}} {130 0 0 0-4152 {}} {130 0 0 0-4151 {}} {130 0 0 0-4150 {}} {130 0 0 0-4149 {}} {130 0 0 0-4148 {}} {130 0 0 0-4147 {}} {130 0 0 0-4146 {}} {130 0 0 0-4145 {}} {130 0 0 0-4144 {}} {130 0 0 0-4143 {}} {130 0 0 0-4142 {}} {130 0 0 0-4141 {}} {130 0 0 0-4140 {}} {130 0 0 0-4139 {}} {130 0 0 0-4138 {}} {130 0 0 0-4137 {}} {130 0 0 0-4136 {}} {130 0 0 0-4135 {}} {130 0 0 0-4134 {}} {130 0 0 0-4133 {}} {130 0 0 0-4132 {}} {130 0 0 0-4131 {}} {130 0 0 0-4130 {}} {130 0 0 0-4129 {}} {130 0 0 0-4128 {}} {130 0 0 0-4127 {}} {130 0 0 0-4126 {}} {130 0 0 0-4125 {}} {130 0 0 0-4124 {}} {130 0 0 0-4123 {}} {130 0 0 0-4122 {}} {130 0 0 0-4121 {}} {130 0 0 0-4120 {}} {130 0 0 0-4119 {}} {130 0 0 0-4118 {}} {130 0 0 0-4117 {}} {130 0 0 0-4116 {}} {130 0 0 0-4115 {}} {130 0 0 0-4114 {}} {130 0 0 0-4113 {}} {130 0 0 0-4112 {}} {130 0 0 0-4111 {}} {130 0 0 0-4110 {}} {130 0 0 0-4109 {}} {130 0 0 0-4108 {}} {130 0 0 0-4107 {}} {130 0 0 0-4106 {}} {130 0 0 0-4105 {}} {130 0 0 0-4104 {}} {130 0 0 0-4103 {}} {130 0 0 0-4102 {}} {130 0 0 0-4101 {}} {130 0 0 0-4100 {}} {130 0 0 0-4098 {}} {130 0 0 0-4097 {}} {130 0 0 0-4096 {}} {130 0 0 0-4095 {}} {130 0 0 0-4094 {}} {130 0 0 0-4093 {}} {130 0 0 0-4092 {}} {130 0 0 0-4091 {}} {130 0 0 0-4090 {}} {130 0 0 0-4089 {}} {130 0 0 0-4088 {}} {130 0 0 0-4087 {}} {130 0 0 0-4086 {}} {130 0 0 0-4085 {}} {130 0 0 0-4084 {}} {130 0 0 0-4083 {}} {130 0 0 0-4082 {}} {130 0 0 0-4081 {}} {130 0 0 0-4080 {}} {130 0 0 0-4079 {}} {130 0 0 0-4078 {}} {130 0 0 0-4077 {}} {130 0 0 0-4076 {}} {130 0 0 0-4075 {}} {130 0 0 0-4074 {}} {130 0 0 0-4073 {}} {130 0 0 0-4072 {}} {130 0 0 0-4071 {}} {130 0 0 0-4070 {}} {130 0 0 0-4069 {}} {130 0 0 0-4068 {}} {130 0 0 0-4067 {}} {130 0 0 0-4066 {}} {130 0 0 0-4065 {}} {130 0 0 0-4064 {}} {130 0 0 0-4063 {}} {130 0 0 0-4062 {}} {130 0 0 0-4061 {}} {130 0 0 0-4060 {}} {130 0 0 0-4059 {}} {130 0 0 0-4058 {}} {130 0 0 0-4057 {}} {130 0 0 0-4056 {}} {130 0 0 0-4055 {}} {130 0 0 0-4054 {}} {130 0 0 0-4053 {}} {130 0 0 0-4052 {}} {130 0 0 0-4051 {}} {130 0 0 0-4050 {}} {130 0 0 0-4049 {}} {130 0 0 0-4048 {}} {130 0 0 0-4047 {}} {130 0 0 0-4046 {}} {130 0 0 0-4045 {}} {130 0 0 0-4044 {}} {130 0 0 0-4043 {}} {130 0 0 0-4042 {}} {130 0 0 0-4041 {}} {130 0 0 0-4040 {}} {130 0 0 0-4039 {}} {130 0 0 0-4038 {}} {130 0 0 0-4037 {}} {130 0 0 0-4036 {}} {130 0 0 0-4035 {}} {130 0 0 0-4034 {}} {130 0 0 0-4033 {}} {130 0 0 0-4032 {}} {130 0 0 0-4031 {}} {130 0 0 0-4030 {}} {130 0 0 0-4029 {}} {130 0 0 0-4028 {}} {130 0 0 0-4027 {}} {130 0 0 0-4026 {}} {130 0 0 0-4025 {}} {130 0 0 0-4024 {}} {130 0 0 0-4023 {}} {130 0 0 0-4022 {}} {130 0 0 0-4021 {}} {130 0 0 0-4020 {}} {130 0 0 0-4018 {}} {130 0 0 0-4017 {}} {130 0 0 0-4016 {}} {130 0 0 0-4015 {}} {130 0 0 0-4014 {}} {130 0 0 0-4013 {}} {130 0 0 0-4012 {}} {130 0 0 0-4011 {}} {130 0 0 0-4010 {}} {130 0 0 0-4009 {}} {64 0 0 0-4008 {}} {64 0 0 0-2955 {}}} SUCCS {{772 0 0 0-4184 {}} {772 0 0 0-4185 {}} {772 0 0 0-4186 {}} {131 0 0 0-4203 {}} {130 0 0 0-4204 {}} {130 0 0 0-4205 {}} {130 0 0 0-4206 {}} {130 0 0 0-4208 {}} {258 0 0 0-4209 {}} {130 0 0 0-4210 {}} {130 0 0 0-4211 {}} {130 0 0 0-4212 {}} {130 0 0 0-4214 {}} {130 0 0 0-4215 {}} {130 0 0 0-4217 {}} {130 0 0 0-4218 {}} {130 0 0 0-4219 {}} {130 0 0 0-4220 {}} {130 0 0 0-4221 {}} {130 0 0 0-4222 {}} {130 0 0 0-4223 {}} {130 0 0 0-4224 {}} {130 0 0 0-4225 {}} {130 0 0 0-4226 {}} {130 0 0 0-4227 {}} {130 0 0 0-4228 {}} {130 0 0 0-4229 {}} {130 0 0 0-4230 {}} {130 0 0 0-4231 {}} {130 0 0 0-4232 {}} {130 0 0 0-4233 {}} {130 0 0 0-4234 {}} {130 0 0 0-4235 {}} {130 0 0 0-4236 {}} {130 0 0 0-4237 {}} {130 0 0 0-4238 {}} {130 0 0 0-4239 {}} {130 0 0 0-4240 {}} {130 0 0 0-4241 {}} {130 0 0 0-4242 {}} {64 0 0 0-2957 {}}} CYCLES {}}
set a(0-4203) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1275 LOC {192 1.0 198 0.5525751 198 0.5525751 201 0.5525751} PREDS {{131 0 0 0-2956 {}} {258 0 0 0-4154 {}}} SUCCS {{259 0 0 0-4204 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4204) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-5:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1276 LOC {193 0.0 198 0.5525751 198 0.5525751 198 0.6009624573717949 201 0.6009624573717949} PREDS {{259 0 0 0-4203 {}} {130 0 0 0-2956 {}} {258 0 0 0-4090 {}}} SUCCS {{259 0 0 0-4205 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4205) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1277 LOC {193 0.0483874 198 0.6009625 198 0.6009625 201 0.6009625} PREDS {{259 0 0 0-4204 {}} {130 0 0 0-2956 {}} {128 0 0 0-4207 {}}} SUCCS {{258 0 0 0-4207 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4206) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1278 LOC {193 0.0 198 0.6009625 198 0.6009625 201 0.6009625} PREDS {{130 0 0 0-2956 {}} {128 0 0 0-4207 {}}} SUCCS {{259 0 0 0-4207 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4207) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-5:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1279 LOC {193 1.0 198 0.681 198 1.0 211 0.0064061875000001045 214 0.0064061875000001045} PREDS {{259 0 0 0-4206 {}} {258 0 0 0-4205 {}}} SUCCS {{128 0 0 0-4205 {}} {128 0 0 0-4206 {}} {259 0 0 0-4208 {}}} CYCLES {}}
set a(0-4208) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1280 LOC {206 0.006406225 211 0.21615332499999998 211 0.21615332499999998 214 0.21615332499999998} PREDS {{259 0 0 0-4207 {}} {130 0 0 0-2956 {}}} SUCCS {{258 0 0 0-4210 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4209) {AREA_SCORE {} NAME COMP_LOOP:asn#101 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1281 LOC {192 1.0 211 0.21615332499999998 211 0.21615332499999998 211 0.21615332499999998 214 0.21615332499999998} PREDS {{258 0 0 0-2956 {}}} SUCCS {{772 0 0 0-4185 {}} {259 0 0 0-4210 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4210) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-5:mul TYPE MUL DELAY {12.54 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1282 LOC {206 0.006406225 211 0.21615332499999998 211 0.21615332499999998 211 0.9999999388496399 214 0.9999999388496399} PREDS {{259 0 0 0-4209 {}} {258 0 0 0-4208 {}} {130 0 0 0-2956 {}}} SUCCS {{259 0 0 0-4211 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4211) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1283 LOC {207 0.0 212 0.6009625 212 0.6009625 215 0.6009625} PREDS {{259 0 0 0-4210 {}} {130 0 0 0-2956 {}} {128 0 0 0-4213 {}}} SUCCS {{258 0 0 0-4213 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4212) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1284 LOC {207 0.0 212 0.6009625 212 0.6009625 215 0.6009625} PREDS {{130 0 0 0-2956 {}} {128 0 0 0-4213 {}}} SUCCS {{259 0 0 0-4213 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4213) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-5:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1285 LOC {207 1.0 212 0.681 212 1.0 225 0.0064061875000001045 228 0.0064061875000001045} PREDS {{259 0 0 0-4212 {}} {258 0 0 0-4211 {}}} SUCCS {{128 0 0 0-4211 {}} {128 0 0 0-4212 {}} {259 0 0 0-4214 {}}} CYCLES {}}
set a(0-4214) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1286 LOC {220 0.006406225 225 0.8291185999999999 225 0.8291185999999999 228 0.8291185999999999} PREDS {{259 0 0 0-4213 {}} {130 0 0 0-2956 {}}} SUCCS {{258 0 1.564 0-4218 {}} {258 0 1.564 0-4220 {}} {258 0 1.564 0-4222 {}} {258 0 1.564 0-4224 {}} {258 0 1.564 0-4226 {}} {258 0 1.564 0-4228 {}} {258 0 1.564 0-4230 {}} {258 0 1.564 0-4232 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4215) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(2-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1287 LOC {192 1.0 197 1.0 197 1.0 228 0.8291185999999999} PREDS {{130 0 0 0-2956 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 0 0-4216 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4216) {AREA_SCORE {} NAME COMP_LOOP:switch#25 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1288 LOC {192 1.0 197 1.0 197 1.0 228 0.8291185999999999} PREDS {{259 0 0 0-4215 {}}} SUCCS {{146 0 0 0-4217 {}} {130 0 0 0-4218 {}} {146 0 0 0-4219 {}} {130 0 0 0-4220 {}} {146 0 0 0-4221 {}} {130 0 0 0-4222 {}} {146 0 0 0-4223 {}} {130 0 0 0-4224 {}} {146 0 0 0-4225 {}} {130 0 0 0-4226 {}} {146 0 0 0-4227 {}} {130 0 0 0-4228 {}} {146 0 0 0-4229 {}} {130 0 0 0-4230 {}} {146 0 0 0-4231 {}} {130 0 0 0-4232 {}}} CYCLES {}}
set a(0-4217) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1289 LOC {192 1.0 225 0.0 225 0.0 228 0.8291185999999999} PREDS {{146 0 0 0-4216 {}} {130 0 0 0-2956 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4218 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4218) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1290 LOC {220 1.0 225 0.9415 225 1.0 226 0.006249937500000025 229 0.006249937500000025} PREDS {{774 0 0 0-4218 {}} {259 0 1.564 0-4217 {}} {130 0 0 0-4216 {}} {258 0 1.564 0-4214 {}} {130 0 0 0-2956 {}} {258 0 0 0-4166 {}} {256 0 0 0-4101 {}} {256 0 0 0-4021 {}} {258 0 0 0-3984 {}} {258 0 0 0-3932 {}} {256 0 0 0-3870 {}} {256 0 0 0-3806 {}} {258 0 0 0-3772 {}} {258 0 0 0-3720 {}} {256 0 0 0-3655 {}} {256 0 0 0-3583 {}} {258 0 0 0-3546 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}} {774 0 0 0-4604 {}} {772 0 0 0-4539 {}} {772 0 0 0-4467 {}} {774 0 0 0-4430 {}} {774 0 0 0-4378 {}} {772 0 0 0-4316 {}} {772 0 0 0-4252 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {774 0 1.564 0-3583 {}} {774 0 1.564 0-3655 {}} {774 0 0 0-3720 {}} {774 0 0 0-3772 {}} {774 0 1.564 0-3806 {}} {774 0 1.564 0-3870 {}} {774 0 0 0-3932 {}} {774 0 0 0-3984 {}} {774 0 1.564 0-4021 {}} {774 0 1.564 0-4101 {}} {774 0 0 0-4166 {}} {774 0 0 0-4218 {}} {130 0 0 0-4242 {}} {258 0 1.564 0-4252 {}} {258 0 1.564 0-4316 {}} {258 0 0 0-4378 {}} {258 0 0 0-4430 {}} {258 0 1.564 0-4467 {}} {258 0 1.564 0-4539 {}} {258 0 0 0-4604 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-4219) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1291 LOC {192 1.0 225 0.0 225 0.0 228 0.8291185999999999} PREDS {{146 0 0 0-4216 {}} {130 0 0 0-2956 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4220 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4220) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1292 LOC {220 1.0 225 0.9415 225 1.0 226 0.006249937500000025 229 0.006249937500000025} PREDS {{774 0 0 0-4220 {}} {259 0 1.564 0-4219 {}} {130 0 0 0-4216 {}} {258 0 1.564 0-4214 {}} {130 0 0 0-2956 {}} {258 0 0 0-4168 {}} {256 0 0 0-4103 {}} {256 0 0 0-4023 {}} {258 0 0 0-3986 {}} {258 0 0 0-3934 {}} {256 0 0 0-3872 {}} {256 0 0 0-3808 {}} {258 0 0 0-3774 {}} {258 0 0 0-3722 {}} {256 0 0 0-3657 {}} {256 0 0 0-3585 {}} {258 0 0 0-3548 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}} {774 0 0 0-4606 {}} {772 0 0 0-4541 {}} {772 0 0 0-4469 {}} {774 0 0 0-4432 {}} {774 0 0 0-4380 {}} {772 0 0 0-4318 {}} {772 0 0 0-4254 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {774 0 1.564 0-3585 {}} {774 0 1.564 0-3657 {}} {774 0 0 0-3722 {}} {774 0 0 0-3774 {}} {774 0 1.564 0-3808 {}} {774 0 1.564 0-3872 {}} {774 0 0 0-3934 {}} {774 0 0 0-3986 {}} {774 0 1.564 0-4023 {}} {774 0 1.564 0-4103 {}} {774 0 0 0-4168 {}} {774 0 0 0-4220 {}} {130 0 0 0-4242 {}} {258 0 1.564 0-4254 {}} {258 0 1.564 0-4318 {}} {258 0 0 0-4380 {}} {258 0 0 0-4432 {}} {258 0 1.564 0-4469 {}} {258 0 1.564 0-4541 {}} {258 0 0 0-4606 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-4221) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1293 LOC {192 1.0 225 0.0 225 0.0 228 0.8291185999999999} PREDS {{146 0 0 0-4216 {}} {130 0 0 0-2956 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4222 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4222) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1294 LOC {220 1.0 225 0.9415 225 1.0 226 0.006249937500000025 229 0.006249937500000025} PREDS {{774 0 0 0-4222 {}} {259 0 1.564 0-4221 {}} {130 0 0 0-4216 {}} {258 0 1.564 0-4214 {}} {130 0 0 0-2956 {}} {258 0 0 0-4170 {}} {256 0 0 0-4105 {}} {256 0 0 0-4025 {}} {258 0 0 0-3988 {}} {258 0 0 0-3936 {}} {256 0 0 0-3874 {}} {256 0 0 0-3810 {}} {258 0 0 0-3776 {}} {258 0 0 0-3724 {}} {256 0 0 0-3659 {}} {256 0 0 0-3587 {}} {258 0 0 0-3550 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}} {774 0 0 0-4608 {}} {772 0 0 0-4543 {}} {772 0 0 0-4471 {}} {774 0 0 0-4434 {}} {774 0 0 0-4382 {}} {772 0 0 0-4320 {}} {772 0 0 0-4256 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {774 0 1.564 0-3587 {}} {774 0 1.564 0-3659 {}} {774 0 0 0-3724 {}} {774 0 0 0-3776 {}} {774 0 1.564 0-3810 {}} {774 0 1.564 0-3874 {}} {774 0 0 0-3936 {}} {774 0 0 0-3988 {}} {774 0 1.564 0-4025 {}} {774 0 1.564 0-4105 {}} {774 0 0 0-4170 {}} {774 0 0 0-4222 {}} {130 0 0 0-4242 {}} {258 0 1.564 0-4256 {}} {258 0 1.564 0-4320 {}} {258 0 0 0-4382 {}} {258 0 0 0-4434 {}} {258 0 1.564 0-4471 {}} {258 0 1.564 0-4543 {}} {258 0 0 0-4608 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-4223) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1295 LOC {192 1.0 225 0.0 225 0.0 228 0.8291185999999999} PREDS {{146 0 0 0-4216 {}} {130 0 0 0-2956 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4224 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4224) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1296 LOC {220 1.0 225 0.9415 225 1.0 226 0.006249937500000025 229 0.006249937500000025} PREDS {{774 0 0 0-4224 {}} {259 0 1.564 0-4223 {}} {130 0 0 0-4216 {}} {258 0 1.564 0-4214 {}} {130 0 0 0-2956 {}} {258 0 0 0-4172 {}} {256 0 0 0-4107 {}} {256 0 0 0-4027 {}} {258 0 0 0-3990 {}} {258 0 0 0-3938 {}} {256 0 0 0-3876 {}} {256 0 0 0-3812 {}} {258 0 0 0-3778 {}} {258 0 0 0-3726 {}} {256 0 0 0-3661 {}} {256 0 0 0-3589 {}} {258 0 0 0-3552 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}} {774 0 0 0-4610 {}} {772 0 0 0-4545 {}} {772 0 0 0-4473 {}} {774 0 0 0-4436 {}} {774 0 0 0-4384 {}} {772 0 0 0-4322 {}} {772 0 0 0-4258 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {774 0 1.564 0-3589 {}} {774 0 1.564 0-3661 {}} {774 0 0 0-3726 {}} {774 0 0 0-3778 {}} {774 0 1.564 0-3812 {}} {774 0 1.564 0-3876 {}} {774 0 0 0-3938 {}} {774 0 0 0-3990 {}} {774 0 1.564 0-4027 {}} {774 0 1.564 0-4107 {}} {774 0 0 0-4172 {}} {774 0 0 0-4224 {}} {130 0 0 0-4242 {}} {258 0 1.564 0-4258 {}} {258 0 1.564 0-4322 {}} {258 0 0 0-4384 {}} {258 0 0 0-4436 {}} {258 0 1.564 0-4473 {}} {258 0 1.564 0-4545 {}} {258 0 0 0-4610 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-4225) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1297 LOC {192 1.0 225 0.0 225 0.0 228 0.8291185999999999} PREDS {{146 0 0 0-4216 {}} {130 0 0 0-2956 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4226 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4226) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1298 LOC {220 1.0 225 0.9415 225 1.0 226 0.006249937500000025 229 0.006249937500000025} PREDS {{774 0 0 0-4226 {}} {259 0 1.564 0-4225 {}} {130 0 0 0-4216 {}} {258 0 1.564 0-4214 {}} {130 0 0 0-2956 {}} {258 0 0 0-4174 {}} {256 0 0 0-4109 {}} {256 0 0 0-4029 {}} {258 0 0 0-3992 {}} {258 0 0 0-3940 {}} {256 0 0 0-3878 {}} {256 0 0 0-3814 {}} {258 0 0 0-3780 {}} {258 0 0 0-3728 {}} {256 0 0 0-3663 {}} {256 0 0 0-3591 {}} {258 0 0 0-3554 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}} {774 0 0 0-4612 {}} {772 0 0 0-4547 {}} {772 0 0 0-4475 {}} {774 0 0 0-4438 {}} {774 0 0 0-4386 {}} {772 0 0 0-4324 {}} {772 0 0 0-4260 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {774 0 1.564 0-3591 {}} {774 0 1.564 0-3663 {}} {774 0 0 0-3728 {}} {774 0 0 0-3780 {}} {774 0 1.564 0-3814 {}} {774 0 1.564 0-3878 {}} {774 0 0 0-3940 {}} {774 0 0 0-3992 {}} {774 0 1.564 0-4029 {}} {774 0 1.564 0-4109 {}} {774 0 0 0-4174 {}} {774 0 0 0-4226 {}} {130 0 0 0-4242 {}} {258 0 1.564 0-4260 {}} {258 0 1.564 0-4324 {}} {258 0 0 0-4386 {}} {258 0 0 0-4438 {}} {258 0 1.564 0-4475 {}} {258 0 1.564 0-4547 {}} {258 0 0 0-4612 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-4227) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1299 LOC {192 1.0 225 0.0 225 0.0 228 0.8291185999999999} PREDS {{146 0 0 0-4216 {}} {130 0 0 0-2956 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4228 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4228) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1300 LOC {220 1.0 225 0.9415 225 1.0 226 0.006249937500000025 229 0.006249937500000025} PREDS {{774 0 0 0-4228 {}} {259 0 1.564 0-4227 {}} {130 0 0 0-4216 {}} {258 0 1.564 0-4214 {}} {130 0 0 0-2956 {}} {258 0 0 0-4176 {}} {256 0 0 0-4111 {}} {256 0 0 0-4031 {}} {258 0 0 0-3994 {}} {258 0 0 0-3942 {}} {256 0 0 0-3880 {}} {256 0 0 0-3816 {}} {258 0 0 0-3782 {}} {258 0 0 0-3730 {}} {256 0 0 0-3665 {}} {256 0 0 0-3593 {}} {258 0 0 0-3556 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}} {774 0 0 0-4614 {}} {772 0 0 0-4549 {}} {772 0 0 0-4477 {}} {774 0 0 0-4440 {}} {774 0 0 0-4388 {}} {772 0 0 0-4326 {}} {772 0 0 0-4262 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {774 0 1.564 0-3593 {}} {774 0 1.564 0-3665 {}} {774 0 0 0-3730 {}} {774 0 0 0-3782 {}} {774 0 1.564 0-3816 {}} {774 0 1.564 0-3880 {}} {774 0 0 0-3942 {}} {774 0 0 0-3994 {}} {774 0 1.564 0-4031 {}} {774 0 1.564 0-4111 {}} {774 0 0 0-4176 {}} {774 0 0 0-4228 {}} {130 0 0 0-4242 {}} {258 0 1.564 0-4262 {}} {258 0 1.564 0-4326 {}} {258 0 0 0-4388 {}} {258 0 0 0-4440 {}} {258 0 1.564 0-4477 {}} {258 0 1.564 0-4549 {}} {258 0 0 0-4614 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-4229) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1301 LOC {192 1.0 225 0.0 225 0.0 228 0.8291185999999999} PREDS {{146 0 0 0-4216 {}} {130 0 0 0-2956 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4230 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4230) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1302 LOC {220 1.0 225 0.9415 225 1.0 226 0.006249937500000025 229 0.006249937500000025} PREDS {{774 0 0 0-4230 {}} {259 0 1.564 0-4229 {}} {130 0 0 0-4216 {}} {258 0 1.564 0-4214 {}} {130 0 0 0-2956 {}} {258 0 0 0-4178 {}} {256 0 0 0-4113 {}} {256 0 0 0-4033 {}} {258 0 0 0-3996 {}} {258 0 0 0-3944 {}} {256 0 0 0-3882 {}} {256 0 0 0-3818 {}} {258 0 0 0-3784 {}} {258 0 0 0-3732 {}} {256 0 0 0-3667 {}} {256 0 0 0-3595 {}} {258 0 0 0-3558 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}} {774 0 0 0-4616 {}} {772 0 0 0-4551 {}} {772 0 0 0-4479 {}} {774 0 0 0-4442 {}} {774 0 0 0-4390 {}} {772 0 0 0-4328 {}} {772 0 0 0-4264 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {774 0 1.564 0-3595 {}} {774 0 1.564 0-3667 {}} {774 0 0 0-3732 {}} {774 0 0 0-3784 {}} {774 0 1.564 0-3818 {}} {774 0 1.564 0-3882 {}} {774 0 0 0-3944 {}} {774 0 0 0-3996 {}} {774 0 1.564 0-4033 {}} {774 0 1.564 0-4113 {}} {774 0 0 0-4178 {}} {774 0 0 0-4230 {}} {130 0 0 0-4242 {}} {258 0 1.564 0-4264 {}} {258 0 1.564 0-4328 {}} {258 0 0 0-4390 {}} {258 0 0 0-4442 {}} {258 0 1.564 0-4479 {}} {258 0 1.564 0-4551 {}} {258 0 0 0-4616 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-4231) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#5)(9-3)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1303 LOC {192 1.0 225 0.0 225 0.0 228 0.8291185999999999} PREDS {{146 0 0 0-4216 {}} {130 0 0 0-2956 {}} {258 0 0 0-4097 {}}} SUCCS {{259 0 1.564 0-4232 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4232) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1304 LOC {220 1.0 225 0.9415 225 1.0 226 0.006249937500000025 229 0.006249937500000025} PREDS {{774 0 0 0-4232 {}} {259 0 1.564 0-4231 {}} {130 0 0 0-4216 {}} {258 0 1.564 0-4214 {}} {130 0 0 0-2956 {}} {258 0 0 0-4180 {}} {256 0 0 0-4115 {}} {256 0 0 0-4035 {}} {258 0 0 0-3998 {}} {258 0 0 0-3946 {}} {256 0 0 0-3884 {}} {256 0 0 0-3820 {}} {258 0 0 0-3786 {}} {258 0 0 0-3734 {}} {256 0 0 0-3669 {}} {256 0 0 0-3597 {}} {258 0 0 0-3560 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}} {774 0 0 0-4618 {}} {772 0 0 0-4553 {}} {772 0 0 0-4481 {}} {774 0 0 0-4444 {}} {774 0 0 0-4392 {}} {772 0 0 0-4330 {}} {772 0 0 0-4266 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {774 0 1.564 0-3597 {}} {774 0 1.564 0-3669 {}} {774 0 0 0-3734 {}} {774 0 0 0-3786 {}} {774 0 1.564 0-3820 {}} {774 0 1.564 0-3884 {}} {774 0 0 0-3946 {}} {774 0 0 0-3998 {}} {774 0 1.564 0-4035 {}} {774 0 1.564 0-4115 {}} {774 0 0 0-4180 {}} {774 0 0 0-4232 {}} {130 0 0 0-4242 {}} {258 0 1.564 0-4266 {}} {258 0 1.564 0-4330 {}} {258 0 0 0-4392 {}} {258 0 0 0-4444 {}} {258 0 1.564 0-4481 {}} {258 0 1.564 0-4553 {}} {258 0 0 0-4618 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-4233) {AREA_SCORE {} NAME COMP_LOOP-6:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1305 LOC {192 1.0 198 0.9516125999999999 198 0.9516125999999999 243 0.9516125999999999} PREDS {{130 0 0 0-2956 {}}} SUCCS {{259 0 0 0-4234 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4234) {AREA_SCORE {} NAME COMP_LOOP-6:operator>><64,false>:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1306 LOC {192 1.0 198 0.9516125999999999 198 0.9516125999999999 243 0.9516125999999999} PREDS {{259 0 0 0-4233 {}} {130 0 0 0-2956 {}}} SUCCS {{259 0 0 0-4235 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4235) {AREA_SCORE {} NAME COMP_LOOP-6:operator>><64,false>:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1307 LOC {192 1.0 198 0.9516125999999999 198 0.9516125999999999 243 0.9516125999999999} PREDS {{259 0 0 0-4234 {}} {130 0 0 0-2956 {}}} SUCCS {{258 0 0 0-4239 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4236) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1308 LOC {192 1.0 198 0.0 198 0.0 198 0.0 243 0.9516125999999999} PREDS {{130 0 0 0-2956 {}} {774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4237 {}} {130 0 0 0-4242 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4237) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1309 LOC {192 1.0 198 0.0 198 0.0 243 0.9516125999999999} PREDS {{259 0 0 0-4236 {}} {130 0 0 0-2956 {}}} SUCCS {{259 0 0 0-4238 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4238) {AREA_SCORE {} NAME operator<<64,false>:conc#5 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1310 LOC {192 1.0 198 0.9516125999999999 198 0.9516125999999999 243 0.9516125999999999} PREDS {{259 0 0 0-4237 {}} {130 0 0 0-2956 {}}} SUCCS {{259 0 0 0-4239 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4239) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-6:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1311 LOC {193 0.0 198 0.9516125999999999 198 0.9516125999999999 198 0.9999999573717948 243 0.9999999573717948} PREDS {{259 0 0 0-4238 {}} {258 0 0 0-4235 {}} {130 0 0 0-2956 {}}} SUCCS {{259 0 0 0-4240 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4240) {AREA_SCORE {} NAME COMP_LOOP-6:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1312 LOC {193 0.0483874 198 1.0 198 1.0 243 1.0} PREDS {{259 0 0 0-4239 {}} {130 0 0 0-2956 {}}} SUCCS {{259 0 0 0-4241 {}} {130 0 0 0-4242 {}}} CYCLES {}}
set a(0-4241) {AREA_SCORE {} NAME COMP_LOOP-6:not#1 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1313 LOC {193 0.0483874 226 1.0 226 1.0 243 1.0} PREDS {{259 0 0 0-4240 {}} {130 0 0 0-2956 {}}} SUCCS {{259 0 0 0-4242 {}}} CYCLES {}}
set a(0-4242) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1314 LOC {221 0.0062499999999999995 226 1.0 226 1.0 243 1.0} PREDS {{259 0 0 0-4241 {}} {130 0 0 0-4240 {}} {130 0 0 0-4239 {}} {130 0 0 0-4238 {}} {130 0 0 0-4237 {}} {130 0 0 0-4236 {}} {130 0 0 0-4235 {}} {130 0 0 0-4234 {}} {130 0 0 0-4233 {}} {130 0 0 0-4232 {}} {130 0 0 0-4231 {}} {130 0 0 0-4230 {}} {130 0 0 0-4229 {}} {130 0 0 0-4228 {}} {130 0 0 0-4227 {}} {130 0 0 0-4226 {}} {130 0 0 0-4225 {}} {130 0 0 0-4224 {}} {130 0 0 0-4223 {}} {130 0 0 0-4222 {}} {130 0 0 0-4221 {}} {130 0 0 0-4220 {}} {130 0 0 0-4219 {}} {130 0 0 0-4218 {}} {130 0 0 0-4217 {}} {130 0 0 0-4215 {}} {130 0 0 0-4214 {}} {130 0 0 0-4212 {}} {130 0 0 0-4211 {}} {130 0 0 0-4210 {}} {130 0 0 0-4209 {}} {130 0 0 0-4208 {}} {130 0 0 0-4206 {}} {130 0 0 0-4205 {}} {130 0 0 0-4204 {}} {130 0 0 0-4203 {}} {130 0 0 0-2956 {}}} SUCCS {{128 0 0 0-4378 {}} {128 0 0 0-4380 {}} {128 0 0 0-4382 {}} {128 0 0 0-4384 {}} {128 0 0 0-4386 {}} {128 0 0 0-4388 {}} {128 0 0 0-4390 {}} {128 0 0 0-4392 {}} {128 0 0 0-4396 {}} {128 0 0 0-4397 {}} {128 0 0 0-4398 {}} {64 0 0 0-2957 {}}} CYCLES {}}
set a(0-4243) {AREA_SCORE {} NAME COMP_LOOP:asn#102 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1315 LOC {0 1.0 1 0.0 1 0.0 1 0.0 229 0.7942528249999999} PREDS {} SUCCS {{259 0 0 0-4244 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4244) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_VEC_LOOP:j)(9-0)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1316 LOC {0 1.0 1 0.0 1 0.0 229 0.7942528249999999} PREDS {{259 0 0 0-4243 {}}} SUCCS {{258 0 0 0-4248 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4245) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1317 LOC {0 1.0 1 0.0 1 0.0 1 0.0 229 0.7942528249999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4246 {}} {130 0 0 0-2957 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4246) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1318 LOC {0 1.0 1 0.0 1 0.0 229 0.7942528249999999} PREDS {{259 0 0 0-4245 {}}} SUCCS {{259 0 0 0-4247 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4247) {AREA_SCORE {} NAME COMP_LOOP:conc#25 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1319 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 229 0.7942528249999999} PREDS {{259 0 0 0-4246 {}}} SUCCS {{259 0 0 0-4248 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4248) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 4 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {0.56 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1320 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 229 0.8291185477564101} PREDS {{259 0 0 0-4247 {}} {258 0 0 0-4244 {}}} SUCCS {{259 0 0 0-4249 {}} {258 0 0 0-4251 {}} {258 0 0 0-4253 {}} {258 0 0 0-4255 {}} {258 0 0 0-4257 {}} {258 0 0 0-4259 {}} {258 0 0 0-4261 {}} {258 0 0 0-4263 {}} {258 0 0 0-4265 {}} {258 0 0 0-4267 {}} {258 0 0 0-4268 {}} {258 0 0 0-4269 {}} {258 0 0 0-4271 {}} {258 0 0 0-4272 {}} {258 0 0 0-4273 {}} {258 0 0 0-4276 {}} {258 0 0 0-4277 {}} {258 0 0 0-4278 {}} {258 0 0 0-4281 {}} {258 0 0 0-4282 {}} {258 0 0 0-4283 {}} {258 0 0 0-4286 {}} {258 0 0 0-4287 {}} {258 0 0 0-4288 {}} {258 0 0 0-4291 {}} {258 0 0 0-4292 {}} {258 0 0 0-4293 {}} {258 0 0 0-4296 {}} {258 0 0 0-4297 {}} {258 0 0 0-4298 {}} {258 0 0 0-4301 {}} {258 0 0 0-4302 {}} {258 0 0 0-4303 {}} {258 0 0 0-4375 {}} {258 0 0 0-4377 {}} {258 0 0 0-4379 {}} {258 0 0 0-4381 {}} {258 0 0 0-4383 {}} {258 0 0 0-4385 {}} {258 0 0 0-4387 {}} {258 0 0 0-4389 {}} {258 0 0 0-4391 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4249) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1321 LOC {1 0.034865775 1 1.0 1 1.0 229 0.8291185999999999} PREDS {{259 0 0 0-4248 {}}} SUCCS {{259 0 0 0-4250 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4250) {AREA_SCORE {} NAME COMP_LOOP:switch#10 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1322 LOC {1 0.034865775 1 1.0 1 1.0 229 0.8291185999999999} PREDS {{259 0 0 0-4249 {}}} SUCCS {{146 0 0 0-4251 {}} {146 0 0 0-4252 {}} {146 0 0 0-4253 {}} {146 0 0 0-4254 {}} {146 0 0 0-4255 {}} {146 0 0 0-4256 {}} {146 0 0 0-4257 {}} {146 0 0 0-4258 {}} {146 0 0 0-4259 {}} {146 0 0 0-4260 {}} {146 0 0 0-4261 {}} {146 0 0 0-4262 {}} {146 0 0 0-4263 {}} {146 0 0 0-4264 {}} {146 0 0 0-4265 {}} {146 0 0 0-4266 {}}} CYCLES {}}
set a(0-4251) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1323 LOC {1 0.034865775 226 0.0 226 0.0 229 0.8291185999999999} PREDS {{146 0 0 0-4250 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4252 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4252) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1324 LOC {221 1.0 226 0.9415 226 1.0 227 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4251 {}} {146 0 0 0-4250 {}} {258 0 1.564 0-4218 {}} {258 0 1.564 0-4166 {}} {258 0 1.564 0-3984 {}} {258 0 1.564 0-3932 {}} {258 0 1.564 0-3772 {}} {258 0 1.564 0-3720 {}} {258 0 1.564 0-3546 {}} {258 0 1.564 0-3494 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}} {774 0 1.564 0-4430 {}} {774 0 1.564 0-4378 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {772 0 0 0-3494 {}} {772 0 0 0-3546 {}} {772 0 0 0-3720 {}} {772 0 0 0-3772 {}} {772 0 0 0-3932 {}} {772 0 0 0-3984 {}} {772 0 0 0-4166 {}} {772 0 0 0-4218 {}} {258 0 0 0-4305 {}} {256 0 0 0-4378 {}} {130 0 0 0-2957 {}} {256 0 0 0-4430 {}} {256 0 0 0-4604 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-4253) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1325 LOC {1 0.034865775 226 0.0 226 0.0 229 0.8291185999999999} PREDS {{146 0 0 0-4250 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4254 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4254) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1326 LOC {221 1.0 226 0.9415 226 1.0 227 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4253 {}} {146 0 0 0-4250 {}} {258 0 1.564 0-4220 {}} {258 0 1.564 0-4168 {}} {258 0 1.564 0-3986 {}} {258 0 1.564 0-3934 {}} {258 0 1.564 0-3774 {}} {258 0 1.564 0-3722 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}} {774 0 1.564 0-4432 {}} {774 0 1.564 0-4380 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {772 0 0 0-3496 {}} {772 0 0 0-3548 {}} {772 0 0 0-3722 {}} {772 0 0 0-3774 {}} {772 0 0 0-3934 {}} {772 0 0 0-3986 {}} {772 0 0 0-4168 {}} {772 0 0 0-4220 {}} {258 0 0 0-4305 {}} {256 0 0 0-4380 {}} {130 0 0 0-2957 {}} {256 0 0 0-4432 {}} {256 0 0 0-4606 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-4255) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1327 LOC {1 0.034865775 226 0.0 226 0.0 229 0.8291185999999999} PREDS {{146 0 0 0-4250 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4256 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4256) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1328 LOC {221 1.0 226 0.9415 226 1.0 227 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4255 {}} {146 0 0 0-4250 {}} {258 0 1.564 0-4222 {}} {258 0 1.564 0-4170 {}} {258 0 1.564 0-3988 {}} {258 0 1.564 0-3936 {}} {258 0 1.564 0-3776 {}} {258 0 1.564 0-3724 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}} {774 0 1.564 0-4434 {}} {774 0 1.564 0-4382 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {772 0 0 0-3498 {}} {772 0 0 0-3550 {}} {772 0 0 0-3724 {}} {772 0 0 0-3776 {}} {772 0 0 0-3936 {}} {772 0 0 0-3988 {}} {772 0 0 0-4170 {}} {772 0 0 0-4222 {}} {258 0 0 0-4305 {}} {256 0 0 0-4382 {}} {130 0 0 0-2957 {}} {256 0 0 0-4434 {}} {256 0 0 0-4608 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-4257) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1329 LOC {1 0.034865775 226 0.0 226 0.0 229 0.8291185999999999} PREDS {{146 0 0 0-4250 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4258 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4258) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1330 LOC {221 1.0 226 0.9415 226 1.0 227 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4257 {}} {146 0 0 0-4250 {}} {258 0 1.564 0-4224 {}} {258 0 1.564 0-4172 {}} {258 0 1.564 0-3990 {}} {258 0 1.564 0-3938 {}} {258 0 1.564 0-3778 {}} {258 0 1.564 0-3726 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}} {774 0 1.564 0-4436 {}} {774 0 1.564 0-4384 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {772 0 0 0-3500 {}} {772 0 0 0-3552 {}} {772 0 0 0-3726 {}} {772 0 0 0-3778 {}} {772 0 0 0-3938 {}} {772 0 0 0-3990 {}} {772 0 0 0-4172 {}} {772 0 0 0-4224 {}} {258 0 0 0-4305 {}} {256 0 0 0-4384 {}} {130 0 0 0-2957 {}} {256 0 0 0-4436 {}} {256 0 0 0-4610 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-4259) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1331 LOC {1 0.034865775 226 0.0 226 0.0 229 0.8291185999999999} PREDS {{146 0 0 0-4250 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4260 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4260) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1332 LOC {221 1.0 226 0.9415 226 1.0 227 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4259 {}} {146 0 0 0-4250 {}} {258 0 1.564 0-4226 {}} {258 0 1.564 0-4174 {}} {258 0 1.564 0-3992 {}} {258 0 1.564 0-3940 {}} {258 0 1.564 0-3780 {}} {258 0 1.564 0-3728 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}} {774 0 1.564 0-4438 {}} {774 0 1.564 0-4386 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {772 0 0 0-3502 {}} {772 0 0 0-3554 {}} {772 0 0 0-3728 {}} {772 0 0 0-3780 {}} {772 0 0 0-3940 {}} {772 0 0 0-3992 {}} {772 0 0 0-4174 {}} {772 0 0 0-4226 {}} {258 0 0 0-4305 {}} {256 0 0 0-4386 {}} {130 0 0 0-2957 {}} {256 0 0 0-4438 {}} {256 0 0 0-4612 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-4261) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1333 LOC {1 0.034865775 226 0.0 226 0.0 229 0.8291185999999999} PREDS {{146 0 0 0-4250 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4262 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4262) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1334 LOC {221 1.0 226 0.9415 226 1.0 227 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4261 {}} {146 0 0 0-4250 {}} {258 0 1.564 0-4228 {}} {258 0 1.564 0-4176 {}} {258 0 1.564 0-3994 {}} {258 0 1.564 0-3942 {}} {258 0 1.564 0-3782 {}} {258 0 1.564 0-3730 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}} {774 0 1.564 0-4440 {}} {774 0 1.564 0-4388 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {772 0 0 0-3504 {}} {772 0 0 0-3556 {}} {772 0 0 0-3730 {}} {772 0 0 0-3782 {}} {772 0 0 0-3942 {}} {772 0 0 0-3994 {}} {772 0 0 0-4176 {}} {772 0 0 0-4228 {}} {258 0 0 0-4305 {}} {256 0 0 0-4388 {}} {130 0 0 0-2957 {}} {256 0 0 0-4440 {}} {256 0 0 0-4614 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-4263) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1335 LOC {1 0.034865775 226 0.0 226 0.0 229 0.8291185999999999} PREDS {{146 0 0 0-4250 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4264 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4264) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1336 LOC {221 1.0 226 0.9415 226 1.0 227 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4263 {}} {146 0 0 0-4250 {}} {258 0 1.564 0-4230 {}} {258 0 1.564 0-4178 {}} {258 0 1.564 0-3996 {}} {258 0 1.564 0-3944 {}} {258 0 1.564 0-3784 {}} {258 0 1.564 0-3732 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}} {774 0 1.564 0-4442 {}} {774 0 1.564 0-4390 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {772 0 0 0-3506 {}} {772 0 0 0-3558 {}} {772 0 0 0-3732 {}} {772 0 0 0-3784 {}} {772 0 0 0-3944 {}} {772 0 0 0-3996 {}} {772 0 0 0-4178 {}} {772 0 0 0-4230 {}} {258 0 0 0-4305 {}} {256 0 0 0-4390 {}} {130 0 0 0-2957 {}} {256 0 0 0-4442 {}} {256 0 0 0-4616 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-4265) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1337 LOC {1 0.034865775 226 0.0 226 0.0 229 0.8291185999999999} PREDS {{146 0 0 0-4250 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4266 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4266) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1338 LOC {221 1.0 226 0.9415 226 1.0 227 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4265 {}} {146 0 0 0-4250 {}} {258 0 1.564 0-4232 {}} {258 0 1.564 0-4180 {}} {258 0 1.564 0-3998 {}} {258 0 1.564 0-3946 {}} {258 0 1.564 0-3786 {}} {258 0 1.564 0-3734 {}} {258 0 1.564 0-3560 {}} {258 0 1.564 0-3508 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}} {774 0 1.564 0-4444 {}} {774 0 1.564 0-4392 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {772 0 0 0-3508 {}} {772 0 0 0-3560 {}} {772 0 0 0-3734 {}} {772 0 0 0-3786 {}} {772 0 0 0-3946 {}} {772 0 0 0-3998 {}} {772 0 0 0-4180 {}} {772 0 0 0-4232 {}} {258 0 0 0-4305 {}} {256 0 0 0-4392 {}} {130 0 0 0-2957 {}} {256 0 0 0-4444 {}} {256 0 0 0-4618 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-4267) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1339 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4270 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4268) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1340 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4270 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4269) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1341 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{259 0 0 0-4270 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4270) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#20 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1342 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4269 {}} {258 0 0 0-4268 {}} {258 0 0 0-4267 {}}} SUCCS {{258 0 0 0-4305 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4271) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1343 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4275 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4272) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1344 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4274 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4273) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1345 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{259 0 0 0-4274 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4274) {AREA_SCORE {} NAME COMP_LOOP:nor#61 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1346 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{259 0 0 0-4273 {}} {258 0 0 0-4272 {}}} SUCCS {{259 0 0 0-4275 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4275) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#140 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1347 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{259 0 0 0-4274 {}} {258 0 0 0-4271 {}}} SUCCS {{258 0 0 0-4305 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4276) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1348 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4280 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4277) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1349 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4279 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4278) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1350 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{259 0 0 0-4279 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4279) {AREA_SCORE {} NAME COMP_LOOP:nor#62 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1351 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{259 0 0 0-4278 {}} {258 0 0 0-4277 {}}} SUCCS {{259 0 0 0-4280 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4280) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#141 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1352 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{259 0 0 0-4279 {}} {258 0 0 0-4276 {}}} SUCCS {{258 0 0 0-4305 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4281) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1353 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4285 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4282) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1354 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4285 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4283) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1355 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{259 0 0 0-4284 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4284) {AREA_SCORE {} NAME COMP_LOOP:not#92 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1356 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4283 {}}} SUCCS {{259 0 0 0-4285 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4285) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#142 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1357 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4284 {}} {258 0 0 0-4282 {}} {258 0 0 0-4281 {}}} SUCCS {{258 0 0 0-4305 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4286) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1358 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4290 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4287) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1359 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4289 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4288) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1360 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{259 0 0 0-4289 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4289) {AREA_SCORE {} NAME COMP_LOOP:nor#63 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1361 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{259 0 0 0-4288 {}} {258 0 0 0-4287 {}}} SUCCS {{259 0 0 0-4290 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4290) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#143 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1362 LOC {1 0.034865775 227 0.0 227 0.0 230 0.5036969} PREDS {{259 0 0 0-4289 {}} {258 0 0 0-4286 {}}} SUCCS {{258 0 0 0-4305 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4291) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1363 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4295 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4292) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1364 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4295 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4293) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1365 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{259 0 0 0-4294 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4294) {AREA_SCORE {} NAME COMP_LOOP:not#93 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1366 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4293 {}}} SUCCS {{259 0 0 0-4295 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4295) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#144 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1367 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4294 {}} {258 0 0 0-4292 {}} {258 0 0 0-4291 {}}} SUCCS {{258 0 0 0-4305 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4296) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1368 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4300 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4297) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1369 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4300 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4298) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1370 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{259 0 0 0-4299 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4299) {AREA_SCORE {} NAME COMP_LOOP:not#94 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1371 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4298 {}}} SUCCS {{259 0 0 0-4300 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4300) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#145 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1372 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4299 {}} {258 0 0 0-4297 {}} {258 0 0 0-4296 {}}} SUCCS {{258 0 0 0-4305 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4301) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1373 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4304 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4302) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1374 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{258 0 0 0-4304 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4303) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1375 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4248 {}}} SUCCS {{259 0 0 0-4304 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4304) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#146 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1376 LOC {1 0.034865775 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4303 {}} {258 0 0 0-4302 {}} {258 0 0 0-4301 {}}} SUCCS {{259 0 0 0-4305 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4305) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#10 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1377 LOC {222 0.094375 227 0.9511217999999999 227 0.9511217999999999 227 0.999999942628205 230 0.5525750426282051} PREDS {{259 0 0 0-4304 {}} {258 0 0 0-4300 {}} {258 0 0 0-4295 {}} {258 0 0 0-4290 {}} {258 0 0 0-4285 {}} {258 0 0 0-4280 {}} {258 0 0 0-4275 {}} {258 0 0 0-4270 {}} {258 0 0 0-4266 {}} {258 0 0 0-4264 {}} {258 0 0 0-4262 {}} {258 0 0 0-4260 {}} {258 0 0 0-4258 {}} {258 0 0 0-4256 {}} {258 0 0 0-4254 {}} {258 0 0 0-4252 {}} {258 0 0 0-3048 {}} {258 0 0 0-3047 {}} {258 0 0 0-3046 {}} {258 0 0 0-3045 {}} {258 0 0 0-3044 {}} {258 0 0 0-3043 {}} {258 0 0 0-3042 {}} {258 0 0 0-3041 {}}} SUCCS {{258 0 0 0-4370 {}} {130 0 0 0-2957 {}} {258 0 0 0-4416 {}}} CYCLES {}}
set a(0-4306) {AREA_SCORE {} NAME operator+<64,false>:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1378 LOC {0 1.0 1 0.0 1 0.0 1 0.0 229 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-4307 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4307) {AREA_SCORE {} NAME COMP_LOOP-6:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1379 LOC {0 1.0 1 0.0 1 0.0 229 0.7769290999999999} PREDS {{259 0 0 0-4306 {}}} SUCCS {{258 0 0 0-4312 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4308) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1380 LOC {0 1.0 1 0.0 1 0.0 1 0.0 229 0.7769290999999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4309 {}} {130 0 0 0-2957 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4309) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1381 LOC {0 1.0 1 0.0 1 0.0 229 0.7769290999999999} PREDS {{259 0 0 0-4308 {}}} SUCCS {{259 0 0 0-4310 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4310) {AREA_SCORE {} NAME COMP_LOOP:conc#26 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1382 LOC {0 1.0 1 0.9478105 1 0.9478105 229 0.7769290999999999} PREDS {{259 0 0 0-4309 {}}} SUCCS {{258 0 0 0-4312 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4311) {AREA_SCORE {} NAME COMP_LOOP-6:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1383 LOC {0 1.0 1 0.9478105 1 0.9478105 229 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-4312 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4312) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 8 NAME COMP_LOOP-6:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1384 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 229 0.8291185407051281} PREDS {{259 0 0 0-4311 {}} {258 0 0 0-4310 {}} {258 0 0 0-4307 {}}} SUCCS {{259 0 0 0-4313 {}} {258 0 0 0-4315 {}} {258 0 0 0-4317 {}} {258 0 0 0-4319 {}} {258 0 0 0-4321 {}} {258 0 0 0-4323 {}} {258 0 0 0-4325 {}} {258 0 0 0-4327 {}} {258 0 0 0-4329 {}} {258 0 0 0-4331 {}} {258 0 0 0-4332 {}} {258 0 0 0-4333 {}} {258 0 0 0-4335 {}} {258 0 0 0-4336 {}} {258 0 0 0-4337 {}} {258 0 0 0-4340 {}} {258 0 0 0-4341 {}} {258 0 0 0-4342 {}} {258 0 0 0-4345 {}} {258 0 0 0-4346 {}} {258 0 0 0-4347 {}} {258 0 0 0-4350 {}} {258 0 0 0-4351 {}} {258 0 0 0-4352 {}} {258 0 0 0-4355 {}} {258 0 0 0-4356 {}} {258 0 0 0-4357 {}} {258 0 0 0-4360 {}} {258 0 0 0-4361 {}} {258 0 0 0-4362 {}} {258 0 0 0-4365 {}} {258 0 0 0-4366 {}} {258 0 0 0-4367 {}} {130 0 0 0-2957 {}} {258 0 0 0-4427 {}} {258 0 0 0-4429 {}} {258 0 0 0-4431 {}} {258 0 0 0-4433 {}} {258 0 0 0-4435 {}} {258 0 0 0-4437 {}} {258 0 0 0-4439 {}} {258 0 0 0-4441 {}} {258 0 0 0-4443 {}}} CYCLES {}}
set a(0-4313) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1385 LOC {1 0.0521895 1 1.0 1 1.0 229 0.8291185999999999} PREDS {{259 0 0 0-4312 {}}} SUCCS {{259 0 0 0-4314 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4314) {AREA_SCORE {} NAME COMP_LOOP:switch#11 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1386 LOC {1 0.0521895 1 1.0 1 1.0 229 0.8291185999999999} PREDS {{259 0 0 0-4313 {}}} SUCCS {{146 0 0 0-4315 {}} {146 0 0 0-4316 {}} {146 0 0 0-4317 {}} {146 0 0 0-4318 {}} {146 0 0 0-4319 {}} {146 0 0 0-4320 {}} {146 0 0 0-4321 {}} {146 0 0 0-4322 {}} {146 0 0 0-4323 {}} {146 0 0 0-4324 {}} {146 0 0 0-4325 {}} {146 0 0 0-4326 {}} {146 0 0 0-4327 {}} {146 0 0 0-4328 {}} {146 0 0 0-4329 {}} {146 0 0 0-4330 {}}} CYCLES {}}
set a(0-4315) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1387 LOC {1 0.0521895 227 0.8291185999999999 227 0.8291185999999999 229 0.8291185999999999} PREDS {{146 0 0 0-4314 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4316 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4316) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1388 LOC {221 1.0 227 0.9415 227 1.0 228 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4315 {}} {146 0 0 0-4314 {}} {258 0 1.564 0-4218 {}} {258 0 1.564 0-4166 {}} {258 0 1.564 0-3984 {}} {258 0 1.564 0-3932 {}} {258 0 1.564 0-3772 {}} {258 0 1.564 0-3720 {}} {258 0 1.564 0-3546 {}} {258 0 1.564 0-3494 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}} {774 0 1.564 0-4430 {}} {774 0 1.564 0-4378 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {772 0 0 0-3494 {}} {772 0 0 0-3546 {}} {772 0 0 0-3720 {}} {772 0 0 0-3772 {}} {772 0 0 0-3932 {}} {772 0 0 0-3984 {}} {772 0 0 0-4166 {}} {772 0 0 0-4218 {}} {258 0 0 0-4369 {}} {256 0 0 0-4378 {}} {130 0 0 0-2957 {}} {256 0 0 0-4430 {}} {256 0 0 0-4604 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-4317) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1389 LOC {1 0.0521895 227 0.8291185999999999 227 0.8291185999999999 229 0.8291185999999999} PREDS {{146 0 0 0-4314 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4318 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4318) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1390 LOC {221 1.0 227 0.9415 227 1.0 228 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4317 {}} {146 0 0 0-4314 {}} {258 0 1.564 0-4220 {}} {258 0 1.564 0-4168 {}} {258 0 1.564 0-3986 {}} {258 0 1.564 0-3934 {}} {258 0 1.564 0-3774 {}} {258 0 1.564 0-3722 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}} {774 0 1.564 0-4432 {}} {774 0 1.564 0-4380 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {772 0 0 0-3496 {}} {772 0 0 0-3548 {}} {772 0 0 0-3722 {}} {772 0 0 0-3774 {}} {772 0 0 0-3934 {}} {772 0 0 0-3986 {}} {772 0 0 0-4168 {}} {772 0 0 0-4220 {}} {258 0 0 0-4369 {}} {256 0 0 0-4380 {}} {130 0 0 0-2957 {}} {256 0 0 0-4432 {}} {256 0 0 0-4606 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-4319) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1391 LOC {1 0.0521895 227 0.8291185999999999 227 0.8291185999999999 229 0.8291185999999999} PREDS {{146 0 0 0-4314 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4320 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4320) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1392 LOC {221 1.0 227 0.9415 227 1.0 228 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4319 {}} {146 0 0 0-4314 {}} {258 0 1.564 0-4222 {}} {258 0 1.564 0-4170 {}} {258 0 1.564 0-3988 {}} {258 0 1.564 0-3936 {}} {258 0 1.564 0-3776 {}} {258 0 1.564 0-3724 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}} {774 0 1.564 0-4434 {}} {774 0 1.564 0-4382 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {772 0 0 0-3498 {}} {772 0 0 0-3550 {}} {772 0 0 0-3724 {}} {772 0 0 0-3776 {}} {772 0 0 0-3936 {}} {772 0 0 0-3988 {}} {772 0 0 0-4170 {}} {772 0 0 0-4222 {}} {258 0 0 0-4369 {}} {256 0 0 0-4382 {}} {130 0 0 0-2957 {}} {256 0 0 0-4434 {}} {256 0 0 0-4608 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-4321) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1393 LOC {1 0.0521895 227 0.8291185999999999 227 0.8291185999999999 229 0.8291185999999999} PREDS {{146 0 0 0-4314 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4322 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4322) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1394 LOC {221 1.0 227 0.9415 227 1.0 228 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4321 {}} {146 0 0 0-4314 {}} {258 0 1.564 0-4224 {}} {258 0 1.564 0-4172 {}} {258 0 1.564 0-3990 {}} {258 0 1.564 0-3938 {}} {258 0 1.564 0-3778 {}} {258 0 1.564 0-3726 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}} {774 0 1.564 0-4436 {}} {774 0 1.564 0-4384 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {772 0 0 0-3500 {}} {772 0 0 0-3552 {}} {772 0 0 0-3726 {}} {772 0 0 0-3778 {}} {772 0 0 0-3938 {}} {772 0 0 0-3990 {}} {772 0 0 0-4172 {}} {772 0 0 0-4224 {}} {258 0 0 0-4369 {}} {256 0 0 0-4384 {}} {130 0 0 0-2957 {}} {256 0 0 0-4436 {}} {256 0 0 0-4610 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-4323) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1395 LOC {1 0.0521895 227 0.8291185999999999 227 0.8291185999999999 229 0.8291185999999999} PREDS {{146 0 0 0-4314 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4324 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4324) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1396 LOC {221 1.0 227 0.9415 227 1.0 228 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4323 {}} {146 0 0 0-4314 {}} {258 0 1.564 0-4226 {}} {258 0 1.564 0-4174 {}} {258 0 1.564 0-3992 {}} {258 0 1.564 0-3940 {}} {258 0 1.564 0-3780 {}} {258 0 1.564 0-3728 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}} {774 0 1.564 0-4438 {}} {774 0 1.564 0-4386 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {772 0 0 0-3502 {}} {772 0 0 0-3554 {}} {772 0 0 0-3728 {}} {772 0 0 0-3780 {}} {772 0 0 0-3940 {}} {772 0 0 0-3992 {}} {772 0 0 0-4174 {}} {772 0 0 0-4226 {}} {258 0 0 0-4369 {}} {256 0 0 0-4386 {}} {130 0 0 0-2957 {}} {256 0 0 0-4438 {}} {256 0 0 0-4612 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-4325) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1397 LOC {1 0.0521895 227 0.8291185999999999 227 0.8291185999999999 229 0.8291185999999999} PREDS {{146 0 0 0-4314 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4326 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4326) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1398 LOC {221 1.0 227 0.9415 227 1.0 228 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4325 {}} {146 0 0 0-4314 {}} {258 0 1.564 0-4228 {}} {258 0 1.564 0-4176 {}} {258 0 1.564 0-3994 {}} {258 0 1.564 0-3942 {}} {258 0 1.564 0-3782 {}} {258 0 1.564 0-3730 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}} {774 0 1.564 0-4440 {}} {774 0 1.564 0-4388 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {772 0 0 0-3504 {}} {772 0 0 0-3556 {}} {772 0 0 0-3730 {}} {772 0 0 0-3782 {}} {772 0 0 0-3942 {}} {772 0 0 0-3994 {}} {772 0 0 0-4176 {}} {772 0 0 0-4228 {}} {258 0 0 0-4369 {}} {256 0 0 0-4388 {}} {130 0 0 0-2957 {}} {256 0 0 0-4440 {}} {256 0 0 0-4614 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-4327) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1399 LOC {1 0.0521895 227 0.8291185999999999 227 0.8291185999999999 229 0.8291185999999999} PREDS {{146 0 0 0-4314 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4328 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4328) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1400 LOC {221 1.0 227 0.9415 227 1.0 228 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4327 {}} {146 0 0 0-4314 {}} {258 0 1.564 0-4230 {}} {258 0 1.564 0-4178 {}} {258 0 1.564 0-3996 {}} {258 0 1.564 0-3944 {}} {258 0 1.564 0-3784 {}} {258 0 1.564 0-3732 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}} {774 0 1.564 0-4442 {}} {774 0 1.564 0-4390 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {772 0 0 0-3506 {}} {772 0 0 0-3558 {}} {772 0 0 0-3732 {}} {772 0 0 0-3784 {}} {772 0 0 0-3944 {}} {772 0 0 0-3996 {}} {772 0 0 0-4178 {}} {772 0 0 0-4230 {}} {258 0 0 0-4369 {}} {256 0 0 0-4390 {}} {130 0 0 0-2957 {}} {256 0 0 0-4442 {}} {256 0 0 0-4616 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-4329) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1401 LOC {1 0.0521895 227 0.8291185999999999 227 0.8291185999999999 229 0.8291185999999999} PREDS {{146 0 0 0-4314 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4330 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4330) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1402 LOC {221 1.0 227 0.9415 227 1.0 228 0.09437493750000003 230 0.09437493750000003} PREDS {{259 0 1.564 0-4329 {}} {146 0 0 0-4314 {}} {258 0 1.564 0-4232 {}} {258 0 1.564 0-4180 {}} {258 0 1.564 0-3998 {}} {258 0 1.564 0-3946 {}} {258 0 1.564 0-3786 {}} {258 0 1.564 0-3734 {}} {258 0 1.564 0-3560 {}} {258 0 1.564 0-3508 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}} {774 0 1.564 0-4444 {}} {774 0 1.564 0-4392 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {772 0 0 0-3508 {}} {772 0 0 0-3560 {}} {772 0 0 0-3734 {}} {772 0 0 0-3786 {}} {772 0 0 0-3946 {}} {772 0 0 0-3998 {}} {772 0 0 0-4180 {}} {772 0 0 0-4232 {}} {258 0 0 0-4369 {}} {256 0 0 0-4392 {}} {130 0 0 0-2957 {}} {256 0 0 0-4444 {}} {256 0 0 0-4618 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-4331) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1403 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4334 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4332) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1404 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4334 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4333) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1405 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{259 0 0 0-4334 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4334) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#21 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1406 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4333 {}} {258 0 0 0-4332 {}} {258 0 0 0-4331 {}}} SUCCS {{258 0 0 0-4369 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4335) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1407 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4339 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4336) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1408 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4338 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4337) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1409 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{259 0 0 0-4338 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4338) {AREA_SCORE {} NAME COMP_LOOP:nor#64 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1410 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{259 0 0 0-4337 {}} {258 0 0 0-4336 {}}} SUCCS {{259 0 0 0-4339 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4339) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#147 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1411 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{259 0 0 0-4338 {}} {258 0 0 0-4335 {}}} SUCCS {{258 0 0 0-4369 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4340) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1412 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4344 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4341) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1413 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4343 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4342) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1414 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{259 0 0 0-4343 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4343) {AREA_SCORE {} NAME COMP_LOOP:nor#65 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1415 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{259 0 0 0-4342 {}} {258 0 0 0-4341 {}}} SUCCS {{259 0 0 0-4344 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4344) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#148 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1416 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{259 0 0 0-4343 {}} {258 0 0 0-4340 {}}} SUCCS {{258 0 0 0-4369 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4345) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1417 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4349 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4346) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1418 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4349 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4347) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1419 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{259 0 0 0-4348 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4348) {AREA_SCORE {} NAME COMP_LOOP:not#95 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1420 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4347 {}}} SUCCS {{259 0 0 0-4349 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4349) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#149 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1421 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4348 {}} {258 0 0 0-4346 {}} {258 0 0 0-4345 {}}} SUCCS {{258 0 0 0-4369 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4350) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1422 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4354 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4351) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1423 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4353 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4352) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1424 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{259 0 0 0-4353 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4353) {AREA_SCORE {} NAME COMP_LOOP:nor#66 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1425 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{259 0 0 0-4352 {}} {258 0 0 0-4351 {}}} SUCCS {{259 0 0 0-4354 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4354) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#150 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1426 LOC {1 0.0521895 228 0.0 228 0.0 230 0.5036969} PREDS {{259 0 0 0-4353 {}} {258 0 0 0-4350 {}}} SUCCS {{258 0 0 0-4369 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4355) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1427 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4359 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4356) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1428 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4359 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4357) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1429 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{259 0 0 0-4358 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4358) {AREA_SCORE {} NAME COMP_LOOP:not#96 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1430 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4357 {}}} SUCCS {{259 0 0 0-4359 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4359) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#151 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1431 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4358 {}} {258 0 0 0-4356 {}} {258 0 0 0-4355 {}}} SUCCS {{258 0 0 0-4369 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4360) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1432 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4364 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4361) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1433 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4364 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4362) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1434 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{259 0 0 0-4363 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4363) {AREA_SCORE {} NAME COMP_LOOP:not#97 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1435 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4362 {}}} SUCCS {{259 0 0 0-4364 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4364) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#152 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1436 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4363 {}} {258 0 0 0-4361 {}} {258 0 0 0-4360 {}}} SUCCS {{258 0 0 0-4369 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4365) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1437 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4368 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4366) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1438 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{258 0 0 0-4368 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4367) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1439 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{258 0 0 0-4312 {}}} SUCCS {{259 0 0 0-4368 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4368) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#153 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1440 LOC {1 0.0521895 1 1.0 1 1.0 230 0.5036969} PREDS {{259 0 0 0-4367 {}} {258 0 0 0-4366 {}} {258 0 0 0-4365 {}}} SUCCS {{259 0 0 0-4369 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4369) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#11 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1441 LOC {222 0.094375 228 0.5036969 228 0.5036969 228 0.5525750426282051 230 0.5525750426282051} PREDS {{259 0 0 0-4368 {}} {258 0 0 0-4364 {}} {258 0 0 0-4359 {}} {258 0 0 0-4354 {}} {258 0 0 0-4349 {}} {258 0 0 0-4344 {}} {258 0 0 0-4339 {}} {258 0 0 0-4334 {}} {258 0 0 0-4330 {}} {258 0 0 0-4328 {}} {258 0 0 0-4326 {}} {258 0 0 0-4324 {}} {258 0 0 0-4322 {}} {258 0 0 0-4320 {}} {258 0 0 0-4318 {}} {258 0 0 0-4316 {}} {258 0 0 0-3040 {}} {258 0 0 0-3039 {}} {258 0 0 0-3038 {}} {258 0 0 0-3037 {}} {258 0 0 0-3036 {}} {258 0 0 0-3035 {}} {258 0 0 0-3034 {}} {258 0 0 0-3033 {}}} SUCCS {{259 0 0 0-4370 {}} {130 0 0 0-2957 {}} {258 0 0 0-4415 {}}} CYCLES {}}
set a(0-4370) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-6:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1442 LOC {222 0.1432532 228 0.5525751 228 0.5525751 228 0.6009624573717949 230 0.6009624573717949} PREDS {{259 0 0 0-4369 {}} {258 0 0 0-4305 {}}} SUCCS {{259 0 0 0-4371 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4371) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.base TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1443 LOC {222 0.1916406 228 0.6009625 228 0.6009625 230 0.6009625} PREDS {{259 0 0 0-4370 {}} {128 0 0 0-4373 {}}} SUCCS {{258 0 0 0-4373 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4372) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.m TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1444 LOC {222 0.0 228 0.6009625 228 0.6009625 230 0.6009625} PREDS {{128 0 0 0-4373 {}}} SUCCS {{259 0 0 0-4373 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4373) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-6:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1445 LOC {222 1.0 228 0.681 228 1.0 241 0.0064061875000001045 243 0.0064061875000001045} PREDS {{259 0 0 0-4372 {}} {258 0 0 0-4371 {}}} SUCCS {{128 0 0 0-4371 {}} {128 0 0 0-4372 {}} {259 0 0 0-4374 {}}} CYCLES {}}
set a(0-4374) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.return TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1446 LOC {235 0.006406225 241 0.8291185999999999 241 0.8291185999999999 243 0.8291185999999999} PREDS {{259 0 0 0-4373 {}}} SUCCS {{258 0 1.564 0-4378 {}} {258 0 1.564 0-4380 {}} {258 0 1.564 0-4382 {}} {258 0 1.564 0-4384 {}} {258 0 1.564 0-4386 {}} {258 0 1.564 0-4388 {}} {258 0 1.564 0-4390 {}} {258 0 1.564 0-4392 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4375) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(2-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1447 LOC {1 0.034865775 1 1.0 1 1.0 243 0.8291185999999999} PREDS {{258 0 0 0-4248 {}}} SUCCS {{259 0 0 0-4376 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4376) {AREA_SCORE {} NAME COMP_LOOP:switch#26 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1448 LOC {1 0.034865775 1 1.0 1 1.0 243 0.8291185999999999} PREDS {{259 0 0 0-4375 {}}} SUCCS {{146 0 0 0-4377 {}} {130 0 0 0-4378 {}} {146 0 0 0-4379 {}} {130 0 0 0-4380 {}} {146 0 0 0-4381 {}} {130 0 0 0-4382 {}} {146 0 0 0-4383 {}} {130 0 0 0-4384 {}} {146 0 0 0-4385 {}} {130 0 0 0-4386 {}} {146 0 0 0-4387 {}} {130 0 0 0-4388 {}} {146 0 0 0-4389 {}} {130 0 0 0-4390 {}} {146 0 0 0-4391 {}} {130 0 0 0-4392 {}}} CYCLES {}}
set a(0-4377) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1449 LOC {1 0.034865775 241 0.0 241 0.0 243 0.8291185999999999} PREDS {{146 0 0 0-4376 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4378 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4378) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1450 LOC {235 1.0 241 0.9415 241 1.0 242 0.006249937500000025 244 0.006249937500000025} PREDS {{774 0 0 0-4378 {}} {259 0 1.564 0-4377 {}} {130 0 0 0-4376 {}} {258 0 1.564 0-4374 {}} {256 0 0 0-4316 {}} {256 0 0 0-4252 {}} {128 0 0 0-4242 {}} {258 0 0 0-4218 {}} {258 0 0 0-4166 {}} {256 0 0 0-4101 {}} {256 0 0 0-4021 {}} {258 0 0 0-3984 {}} {258 0 0 0-3932 {}} {256 0 0 0-3870 {}} {256 0 0 0-3806 {}} {258 0 0 0-3772 {}} {258 0 0 0-3720 {}} {256 0 0 0-3655 {}} {256 0 0 0-3583 {}} {258 0 0 0-3546 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}} {774 0 0 0-4604 {}} {772 0 0 0-4539 {}} {772 0 0 0-4467 {}} {774 0 0 0-4430 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {774 0 1.564 0-3583 {}} {774 0 1.564 0-3655 {}} {774 0 0 0-3720 {}} {774 0 0 0-3772 {}} {774 0 1.564 0-3806 {}} {774 0 1.564 0-3870 {}} {774 0 0 0-3932 {}} {774 0 0 0-3984 {}} {774 0 1.564 0-4021 {}} {774 0 1.564 0-4101 {}} {774 0 0 0-4166 {}} {774 0 0 0-4218 {}} {774 0 1.564 0-4252 {}} {774 0 1.564 0-4316 {}} {774 0 0 0-4378 {}} {130 0 0 0-2957 {}} {258 0 0 0-4430 {}} {258 0 1.564 0-4467 {}} {258 0 1.564 0-4539 {}} {258 0 0 0-4604 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-4379) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1451 LOC {1 0.034865775 241 0.0 241 0.0 243 0.8291185999999999} PREDS {{146 0 0 0-4376 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4380 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4380) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1452 LOC {235 1.0 241 0.9415 241 1.0 242 0.006249937500000025 244 0.006249937500000025} PREDS {{774 0 0 0-4380 {}} {259 0 1.564 0-4379 {}} {130 0 0 0-4376 {}} {258 0 1.564 0-4374 {}} {256 0 0 0-4318 {}} {256 0 0 0-4254 {}} {128 0 0 0-4242 {}} {258 0 0 0-4220 {}} {258 0 0 0-4168 {}} {256 0 0 0-4103 {}} {256 0 0 0-4023 {}} {258 0 0 0-3986 {}} {258 0 0 0-3934 {}} {256 0 0 0-3872 {}} {256 0 0 0-3808 {}} {258 0 0 0-3774 {}} {258 0 0 0-3722 {}} {256 0 0 0-3657 {}} {256 0 0 0-3585 {}} {258 0 0 0-3548 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}} {774 0 0 0-4606 {}} {772 0 0 0-4541 {}} {772 0 0 0-4469 {}} {774 0 0 0-4432 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {774 0 1.564 0-3585 {}} {774 0 1.564 0-3657 {}} {774 0 0 0-3722 {}} {774 0 0 0-3774 {}} {774 0 1.564 0-3808 {}} {774 0 1.564 0-3872 {}} {774 0 0 0-3934 {}} {774 0 0 0-3986 {}} {774 0 1.564 0-4023 {}} {774 0 1.564 0-4103 {}} {774 0 0 0-4168 {}} {774 0 0 0-4220 {}} {774 0 1.564 0-4254 {}} {774 0 1.564 0-4318 {}} {774 0 0 0-4380 {}} {130 0 0 0-2957 {}} {258 0 0 0-4432 {}} {258 0 1.564 0-4469 {}} {258 0 1.564 0-4541 {}} {258 0 0 0-4606 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-4381) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1453 LOC {1 0.034865775 241 0.0 241 0.0 243 0.8291185999999999} PREDS {{146 0 0 0-4376 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4382 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4382) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1454 LOC {235 1.0 241 0.9415 241 1.0 242 0.006249937500000025 244 0.006249937500000025} PREDS {{774 0 0 0-4382 {}} {259 0 1.564 0-4381 {}} {130 0 0 0-4376 {}} {258 0 1.564 0-4374 {}} {256 0 0 0-4320 {}} {256 0 0 0-4256 {}} {128 0 0 0-4242 {}} {258 0 0 0-4222 {}} {258 0 0 0-4170 {}} {256 0 0 0-4105 {}} {256 0 0 0-4025 {}} {258 0 0 0-3988 {}} {258 0 0 0-3936 {}} {256 0 0 0-3874 {}} {256 0 0 0-3810 {}} {258 0 0 0-3776 {}} {258 0 0 0-3724 {}} {256 0 0 0-3659 {}} {256 0 0 0-3587 {}} {258 0 0 0-3550 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}} {774 0 0 0-4608 {}} {772 0 0 0-4543 {}} {772 0 0 0-4471 {}} {774 0 0 0-4434 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {774 0 1.564 0-3587 {}} {774 0 1.564 0-3659 {}} {774 0 0 0-3724 {}} {774 0 0 0-3776 {}} {774 0 1.564 0-3810 {}} {774 0 1.564 0-3874 {}} {774 0 0 0-3936 {}} {774 0 0 0-3988 {}} {774 0 1.564 0-4025 {}} {774 0 1.564 0-4105 {}} {774 0 0 0-4170 {}} {774 0 0 0-4222 {}} {774 0 1.564 0-4256 {}} {774 0 1.564 0-4320 {}} {774 0 0 0-4382 {}} {130 0 0 0-2957 {}} {258 0 0 0-4434 {}} {258 0 1.564 0-4471 {}} {258 0 1.564 0-4543 {}} {258 0 0 0-4608 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-4383) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1455 LOC {1 0.034865775 241 0.0 241 0.0 243 0.8291185999999999} PREDS {{146 0 0 0-4376 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4384 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4384) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1456 LOC {235 1.0 241 0.9415 241 1.0 242 0.006249937500000025 244 0.006249937500000025} PREDS {{774 0 0 0-4384 {}} {259 0 1.564 0-4383 {}} {130 0 0 0-4376 {}} {258 0 1.564 0-4374 {}} {256 0 0 0-4322 {}} {256 0 0 0-4258 {}} {128 0 0 0-4242 {}} {258 0 0 0-4224 {}} {258 0 0 0-4172 {}} {256 0 0 0-4107 {}} {256 0 0 0-4027 {}} {258 0 0 0-3990 {}} {258 0 0 0-3938 {}} {256 0 0 0-3876 {}} {256 0 0 0-3812 {}} {258 0 0 0-3778 {}} {258 0 0 0-3726 {}} {256 0 0 0-3661 {}} {256 0 0 0-3589 {}} {258 0 0 0-3552 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}} {774 0 0 0-4610 {}} {772 0 0 0-4545 {}} {772 0 0 0-4473 {}} {774 0 0 0-4436 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {774 0 1.564 0-3589 {}} {774 0 1.564 0-3661 {}} {774 0 0 0-3726 {}} {774 0 0 0-3778 {}} {774 0 1.564 0-3812 {}} {774 0 1.564 0-3876 {}} {774 0 0 0-3938 {}} {774 0 0 0-3990 {}} {774 0 1.564 0-4027 {}} {774 0 1.564 0-4107 {}} {774 0 0 0-4172 {}} {774 0 0 0-4224 {}} {774 0 1.564 0-4258 {}} {774 0 1.564 0-4322 {}} {774 0 0 0-4384 {}} {130 0 0 0-2957 {}} {258 0 0 0-4436 {}} {258 0 1.564 0-4473 {}} {258 0 1.564 0-4545 {}} {258 0 0 0-4610 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-4385) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1457 LOC {1 0.034865775 241 0.0 241 0.0 243 0.8291185999999999} PREDS {{146 0 0 0-4376 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4386 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4386) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1458 LOC {235 1.0 241 0.9415 241 1.0 242 0.006249937500000025 244 0.006249937500000025} PREDS {{774 0 0 0-4386 {}} {259 0 1.564 0-4385 {}} {130 0 0 0-4376 {}} {258 0 1.564 0-4374 {}} {256 0 0 0-4324 {}} {256 0 0 0-4260 {}} {128 0 0 0-4242 {}} {258 0 0 0-4226 {}} {258 0 0 0-4174 {}} {256 0 0 0-4109 {}} {256 0 0 0-4029 {}} {258 0 0 0-3992 {}} {258 0 0 0-3940 {}} {256 0 0 0-3878 {}} {256 0 0 0-3814 {}} {258 0 0 0-3780 {}} {258 0 0 0-3728 {}} {256 0 0 0-3663 {}} {256 0 0 0-3591 {}} {258 0 0 0-3554 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}} {774 0 0 0-4612 {}} {772 0 0 0-4547 {}} {772 0 0 0-4475 {}} {774 0 0 0-4438 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {774 0 1.564 0-3591 {}} {774 0 1.564 0-3663 {}} {774 0 0 0-3728 {}} {774 0 0 0-3780 {}} {774 0 1.564 0-3814 {}} {774 0 1.564 0-3878 {}} {774 0 0 0-3940 {}} {774 0 0 0-3992 {}} {774 0 1.564 0-4029 {}} {774 0 1.564 0-4109 {}} {774 0 0 0-4174 {}} {774 0 0 0-4226 {}} {774 0 1.564 0-4260 {}} {774 0 1.564 0-4324 {}} {774 0 0 0-4386 {}} {130 0 0 0-2957 {}} {258 0 0 0-4438 {}} {258 0 1.564 0-4475 {}} {258 0 1.564 0-4547 {}} {258 0 0 0-4612 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-4387) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1459 LOC {1 0.034865775 241 0.0 241 0.0 243 0.8291185999999999} PREDS {{146 0 0 0-4376 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4388 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4388) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1460 LOC {235 1.0 241 0.9415 241 1.0 242 0.006249937500000025 244 0.006249937500000025} PREDS {{774 0 0 0-4388 {}} {259 0 1.564 0-4387 {}} {130 0 0 0-4376 {}} {258 0 1.564 0-4374 {}} {256 0 0 0-4326 {}} {256 0 0 0-4262 {}} {128 0 0 0-4242 {}} {258 0 0 0-4228 {}} {258 0 0 0-4176 {}} {256 0 0 0-4111 {}} {256 0 0 0-4031 {}} {258 0 0 0-3994 {}} {258 0 0 0-3942 {}} {256 0 0 0-3880 {}} {256 0 0 0-3816 {}} {258 0 0 0-3782 {}} {258 0 0 0-3730 {}} {256 0 0 0-3665 {}} {256 0 0 0-3593 {}} {258 0 0 0-3556 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}} {774 0 0 0-4614 {}} {772 0 0 0-4549 {}} {772 0 0 0-4477 {}} {774 0 0 0-4440 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {774 0 1.564 0-3593 {}} {774 0 1.564 0-3665 {}} {774 0 0 0-3730 {}} {774 0 0 0-3782 {}} {774 0 1.564 0-3816 {}} {774 0 1.564 0-3880 {}} {774 0 0 0-3942 {}} {774 0 0 0-3994 {}} {774 0 1.564 0-4031 {}} {774 0 1.564 0-4111 {}} {774 0 0 0-4176 {}} {774 0 0 0-4228 {}} {774 0 1.564 0-4262 {}} {774 0 1.564 0-4326 {}} {774 0 0 0-4388 {}} {130 0 0 0-2957 {}} {258 0 0 0-4440 {}} {258 0 1.564 0-4477 {}} {258 0 1.564 0-4549 {}} {258 0 0 0-4614 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-4389) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1461 LOC {1 0.034865775 241 0.0 241 0.0 243 0.8291185999999999} PREDS {{146 0 0 0-4376 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4390 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4390) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1462 LOC {235 1.0 241 0.9415 241 1.0 242 0.006249937500000025 244 0.006249937500000025} PREDS {{774 0 0 0-4390 {}} {259 0 1.564 0-4389 {}} {130 0 0 0-4376 {}} {258 0 1.564 0-4374 {}} {256 0 0 0-4328 {}} {256 0 0 0-4264 {}} {128 0 0 0-4242 {}} {258 0 0 0-4230 {}} {258 0 0 0-4178 {}} {256 0 0 0-4113 {}} {256 0 0 0-4033 {}} {258 0 0 0-3996 {}} {258 0 0 0-3944 {}} {256 0 0 0-3882 {}} {256 0 0 0-3818 {}} {258 0 0 0-3784 {}} {258 0 0 0-3732 {}} {256 0 0 0-3667 {}} {256 0 0 0-3595 {}} {258 0 0 0-3558 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}} {774 0 0 0-4616 {}} {772 0 0 0-4551 {}} {772 0 0 0-4479 {}} {774 0 0 0-4442 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {774 0 1.564 0-3595 {}} {774 0 1.564 0-3667 {}} {774 0 0 0-3732 {}} {774 0 0 0-3784 {}} {774 0 1.564 0-3818 {}} {774 0 1.564 0-3882 {}} {774 0 0 0-3944 {}} {774 0 0 0-3996 {}} {774 0 1.564 0-4033 {}} {774 0 1.564 0-4113 {}} {774 0 0 0-4178 {}} {774 0 0 0-4230 {}} {774 0 1.564 0-4264 {}} {774 0 1.564 0-4328 {}} {774 0 0 0-4390 {}} {130 0 0 0-2957 {}} {258 0 0 0-4442 {}} {258 0 1.564 0-4479 {}} {258 0 1.564 0-4551 {}} {258 0 0 0-4616 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-4391) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#6)(9-3)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1463 LOC {1 0.034865775 241 0.0 241 0.0 243 0.8291185999999999} PREDS {{146 0 0 0-4376 {}} {258 0 0 0-4248 {}}} SUCCS {{259 0 1.564 0-4392 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4392) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1464 LOC {235 1.0 241 0.9415 241 1.0 242 0.006249937500000025 244 0.006249937500000025} PREDS {{774 0 0 0-4392 {}} {259 0 1.564 0-4391 {}} {130 0 0 0-4376 {}} {258 0 1.564 0-4374 {}} {256 0 0 0-4330 {}} {256 0 0 0-4266 {}} {128 0 0 0-4242 {}} {258 0 0 0-4232 {}} {258 0 0 0-4180 {}} {256 0 0 0-4115 {}} {256 0 0 0-4035 {}} {258 0 0 0-3998 {}} {258 0 0 0-3946 {}} {256 0 0 0-3884 {}} {256 0 0 0-3820 {}} {258 0 0 0-3786 {}} {258 0 0 0-3734 {}} {256 0 0 0-3669 {}} {256 0 0 0-3597 {}} {258 0 0 0-3560 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}} {774 0 0 0-4618 {}} {772 0 0 0-4553 {}} {772 0 0 0-4481 {}} {774 0 0 0-4444 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {774 0 1.564 0-3597 {}} {774 0 1.564 0-3669 {}} {774 0 0 0-3734 {}} {774 0 0 0-3786 {}} {774 0 1.564 0-3820 {}} {774 0 1.564 0-3884 {}} {774 0 0 0-3946 {}} {774 0 0 0-3998 {}} {774 0 1.564 0-4035 {}} {774 0 1.564 0-4115 {}} {774 0 0 0-4180 {}} {774 0 0 0-4232 {}} {774 0 1.564 0-4266 {}} {774 0 1.564 0-4330 {}} {774 0 0 0-4392 {}} {130 0 0 0-2957 {}} {258 0 0 0-4444 {}} {258 0 1.564 0-4481 {}} {258 0 1.564 0-4553 {}} {258 0 0 0-4618 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-4393) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1465 LOC {0 1.0 242 0.0 242 0.0 242 0.0 244 1.0} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4394 {}} {130 0 0 0-2957 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4394) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1466 LOC {0 1.0 242 0.0 242 0.0 244 1.0} PREDS {{259 0 0 0-4393 {}}} SUCCS {{259 0 0 0-4395 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4395) {AREA_SCORE {} NAME COMP_LOOP-6:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1467 LOC {0 1.0 242 0.0 242 0.0 244 1.0} PREDS {{259 0 0 0-4394 {}}} SUCCS {{259 0 0 0-4396 {}} {130 0 0 0-2957 {}}} CYCLES {}}
set a(0-4396) {AREA_SCORE {} NAME COMP_LOOP:asn#103 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1468 LOC {221 0.0 242 0.0 242 0.0 242 0.0 244 1.0} PREDS {{259 0 0 0-4395 {}} {128 0 0 0-4242 {}} {772 0 0 0-2957 {}}} SUCCS {{258 0 0 0-2957 {}}} CYCLES {}}
set a(0-4397) {AREA_SCORE {} NAME COMP_LOOP-6:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1469 LOC {221 0.0 242 1.0 242 1.0 242 1.0 244 1.0} PREDS {{128 0 0 0-4242 {}} {772 0 0 0-4421 {}} {772 0 0 0-2957 {}}} SUCCS {{258 0 0 0-2957 {}}} CYCLES {}}
set a(0-4398) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-6:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1470 LOC {221 0.0 242 1.0 242 1.0 242 1.0 244 1.0} PREDS {{128 0 0 0-4242 {}} {772 0 0 0-2957 {}}} SUCCS {{259 0 0 0-2957 {}}} CYCLES {}}
set a(0-4399) {AREA_SCORE {} NAME modExp_dev#1:while:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1471 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-4414 {}}} SUCCS {{259 0 0 0-4400 {}} {256 0 0 0-4414 {}}} CYCLES {}}
set a(0-4400) {AREA_SCORE {} NAME COMP_LOOP-6:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1472 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-4399 {}}} SUCCS {{128 0 0 0-4403 {}} {128 0 0 0-4408 {}} {128 0 0 0-4414 {}}} CYCLES {}}
set a(0-4401) {AREA_SCORE {} NAME modExp_dev#1:while:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1473 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-4403 {}}} SUCCS {{259 0 0 0-4402 {}} {256 0 0 0-4403 {}}} CYCLES {}}
set a(0-4402) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-6:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1474 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-4401 {}}} SUCCS {{259 0 0 0-4403 {}} {258 0 0 0-4409 {}}} CYCLES {}}
set a(0-4403) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1475 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-4403 {}} {259 0 0 0-4402 {}} {256 0 0 0-4401 {}} {128 0 0 0-4400 {}}} SUCCS {{774 0 0 0-4401 {}} {772 0 0 0-4403 {}}} CYCLES {}}
set a(0-4404) {AREA_SCORE {} NAME modExp_dev#1:while:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1476 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-4408 {}}} SUCCS {{258 0 0 0-4406 {}} {256 0 0 0-4408 {}}} CYCLES {}}
set a(0-4405) {AREA_SCORE {} NAME modExp_dev#1:while:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1477 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-4406 {}}} CYCLES {}}
set a(0-4406) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-6:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1478 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-4405 {}} {258 0 0 0-4404 {}}} SUCCS {{259 0 0 0-4407 {}}} CYCLES {}}
set a(0-4407) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-6:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1479 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-4406 {}}} SUCCS {{259 0 0 0-4408 {}}} CYCLES {}}
set a(0-4408) {AREA_SCORE {} NAME modExp_dev#1:while:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1480 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-4408 {}} {259 0 0 0-4407 {}} {256 0 0 0-4404 {}} {128 0 0 0-4400 {}}} SUCCS {{774 0 0 0-4404 {}} {772 0 0 0-4408 {}}} CYCLES {}}
set a(0-4409) {AREA_SCORE {} NAME COMP_LOOP-6:operator><64,false>#1:not TYPE NOT PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1481 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-4402 {}}} SUCCS {{259 0 0 0-4410 {}}} CYCLES {}}
set a(0-4410) {AREA_SCORE {} NAME COMP_LOOP-6:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1482 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-4409 {}}} SUCCS {{259 0 0 0-4411 {}}} CYCLES {}}
set a(0-4411) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-6:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1483 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-4410 {}}} SUCCS {{259 0 0 0-4412 {}}} CYCLES {}}
set a(0-4412) {AREA_SCORE {} NAME COMP_LOOP-6:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1484 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-4411 {}}} SUCCS {{259 0 0 0-4413 {}}} CYCLES {}}
set a(0-4413) {AREA_SCORE {} NAME COMP_LOOP-6:modExp_dev#1:while:not TYPE NOT PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1485 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-4412 {}}} SUCCS {{259 0 0 0-4414 {}}} CYCLES {}}
set a(0-4414) {AREA_SCORE {} NAME modExp_dev#1:while:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2957 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1486 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-4414 {}} {259 0 0 0-4413 {}} {128 0 0 0-4400 {}} {256 0 0 0-4399 {}}} SUCCS {{774 0 0 0-4399 {}} {772 0 0 0-4414 {}}} CYCLES {}}
set a(0-2957) {CHI {0-4399 0-4400 0-4401 0-4402 0-4403 0-4404 0-4405 0-4406 0-4407 0-4408 0-4409 0-4410 0-4411 0-4412 0-4413 0-4414} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {7800 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 7800 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 7800 NAME COMP_LOOP-6:modExp_dev#1:while TYPE LOOP DELAY {156020.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1487 LOC {236 1.0 242 1.0 242 1.0 244 1.0} PREDS {{259 0 0 0-4398 {}} {258 0 0 0-4397 {}} {258 0 0 0-4396 {}} {130 0 0 0-4395 {}} {130 0 0 0-4394 {}} {130 0 0 0-4393 {}} {130 0 0 0-4392 {}} {130 0 0 0-4391 {}} {130 0 0 0-4390 {}} {130 0 0 0-4389 {}} {130 0 0 0-4388 {}} {130 0 0 0-4387 {}} {130 0 0 0-4386 {}} {130 0 0 0-4385 {}} {130 0 0 0-4384 {}} {130 0 0 0-4383 {}} {130 0 0 0-4382 {}} {130 0 0 0-4381 {}} {130 0 0 0-4380 {}} {130 0 0 0-4379 {}} {130 0 0 0-4378 {}} {130 0 0 0-4377 {}} {130 0 0 0-4375 {}} {130 0 0 0-4374 {}} {130 0 0 0-4372 {}} {130 0 0 0-4371 {}} {130 0 0 0-4370 {}} {130 0 0 0-4369 {}} {130 0 0 0-4368 {}} {130 0 0 0-4367 {}} {130 0 0 0-4366 {}} {130 0 0 0-4365 {}} {130 0 0 0-4364 {}} {130 0 0 0-4363 {}} {130 0 0 0-4362 {}} {130 0 0 0-4361 {}} {130 0 0 0-4360 {}} {130 0 0 0-4359 {}} {130 0 0 0-4358 {}} {130 0 0 0-4357 {}} {130 0 0 0-4356 {}} {130 0 0 0-4355 {}} {130 0 0 0-4354 {}} {130 0 0 0-4353 {}} {130 0 0 0-4352 {}} {130 0 0 0-4351 {}} {130 0 0 0-4350 {}} {130 0 0 0-4349 {}} {130 0 0 0-4348 {}} {130 0 0 0-4347 {}} {130 0 0 0-4346 {}} {130 0 0 0-4345 {}} {130 0 0 0-4344 {}} {130 0 0 0-4343 {}} {130 0 0 0-4342 {}} {130 0 0 0-4341 {}} {130 0 0 0-4340 {}} {130 0 0 0-4339 {}} {130 0 0 0-4338 {}} {130 0 0 0-4337 {}} {130 0 0 0-4336 {}} {130 0 0 0-4335 {}} {130 0 0 0-4334 {}} {130 0 0 0-4333 {}} {130 0 0 0-4332 {}} {130 0 0 0-4331 {}} {130 0 0 0-4330 {}} {130 0 0 0-4329 {}} {130 0 0 0-4328 {}} {130 0 0 0-4327 {}} {130 0 0 0-4326 {}} {130 0 0 0-4325 {}} {130 0 0 0-4324 {}} {130 0 0 0-4323 {}} {130 0 0 0-4322 {}} {130 0 0 0-4321 {}} {130 0 0 0-4320 {}} {130 0 0 0-4319 {}} {130 0 0 0-4318 {}} {130 0 0 0-4317 {}} {130 0 0 0-4316 {}} {130 0 0 0-4315 {}} {130 0 0 0-4313 {}} {130 0 0 0-4312 {}} {130 0 0 0-4311 {}} {130 0 0 0-4310 {}} {130 0 0 0-4309 {}} {130 0 0 0-4308 {}} {130 0 0 0-4307 {}} {130 0 0 0-4306 {}} {130 0 0 0-4305 {}} {130 0 0 0-4304 {}} {130 0 0 0-4303 {}} {130 0 0 0-4302 {}} {130 0 0 0-4301 {}} {130 0 0 0-4300 {}} {130 0 0 0-4299 {}} {130 0 0 0-4298 {}} {130 0 0 0-4297 {}} {130 0 0 0-4296 {}} {130 0 0 0-4295 {}} {130 0 0 0-4294 {}} {130 0 0 0-4293 {}} {130 0 0 0-4292 {}} {130 0 0 0-4291 {}} {130 0 0 0-4290 {}} {130 0 0 0-4289 {}} {130 0 0 0-4288 {}} {130 0 0 0-4287 {}} {130 0 0 0-4286 {}} {130 0 0 0-4285 {}} {130 0 0 0-4284 {}} {130 0 0 0-4283 {}} {130 0 0 0-4282 {}} {130 0 0 0-4281 {}} {130 0 0 0-4280 {}} {130 0 0 0-4279 {}} {130 0 0 0-4278 {}} {130 0 0 0-4277 {}} {130 0 0 0-4276 {}} {130 0 0 0-4275 {}} {130 0 0 0-4274 {}} {130 0 0 0-4273 {}} {130 0 0 0-4272 {}} {130 0 0 0-4271 {}} {130 0 0 0-4270 {}} {130 0 0 0-4269 {}} {130 0 0 0-4268 {}} {130 0 0 0-4267 {}} {130 0 0 0-4266 {}} {130 0 0 0-4265 {}} {130 0 0 0-4264 {}} {130 0 0 0-4263 {}} {130 0 0 0-4262 {}} {130 0 0 0-4261 {}} {130 0 0 0-4260 {}} {130 0 0 0-4259 {}} {130 0 0 0-4258 {}} {130 0 0 0-4257 {}} {130 0 0 0-4256 {}} {130 0 0 0-4255 {}} {130 0 0 0-4254 {}} {130 0 0 0-4253 {}} {130 0 0 0-4252 {}} {130 0 0 0-4251 {}} {130 0 0 0-4249 {}} {130 0 0 0-4248 {}} {130 0 0 0-4247 {}} {130 0 0 0-4246 {}} {130 0 0 0-4245 {}} {130 0 0 0-4244 {}} {130 0 0 0-4243 {}} {64 0 0 0-4242 {}} {64 0 0 0-2956 {}}} SUCCS {{772 0 0 0-4396 {}} {772 0 0 0-4397 {}} {772 0 0 0-4398 {}} {131 0 0 0-4415 {}} {130 0 0 0-4416 {}} {130 0 0 0-4417 {}} {130 0 0 0-4418 {}} {130 0 0 0-4420 {}} {258 0 0 0-4421 {}} {130 0 0 0-4422 {}} {130 0 0 0-4423 {}} {130 0 0 0-4424 {}} {130 0 0 0-4426 {}} {130 0 0 0-4427 {}} {130 0 0 0-4429 {}} {130 0 0 0-4430 {}} {130 0 0 0-4431 {}} {130 0 0 0-4432 {}} {130 0 0 0-4433 {}} {130 0 0 0-4434 {}} {130 0 0 0-4435 {}} {130 0 0 0-4436 {}} {130 0 0 0-4437 {}} {130 0 0 0-4438 {}} {130 0 0 0-4439 {}} {130 0 0 0-4440 {}} {130 0 0 0-4441 {}} {130 0 0 0-4442 {}} {130 0 0 0-4443 {}} {130 0 0 0-4444 {}} {130 0 0 0-4445 {}} {130 0 0 0-4446 {}} {130 0 0 0-4447 {}} {130 0 0 0-4448 {}} {130 0 0 0-4449 {}} {130 0 0 0-4450 {}} {130 0 0 0-4451 {}} {130 0 0 0-4452 {}} {130 0 0 0-4453 {}} {130 0 0 0-4454 {}} {64 0 0 0-2958 {}}} CYCLES {}}
set a(0-4415) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1488 LOC {236 1.0 243 0.5525751 243 0.5525751 245 0.5525751} PREDS {{131 0 0 0-2957 {}} {258 0 0 0-4369 {}}} SUCCS {{259 0 0 0-4416 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4416) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-6:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1489 LOC {237 0.0 243 0.5525751 243 0.5525751 243 0.6009624573717949 245 0.6009624573717949} PREDS {{259 0 0 0-4415 {}} {130 0 0 0-2957 {}} {258 0 0 0-4305 {}}} SUCCS {{259 0 0 0-4417 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4417) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1490 LOC {237 0.0483874 243 0.6009625 243 0.6009625 245 0.6009625} PREDS {{259 0 0 0-4416 {}} {130 0 0 0-2957 {}} {128 0 0 0-4419 {}}} SUCCS {{258 0 0 0-4419 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4418) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1491 LOC {237 0.0 243 0.6009625 243 0.6009625 245 0.6009625} PREDS {{130 0 0 0-2957 {}} {128 0 0 0-4419 {}}} SUCCS {{259 0 0 0-4419 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4419) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-6:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1492 LOC {237 1.0 243 0.681 243 1.0 256 0.0064061875000001045 258 0.0064061875000001045} PREDS {{259 0 0 0-4418 {}} {258 0 0 0-4417 {}}} SUCCS {{128 0 0 0-4417 {}} {128 0 0 0-4418 {}} {259 0 0 0-4420 {}}} CYCLES {}}
set a(0-4420) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1493 LOC {250 0.006406225 256 0.21615332499999998 256 0.21615332499999998 258 0.21615332499999998} PREDS {{259 0 0 0-4419 {}} {130 0 0 0-2957 {}}} SUCCS {{258 0 0 0-4422 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4421) {AREA_SCORE {} NAME COMP_LOOP:asn#104 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1494 LOC {236 1.0 256 0.21615332499999998 256 0.21615332499999998 256 0.21615332499999998 258 0.21615332499999998} PREDS {{258 0 0 0-2957 {}}} SUCCS {{772 0 0 0-4397 {}} {259 0 0 0-4422 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4422) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-6:mul TYPE MUL DELAY {12.54 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1495 LOC {250 0.006406225 256 0.21615332499999998 256 0.21615332499999998 256 0.9999999388496399 258 0.9999999388496399} PREDS {{259 0 0 0-4421 {}} {258 0 0 0-4420 {}} {130 0 0 0-2957 {}}} SUCCS {{259 0 0 0-4423 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4423) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1496 LOC {251 0.0 257 0.6009625 257 0.6009625 259 0.6009625} PREDS {{259 0 0 0-4422 {}} {130 0 0 0-2957 {}} {128 0 0 0-4425 {}}} SUCCS {{258 0 0 0-4425 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4424) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1497 LOC {251 0.0 257 0.6009625 257 0.6009625 259 0.6009625} PREDS {{130 0 0 0-2957 {}} {128 0 0 0-4425 {}}} SUCCS {{259 0 0 0-4425 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4425) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-6:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1498 LOC {251 1.0 257 0.681 257 1.0 270 0.0064061875000001045 272 0.0064061875000001045} PREDS {{259 0 0 0-4424 {}} {258 0 0 0-4423 {}}} SUCCS {{128 0 0 0-4423 {}} {128 0 0 0-4424 {}} {259 0 0 0-4426 {}}} CYCLES {}}
set a(0-4426) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1499 LOC {264 0.006406225 270 0.8291185999999999 270 0.8291185999999999 272 0.8291185999999999} PREDS {{259 0 0 0-4425 {}} {130 0 0 0-2957 {}}} SUCCS {{258 0 1.564 0-4430 {}} {258 0 1.564 0-4432 {}} {258 0 1.564 0-4434 {}} {258 0 1.564 0-4436 {}} {258 0 1.564 0-4438 {}} {258 0 1.564 0-4440 {}} {258 0 1.564 0-4442 {}} {258 0 1.564 0-4444 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4427) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(2-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1500 LOC {236 1.0 242 1.0 242 1.0 272 0.8291185999999999} PREDS {{130 0 0 0-2957 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 0 0-4428 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4428) {AREA_SCORE {} NAME COMP_LOOP:switch#27 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1501 LOC {236 1.0 242 1.0 242 1.0 272 0.8291185999999999} PREDS {{259 0 0 0-4427 {}}} SUCCS {{146 0 0 0-4429 {}} {130 0 0 0-4430 {}} {146 0 0 0-4431 {}} {130 0 0 0-4432 {}} {146 0 0 0-4433 {}} {130 0 0 0-4434 {}} {146 0 0 0-4435 {}} {130 0 0 0-4436 {}} {146 0 0 0-4437 {}} {130 0 0 0-4438 {}} {146 0 0 0-4439 {}} {130 0 0 0-4440 {}} {146 0 0 0-4441 {}} {130 0 0 0-4442 {}} {146 0 0 0-4443 {}} {130 0 0 0-4444 {}}} CYCLES {}}
set a(0-4429) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1502 LOC {236 1.0 270 0.0 270 0.0 272 0.8291185999999999} PREDS {{146 0 0 0-4428 {}} {130 0 0 0-2957 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4430 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4430) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1503 LOC {264 1.0 270 0.9415 270 1.0 271 0.006249937500000025 273 0.006249937500000025} PREDS {{774 0 0 0-4430 {}} {259 0 1.564 0-4429 {}} {130 0 0 0-4428 {}} {258 0 1.564 0-4426 {}} {130 0 0 0-2957 {}} {258 0 0 0-4378 {}} {256 0 0 0-4316 {}} {256 0 0 0-4252 {}} {258 0 0 0-4218 {}} {258 0 0 0-4166 {}} {256 0 0 0-4101 {}} {256 0 0 0-4021 {}} {258 0 0 0-3984 {}} {258 0 0 0-3932 {}} {256 0 0 0-3870 {}} {256 0 0 0-3806 {}} {258 0 0 0-3772 {}} {258 0 0 0-3720 {}} {256 0 0 0-3655 {}} {256 0 0 0-3583 {}} {258 0 0 0-3546 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}} {774 0 0 0-4604 {}} {772 0 0 0-4539 {}} {772 0 0 0-4467 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {774 0 1.564 0-3583 {}} {774 0 1.564 0-3655 {}} {774 0 0 0-3720 {}} {774 0 0 0-3772 {}} {774 0 1.564 0-3806 {}} {774 0 1.564 0-3870 {}} {774 0 0 0-3932 {}} {774 0 0 0-3984 {}} {774 0 1.564 0-4021 {}} {774 0 1.564 0-4101 {}} {774 0 0 0-4166 {}} {774 0 0 0-4218 {}} {774 0 1.564 0-4252 {}} {774 0 1.564 0-4316 {}} {774 0 0 0-4378 {}} {774 0 0 0-4430 {}} {130 0 0 0-4454 {}} {258 0 1.564 0-4467 {}} {258 0 1.564 0-4539 {}} {258 0 0 0-4604 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-4431) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1504 LOC {236 1.0 270 0.0 270 0.0 272 0.8291185999999999} PREDS {{146 0 0 0-4428 {}} {130 0 0 0-2957 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4432 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4432) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1505 LOC {264 1.0 270 0.9415 270 1.0 271 0.006249937500000025 273 0.006249937500000025} PREDS {{774 0 0 0-4432 {}} {259 0 1.564 0-4431 {}} {130 0 0 0-4428 {}} {258 0 1.564 0-4426 {}} {130 0 0 0-2957 {}} {258 0 0 0-4380 {}} {256 0 0 0-4318 {}} {256 0 0 0-4254 {}} {258 0 0 0-4220 {}} {258 0 0 0-4168 {}} {256 0 0 0-4103 {}} {256 0 0 0-4023 {}} {258 0 0 0-3986 {}} {258 0 0 0-3934 {}} {256 0 0 0-3872 {}} {256 0 0 0-3808 {}} {258 0 0 0-3774 {}} {258 0 0 0-3722 {}} {256 0 0 0-3657 {}} {256 0 0 0-3585 {}} {258 0 0 0-3548 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}} {774 0 0 0-4606 {}} {772 0 0 0-4541 {}} {772 0 0 0-4469 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {774 0 1.564 0-3585 {}} {774 0 1.564 0-3657 {}} {774 0 0 0-3722 {}} {774 0 0 0-3774 {}} {774 0 1.564 0-3808 {}} {774 0 1.564 0-3872 {}} {774 0 0 0-3934 {}} {774 0 0 0-3986 {}} {774 0 1.564 0-4023 {}} {774 0 1.564 0-4103 {}} {774 0 0 0-4168 {}} {774 0 0 0-4220 {}} {774 0 1.564 0-4254 {}} {774 0 1.564 0-4318 {}} {774 0 0 0-4380 {}} {774 0 0 0-4432 {}} {130 0 0 0-4454 {}} {258 0 1.564 0-4469 {}} {258 0 1.564 0-4541 {}} {258 0 0 0-4606 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-4433) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1506 LOC {236 1.0 270 0.0 270 0.0 272 0.8291185999999999} PREDS {{146 0 0 0-4428 {}} {130 0 0 0-2957 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4434 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4434) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1507 LOC {264 1.0 270 0.9415 270 1.0 271 0.006249937500000025 273 0.006249937500000025} PREDS {{774 0 0 0-4434 {}} {259 0 1.564 0-4433 {}} {130 0 0 0-4428 {}} {258 0 1.564 0-4426 {}} {130 0 0 0-2957 {}} {258 0 0 0-4382 {}} {256 0 0 0-4320 {}} {256 0 0 0-4256 {}} {258 0 0 0-4222 {}} {258 0 0 0-4170 {}} {256 0 0 0-4105 {}} {256 0 0 0-4025 {}} {258 0 0 0-3988 {}} {258 0 0 0-3936 {}} {256 0 0 0-3874 {}} {256 0 0 0-3810 {}} {258 0 0 0-3776 {}} {258 0 0 0-3724 {}} {256 0 0 0-3659 {}} {256 0 0 0-3587 {}} {258 0 0 0-3550 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}} {774 0 0 0-4608 {}} {772 0 0 0-4543 {}} {772 0 0 0-4471 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {774 0 1.564 0-3587 {}} {774 0 1.564 0-3659 {}} {774 0 0 0-3724 {}} {774 0 0 0-3776 {}} {774 0 1.564 0-3810 {}} {774 0 1.564 0-3874 {}} {774 0 0 0-3936 {}} {774 0 0 0-3988 {}} {774 0 1.564 0-4025 {}} {774 0 1.564 0-4105 {}} {774 0 0 0-4170 {}} {774 0 0 0-4222 {}} {774 0 1.564 0-4256 {}} {774 0 1.564 0-4320 {}} {774 0 0 0-4382 {}} {774 0 0 0-4434 {}} {130 0 0 0-4454 {}} {258 0 1.564 0-4471 {}} {258 0 1.564 0-4543 {}} {258 0 0 0-4608 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-4435) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1508 LOC {236 1.0 270 0.0 270 0.0 272 0.8291185999999999} PREDS {{146 0 0 0-4428 {}} {130 0 0 0-2957 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4436 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4436) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1509 LOC {264 1.0 270 0.9415 270 1.0 271 0.006249937500000025 273 0.006249937500000025} PREDS {{774 0 0 0-4436 {}} {259 0 1.564 0-4435 {}} {130 0 0 0-4428 {}} {258 0 1.564 0-4426 {}} {130 0 0 0-2957 {}} {258 0 0 0-4384 {}} {256 0 0 0-4322 {}} {256 0 0 0-4258 {}} {258 0 0 0-4224 {}} {258 0 0 0-4172 {}} {256 0 0 0-4107 {}} {256 0 0 0-4027 {}} {258 0 0 0-3990 {}} {258 0 0 0-3938 {}} {256 0 0 0-3876 {}} {256 0 0 0-3812 {}} {258 0 0 0-3778 {}} {258 0 0 0-3726 {}} {256 0 0 0-3661 {}} {256 0 0 0-3589 {}} {258 0 0 0-3552 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}} {774 0 0 0-4610 {}} {772 0 0 0-4545 {}} {772 0 0 0-4473 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {774 0 1.564 0-3589 {}} {774 0 1.564 0-3661 {}} {774 0 0 0-3726 {}} {774 0 0 0-3778 {}} {774 0 1.564 0-3812 {}} {774 0 1.564 0-3876 {}} {774 0 0 0-3938 {}} {774 0 0 0-3990 {}} {774 0 1.564 0-4027 {}} {774 0 1.564 0-4107 {}} {774 0 0 0-4172 {}} {774 0 0 0-4224 {}} {774 0 1.564 0-4258 {}} {774 0 1.564 0-4322 {}} {774 0 0 0-4384 {}} {774 0 0 0-4436 {}} {130 0 0 0-4454 {}} {258 0 1.564 0-4473 {}} {258 0 1.564 0-4545 {}} {258 0 0 0-4610 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-4437) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1510 LOC {236 1.0 270 0.0 270 0.0 272 0.8291185999999999} PREDS {{146 0 0 0-4428 {}} {130 0 0 0-2957 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4438 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4438) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1511 LOC {264 1.0 270 0.9415 270 1.0 271 0.006249937500000025 273 0.006249937500000025} PREDS {{774 0 0 0-4438 {}} {259 0 1.564 0-4437 {}} {130 0 0 0-4428 {}} {258 0 1.564 0-4426 {}} {130 0 0 0-2957 {}} {258 0 0 0-4386 {}} {256 0 0 0-4324 {}} {256 0 0 0-4260 {}} {258 0 0 0-4226 {}} {258 0 0 0-4174 {}} {256 0 0 0-4109 {}} {256 0 0 0-4029 {}} {258 0 0 0-3992 {}} {258 0 0 0-3940 {}} {256 0 0 0-3878 {}} {256 0 0 0-3814 {}} {258 0 0 0-3780 {}} {258 0 0 0-3728 {}} {256 0 0 0-3663 {}} {256 0 0 0-3591 {}} {258 0 0 0-3554 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}} {774 0 0 0-4612 {}} {772 0 0 0-4547 {}} {772 0 0 0-4475 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {774 0 1.564 0-3591 {}} {774 0 1.564 0-3663 {}} {774 0 0 0-3728 {}} {774 0 0 0-3780 {}} {774 0 1.564 0-3814 {}} {774 0 1.564 0-3878 {}} {774 0 0 0-3940 {}} {774 0 0 0-3992 {}} {774 0 1.564 0-4029 {}} {774 0 1.564 0-4109 {}} {774 0 0 0-4174 {}} {774 0 0 0-4226 {}} {774 0 1.564 0-4260 {}} {774 0 1.564 0-4324 {}} {774 0 0 0-4386 {}} {774 0 0 0-4438 {}} {130 0 0 0-4454 {}} {258 0 1.564 0-4475 {}} {258 0 1.564 0-4547 {}} {258 0 0 0-4612 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-4439) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1512 LOC {236 1.0 270 0.0 270 0.0 272 0.8291185999999999} PREDS {{146 0 0 0-4428 {}} {130 0 0 0-2957 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4440 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4440) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1513 LOC {264 1.0 270 0.9415 270 1.0 271 0.006249937500000025 273 0.006249937500000025} PREDS {{774 0 0 0-4440 {}} {259 0 1.564 0-4439 {}} {130 0 0 0-4428 {}} {258 0 1.564 0-4426 {}} {130 0 0 0-2957 {}} {258 0 0 0-4388 {}} {256 0 0 0-4326 {}} {256 0 0 0-4262 {}} {258 0 0 0-4228 {}} {258 0 0 0-4176 {}} {256 0 0 0-4111 {}} {256 0 0 0-4031 {}} {258 0 0 0-3994 {}} {258 0 0 0-3942 {}} {256 0 0 0-3880 {}} {256 0 0 0-3816 {}} {258 0 0 0-3782 {}} {258 0 0 0-3730 {}} {256 0 0 0-3665 {}} {256 0 0 0-3593 {}} {258 0 0 0-3556 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}} {774 0 0 0-4614 {}} {772 0 0 0-4549 {}} {772 0 0 0-4477 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {774 0 1.564 0-3593 {}} {774 0 1.564 0-3665 {}} {774 0 0 0-3730 {}} {774 0 0 0-3782 {}} {774 0 1.564 0-3816 {}} {774 0 1.564 0-3880 {}} {774 0 0 0-3942 {}} {774 0 0 0-3994 {}} {774 0 1.564 0-4031 {}} {774 0 1.564 0-4111 {}} {774 0 0 0-4176 {}} {774 0 0 0-4228 {}} {774 0 1.564 0-4262 {}} {774 0 1.564 0-4326 {}} {774 0 0 0-4388 {}} {774 0 0 0-4440 {}} {130 0 0 0-4454 {}} {258 0 1.564 0-4477 {}} {258 0 1.564 0-4549 {}} {258 0 0 0-4614 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-4441) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1514 LOC {236 1.0 270 0.0 270 0.0 272 0.8291185999999999} PREDS {{146 0 0 0-4428 {}} {130 0 0 0-2957 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4442 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4442) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1515 LOC {264 1.0 270 0.9415 270 1.0 271 0.006249937500000025 273 0.006249937500000025} PREDS {{774 0 0 0-4442 {}} {259 0 1.564 0-4441 {}} {130 0 0 0-4428 {}} {258 0 1.564 0-4426 {}} {130 0 0 0-2957 {}} {258 0 0 0-4390 {}} {256 0 0 0-4328 {}} {256 0 0 0-4264 {}} {258 0 0 0-4230 {}} {258 0 0 0-4178 {}} {256 0 0 0-4113 {}} {256 0 0 0-4033 {}} {258 0 0 0-3996 {}} {258 0 0 0-3944 {}} {256 0 0 0-3882 {}} {256 0 0 0-3818 {}} {258 0 0 0-3784 {}} {258 0 0 0-3732 {}} {256 0 0 0-3667 {}} {256 0 0 0-3595 {}} {258 0 0 0-3558 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}} {774 0 0 0-4616 {}} {772 0 0 0-4551 {}} {772 0 0 0-4479 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {774 0 1.564 0-3595 {}} {774 0 1.564 0-3667 {}} {774 0 0 0-3732 {}} {774 0 0 0-3784 {}} {774 0 1.564 0-3818 {}} {774 0 1.564 0-3882 {}} {774 0 0 0-3944 {}} {774 0 0 0-3996 {}} {774 0 1.564 0-4033 {}} {774 0 1.564 0-4113 {}} {774 0 0 0-4178 {}} {774 0 0 0-4230 {}} {774 0 1.564 0-4264 {}} {774 0 1.564 0-4328 {}} {774 0 0 0-4390 {}} {774 0 0 0-4442 {}} {130 0 0 0-4454 {}} {258 0 1.564 0-4479 {}} {258 0 1.564 0-4551 {}} {258 0 0 0-4616 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-4443) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#6)(9-3)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1516 LOC {236 1.0 270 0.0 270 0.0 272 0.8291185999999999} PREDS {{146 0 0 0-4428 {}} {130 0 0 0-2957 {}} {258 0 0 0-4312 {}}} SUCCS {{259 0 1.564 0-4444 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4444) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1517 LOC {264 1.0 270 0.9415 270 1.0 271 0.006249937500000025 273 0.006249937500000025} PREDS {{774 0 0 0-4444 {}} {259 0 1.564 0-4443 {}} {130 0 0 0-4428 {}} {258 0 1.564 0-4426 {}} {130 0 0 0-2957 {}} {258 0 0 0-4392 {}} {256 0 0 0-4330 {}} {256 0 0 0-4266 {}} {258 0 0 0-4232 {}} {258 0 0 0-4180 {}} {256 0 0 0-4115 {}} {256 0 0 0-4035 {}} {258 0 0 0-3998 {}} {258 0 0 0-3946 {}} {256 0 0 0-3884 {}} {256 0 0 0-3820 {}} {258 0 0 0-3786 {}} {258 0 0 0-3734 {}} {256 0 0 0-3669 {}} {256 0 0 0-3597 {}} {258 0 0 0-3560 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}} {774 0 0 0-4618 {}} {772 0 0 0-4553 {}} {772 0 0 0-4481 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {774 0 1.564 0-3597 {}} {774 0 1.564 0-3669 {}} {774 0 0 0-3734 {}} {774 0 0 0-3786 {}} {774 0 1.564 0-3820 {}} {774 0 1.564 0-3884 {}} {774 0 0 0-3946 {}} {774 0 0 0-3998 {}} {774 0 1.564 0-4035 {}} {774 0 1.564 0-4115 {}} {774 0 0 0-4180 {}} {774 0 0 0-4232 {}} {774 0 1.564 0-4266 {}} {774 0 1.564 0-4330 {}} {774 0 0 0-4392 {}} {774 0 0 0-4444 {}} {130 0 0 0-4454 {}} {258 0 1.564 0-4481 {}} {258 0 1.564 0-4553 {}} {258 0 0 0-4618 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-4445) {AREA_SCORE {} NAME COMP_LOOP-7:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1518 LOC {236 1.0 243 0.9516125999999999 243 0.9516125999999999 287 0.9516125999999999} PREDS {{130 0 0 0-2957 {}}} SUCCS {{259 0 0 0-4446 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4446) {AREA_SCORE {} NAME COMP_LOOP-7:operator>><64,false>:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1519 LOC {236 1.0 243 0.9516125999999999 243 0.9516125999999999 287 0.9516125999999999} PREDS {{259 0 0 0-4445 {}} {130 0 0 0-2957 {}}} SUCCS {{259 0 0 0-4447 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4447) {AREA_SCORE {} NAME COMP_LOOP-7:operator>><64,false>:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1520 LOC {236 1.0 243 0.9516125999999999 243 0.9516125999999999 287 0.9516125999999999} PREDS {{259 0 0 0-4446 {}} {130 0 0 0-2957 {}}} SUCCS {{258 0 0 0-4451 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4448) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1521 LOC {236 1.0 243 0.0 243 0.0 243 0.0 287 0.9516125999999999} PREDS {{130 0 0 0-2957 {}} {774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4449 {}} {130 0 0 0-4454 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4449) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1522 LOC {236 1.0 243 0.0 243 0.0 287 0.9516125999999999} PREDS {{259 0 0 0-4448 {}} {130 0 0 0-2957 {}}} SUCCS {{259 0 0 0-4450 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4450) {AREA_SCORE {} NAME operator<<64,false>:conc#6 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1523 LOC {236 1.0 243 0.9516125999999999 243 0.9516125999999999 287 0.9516125999999999} PREDS {{259 0 0 0-4449 {}} {130 0 0 0-2957 {}}} SUCCS {{259 0 0 0-4451 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4451) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-7:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1524 LOC {237 0.0 243 0.9516125999999999 243 0.9516125999999999 243 0.9999999573717948 287 0.9999999573717948} PREDS {{259 0 0 0-4450 {}} {258 0 0 0-4447 {}} {130 0 0 0-2957 {}}} SUCCS {{259 0 0 0-4452 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4452) {AREA_SCORE {} NAME COMP_LOOP-7:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1525 LOC {237 0.0483874 243 1.0 243 1.0 287 1.0} PREDS {{259 0 0 0-4451 {}} {130 0 0 0-2957 {}}} SUCCS {{259 0 0 0-4453 {}} {130 0 0 0-4454 {}}} CYCLES {}}
set a(0-4453) {AREA_SCORE {} NAME COMP_LOOP-7:not#1 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1526 LOC {237 0.0483874 271 1.0 271 1.0 287 1.0} PREDS {{259 0 0 0-4452 {}} {130 0 0 0-2957 {}}} SUCCS {{259 0 0 0-4454 {}}} CYCLES {}}
set a(0-4454) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1527 LOC {265 0.0062499999999999995 271 1.0 271 1.0 287 1.0} PREDS {{259 0 0 0-4453 {}} {130 0 0 0-4452 {}} {130 0 0 0-4451 {}} {130 0 0 0-4450 {}} {130 0 0 0-4449 {}} {130 0 0 0-4448 {}} {130 0 0 0-4447 {}} {130 0 0 0-4446 {}} {130 0 0 0-4445 {}} {130 0 0 0-4444 {}} {130 0 0 0-4443 {}} {130 0 0 0-4442 {}} {130 0 0 0-4441 {}} {130 0 0 0-4440 {}} {130 0 0 0-4439 {}} {130 0 0 0-4438 {}} {130 0 0 0-4437 {}} {130 0 0 0-4436 {}} {130 0 0 0-4435 {}} {130 0 0 0-4434 {}} {130 0 0 0-4433 {}} {130 0 0 0-4432 {}} {130 0 0 0-4431 {}} {130 0 0 0-4430 {}} {130 0 0 0-4429 {}} {130 0 0 0-4427 {}} {130 0 0 0-4426 {}} {130 0 0 0-4424 {}} {130 0 0 0-4423 {}} {130 0 0 0-4422 {}} {130 0 0 0-4421 {}} {130 0 0 0-4420 {}} {130 0 0 0-4418 {}} {130 0 0 0-4417 {}} {130 0 0 0-4416 {}} {130 0 0 0-4415 {}} {130 0 0 0-2957 {}}} SUCCS {{128 0 0 0-4604 {}} {128 0 0 0-4606 {}} {128 0 0 0-4608 {}} {128 0 0 0-4610 {}} {128 0 0 0-4612 {}} {128 0 0 0-4614 {}} {128 0 0 0-4616 {}} {128 0 0 0-4618 {}} {128 0 0 0-4622 {}} {128 0 0 0-4623 {}} {128 0 0 0-4624 {}} {64 0 0 0-2958 {}}} CYCLES {}}
set a(0-4455) {AREA_SCORE {} NAME COMP_LOOP:asn#105 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1528 LOC {0 1.0 1 0.0 1 0.0 1 0.0 273 0.7945032249999999} PREDS {} SUCCS {{259 0 0 0-4456 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4456) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(9-1)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1529 LOC {0 1.0 1 0.0 1 0.0 273 0.7945032249999999} PREDS {{259 0 0 0-4455 {}}} SUCCS {{258 0 0 0-4460 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4457) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1530 LOC {0 1.0 1 0.0 1 0.0 1 0.0 273 0.7945032249999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4458 {}} {130 0 0 0-2958 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4458) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1531 LOC {0 1.0 1 0.0 1 0.0 273 0.7945032249999999} PREDS {{259 0 0 0-4457 {}}} SUCCS {{259 0 0 0-4459 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4459) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1532 LOC {0 1.0 1 0.965384625 1 0.965384625 273 0.7945032249999999} PREDS {{259 0 0 0-4458 {}}} SUCCS {{259 0 0 0-4460 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4460) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 2 NAME COMP_LOOP:acc#9 TYPE ACCU DELAY {0.55 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1533 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 273 0.8291185471153846} PREDS {{259 0 0 0-4459 {}} {258 0 0 0-4456 {}}} SUCCS {{259 0 0 0-4461 {}} {258 0 0 0-4466 {}} {258 0 0 0-4468 {}} {258 0 0 0-4470 {}} {258 0 0 0-4472 {}} {258 0 0 0-4474 {}} {258 0 0 0-4476 {}} {258 0 0 0-4478 {}} {258 0 0 0-4480 {}} {258 0 0 0-4482 {}} {258 0 0 0-4483 {}} {258 0 0 0-4489 {}} {258 0 0 0-4490 {}} {258 0 0 0-4493 {}} {258 0 0 0-4494 {}} {258 0 0 0-4499 {}} {258 0 0 0-4502 {}} {258 0 0 0-4505 {}} {258 0 0 0-4506 {}} {258 0 0 0-4511 {}} {258 0 0 0-4514 {}} {258 0 0 0-4517 {}} {258 0 0 0-4518 {}} {258 0 0 0-4523 {}} {258 0 0 0-4524 {}} {258 0 0 0-4598 {}} {258 0 0 0-4603 {}} {258 0 0 0-4605 {}} {258 0 0 0-4607 {}} {258 0 0 0-4609 {}} {258 0 0 0-4611 {}} {258 0 0 0-4613 {}} {258 0 0 0-4615 {}} {258 0 0 0-4617 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4461) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1534 LOC {1 0.034615375 1 1.0 1 1.0 273 0.8291185999999999} PREDS {{259 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4464 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4462) {AREA_SCORE {} NAME COMP_LOOP:asn#106 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1535 LOC {0 1.0 1 0.0 1 0.0 1 0.0 273 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-4463 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4463) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#52 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1536 LOC {0 1.0 1 0.0 1 0.0 273 0.8291185999999999} PREDS {{259 0 0 0-4462 {}}} SUCCS {{259 0 0 0-4464 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4464) {AREA_SCORE {} NAME COMP_LOOP:conc#190 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1537 LOC {1 0.034615375 1 1.0 1 1.0 273 0.8291185999999999} PREDS {{259 0 0 0-4463 {}} {258 0 0 0-4461 {}}} SUCCS {{259 0 0 0-4465 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4465) {AREA_SCORE {} NAME COMP_LOOP:switch#12 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1538 LOC {1 0.034615375 1 1.0 1 1.0 273 0.8291185999999999} PREDS {{259 0 0 0-4464 {}}} SUCCS {{146 0 0 0-4466 {}} {146 0 0 0-4467 {}} {146 0 0 0-4468 {}} {146 0 0 0-4469 {}} {146 0 0 0-4470 {}} {146 0 0 0-4471 {}} {146 0 0 0-4472 {}} {146 0 0 0-4473 {}} {146 0 0 0-4474 {}} {146 0 0 0-4475 {}} {146 0 0 0-4476 {}} {146 0 0 0-4477 {}} {146 0 0 0-4478 {}} {146 0 0 0-4479 {}} {146 0 0 0-4480 {}} {146 0 0 0-4481 {}}} CYCLES {}}
set a(0-4466) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1539 LOC {1 0.034615375 271 0.0 271 0.0 273 0.8291185999999999} PREDS {{146 0 0 0-4465 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4467 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4467) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1540 LOC {265 1.0 271 0.9415 271 1.0 272 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4466 {}} {146 0 0 0-4465 {}} {258 0 1.564 0-4430 {}} {258 0 1.564 0-4378 {}} {258 0 1.564 0-4218 {}} {258 0 1.564 0-4166 {}} {258 0 1.564 0-3984 {}} {258 0 1.564 0-3932 {}} {258 0 1.564 0-3772 {}} {258 0 1.564 0-3720 {}} {258 0 1.564 0-3546 {}} {258 0 1.564 0-3494 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {772 0 0 0-3494 {}} {772 0 0 0-3546 {}} {772 0 0 0-3720 {}} {772 0 0 0-3772 {}} {772 0 0 0-3932 {}} {772 0 0 0-3984 {}} {772 0 0 0-4166 {}} {772 0 0 0-4218 {}} {772 0 0 0-4378 {}} {772 0 0 0-4430 {}} {258 0 0 0-4528 {}} {256 0 0 0-4604 {}} {130 0 0 0-2958 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-4468) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1541 LOC {1 0.034615375 271 0.0 271 0.0 273 0.8291185999999999} PREDS {{146 0 0 0-4465 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4469 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4469) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1542 LOC {265 1.0 271 0.9415 271 1.0 272 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4468 {}} {146 0 0 0-4465 {}} {258 0 1.564 0-4432 {}} {258 0 1.564 0-4380 {}} {258 0 1.564 0-4220 {}} {258 0 1.564 0-4168 {}} {258 0 1.564 0-3986 {}} {258 0 1.564 0-3934 {}} {258 0 1.564 0-3774 {}} {258 0 1.564 0-3722 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {772 0 0 0-3496 {}} {772 0 0 0-3548 {}} {772 0 0 0-3722 {}} {772 0 0 0-3774 {}} {772 0 0 0-3934 {}} {772 0 0 0-3986 {}} {772 0 0 0-4168 {}} {772 0 0 0-4220 {}} {772 0 0 0-4380 {}} {772 0 0 0-4432 {}} {258 0 0 0-4528 {}} {256 0 0 0-4606 {}} {130 0 0 0-2958 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-4470) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1543 LOC {1 0.034615375 271 0.0 271 0.0 273 0.8291185999999999} PREDS {{146 0 0 0-4465 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4471 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4471) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1544 LOC {265 1.0 271 0.9415 271 1.0 272 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4470 {}} {146 0 0 0-4465 {}} {258 0 1.564 0-4434 {}} {258 0 1.564 0-4382 {}} {258 0 1.564 0-4222 {}} {258 0 1.564 0-4170 {}} {258 0 1.564 0-3988 {}} {258 0 1.564 0-3936 {}} {258 0 1.564 0-3776 {}} {258 0 1.564 0-3724 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {772 0 0 0-3498 {}} {772 0 0 0-3550 {}} {772 0 0 0-3724 {}} {772 0 0 0-3776 {}} {772 0 0 0-3936 {}} {772 0 0 0-3988 {}} {772 0 0 0-4170 {}} {772 0 0 0-4222 {}} {772 0 0 0-4382 {}} {772 0 0 0-4434 {}} {258 0 0 0-4528 {}} {256 0 0 0-4608 {}} {130 0 0 0-2958 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-4472) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1545 LOC {1 0.034615375 271 0.0 271 0.0 273 0.8291185999999999} PREDS {{146 0 0 0-4465 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4473 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4473) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1546 LOC {265 1.0 271 0.9415 271 1.0 272 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4472 {}} {146 0 0 0-4465 {}} {258 0 1.564 0-4436 {}} {258 0 1.564 0-4384 {}} {258 0 1.564 0-4224 {}} {258 0 1.564 0-4172 {}} {258 0 1.564 0-3990 {}} {258 0 1.564 0-3938 {}} {258 0 1.564 0-3778 {}} {258 0 1.564 0-3726 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {772 0 0 0-3500 {}} {772 0 0 0-3552 {}} {772 0 0 0-3726 {}} {772 0 0 0-3778 {}} {772 0 0 0-3938 {}} {772 0 0 0-3990 {}} {772 0 0 0-4172 {}} {772 0 0 0-4224 {}} {772 0 0 0-4384 {}} {772 0 0 0-4436 {}} {258 0 0 0-4528 {}} {256 0 0 0-4610 {}} {130 0 0 0-2958 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-4474) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1547 LOC {1 0.034615375 271 0.0 271 0.0 273 0.8291185999999999} PREDS {{146 0 0 0-4465 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4475 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4475) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1548 LOC {265 1.0 271 0.9415 271 1.0 272 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4474 {}} {146 0 0 0-4465 {}} {258 0 1.564 0-4438 {}} {258 0 1.564 0-4386 {}} {258 0 1.564 0-4226 {}} {258 0 1.564 0-4174 {}} {258 0 1.564 0-3992 {}} {258 0 1.564 0-3940 {}} {258 0 1.564 0-3780 {}} {258 0 1.564 0-3728 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {772 0 0 0-3502 {}} {772 0 0 0-3554 {}} {772 0 0 0-3728 {}} {772 0 0 0-3780 {}} {772 0 0 0-3940 {}} {772 0 0 0-3992 {}} {772 0 0 0-4174 {}} {772 0 0 0-4226 {}} {772 0 0 0-4386 {}} {772 0 0 0-4438 {}} {258 0 0 0-4528 {}} {256 0 0 0-4612 {}} {130 0 0 0-2958 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-4476) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1549 LOC {1 0.034615375 271 0.0 271 0.0 273 0.8291185999999999} PREDS {{146 0 0 0-4465 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4477 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4477) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1550 LOC {265 1.0 271 0.9415 271 1.0 272 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4476 {}} {146 0 0 0-4465 {}} {258 0 1.564 0-4440 {}} {258 0 1.564 0-4388 {}} {258 0 1.564 0-4228 {}} {258 0 1.564 0-4176 {}} {258 0 1.564 0-3994 {}} {258 0 1.564 0-3942 {}} {258 0 1.564 0-3782 {}} {258 0 1.564 0-3730 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {772 0 0 0-3504 {}} {772 0 0 0-3556 {}} {772 0 0 0-3730 {}} {772 0 0 0-3782 {}} {772 0 0 0-3942 {}} {772 0 0 0-3994 {}} {772 0 0 0-4176 {}} {772 0 0 0-4228 {}} {772 0 0 0-4388 {}} {772 0 0 0-4440 {}} {258 0 0 0-4528 {}} {256 0 0 0-4614 {}} {130 0 0 0-2958 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-4478) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1551 LOC {1 0.034615375 271 0.0 271 0.0 273 0.8291185999999999} PREDS {{146 0 0 0-4465 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4479 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4479) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1552 LOC {265 1.0 271 0.9415 271 1.0 272 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4478 {}} {146 0 0 0-4465 {}} {258 0 1.564 0-4442 {}} {258 0 1.564 0-4390 {}} {258 0 1.564 0-4230 {}} {258 0 1.564 0-4178 {}} {258 0 1.564 0-3996 {}} {258 0 1.564 0-3944 {}} {258 0 1.564 0-3784 {}} {258 0 1.564 0-3732 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {772 0 0 0-3506 {}} {772 0 0 0-3558 {}} {772 0 0 0-3732 {}} {772 0 0 0-3784 {}} {772 0 0 0-3944 {}} {772 0 0 0-3996 {}} {772 0 0 0-4178 {}} {772 0 0 0-4230 {}} {772 0 0 0-4390 {}} {772 0 0 0-4442 {}} {258 0 0 0-4528 {}} {256 0 0 0-4616 {}} {130 0 0 0-2958 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-4480) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1553 LOC {1 0.034615375 271 0.0 271 0.0 273 0.8291185999999999} PREDS {{146 0 0 0-4465 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4481 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4481) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1554 LOC {265 1.0 271 0.9415 271 1.0 272 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4480 {}} {146 0 0 0-4465 {}} {258 0 1.564 0-4444 {}} {258 0 1.564 0-4392 {}} {258 0 1.564 0-4232 {}} {258 0 1.564 0-4180 {}} {258 0 1.564 0-3998 {}} {258 0 1.564 0-3946 {}} {258 0 1.564 0-3786 {}} {258 0 1.564 0-3734 {}} {258 0 1.564 0-3560 {}} {258 0 1.564 0-3508 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {772 0 0 0-3508 {}} {772 0 0 0-3560 {}} {772 0 0 0-3734 {}} {772 0 0 0-3786 {}} {772 0 0 0-3946 {}} {772 0 0 0-3998 {}} {772 0 0 0-4180 {}} {772 0 0 0-4232 {}} {772 0 0 0-4392 {}} {772 0 0 0-4444 {}} {258 0 0 0-4528 {}} {256 0 0 0-4618 {}} {130 0 0 0-2958 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-4482) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1555 LOC {1 0.034615375 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4486 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4483) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1556 LOC {1 0.034615375 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4486 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4484) {AREA_SCORE {} NAME COMP_LOOP:asn#107 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1557 LOC {0 1.0 4 0.0 4 0.0 4 0.0 274 0.5036969} PREDS {} SUCCS {{259 0 0 0-4485 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4485) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#55 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1558 LOC {0 1.0 4 0.0 4 0.0 274 0.5036969} PREDS {{259 0 0 0-4484 {}}} SUCCS {{259 0 0 0-4486 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4486) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#24 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1559 LOC {1 0.034615375 4 0.0 4 0.0 274 0.5036969} PREDS {{259 0 0 0-4485 {}} {258 0 0 0-4483 {}} {258 0 0 0-4482 {}}} SUCCS {{258 0 0 0-4528 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4487) {AREA_SCORE {} NAME COMP_LOOP:asn#108 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1560 LOC {0 1.0 272 0.0 272 0.0 272 0.0 274 0.5036969} PREDS {} SUCCS {{259 0 0 0-4488 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4488) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#56 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1561 LOC {0 1.0 272 0.0 272 0.0 274 0.5036969} PREDS {{259 0 0 0-4487 {}}} SUCCS {{258 0 0 0-4492 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4489) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1562 LOC {1 0.034615375 272 0.0 272 0.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4491 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4490) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1563 LOC {1 0.034615375 272 0.0 272 0.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{259 0 0 0-4491 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4491) {AREA_SCORE {} NAME COMP_LOOP:nor#73 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1564 LOC {1 0.034615375 272 0.0 272 0.0 274 0.5036969} PREDS {{259 0 0 0-4490 {}} {258 0 0 0-4489 {}}} SUCCS {{259 0 0 0-4492 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4492) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#168 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1565 LOC {1 0.034615375 272 0.0 272 0.0 274 0.5036969} PREDS {{259 0 0 0-4491 {}} {258 0 0 0-4488 {}}} SUCCS {{258 0 0 0-4528 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4493) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1566 LOC {1 0.034615375 272 0.0 272 0.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4498 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4494) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1567 LOC {1 0.034615375 272 0.0 272 0.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4497 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4495) {AREA_SCORE {} NAME COMP_LOOP:asn#109 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1568 LOC {0 1.0 272 0.0 272 0.0 272 0.0 274 0.5036969} PREDS {} SUCCS {{259 0 0 0-4496 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4496) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#61 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1569 LOC {0 1.0 272 0.0 272 0.0 274 0.5036969} PREDS {{259 0 0 0-4495 {}}} SUCCS {{259 0 0 0-4497 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4497) {AREA_SCORE {} NAME COMP_LOOP:nor#74 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1570 LOC {1 0.034615375 272 0.0 272 0.0 274 0.5036969} PREDS {{259 0 0 0-4496 {}} {258 0 0 0-4494 {}}} SUCCS {{259 0 0 0-4498 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4498) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#169 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1571 LOC {1 0.034615375 272 0.0 272 0.0 274 0.5036969} PREDS {{259 0 0 0-4497 {}} {258 0 0 0-4493 {}}} SUCCS {{258 0 0 0-4528 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4499) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1572 LOC {1 0.034615375 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4504 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4500) {AREA_SCORE {} NAME COMP_LOOP:asn#110 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1573 LOC {0 1.0 3 0.0 3 0.0 3 0.0 274 0.5036969} PREDS {} SUCCS {{259 0 0 0-4501 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4501) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#63 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1574 LOC {0 1.0 3 0.0 3 0.0 274 0.5036969} PREDS {{259 0 0 0-4500 {}}} SUCCS {{258 0 0 0-4504 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4502) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1575 LOC {1 0.034615375 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{259 0 0 0-4503 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4503) {AREA_SCORE {} NAME COMP_LOOP:not#104 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1576 LOC {1 0.034615375 1 1.0 1 1.0 274 0.5036969} PREDS {{259 0 0 0-4502 {}}} SUCCS {{259 0 0 0-4504 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4504) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#170 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1577 LOC {1 0.034615375 3 0.0 3 0.0 274 0.5036969} PREDS {{259 0 0 0-4503 {}} {258 0 0 0-4501 {}} {258 0 0 0-4499 {}}} SUCCS {{258 0 0 0-4528 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4505) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1578 LOC {1 0.034615375 272 0.0 272 0.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4510 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4506) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1579 LOC {1 0.034615375 272 0.0 272 0.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4509 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4507) {AREA_SCORE {} NAME COMP_LOOP:asn#111 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1580 LOC {0 1.0 272 0.0 272 0.0 272 0.0 274 0.5036969} PREDS {} SUCCS {{259 0 0 0-4508 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4508) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#67 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1581 LOC {0 1.0 272 0.0 272 0.0 274 0.5036969} PREDS {{259 0 0 0-4507 {}}} SUCCS {{259 0 0 0-4509 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4509) {AREA_SCORE {} NAME COMP_LOOP:nor#75 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1582 LOC {1 0.034615375 272 0.0 272 0.0 274 0.5036969} PREDS {{259 0 0 0-4508 {}} {258 0 0 0-4506 {}}} SUCCS {{259 0 0 0-4510 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4510) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#171 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1583 LOC {1 0.034615375 272 0.0 272 0.0 274 0.5036969} PREDS {{259 0 0 0-4509 {}} {258 0 0 0-4505 {}}} SUCCS {{258 0 0 0-4528 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4511) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1584 LOC {1 0.034615375 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4516 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4512) {AREA_SCORE {} NAME COMP_LOOP:asn#112 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1585 LOC {0 1.0 5 0.0 5 0.0 5 0.0 274 0.5036969} PREDS {} SUCCS {{259 0 0 0-4513 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4513) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#69 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1586 LOC {0 1.0 5 0.0 5 0.0 274 0.5036969} PREDS {{259 0 0 0-4512 {}}} SUCCS {{258 0 0 0-4516 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4514) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1587 LOC {1 0.034615375 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{259 0 0 0-4515 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4515) {AREA_SCORE {} NAME COMP_LOOP:not#105 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1588 LOC {1 0.034615375 1 1.0 1 1.0 274 0.5036969} PREDS {{259 0 0 0-4514 {}}} SUCCS {{259 0 0 0-4516 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4516) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#172 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1589 LOC {1 0.034615375 5 0.0 5 0.0 274 0.5036969} PREDS {{259 0 0 0-4515 {}} {258 0 0 0-4513 {}} {258 0 0 0-4511 {}}} SUCCS {{258 0 0 0-4528 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4517) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1590 LOC {1 0.034615375 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4522 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4518) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1591 LOC {1 0.034615375 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4522 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4519) {AREA_SCORE {} NAME COMP_LOOP:asn#113 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1592 LOC {0 1.0 132 0.0 132 0.0 132 0.0 274 0.5036969} PREDS {} SUCCS {{259 0 0 0-4520 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4520) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#73 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1593 LOC {0 1.0 132 0.0 132 0.0 274 0.5036969} PREDS {{259 0 0 0-4519 {}}} SUCCS {{259 0 0 0-4521 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4521) {AREA_SCORE {} NAME COMP_LOOP:not#106 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1594 LOC {1 0.0 132 0.0 132 0.0 274 0.5036969} PREDS {{259 0 0 0-4520 {}}} SUCCS {{259 0 0 0-4522 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4522) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#173 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1595 LOC {1 0.034615375 132 0.0 132 0.0 274 0.5036969} PREDS {{259 0 0 0-4521 {}} {258 0 0 0-4518 {}} {258 0 0 0-4517 {}}} SUCCS {{258 0 0 0-4528 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4523) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1596 LOC {1 0.034615375 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4527 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4524) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#2.idiv(9:1))(1-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1597 LOC {1 0.034615375 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4527 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4525) {AREA_SCORE {} NAME COMP_LOOP:asn#114 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1598 LOC {0 1.0 65 0.0 65 0.0 65 0.0 274 0.5036969} PREDS {} SUCCS {{259 0 0 0-4526 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4526) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1599 LOC {0 1.0 65 0.0 65 0.0 274 0.5036969} PREDS {{259 0 0 0-4525 {}}} SUCCS {{259 0 0 0-4527 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4527) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#174 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1600 LOC {1 0.034615375 65 0.0 65 0.0 274 0.5036969} PREDS {{259 0 0 0-4526 {}} {258 0 0 0-4524 {}} {258 0 0 0-4523 {}}} SUCCS {{259 0 0 0-4528 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4528) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#12 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1601 LOC {266 0.094375 272 0.9511217999999999 272 0.9511217999999999 272 0.999999942628205 274 0.5525750426282051} PREDS {{259 0 0 0-4527 {}} {258 0 0 0-4522 {}} {258 0 0 0-4516 {}} {258 0 0 0-4510 {}} {258 0 0 0-4504 {}} {258 0 0 0-4498 {}} {258 0 0 0-4492 {}} {258 0 0 0-4486 {}} {258 0 0 0-4481 {}} {258 0 0 0-4479 {}} {258 0 0 0-4477 {}} {258 0 0 0-4475 {}} {258 0 0 0-4473 {}} {258 0 0 0-4471 {}} {258 0 0 0-4469 {}} {258 0 0 0-4467 {}} {258 0 0 0-3032 {}} {258 0 0 0-3031 {}} {258 0 0 0-3030 {}} {258 0 0 0-3029 {}} {258 0 0 0-3028 {}} {258 0 0 0-3027 {}} {258 0 0 0-3026 {}} {258 0 0 0-3025 {}}} SUCCS {{258 0 0 0-4593 {}} {130 0 0 0-2958 {}} {258 0 0 0-4642 {}}} CYCLES {}}
set a(0-4529) {AREA_SCORE {} NAME operator+<64,false>:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1602 LOC {0 1.0 1 0.0 1 0.0 1 0.0 273 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-4530 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4530) {AREA_SCORE {} NAME COMP_LOOP-7:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1603 LOC {0 1.0 1 0.0 1 0.0 273 0.7769290999999999} PREDS {{259 0 0 0-4529 {}}} SUCCS {{258 0 0 0-4535 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4531) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1604 LOC {0 1.0 1 0.0 1 0.0 1 0.0 273 0.7769290999999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4532 {}} {130 0 0 0-2958 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4532) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1605 LOC {0 1.0 1 0.0 1 0.0 273 0.7769290999999999} PREDS {{259 0 0 0-4531 {}}} SUCCS {{259 0 0 0-4533 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4533) {AREA_SCORE {} NAME COMP_LOOP:conc#31 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1606 LOC {0 1.0 1 0.9478105 1 0.9478105 273 0.7769290999999999} PREDS {{259 0 0 0-4532 {}}} SUCCS {{258 0 0 0-4535 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4534) {AREA_SCORE {} NAME COMP_LOOP-7:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1607 LOC {0 1.0 1 0.9478105 1 0.9478105 273 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-4535 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4535) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 8 NAME COMP_LOOP-7:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1608 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 273 0.8291185407051281} PREDS {{259 0 0 0-4534 {}} {258 0 0 0-4533 {}} {258 0 0 0-4530 {}}} SUCCS {{259 0 0 0-4536 {}} {258 0 0 0-4538 {}} {258 0 0 0-4540 {}} {258 0 0 0-4542 {}} {258 0 0 0-4544 {}} {258 0 0 0-4546 {}} {258 0 0 0-4548 {}} {258 0 0 0-4550 {}} {258 0 0 0-4552 {}} {258 0 0 0-4554 {}} {258 0 0 0-4555 {}} {258 0 0 0-4556 {}} {258 0 0 0-4558 {}} {258 0 0 0-4559 {}} {258 0 0 0-4560 {}} {258 0 0 0-4563 {}} {258 0 0 0-4564 {}} {258 0 0 0-4565 {}} {258 0 0 0-4568 {}} {258 0 0 0-4569 {}} {258 0 0 0-4570 {}} {258 0 0 0-4573 {}} {258 0 0 0-4574 {}} {258 0 0 0-4575 {}} {258 0 0 0-4578 {}} {258 0 0 0-4579 {}} {258 0 0 0-4580 {}} {258 0 0 0-4583 {}} {258 0 0 0-4584 {}} {258 0 0 0-4585 {}} {258 0 0 0-4588 {}} {258 0 0 0-4589 {}} {258 0 0 0-4590 {}} {130 0 0 0-2958 {}} {258 0 0 0-4653 {}} {258 0 0 0-4655 {}} {258 0 0 0-4657 {}} {258 0 0 0-4659 {}} {258 0 0 0-4661 {}} {258 0 0 0-4663 {}} {258 0 0 0-4665 {}} {258 0 0 0-4667 {}} {258 0 0 0-4669 {}}} CYCLES {}}
set a(0-4536) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1609 LOC {1 0.0521895 1 1.0 1 1.0 273 0.8291185999999999} PREDS {{259 0 0 0-4535 {}}} SUCCS {{259 0 0 0-4537 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4537) {AREA_SCORE {} NAME COMP_LOOP:switch#13 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1610 LOC {1 0.0521895 1 1.0 1 1.0 273 0.8291185999999999} PREDS {{259 0 0 0-4536 {}}} SUCCS {{146 0 0 0-4538 {}} {146 0 0 0-4539 {}} {146 0 0 0-4540 {}} {146 0 0 0-4541 {}} {146 0 0 0-4542 {}} {146 0 0 0-4543 {}} {146 0 0 0-4544 {}} {146 0 0 0-4545 {}} {146 0 0 0-4546 {}} {146 0 0 0-4547 {}} {146 0 0 0-4548 {}} {146 0 0 0-4549 {}} {146 0 0 0-4550 {}} {146 0 0 0-4551 {}} {146 0 0 0-4552 {}} {146 0 0 0-4553 {}}} CYCLES {}}
set a(0-4538) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1611 LOC {1 0.0521895 272 0.8291185999999999 272 0.8291185999999999 273 0.8291185999999999} PREDS {{146 0 0 0-4537 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4539 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4539) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1612 LOC {265 1.0 272 0.9415 272 1.0 273 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4538 {}} {146 0 0 0-4537 {}} {258 0 1.564 0-4430 {}} {258 0 1.564 0-4378 {}} {258 0 1.564 0-4218 {}} {258 0 1.564 0-4166 {}} {258 0 1.564 0-3984 {}} {258 0 1.564 0-3932 {}} {258 0 1.564 0-3772 {}} {258 0 1.564 0-3720 {}} {258 0 1.564 0-3546 {}} {258 0 1.564 0-3494 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}} {774 0 1.564 0-4656 {}} {774 0 1.564 0-4604 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {772 0 0 0-3494 {}} {772 0 0 0-3546 {}} {772 0 0 0-3720 {}} {772 0 0 0-3772 {}} {772 0 0 0-3932 {}} {772 0 0 0-3984 {}} {772 0 0 0-4166 {}} {772 0 0 0-4218 {}} {772 0 0 0-4378 {}} {772 0 0 0-4430 {}} {258 0 0 0-4592 {}} {256 0 0 0-4604 {}} {130 0 0 0-2958 {}} {256 0 0 0-4656 {}} {256 0 0 0-4815 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-4540) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1613 LOC {1 0.0521895 272 0.8291185999999999 272 0.8291185999999999 273 0.8291185999999999} PREDS {{146 0 0 0-4537 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4541 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4541) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1614 LOC {265 1.0 272 0.9415 272 1.0 273 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4540 {}} {146 0 0 0-4537 {}} {258 0 1.564 0-4432 {}} {258 0 1.564 0-4380 {}} {258 0 1.564 0-4220 {}} {258 0 1.564 0-4168 {}} {258 0 1.564 0-3986 {}} {258 0 1.564 0-3934 {}} {258 0 1.564 0-3774 {}} {258 0 1.564 0-3722 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}} {774 0 1.564 0-4658 {}} {774 0 1.564 0-4606 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {772 0 0 0-3496 {}} {772 0 0 0-3548 {}} {772 0 0 0-3722 {}} {772 0 0 0-3774 {}} {772 0 0 0-3934 {}} {772 0 0 0-3986 {}} {772 0 0 0-4168 {}} {772 0 0 0-4220 {}} {772 0 0 0-4380 {}} {772 0 0 0-4432 {}} {258 0 0 0-4592 {}} {256 0 0 0-4606 {}} {130 0 0 0-2958 {}} {256 0 0 0-4658 {}} {256 0 0 0-4817 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-4542) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1615 LOC {1 0.0521895 272 0.8291185999999999 272 0.8291185999999999 273 0.8291185999999999} PREDS {{146 0 0 0-4537 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4543 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4543) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1616 LOC {265 1.0 272 0.9415 272 1.0 273 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4542 {}} {146 0 0 0-4537 {}} {258 0 1.564 0-4434 {}} {258 0 1.564 0-4382 {}} {258 0 1.564 0-4222 {}} {258 0 1.564 0-4170 {}} {258 0 1.564 0-3988 {}} {258 0 1.564 0-3936 {}} {258 0 1.564 0-3776 {}} {258 0 1.564 0-3724 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}} {774 0 1.564 0-4660 {}} {774 0 1.564 0-4608 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {772 0 0 0-3498 {}} {772 0 0 0-3550 {}} {772 0 0 0-3724 {}} {772 0 0 0-3776 {}} {772 0 0 0-3936 {}} {772 0 0 0-3988 {}} {772 0 0 0-4170 {}} {772 0 0 0-4222 {}} {772 0 0 0-4382 {}} {772 0 0 0-4434 {}} {258 0 0 0-4592 {}} {256 0 0 0-4608 {}} {130 0 0 0-2958 {}} {256 0 0 0-4660 {}} {256 0 0 0-4819 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-4544) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1617 LOC {1 0.0521895 272 0.8291185999999999 272 0.8291185999999999 273 0.8291185999999999} PREDS {{146 0 0 0-4537 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4545 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4545) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1618 LOC {265 1.0 272 0.9415 272 1.0 273 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4544 {}} {146 0 0 0-4537 {}} {258 0 1.564 0-4436 {}} {258 0 1.564 0-4384 {}} {258 0 1.564 0-4224 {}} {258 0 1.564 0-4172 {}} {258 0 1.564 0-3990 {}} {258 0 1.564 0-3938 {}} {258 0 1.564 0-3778 {}} {258 0 1.564 0-3726 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}} {774 0 1.564 0-4662 {}} {774 0 1.564 0-4610 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {772 0 0 0-3500 {}} {772 0 0 0-3552 {}} {772 0 0 0-3726 {}} {772 0 0 0-3778 {}} {772 0 0 0-3938 {}} {772 0 0 0-3990 {}} {772 0 0 0-4172 {}} {772 0 0 0-4224 {}} {772 0 0 0-4384 {}} {772 0 0 0-4436 {}} {258 0 0 0-4592 {}} {256 0 0 0-4610 {}} {130 0 0 0-2958 {}} {256 0 0 0-4662 {}} {256 0 0 0-4821 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-4546) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1619 LOC {1 0.0521895 272 0.8291185999999999 272 0.8291185999999999 273 0.8291185999999999} PREDS {{146 0 0 0-4537 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4547 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4547) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1620 LOC {265 1.0 272 0.9415 272 1.0 273 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4546 {}} {146 0 0 0-4537 {}} {258 0 1.564 0-4438 {}} {258 0 1.564 0-4386 {}} {258 0 1.564 0-4226 {}} {258 0 1.564 0-4174 {}} {258 0 1.564 0-3992 {}} {258 0 1.564 0-3940 {}} {258 0 1.564 0-3780 {}} {258 0 1.564 0-3728 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}} {774 0 1.564 0-4664 {}} {774 0 1.564 0-4612 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {772 0 0 0-3502 {}} {772 0 0 0-3554 {}} {772 0 0 0-3728 {}} {772 0 0 0-3780 {}} {772 0 0 0-3940 {}} {772 0 0 0-3992 {}} {772 0 0 0-4174 {}} {772 0 0 0-4226 {}} {772 0 0 0-4386 {}} {772 0 0 0-4438 {}} {258 0 0 0-4592 {}} {256 0 0 0-4612 {}} {130 0 0 0-2958 {}} {256 0 0 0-4664 {}} {256 0 0 0-4823 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-4548) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1621 LOC {1 0.0521895 272 0.8291185999999999 272 0.8291185999999999 273 0.8291185999999999} PREDS {{146 0 0 0-4537 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4549 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4549) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1622 LOC {265 1.0 272 0.9415 272 1.0 273 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4548 {}} {146 0 0 0-4537 {}} {258 0 1.564 0-4440 {}} {258 0 1.564 0-4388 {}} {258 0 1.564 0-4228 {}} {258 0 1.564 0-4176 {}} {258 0 1.564 0-3994 {}} {258 0 1.564 0-3942 {}} {258 0 1.564 0-3782 {}} {258 0 1.564 0-3730 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}} {774 0 1.564 0-4666 {}} {774 0 1.564 0-4614 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {772 0 0 0-3504 {}} {772 0 0 0-3556 {}} {772 0 0 0-3730 {}} {772 0 0 0-3782 {}} {772 0 0 0-3942 {}} {772 0 0 0-3994 {}} {772 0 0 0-4176 {}} {772 0 0 0-4228 {}} {772 0 0 0-4388 {}} {772 0 0 0-4440 {}} {258 0 0 0-4592 {}} {256 0 0 0-4614 {}} {130 0 0 0-2958 {}} {256 0 0 0-4666 {}} {256 0 0 0-4825 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-4550) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1623 LOC {1 0.0521895 272 0.8291185999999999 272 0.8291185999999999 273 0.8291185999999999} PREDS {{146 0 0 0-4537 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4551 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4551) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1624 LOC {265 1.0 272 0.9415 272 1.0 273 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4550 {}} {146 0 0 0-4537 {}} {258 0 1.564 0-4442 {}} {258 0 1.564 0-4390 {}} {258 0 1.564 0-4230 {}} {258 0 1.564 0-4178 {}} {258 0 1.564 0-3996 {}} {258 0 1.564 0-3944 {}} {258 0 1.564 0-3784 {}} {258 0 1.564 0-3732 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4668 {}} {774 0 1.564 0-4616 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {772 0 0 0-3506 {}} {772 0 0 0-3558 {}} {772 0 0 0-3732 {}} {772 0 0 0-3784 {}} {772 0 0 0-3944 {}} {772 0 0 0-3996 {}} {772 0 0 0-4178 {}} {772 0 0 0-4230 {}} {772 0 0 0-4390 {}} {772 0 0 0-4442 {}} {258 0 0 0-4592 {}} {256 0 0 0-4616 {}} {130 0 0 0-2958 {}} {256 0 0 0-4668 {}} {256 0 0 0-4827 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-4552) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1625 LOC {1 0.0521895 272 0.8291185999999999 272 0.8291185999999999 273 0.8291185999999999} PREDS {{146 0 0 0-4537 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4553 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4553) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1626 LOC {265 1.0 272 0.9415 272 1.0 273 0.09437493750000003 274 0.09437493750000003} PREDS {{259 0 1.564 0-4552 {}} {146 0 0 0-4537 {}} {258 0 1.564 0-4444 {}} {258 0 1.564 0-4392 {}} {258 0 1.564 0-4232 {}} {258 0 1.564 0-4180 {}} {258 0 1.564 0-3998 {}} {258 0 1.564 0-3946 {}} {258 0 1.564 0-3786 {}} {258 0 1.564 0-3734 {}} {258 0 1.564 0-3560 {}} {258 0 1.564 0-3508 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4670 {}} {774 0 1.564 0-4618 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {772 0 0 0-3508 {}} {772 0 0 0-3560 {}} {772 0 0 0-3734 {}} {772 0 0 0-3786 {}} {772 0 0 0-3946 {}} {772 0 0 0-3998 {}} {772 0 0 0-4180 {}} {772 0 0 0-4232 {}} {772 0 0 0-4392 {}} {772 0 0 0-4444 {}} {258 0 0 0-4592 {}} {256 0 0 0-4618 {}} {130 0 0 0-2958 {}} {256 0 0 0-4670 {}} {256 0 0 0-4829 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-4554) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1627 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4557 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4555) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1628 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4557 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4556) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1629 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{259 0 0 0-4557 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4557) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#25 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1630 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{259 0 0 0-4556 {}} {258 0 0 0-4555 {}} {258 0 0 0-4554 {}}} SUCCS {{258 0 0 0-4592 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4558) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1631 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4562 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4559) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1632 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4561 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4560) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1633 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{259 0 0 0-4561 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4561) {AREA_SCORE {} NAME COMP_LOOP:nor#76 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1634 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{259 0 0 0-4560 {}} {258 0 0 0-4559 {}}} SUCCS {{259 0 0 0-4562 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4562) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#175 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1635 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{259 0 0 0-4561 {}} {258 0 0 0-4558 {}}} SUCCS {{258 0 0 0-4592 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4563) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1636 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4567 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4564) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1637 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4566 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4565) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1638 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{259 0 0 0-4566 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4566) {AREA_SCORE {} NAME COMP_LOOP:nor#77 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1639 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{259 0 0 0-4565 {}} {258 0 0 0-4564 {}}} SUCCS {{259 0 0 0-4567 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4567) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#176 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1640 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{259 0 0 0-4566 {}} {258 0 0 0-4563 {}}} SUCCS {{258 0 0 0-4592 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4568) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1641 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4572 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4569) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1642 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4572 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4570) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1643 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{259 0 0 0-4571 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4571) {AREA_SCORE {} NAME COMP_LOOP:not#107 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1644 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{259 0 0 0-4570 {}}} SUCCS {{259 0 0 0-4572 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4572) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#177 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1645 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{259 0 0 0-4571 {}} {258 0 0 0-4569 {}} {258 0 0 0-4568 {}}} SUCCS {{258 0 0 0-4592 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4573) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1646 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4577 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4574) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1647 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4576 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4575) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1648 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{259 0 0 0-4576 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4576) {AREA_SCORE {} NAME COMP_LOOP:nor#78 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1649 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{259 0 0 0-4575 {}} {258 0 0 0-4574 {}}} SUCCS {{259 0 0 0-4577 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4577) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#178 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1650 LOC {1 0.0521895 273 0.0 273 0.0 274 0.5036969} PREDS {{259 0 0 0-4576 {}} {258 0 0 0-4573 {}}} SUCCS {{258 0 0 0-4592 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4578) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1651 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4582 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4579) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1652 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4582 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4580) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1653 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{259 0 0 0-4581 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4581) {AREA_SCORE {} NAME COMP_LOOP:not#108 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1654 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{259 0 0 0-4580 {}}} SUCCS {{259 0 0 0-4582 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4582) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#179 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1655 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{259 0 0 0-4581 {}} {258 0 0 0-4579 {}} {258 0 0 0-4578 {}}} SUCCS {{258 0 0 0-4592 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4583) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1656 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4587 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4584) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1657 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4587 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4585) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1658 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{259 0 0 0-4586 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4586) {AREA_SCORE {} NAME COMP_LOOP:not#109 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1659 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{259 0 0 0-4585 {}}} SUCCS {{259 0 0 0-4587 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4587) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#180 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1660 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{259 0 0 0-4586 {}} {258 0 0 0-4584 {}} {258 0 0 0-4583 {}}} SUCCS {{258 0 0 0-4592 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4588) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1661 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4591 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4589) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1662 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{258 0 0 0-4591 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4590) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1663 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{258 0 0 0-4535 {}}} SUCCS {{259 0 0 0-4591 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4591) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#181 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1664 LOC {1 0.0521895 1 1.0 1 1.0 274 0.5036969} PREDS {{259 0 0 0-4590 {}} {258 0 0 0-4589 {}} {258 0 0 0-4588 {}}} SUCCS {{259 0 0 0-4592 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4592) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#13 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1665 LOC {266 0.094375 273 0.5036969 273 0.5036969 273 0.5525750426282051 274 0.5525750426282051} PREDS {{259 0 0 0-4591 {}} {258 0 0 0-4587 {}} {258 0 0 0-4582 {}} {258 0 0 0-4577 {}} {258 0 0 0-4572 {}} {258 0 0 0-4567 {}} {258 0 0 0-4562 {}} {258 0 0 0-4557 {}} {258 0 0 0-4553 {}} {258 0 0 0-4551 {}} {258 0 0 0-4549 {}} {258 0 0 0-4547 {}} {258 0 0 0-4545 {}} {258 0 0 0-4543 {}} {258 0 0 0-4541 {}} {258 0 0 0-4539 {}} {258 0 0 0-3024 {}} {258 0 0 0-3023 {}} {258 0 0 0-3022 {}} {258 0 0 0-3021 {}} {258 0 0 0-3020 {}} {258 0 0 0-3019 {}} {258 0 0 0-3018 {}} {258 0 0 0-3017 {}}} SUCCS {{259 0 0 0-4593 {}} {130 0 0 0-2958 {}} {258 0 0 0-4641 {}}} CYCLES {}}
set a(0-4593) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-7:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1666 LOC {266 0.1432532 273 0.5525751 273 0.5525751 273 0.6009624573717949 274 0.6009624573717949} PREDS {{259 0 0 0-4592 {}} {258 0 0 0-4528 {}}} SUCCS {{259 0 0 0-4594 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4594) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.base TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1667 LOC {266 0.1916406 273 0.6009625 273 0.6009625 274 0.6009625} PREDS {{259 0 0 0-4593 {}} {128 0 0 0-4596 {}}} SUCCS {{258 0 0 0-4596 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4595) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.m TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1668 LOC {266 0.0 273 0.6009625 273 0.6009625 274 0.6009625} PREDS {{128 0 0 0-4596 {}}} SUCCS {{259 0 0 0-4596 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4596) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-7:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1669 LOC {266 1.0 273 0.681 273 1.0 286 0.0064061875000001045 287 0.0064061875000001045} PREDS {{259 0 0 0-4595 {}} {258 0 0 0-4594 {}}} SUCCS {{128 0 0 0-4594 {}} {128 0 0 0-4595 {}} {259 0 0 0-4597 {}}} CYCLES {}}
set a(0-4597) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.return TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1670 LOC {279 0.006406225 286 0.8291185999999999 286 0.8291185999999999 287 0.8291185999999999} PREDS {{259 0 0 0-4596 {}}} SUCCS {{258 0 1.564 0-4604 {}} {258 0 1.564 0-4606 {}} {258 0 1.564 0-4608 {}} {258 0 1.564 0-4610 {}} {258 0 1.564 0-4612 {}} {258 0 1.564 0-4614 {}} {258 0 1.564 0-4616 {}} {258 0 1.564 0-4618 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4598) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc.idiv(9:1))(1-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1671 LOC {1 0.034615375 1 1.0 1 1.0 287 0.8291185999999999} PREDS {{258 0 0 0-4460 {}}} SUCCS {{258 0 0 0-4601 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4599) {AREA_SCORE {} NAME COMP_LOOP:asn#115 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1672 LOC {0 1.0 1 0.0 1 0.0 1 0.0 287 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-4600 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4600) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1673 LOC {0 1.0 1 0.0 1 0.0 287 0.8291185999999999} PREDS {{259 0 0 0-4599 {}}} SUCCS {{259 0 0 0-4601 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4601) {AREA_SCORE {} NAME COMP_LOOP:conc#93 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1674 LOC {1 0.034615375 1 1.0 1 1.0 287 0.8291185999999999} PREDS {{259 0 0 0-4600 {}} {258 0 0 0-4598 {}}} SUCCS {{259 0 0 0-4602 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4602) {AREA_SCORE {} NAME COMP_LOOP:switch#28 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1675 LOC {1 0.034615375 1 1.0 1 1.0 287 0.8291185999999999} PREDS {{259 0 0 0-4601 {}}} SUCCS {{146 0 0 0-4603 {}} {130 0 0 0-4604 {}} {146 0 0 0-4605 {}} {130 0 0 0-4606 {}} {146 0 0 0-4607 {}} {130 0 0 0-4608 {}} {146 0 0 0-4609 {}} {130 0 0 0-4610 {}} {146 0 0 0-4611 {}} {130 0 0 0-4612 {}} {146 0 0 0-4613 {}} {130 0 0 0-4614 {}} {146 0 0 0-4615 {}} {130 0 0 0-4616 {}} {146 0 0 0-4617 {}} {130 0 0 0-4618 {}}} CYCLES {}}
set a(0-4603) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1676 LOC {1 0.034615375 286 0.0 286 0.0 287 0.8291185999999999} PREDS {{146 0 0 0-4602 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4604 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4604) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1677 LOC {279 1.0 286 0.9415 286 1.0 287 0.006249937500000025 288 0.006249937500000025} PREDS {{774 0 0 0-4604 {}} {259 0 1.564 0-4603 {}} {130 0 0 0-4602 {}} {258 0 1.564 0-4597 {}} {256 0 0 0-4539 {}} {256 0 0 0-4467 {}} {128 0 0 0-4454 {}} {258 0 0 0-4430 {}} {258 0 0 0-4378 {}} {256 0 0 0-4316 {}} {256 0 0 0-4252 {}} {258 0 0 0-4218 {}} {258 0 0 0-4166 {}} {256 0 0 0-4101 {}} {256 0 0 0-4021 {}} {258 0 0 0-3984 {}} {258 0 0 0-3932 {}} {256 0 0 0-3870 {}} {256 0 0 0-3806 {}} {258 0 0 0-3772 {}} {258 0 0 0-3720 {}} {256 0 0 0-3655 {}} {256 0 0 0-3583 {}} {258 0 0 0-3546 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}} {774 0 0 0-4656 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {774 0 1.564 0-3583 {}} {774 0 1.564 0-3655 {}} {774 0 0 0-3720 {}} {774 0 0 0-3772 {}} {774 0 1.564 0-3806 {}} {774 0 1.564 0-3870 {}} {774 0 0 0-3932 {}} {774 0 0 0-3984 {}} {774 0 1.564 0-4021 {}} {774 0 1.564 0-4101 {}} {774 0 0 0-4166 {}} {774 0 0 0-4218 {}} {774 0 1.564 0-4252 {}} {774 0 1.564 0-4316 {}} {774 0 0 0-4378 {}} {774 0 0 0-4430 {}} {774 0 1.564 0-4467 {}} {774 0 1.564 0-4539 {}} {774 0 0 0-4604 {}} {130 0 0 0-2958 {}} {258 0 0 0-4656 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-4605) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1678 LOC {1 0.034615375 286 0.0 286 0.0 287 0.8291185999999999} PREDS {{146 0 0 0-4602 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4606 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4606) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1679 LOC {279 1.0 286 0.9415 286 1.0 287 0.006249937500000025 288 0.006249937500000025} PREDS {{774 0 0 0-4606 {}} {259 0 1.564 0-4605 {}} {130 0 0 0-4602 {}} {258 0 1.564 0-4597 {}} {256 0 0 0-4541 {}} {256 0 0 0-4469 {}} {128 0 0 0-4454 {}} {258 0 0 0-4432 {}} {258 0 0 0-4380 {}} {256 0 0 0-4318 {}} {256 0 0 0-4254 {}} {258 0 0 0-4220 {}} {258 0 0 0-4168 {}} {256 0 0 0-4103 {}} {256 0 0 0-4023 {}} {258 0 0 0-3986 {}} {258 0 0 0-3934 {}} {256 0 0 0-3872 {}} {256 0 0 0-3808 {}} {258 0 0 0-3774 {}} {258 0 0 0-3722 {}} {256 0 0 0-3657 {}} {256 0 0 0-3585 {}} {258 0 0 0-3548 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}} {774 0 0 0-4658 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {774 0 1.564 0-3585 {}} {774 0 1.564 0-3657 {}} {774 0 0 0-3722 {}} {774 0 0 0-3774 {}} {774 0 1.564 0-3808 {}} {774 0 1.564 0-3872 {}} {774 0 0 0-3934 {}} {774 0 0 0-3986 {}} {774 0 1.564 0-4023 {}} {774 0 1.564 0-4103 {}} {774 0 0 0-4168 {}} {774 0 0 0-4220 {}} {774 0 1.564 0-4254 {}} {774 0 1.564 0-4318 {}} {774 0 0 0-4380 {}} {774 0 0 0-4432 {}} {774 0 1.564 0-4469 {}} {774 0 1.564 0-4541 {}} {774 0 0 0-4606 {}} {130 0 0 0-2958 {}} {258 0 0 0-4658 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-4607) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1680 LOC {1 0.034615375 286 0.0 286 0.0 287 0.8291185999999999} PREDS {{146 0 0 0-4602 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4608 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4608) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1681 LOC {279 1.0 286 0.9415 286 1.0 287 0.006249937500000025 288 0.006249937500000025} PREDS {{774 0 0 0-4608 {}} {259 0 1.564 0-4607 {}} {130 0 0 0-4602 {}} {258 0 1.564 0-4597 {}} {256 0 0 0-4543 {}} {256 0 0 0-4471 {}} {128 0 0 0-4454 {}} {258 0 0 0-4434 {}} {258 0 0 0-4382 {}} {256 0 0 0-4320 {}} {256 0 0 0-4256 {}} {258 0 0 0-4222 {}} {258 0 0 0-4170 {}} {256 0 0 0-4105 {}} {256 0 0 0-4025 {}} {258 0 0 0-3988 {}} {258 0 0 0-3936 {}} {256 0 0 0-3874 {}} {256 0 0 0-3810 {}} {258 0 0 0-3776 {}} {258 0 0 0-3724 {}} {256 0 0 0-3659 {}} {256 0 0 0-3587 {}} {258 0 0 0-3550 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}} {774 0 0 0-4660 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {774 0 1.564 0-3587 {}} {774 0 1.564 0-3659 {}} {774 0 0 0-3724 {}} {774 0 0 0-3776 {}} {774 0 1.564 0-3810 {}} {774 0 1.564 0-3874 {}} {774 0 0 0-3936 {}} {774 0 0 0-3988 {}} {774 0 1.564 0-4025 {}} {774 0 1.564 0-4105 {}} {774 0 0 0-4170 {}} {774 0 0 0-4222 {}} {774 0 1.564 0-4256 {}} {774 0 1.564 0-4320 {}} {774 0 0 0-4382 {}} {774 0 0 0-4434 {}} {774 0 1.564 0-4471 {}} {774 0 1.564 0-4543 {}} {774 0 0 0-4608 {}} {130 0 0 0-2958 {}} {258 0 0 0-4660 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-4609) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1682 LOC {1 0.034615375 286 0.0 286 0.0 287 0.8291185999999999} PREDS {{146 0 0 0-4602 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4610 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4610) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1683 LOC {279 1.0 286 0.9415 286 1.0 287 0.006249937500000025 288 0.006249937500000025} PREDS {{774 0 0 0-4610 {}} {259 0 1.564 0-4609 {}} {130 0 0 0-4602 {}} {258 0 1.564 0-4597 {}} {256 0 0 0-4545 {}} {256 0 0 0-4473 {}} {128 0 0 0-4454 {}} {258 0 0 0-4436 {}} {258 0 0 0-4384 {}} {256 0 0 0-4322 {}} {256 0 0 0-4258 {}} {258 0 0 0-4224 {}} {258 0 0 0-4172 {}} {256 0 0 0-4107 {}} {256 0 0 0-4027 {}} {258 0 0 0-3990 {}} {258 0 0 0-3938 {}} {256 0 0 0-3876 {}} {256 0 0 0-3812 {}} {258 0 0 0-3778 {}} {258 0 0 0-3726 {}} {256 0 0 0-3661 {}} {256 0 0 0-3589 {}} {258 0 0 0-3552 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}} {774 0 0 0-4662 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {774 0 1.564 0-3589 {}} {774 0 1.564 0-3661 {}} {774 0 0 0-3726 {}} {774 0 0 0-3778 {}} {774 0 1.564 0-3812 {}} {774 0 1.564 0-3876 {}} {774 0 0 0-3938 {}} {774 0 0 0-3990 {}} {774 0 1.564 0-4027 {}} {774 0 1.564 0-4107 {}} {774 0 0 0-4172 {}} {774 0 0 0-4224 {}} {774 0 1.564 0-4258 {}} {774 0 1.564 0-4322 {}} {774 0 0 0-4384 {}} {774 0 0 0-4436 {}} {774 0 1.564 0-4473 {}} {774 0 1.564 0-4545 {}} {774 0 0 0-4610 {}} {130 0 0 0-2958 {}} {258 0 0 0-4662 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-4611) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1684 LOC {1 0.034615375 286 0.0 286 0.0 287 0.8291185999999999} PREDS {{146 0 0 0-4602 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4612 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4612) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1685 LOC {279 1.0 286 0.9415 286 1.0 287 0.006249937500000025 288 0.006249937500000025} PREDS {{774 0 0 0-4612 {}} {259 0 1.564 0-4611 {}} {130 0 0 0-4602 {}} {258 0 1.564 0-4597 {}} {256 0 0 0-4547 {}} {256 0 0 0-4475 {}} {128 0 0 0-4454 {}} {258 0 0 0-4438 {}} {258 0 0 0-4386 {}} {256 0 0 0-4324 {}} {256 0 0 0-4260 {}} {258 0 0 0-4226 {}} {258 0 0 0-4174 {}} {256 0 0 0-4109 {}} {256 0 0 0-4029 {}} {258 0 0 0-3992 {}} {258 0 0 0-3940 {}} {256 0 0 0-3878 {}} {256 0 0 0-3814 {}} {258 0 0 0-3780 {}} {258 0 0 0-3728 {}} {256 0 0 0-3663 {}} {256 0 0 0-3591 {}} {258 0 0 0-3554 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}} {774 0 0 0-4664 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {774 0 1.564 0-3591 {}} {774 0 1.564 0-3663 {}} {774 0 0 0-3728 {}} {774 0 0 0-3780 {}} {774 0 1.564 0-3814 {}} {774 0 1.564 0-3878 {}} {774 0 0 0-3940 {}} {774 0 0 0-3992 {}} {774 0 1.564 0-4029 {}} {774 0 1.564 0-4109 {}} {774 0 0 0-4174 {}} {774 0 0 0-4226 {}} {774 0 1.564 0-4260 {}} {774 0 1.564 0-4324 {}} {774 0 0 0-4386 {}} {774 0 0 0-4438 {}} {774 0 1.564 0-4475 {}} {774 0 1.564 0-4547 {}} {774 0 0 0-4612 {}} {130 0 0 0-2958 {}} {258 0 0 0-4664 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-4613) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1686 LOC {1 0.034615375 286 0.0 286 0.0 287 0.8291185999999999} PREDS {{146 0 0 0-4602 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4614 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4614) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1687 LOC {279 1.0 286 0.9415 286 1.0 287 0.006249937500000025 288 0.006249937500000025} PREDS {{774 0 0 0-4614 {}} {259 0 1.564 0-4613 {}} {130 0 0 0-4602 {}} {258 0 1.564 0-4597 {}} {256 0 0 0-4549 {}} {256 0 0 0-4477 {}} {128 0 0 0-4454 {}} {258 0 0 0-4440 {}} {258 0 0 0-4388 {}} {256 0 0 0-4326 {}} {256 0 0 0-4262 {}} {258 0 0 0-4228 {}} {258 0 0 0-4176 {}} {256 0 0 0-4111 {}} {256 0 0 0-4031 {}} {258 0 0 0-3994 {}} {258 0 0 0-3942 {}} {256 0 0 0-3880 {}} {256 0 0 0-3816 {}} {258 0 0 0-3782 {}} {258 0 0 0-3730 {}} {256 0 0 0-3665 {}} {256 0 0 0-3593 {}} {258 0 0 0-3556 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}} {774 0 0 0-4666 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {774 0 1.564 0-3593 {}} {774 0 1.564 0-3665 {}} {774 0 0 0-3730 {}} {774 0 0 0-3782 {}} {774 0 1.564 0-3816 {}} {774 0 1.564 0-3880 {}} {774 0 0 0-3942 {}} {774 0 0 0-3994 {}} {774 0 1.564 0-4031 {}} {774 0 1.564 0-4111 {}} {774 0 0 0-4176 {}} {774 0 0 0-4228 {}} {774 0 1.564 0-4262 {}} {774 0 1.564 0-4326 {}} {774 0 0 0-4388 {}} {774 0 0 0-4440 {}} {774 0 1.564 0-4477 {}} {774 0 1.564 0-4549 {}} {774 0 0 0-4614 {}} {130 0 0 0-2958 {}} {258 0 0 0-4666 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-4615) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1688 LOC {1 0.034615375 286 0.0 286 0.0 287 0.8291185999999999} PREDS {{146 0 0 0-4602 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4616 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4616) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1689 LOC {279 1.0 286 0.9415 286 1.0 287 0.006249937500000025 288 0.006249937500000025} PREDS {{774 0 0 0-4616 {}} {259 0 1.564 0-4615 {}} {130 0 0 0-4602 {}} {258 0 1.564 0-4597 {}} {256 0 0 0-4551 {}} {256 0 0 0-4479 {}} {128 0 0 0-4454 {}} {258 0 0 0-4442 {}} {258 0 0 0-4390 {}} {256 0 0 0-4328 {}} {256 0 0 0-4264 {}} {258 0 0 0-4230 {}} {258 0 0 0-4178 {}} {256 0 0 0-4113 {}} {256 0 0 0-4033 {}} {258 0 0 0-3996 {}} {258 0 0 0-3944 {}} {256 0 0 0-3882 {}} {256 0 0 0-3818 {}} {258 0 0 0-3784 {}} {258 0 0 0-3732 {}} {256 0 0 0-3667 {}} {256 0 0 0-3595 {}} {258 0 0 0-3558 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}} {774 0 0 0-4668 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {774 0 1.564 0-3595 {}} {774 0 1.564 0-3667 {}} {774 0 0 0-3732 {}} {774 0 0 0-3784 {}} {774 0 1.564 0-3818 {}} {774 0 1.564 0-3882 {}} {774 0 0 0-3944 {}} {774 0 0 0-3996 {}} {774 0 1.564 0-4033 {}} {774 0 1.564 0-4113 {}} {774 0 0 0-4178 {}} {774 0 0 0-4230 {}} {774 0 1.564 0-4264 {}} {774 0 1.564 0-4328 {}} {774 0 0 0-4390 {}} {774 0 0 0-4442 {}} {774 0 1.564 0-4479 {}} {774 0 1.564 0-4551 {}} {774 0 0 0-4616 {}} {130 0 0 0-2958 {}} {258 0 0 0-4668 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-4617) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#9.psp)(8-2)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1690 LOC {1 0.034615375 286 0.0 286 0.0 287 0.8291185999999999} PREDS {{146 0 0 0-4602 {}} {258 0 0 0-4460 {}}} SUCCS {{259 0 1.564 0-4618 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4618) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1691 LOC {279 1.0 286 0.9415 286 1.0 287 0.006249937500000025 288 0.006249937500000025} PREDS {{774 0 0 0-4618 {}} {259 0 1.564 0-4617 {}} {130 0 0 0-4602 {}} {258 0 1.564 0-4597 {}} {256 0 0 0-4553 {}} {256 0 0 0-4481 {}} {128 0 0 0-4454 {}} {258 0 0 0-4444 {}} {258 0 0 0-4392 {}} {256 0 0 0-4330 {}} {256 0 0 0-4266 {}} {258 0 0 0-4232 {}} {258 0 0 0-4180 {}} {256 0 0 0-4115 {}} {256 0 0 0-4035 {}} {258 0 0 0-3998 {}} {258 0 0 0-3946 {}} {256 0 0 0-3884 {}} {256 0 0 0-3820 {}} {258 0 0 0-3786 {}} {258 0 0 0-3734 {}} {256 0 0 0-3669 {}} {256 0 0 0-3597 {}} {258 0 0 0-3560 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}} {774 0 0 0-4670 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {774 0 1.564 0-3597 {}} {774 0 1.564 0-3669 {}} {774 0 0 0-3734 {}} {774 0 0 0-3786 {}} {774 0 1.564 0-3820 {}} {774 0 1.564 0-3884 {}} {774 0 0 0-3946 {}} {774 0 0 0-3998 {}} {774 0 1.564 0-4035 {}} {774 0 1.564 0-4115 {}} {774 0 0 0-4180 {}} {774 0 0 0-4232 {}} {774 0 1.564 0-4266 {}} {774 0 1.564 0-4330 {}} {774 0 0 0-4392 {}} {774 0 0 0-4444 {}} {774 0 1.564 0-4481 {}} {774 0 1.564 0-4553 {}} {774 0 0 0-4618 {}} {130 0 0 0-2958 {}} {258 0 0 0-4670 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-4619) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1692 LOC {0 1.0 287 0.0 287 0.0 287 0.0 288 1.0} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4620 {}} {130 0 0 0-2958 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4620) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1693 LOC {0 1.0 287 0.0 287 0.0 288 1.0} PREDS {{259 0 0 0-4619 {}}} SUCCS {{259 0 0 0-4621 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4621) {AREA_SCORE {} NAME COMP_LOOP-7:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1694 LOC {0 1.0 287 0.0 287 0.0 288 1.0} PREDS {{259 0 0 0-4620 {}}} SUCCS {{259 0 0 0-4622 {}} {130 0 0 0-2958 {}}} CYCLES {}}
set a(0-4622) {AREA_SCORE {} NAME COMP_LOOP:asn#116 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1695 LOC {265 0.0 287 0.0 287 0.0 287 0.0 288 1.0} PREDS {{259 0 0 0-4621 {}} {128 0 0 0-4454 {}} {772 0 0 0-2958 {}}} SUCCS {{258 0 0 0-2958 {}}} CYCLES {}}
set a(0-4623) {AREA_SCORE {} NAME COMP_LOOP-7:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1696 LOC {265 0.0 287 1.0 287 1.0 287 1.0 288 1.0} PREDS {{128 0 0 0-4454 {}} {772 0 0 0-4647 {}} {772 0 0 0-2958 {}}} SUCCS {{258 0 0 0-2958 {}}} CYCLES {}}
set a(0-4624) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-7:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1697 LOC {265 0.0 287 1.0 287 1.0 287 1.0 288 1.0} PREDS {{128 0 0 0-4454 {}} {772 0 0 0-2958 {}}} SUCCS {{259 0 0 0-2958 {}}} CYCLES {}}
set a(0-4625) {AREA_SCORE {} NAME modExp_dev#1:while:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1698 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-4640 {}}} SUCCS {{259 0 0 0-4626 {}} {256 0 0 0-4640 {}}} CYCLES {}}
set a(0-4626) {AREA_SCORE {} NAME COMP_LOOP-7:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1699 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-4625 {}}} SUCCS {{128 0 0 0-4629 {}} {128 0 0 0-4634 {}} {128 0 0 0-4640 {}}} CYCLES {}}
set a(0-4627) {AREA_SCORE {} NAME modExp_dev#1:while:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1700 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-4629 {}}} SUCCS {{259 0 0 0-4628 {}} {256 0 0 0-4629 {}}} CYCLES {}}
set a(0-4628) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-7:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1701 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-4627 {}}} SUCCS {{259 0 0 0-4629 {}} {258 0 0 0-4635 {}}} CYCLES {}}
set a(0-4629) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#8.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1702 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-4629 {}} {259 0 0 0-4628 {}} {256 0 0 0-4627 {}} {128 0 0 0-4626 {}}} SUCCS {{774 0 0 0-4627 {}} {772 0 0 0-4629 {}}} CYCLES {}}
set a(0-4630) {AREA_SCORE {} NAME modExp_dev#1:while:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1703 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-4634 {}}} SUCCS {{258 0 0 0-4632 {}} {256 0 0 0-4634 {}}} CYCLES {}}
set a(0-4631) {AREA_SCORE {} NAME modExp_dev#1:while:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1704 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-4632 {}}} CYCLES {}}
set a(0-4632) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-7:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1705 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-4631 {}} {258 0 0 0-4630 {}}} SUCCS {{259 0 0 0-4633 {}}} CYCLES {}}
set a(0-4633) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-7:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1706 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-4632 {}}} SUCCS {{259 0 0 0-4634 {}}} CYCLES {}}
set a(0-4634) {AREA_SCORE {} NAME modExp_dev#1:while:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1707 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-4634 {}} {259 0 0 0-4633 {}} {256 0 0 0-4630 {}} {128 0 0 0-4626 {}}} SUCCS {{774 0 0 0-4630 {}} {772 0 0 0-4634 {}}} CYCLES {}}
set a(0-4635) {AREA_SCORE {} NAME COMP_LOOP-7:operator><64,false>#1:not TYPE NOT PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1708 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-4628 {}}} SUCCS {{259 0 0 0-4636 {}}} CYCLES {}}
set a(0-4636) {AREA_SCORE {} NAME COMP_LOOP-7:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1709 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-4635 {}}} SUCCS {{259 0 0 0-4637 {}}} CYCLES {}}
set a(0-4637) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-7:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1710 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-4636 {}}} SUCCS {{259 0 0 0-4638 {}}} CYCLES {}}
set a(0-4638) {AREA_SCORE {} NAME COMP_LOOP-7:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1711 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-4637 {}}} SUCCS {{259 0 0 0-4639 {}}} CYCLES {}}
set a(0-4639) {AREA_SCORE {} NAME COMP_LOOP-7:modExp_dev#1:while:not TYPE NOT PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1712 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-4638 {}}} SUCCS {{259 0 0 0-4640 {}}} CYCLES {}}
set a(0-4640) {AREA_SCORE {} NAME modExp_dev#1:while:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2958 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1713 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-4640 {}} {259 0 0 0-4639 {}} {128 0 0 0-4626 {}} {256 0 0 0-4625 {}}} SUCCS {{774 0 0 0-4625 {}} {772 0 0 0-4640 {}}} CYCLES {}}
set a(0-2958) {CHI {0-4625 0-4626 0-4627 0-4628 0-4629 0-4630 0-4631 0-4632 0-4633 0-4634 0-4635 0-4636 0-4637 0-4638 0-4639 0-4640} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {7800 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 7800 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 7800 NAME COMP_LOOP-7:modExp_dev#1:while TYPE LOOP DELAY {156020.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1714 LOC {280 1.0 287 1.0 287 1.0 288 1.0} PREDS {{259 0 0 0-4624 {}} {258 0 0 0-4623 {}} {258 0 0 0-4622 {}} {130 0 0 0-4621 {}} {130 0 0 0-4620 {}} {130 0 0 0-4619 {}} {130 0 0 0-4618 {}} {130 0 0 0-4617 {}} {130 0 0 0-4616 {}} {130 0 0 0-4615 {}} {130 0 0 0-4614 {}} {130 0 0 0-4613 {}} {130 0 0 0-4612 {}} {130 0 0 0-4611 {}} {130 0 0 0-4610 {}} {130 0 0 0-4609 {}} {130 0 0 0-4608 {}} {130 0 0 0-4607 {}} {130 0 0 0-4606 {}} {130 0 0 0-4605 {}} {130 0 0 0-4604 {}} {130 0 0 0-4603 {}} {130 0 0 0-4601 {}} {130 0 0 0-4600 {}} {130 0 0 0-4599 {}} {130 0 0 0-4598 {}} {130 0 0 0-4597 {}} {130 0 0 0-4595 {}} {130 0 0 0-4594 {}} {130 0 0 0-4593 {}} {130 0 0 0-4592 {}} {130 0 0 0-4591 {}} {130 0 0 0-4590 {}} {130 0 0 0-4589 {}} {130 0 0 0-4588 {}} {130 0 0 0-4587 {}} {130 0 0 0-4586 {}} {130 0 0 0-4585 {}} {130 0 0 0-4584 {}} {130 0 0 0-4583 {}} {130 0 0 0-4582 {}} {130 0 0 0-4581 {}} {130 0 0 0-4580 {}} {130 0 0 0-4579 {}} {130 0 0 0-4578 {}} {130 0 0 0-4577 {}} {130 0 0 0-4576 {}} {130 0 0 0-4575 {}} {130 0 0 0-4574 {}} {130 0 0 0-4573 {}} {130 0 0 0-4572 {}} {130 0 0 0-4571 {}} {130 0 0 0-4570 {}} {130 0 0 0-4569 {}} {130 0 0 0-4568 {}} {130 0 0 0-4567 {}} {130 0 0 0-4566 {}} {130 0 0 0-4565 {}} {130 0 0 0-4564 {}} {130 0 0 0-4563 {}} {130 0 0 0-4562 {}} {130 0 0 0-4561 {}} {130 0 0 0-4560 {}} {130 0 0 0-4559 {}} {130 0 0 0-4558 {}} {130 0 0 0-4557 {}} {130 0 0 0-4556 {}} {130 0 0 0-4555 {}} {130 0 0 0-4554 {}} {130 0 0 0-4553 {}} {130 0 0 0-4552 {}} {130 0 0 0-4551 {}} {130 0 0 0-4550 {}} {130 0 0 0-4549 {}} {130 0 0 0-4548 {}} {130 0 0 0-4547 {}} {130 0 0 0-4546 {}} {130 0 0 0-4545 {}} {130 0 0 0-4544 {}} {130 0 0 0-4543 {}} {130 0 0 0-4542 {}} {130 0 0 0-4541 {}} {130 0 0 0-4540 {}} {130 0 0 0-4539 {}} {130 0 0 0-4538 {}} {130 0 0 0-4536 {}} {130 0 0 0-4535 {}} {130 0 0 0-4534 {}} {130 0 0 0-4533 {}} {130 0 0 0-4532 {}} {130 0 0 0-4531 {}} {130 0 0 0-4530 {}} {130 0 0 0-4529 {}} {130 0 0 0-4528 {}} {130 0 0 0-4527 {}} {130 0 0 0-4526 {}} {130 0 0 0-4525 {}} {130 0 0 0-4524 {}} {130 0 0 0-4523 {}} {130 0 0 0-4522 {}} {130 0 0 0-4521 {}} {130 0 0 0-4520 {}} {130 0 0 0-4519 {}} {130 0 0 0-4518 {}} {130 0 0 0-4517 {}} {130 0 0 0-4516 {}} {130 0 0 0-4515 {}} {130 0 0 0-4514 {}} {130 0 0 0-4513 {}} {130 0 0 0-4512 {}} {130 0 0 0-4511 {}} {130 0 0 0-4510 {}} {130 0 0 0-4509 {}} {130 0 0 0-4508 {}} {130 0 0 0-4507 {}} {130 0 0 0-4506 {}} {130 0 0 0-4505 {}} {130 0 0 0-4504 {}} {130 0 0 0-4503 {}} {130 0 0 0-4502 {}} {130 0 0 0-4501 {}} {130 0 0 0-4500 {}} {130 0 0 0-4499 {}} {130 0 0 0-4498 {}} {130 0 0 0-4497 {}} {130 0 0 0-4496 {}} {130 0 0 0-4495 {}} {130 0 0 0-4494 {}} {130 0 0 0-4493 {}} {130 0 0 0-4492 {}} {130 0 0 0-4491 {}} {130 0 0 0-4490 {}} {130 0 0 0-4489 {}} {130 0 0 0-4488 {}} {130 0 0 0-4487 {}} {130 0 0 0-4486 {}} {130 0 0 0-4485 {}} {130 0 0 0-4484 {}} {130 0 0 0-4483 {}} {130 0 0 0-4482 {}} {130 0 0 0-4481 {}} {130 0 0 0-4480 {}} {130 0 0 0-4479 {}} {130 0 0 0-4478 {}} {130 0 0 0-4477 {}} {130 0 0 0-4476 {}} {130 0 0 0-4475 {}} {130 0 0 0-4474 {}} {130 0 0 0-4473 {}} {130 0 0 0-4472 {}} {130 0 0 0-4471 {}} {130 0 0 0-4470 {}} {130 0 0 0-4469 {}} {130 0 0 0-4468 {}} {130 0 0 0-4467 {}} {130 0 0 0-4466 {}} {130 0 0 0-4464 {}} {130 0 0 0-4463 {}} {130 0 0 0-4462 {}} {130 0 0 0-4461 {}} {130 0 0 0-4460 {}} {130 0 0 0-4459 {}} {130 0 0 0-4458 {}} {130 0 0 0-4457 {}} {130 0 0 0-4456 {}} {130 0 0 0-4455 {}} {64 0 0 0-4454 {}} {64 0 0 0-2957 {}}} SUCCS {{772 0 0 0-4622 {}} {772 0 0 0-4623 {}} {772 0 0 0-4624 {}} {131 0 0 0-4641 {}} {130 0 0 0-4642 {}} {130 0 0 0-4643 {}} {130 0 0 0-4644 {}} {130 0 0 0-4646 {}} {258 0 0 0-4647 {}} {130 0 0 0-4648 {}} {130 0 0 0-4649 {}} {130 0 0 0-4650 {}} {130 0 0 0-4652 {}} {130 0 0 0-4653 {}} {130 0 0 0-4655 {}} {130 0 0 0-4656 {}} {130 0 0 0-4657 {}} {130 0 0 0-4658 {}} {130 0 0 0-4659 {}} {130 0 0 0-4660 {}} {130 0 0 0-4661 {}} {130 0 0 0-4662 {}} {130 0 0 0-4663 {}} {130 0 0 0-4664 {}} {130 0 0 0-4665 {}} {130 0 0 0-4666 {}} {130 0 0 0-4667 {}} {130 0 0 0-4668 {}} {130 0 0 0-4669 {}} {130 0 0 0-4670 {}} {130 0 0 0-4671 {}} {130 0 0 0-4672 {}} {130 0 0 0-4673 {}} {130 0 0 0-4674 {}} {130 0 0 0-4675 {}} {130 0 0 0-4676 {}} {130 0 0 0-4677 {}} {130 0 0 0-4678 {}} {130 0 0 0-4679 {}} {64 0 0 0-2959 {}}} CYCLES {}}
set a(0-4641) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1715 LOC {280 1.0 288 0.5525751 288 0.5525751 289 0.5525751} PREDS {{131 0 0 0-2958 {}} {258 0 0 0-4592 {}}} SUCCS {{259 0 0 0-4642 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4642) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-7:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1716 LOC {281 0.0 288 0.5525751 288 0.5525751 288 0.6009624573717949 289 0.6009624573717949} PREDS {{259 0 0 0-4641 {}} {130 0 0 0-2958 {}} {258 0 0 0-4528 {}}} SUCCS {{259 0 0 0-4643 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4643) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1717 LOC {281 0.0483874 288 0.6009625 288 0.6009625 289 0.6009625} PREDS {{259 0 0 0-4642 {}} {130 0 0 0-2958 {}} {128 0 0 0-4645 {}}} SUCCS {{258 0 0 0-4645 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4644) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1718 LOC {281 0.0 288 0.6009625 288 0.6009625 289 0.6009625} PREDS {{130 0 0 0-2958 {}} {128 0 0 0-4645 {}}} SUCCS {{259 0 0 0-4645 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4645) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-7:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1719 LOC {281 1.0 288 0.681 288 1.0 301 0.0064061875000001045 302 0.0064061875000001045} PREDS {{259 0 0 0-4644 {}} {258 0 0 0-4643 {}}} SUCCS {{128 0 0 0-4643 {}} {128 0 0 0-4644 {}} {259 0 0 0-4646 {}}} CYCLES {}}
set a(0-4646) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1720 LOC {294 0.006406225 301 0.21615332499999998 301 0.21615332499999998 302 0.21615332499999998} PREDS {{259 0 0 0-4645 {}} {130 0 0 0-2958 {}}} SUCCS {{258 0 0 0-4648 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4647) {AREA_SCORE {} NAME COMP_LOOP:asn#117 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1721 LOC {280 1.0 301 0.21615332499999998 301 0.21615332499999998 301 0.21615332499999998 302 0.21615332499999998} PREDS {{258 0 0 0-2958 {}}} SUCCS {{772 0 0 0-4623 {}} {259 0 0 0-4648 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4648) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-7:mul TYPE MUL DELAY {12.54 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1722 LOC {294 0.006406225 301 0.21615332499999998 301 0.21615332499999998 301 0.9999999388496399 302 0.9999999388496399} PREDS {{259 0 0 0-4647 {}} {258 0 0 0-4646 {}} {130 0 0 0-2958 {}}} SUCCS {{259 0 0 0-4649 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4649) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1723 LOC {295 0.0 302 0.6009625 302 0.6009625 303 0.6009625} PREDS {{259 0 0 0-4648 {}} {130 0 0 0-2958 {}} {128 0 0 0-4651 {}}} SUCCS {{258 0 0 0-4651 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4650) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1724 LOC {295 0.0 302 0.6009625 302 0.6009625 303 0.6009625} PREDS {{130 0 0 0-2958 {}} {128 0 0 0-4651 {}}} SUCCS {{259 0 0 0-4651 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4651) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-7:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1725 LOC {295 1.0 302 0.681 302 1.0 315 0.0064061875000001045 316 0.0064061875000001045} PREDS {{259 0 0 0-4650 {}} {258 0 0 0-4649 {}}} SUCCS {{128 0 0 0-4649 {}} {128 0 0 0-4650 {}} {259 0 0 0-4652 {}}} CYCLES {}}
set a(0-4652) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1726 LOC {308 0.006406225 315 0.8291185999999999 315 0.8291185999999999 316 0.8291185999999999} PREDS {{259 0 0 0-4651 {}} {130 0 0 0-2958 {}}} SUCCS {{258 0 1.564 0-4656 {}} {258 0 1.564 0-4658 {}} {258 0 1.564 0-4660 {}} {258 0 1.564 0-4662 {}} {258 0 1.564 0-4664 {}} {258 0 1.564 0-4666 {}} {258 0 1.564 0-4668 {}} {258 0 1.564 0-4670 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4653) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(2-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1727 LOC {280 1.0 287 1.0 287 1.0 316 0.8291185999999999} PREDS {{130 0 0 0-2958 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 0 0-4654 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4654) {AREA_SCORE {} NAME COMP_LOOP:switch#29 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1728 LOC {280 1.0 287 1.0 287 1.0 316 0.8291185999999999} PREDS {{259 0 0 0-4653 {}}} SUCCS {{146 0 0 0-4655 {}} {130 0 0 0-4656 {}} {146 0 0 0-4657 {}} {130 0 0 0-4658 {}} {146 0 0 0-4659 {}} {130 0 0 0-4660 {}} {146 0 0 0-4661 {}} {130 0 0 0-4662 {}} {146 0 0 0-4663 {}} {130 0 0 0-4664 {}} {146 0 0 0-4665 {}} {130 0 0 0-4666 {}} {146 0 0 0-4667 {}} {130 0 0 0-4668 {}} {146 0 0 0-4669 {}} {130 0 0 0-4670 {}}} CYCLES {}}
set a(0-4655) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1729 LOC {280 1.0 315 0.0 315 0.0 316 0.8291185999999999} PREDS {{146 0 0 0-4654 {}} {130 0 0 0-2958 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4656 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4656) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1730 LOC {308 1.0 315 0.9415 315 1.0 316 0.006249937500000025 317 0.006249937500000025} PREDS {{774 0 0 0-4656 {}} {259 0 1.564 0-4655 {}} {130 0 0 0-4654 {}} {258 0 1.564 0-4652 {}} {130 0 0 0-2958 {}} {258 0 0 0-4604 {}} {256 0 0 0-4539 {}} {256 0 0 0-4467 {}} {258 0 0 0-4430 {}} {258 0 0 0-4378 {}} {256 0 0 0-4316 {}} {256 0 0 0-4252 {}} {258 0 0 0-4218 {}} {258 0 0 0-4166 {}} {256 0 0 0-4101 {}} {256 0 0 0-4021 {}} {258 0 0 0-3984 {}} {258 0 0 0-3932 {}} {256 0 0 0-3870 {}} {256 0 0 0-3806 {}} {258 0 0 0-3772 {}} {258 0 0 0-3720 {}} {256 0 0 0-3655 {}} {256 0 0 0-3583 {}} {258 0 0 0-3546 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}} {774 0 0 0-4815 {}} {772 0 0 0-4753 {}} {772 0 0 0-4689 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {774 0 1.564 0-3583 {}} {774 0 1.564 0-3655 {}} {774 0 0 0-3720 {}} {774 0 0 0-3772 {}} {774 0 1.564 0-3806 {}} {774 0 1.564 0-3870 {}} {774 0 0 0-3932 {}} {774 0 0 0-3984 {}} {774 0 1.564 0-4021 {}} {774 0 1.564 0-4101 {}} {774 0 0 0-4166 {}} {774 0 0 0-4218 {}} {774 0 1.564 0-4252 {}} {774 0 1.564 0-4316 {}} {774 0 0 0-4378 {}} {774 0 0 0-4430 {}} {774 0 1.564 0-4467 {}} {774 0 1.564 0-4539 {}} {774 0 0 0-4604 {}} {774 0 0 0-4656 {}} {130 0 0 0-4679 {}} {258 0 1.564 0-4689 {}} {258 0 1.564 0-4753 {}} {258 0 0 0-4815 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-4657) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1731 LOC {280 1.0 315 0.0 315 0.0 316 0.8291185999999999} PREDS {{146 0 0 0-4654 {}} {130 0 0 0-2958 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4658 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4658) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1732 LOC {308 1.0 315 0.9415 315 1.0 316 0.006249937500000025 317 0.006249937500000025} PREDS {{774 0 0 0-4658 {}} {259 0 1.564 0-4657 {}} {130 0 0 0-4654 {}} {258 0 1.564 0-4652 {}} {130 0 0 0-2958 {}} {258 0 0 0-4606 {}} {256 0 0 0-4541 {}} {256 0 0 0-4469 {}} {258 0 0 0-4432 {}} {258 0 0 0-4380 {}} {256 0 0 0-4318 {}} {256 0 0 0-4254 {}} {258 0 0 0-4220 {}} {258 0 0 0-4168 {}} {256 0 0 0-4103 {}} {256 0 0 0-4023 {}} {258 0 0 0-3986 {}} {258 0 0 0-3934 {}} {256 0 0 0-3872 {}} {256 0 0 0-3808 {}} {258 0 0 0-3774 {}} {258 0 0 0-3722 {}} {256 0 0 0-3657 {}} {256 0 0 0-3585 {}} {258 0 0 0-3548 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}} {774 0 0 0-4817 {}} {772 0 0 0-4755 {}} {772 0 0 0-4691 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {774 0 1.564 0-3585 {}} {774 0 1.564 0-3657 {}} {774 0 0 0-3722 {}} {774 0 0 0-3774 {}} {774 0 1.564 0-3808 {}} {774 0 1.564 0-3872 {}} {774 0 0 0-3934 {}} {774 0 0 0-3986 {}} {774 0 1.564 0-4023 {}} {774 0 1.564 0-4103 {}} {774 0 0 0-4168 {}} {774 0 0 0-4220 {}} {774 0 1.564 0-4254 {}} {774 0 1.564 0-4318 {}} {774 0 0 0-4380 {}} {774 0 0 0-4432 {}} {774 0 1.564 0-4469 {}} {774 0 1.564 0-4541 {}} {774 0 0 0-4606 {}} {774 0 0 0-4658 {}} {130 0 0 0-4679 {}} {258 0 1.564 0-4691 {}} {258 0 1.564 0-4755 {}} {258 0 0 0-4817 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-4659) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1733 LOC {280 1.0 315 0.0 315 0.0 316 0.8291185999999999} PREDS {{146 0 0 0-4654 {}} {130 0 0 0-2958 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4660 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4660) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1734 LOC {308 1.0 315 0.9415 315 1.0 316 0.006249937500000025 317 0.006249937500000025} PREDS {{774 0 0 0-4660 {}} {259 0 1.564 0-4659 {}} {130 0 0 0-4654 {}} {258 0 1.564 0-4652 {}} {130 0 0 0-2958 {}} {258 0 0 0-4608 {}} {256 0 0 0-4543 {}} {256 0 0 0-4471 {}} {258 0 0 0-4434 {}} {258 0 0 0-4382 {}} {256 0 0 0-4320 {}} {256 0 0 0-4256 {}} {258 0 0 0-4222 {}} {258 0 0 0-4170 {}} {256 0 0 0-4105 {}} {256 0 0 0-4025 {}} {258 0 0 0-3988 {}} {258 0 0 0-3936 {}} {256 0 0 0-3874 {}} {256 0 0 0-3810 {}} {258 0 0 0-3776 {}} {258 0 0 0-3724 {}} {256 0 0 0-3659 {}} {256 0 0 0-3587 {}} {258 0 0 0-3550 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}} {774 0 0 0-4819 {}} {772 0 0 0-4757 {}} {772 0 0 0-4693 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {774 0 1.564 0-3587 {}} {774 0 1.564 0-3659 {}} {774 0 0 0-3724 {}} {774 0 0 0-3776 {}} {774 0 1.564 0-3810 {}} {774 0 1.564 0-3874 {}} {774 0 0 0-3936 {}} {774 0 0 0-3988 {}} {774 0 1.564 0-4025 {}} {774 0 1.564 0-4105 {}} {774 0 0 0-4170 {}} {774 0 0 0-4222 {}} {774 0 1.564 0-4256 {}} {774 0 1.564 0-4320 {}} {774 0 0 0-4382 {}} {774 0 0 0-4434 {}} {774 0 1.564 0-4471 {}} {774 0 1.564 0-4543 {}} {774 0 0 0-4608 {}} {774 0 0 0-4660 {}} {130 0 0 0-4679 {}} {258 0 1.564 0-4693 {}} {258 0 1.564 0-4757 {}} {258 0 0 0-4819 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-4661) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1735 LOC {280 1.0 315 0.0 315 0.0 316 0.8291185999999999} PREDS {{146 0 0 0-4654 {}} {130 0 0 0-2958 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4662 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4662) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1736 LOC {308 1.0 315 0.9415 315 1.0 316 0.006249937500000025 317 0.006249937500000025} PREDS {{774 0 0 0-4662 {}} {259 0 1.564 0-4661 {}} {130 0 0 0-4654 {}} {258 0 1.564 0-4652 {}} {130 0 0 0-2958 {}} {258 0 0 0-4610 {}} {256 0 0 0-4545 {}} {256 0 0 0-4473 {}} {258 0 0 0-4436 {}} {258 0 0 0-4384 {}} {256 0 0 0-4322 {}} {256 0 0 0-4258 {}} {258 0 0 0-4224 {}} {258 0 0 0-4172 {}} {256 0 0 0-4107 {}} {256 0 0 0-4027 {}} {258 0 0 0-3990 {}} {258 0 0 0-3938 {}} {256 0 0 0-3876 {}} {256 0 0 0-3812 {}} {258 0 0 0-3778 {}} {258 0 0 0-3726 {}} {256 0 0 0-3661 {}} {256 0 0 0-3589 {}} {258 0 0 0-3552 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}} {774 0 0 0-4821 {}} {772 0 0 0-4759 {}} {772 0 0 0-4695 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {774 0 1.564 0-3589 {}} {774 0 1.564 0-3661 {}} {774 0 0 0-3726 {}} {774 0 0 0-3778 {}} {774 0 1.564 0-3812 {}} {774 0 1.564 0-3876 {}} {774 0 0 0-3938 {}} {774 0 0 0-3990 {}} {774 0 1.564 0-4027 {}} {774 0 1.564 0-4107 {}} {774 0 0 0-4172 {}} {774 0 0 0-4224 {}} {774 0 1.564 0-4258 {}} {774 0 1.564 0-4322 {}} {774 0 0 0-4384 {}} {774 0 0 0-4436 {}} {774 0 1.564 0-4473 {}} {774 0 1.564 0-4545 {}} {774 0 0 0-4610 {}} {774 0 0 0-4662 {}} {130 0 0 0-4679 {}} {258 0 1.564 0-4695 {}} {258 0 1.564 0-4759 {}} {258 0 0 0-4821 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-4663) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1737 LOC {280 1.0 315 0.0 315 0.0 316 0.8291185999999999} PREDS {{146 0 0 0-4654 {}} {130 0 0 0-2958 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4664 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4664) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1738 LOC {308 1.0 315 0.9415 315 1.0 316 0.006249937500000025 317 0.006249937500000025} PREDS {{774 0 0 0-4664 {}} {259 0 1.564 0-4663 {}} {130 0 0 0-4654 {}} {258 0 1.564 0-4652 {}} {130 0 0 0-2958 {}} {258 0 0 0-4612 {}} {256 0 0 0-4547 {}} {256 0 0 0-4475 {}} {258 0 0 0-4438 {}} {258 0 0 0-4386 {}} {256 0 0 0-4324 {}} {256 0 0 0-4260 {}} {258 0 0 0-4226 {}} {258 0 0 0-4174 {}} {256 0 0 0-4109 {}} {256 0 0 0-4029 {}} {258 0 0 0-3992 {}} {258 0 0 0-3940 {}} {256 0 0 0-3878 {}} {256 0 0 0-3814 {}} {258 0 0 0-3780 {}} {258 0 0 0-3728 {}} {256 0 0 0-3663 {}} {256 0 0 0-3591 {}} {258 0 0 0-3554 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}} {774 0 0 0-4823 {}} {772 0 0 0-4761 {}} {772 0 0 0-4697 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {774 0 1.564 0-3591 {}} {774 0 1.564 0-3663 {}} {774 0 0 0-3728 {}} {774 0 0 0-3780 {}} {774 0 1.564 0-3814 {}} {774 0 1.564 0-3878 {}} {774 0 0 0-3940 {}} {774 0 0 0-3992 {}} {774 0 1.564 0-4029 {}} {774 0 1.564 0-4109 {}} {774 0 0 0-4174 {}} {774 0 0 0-4226 {}} {774 0 1.564 0-4260 {}} {774 0 1.564 0-4324 {}} {774 0 0 0-4386 {}} {774 0 0 0-4438 {}} {774 0 1.564 0-4475 {}} {774 0 1.564 0-4547 {}} {774 0 0 0-4612 {}} {774 0 0 0-4664 {}} {130 0 0 0-4679 {}} {258 0 1.564 0-4697 {}} {258 0 1.564 0-4761 {}} {258 0 0 0-4823 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-4665) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1739 LOC {280 1.0 315 0.0 315 0.0 316 0.8291185999999999} PREDS {{146 0 0 0-4654 {}} {130 0 0 0-2958 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4666 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4666) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1740 LOC {308 1.0 315 0.9415 315 1.0 316 0.006249937500000025 317 0.006249937500000025} PREDS {{774 0 0 0-4666 {}} {259 0 1.564 0-4665 {}} {130 0 0 0-4654 {}} {258 0 1.564 0-4652 {}} {130 0 0 0-2958 {}} {258 0 0 0-4614 {}} {256 0 0 0-4549 {}} {256 0 0 0-4477 {}} {258 0 0 0-4440 {}} {258 0 0 0-4388 {}} {256 0 0 0-4326 {}} {256 0 0 0-4262 {}} {258 0 0 0-4228 {}} {258 0 0 0-4176 {}} {256 0 0 0-4111 {}} {256 0 0 0-4031 {}} {258 0 0 0-3994 {}} {258 0 0 0-3942 {}} {256 0 0 0-3880 {}} {256 0 0 0-3816 {}} {258 0 0 0-3782 {}} {258 0 0 0-3730 {}} {256 0 0 0-3665 {}} {256 0 0 0-3593 {}} {258 0 0 0-3556 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}} {774 0 0 0-4825 {}} {772 0 0 0-4763 {}} {772 0 0 0-4699 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {774 0 1.564 0-3593 {}} {774 0 1.564 0-3665 {}} {774 0 0 0-3730 {}} {774 0 0 0-3782 {}} {774 0 1.564 0-3816 {}} {774 0 1.564 0-3880 {}} {774 0 0 0-3942 {}} {774 0 0 0-3994 {}} {774 0 1.564 0-4031 {}} {774 0 1.564 0-4111 {}} {774 0 0 0-4176 {}} {774 0 0 0-4228 {}} {774 0 1.564 0-4262 {}} {774 0 1.564 0-4326 {}} {774 0 0 0-4388 {}} {774 0 0 0-4440 {}} {774 0 1.564 0-4477 {}} {774 0 1.564 0-4549 {}} {774 0 0 0-4614 {}} {774 0 0 0-4666 {}} {130 0 0 0-4679 {}} {258 0 1.564 0-4699 {}} {258 0 1.564 0-4763 {}} {258 0 0 0-4825 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-4667) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1741 LOC {280 1.0 315 0.0 315 0.0 316 0.8291185999999999} PREDS {{146 0 0 0-4654 {}} {130 0 0 0-2958 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4668 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4668) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1742 LOC {308 1.0 315 0.9415 315 1.0 316 0.006249937500000025 317 0.006249937500000025} PREDS {{774 0 0 0-4668 {}} {259 0 1.564 0-4667 {}} {130 0 0 0-4654 {}} {258 0 1.564 0-4652 {}} {130 0 0 0-2958 {}} {258 0 0 0-4616 {}} {256 0 0 0-4551 {}} {256 0 0 0-4479 {}} {258 0 0 0-4442 {}} {258 0 0 0-4390 {}} {256 0 0 0-4328 {}} {256 0 0 0-4264 {}} {258 0 0 0-4230 {}} {258 0 0 0-4178 {}} {256 0 0 0-4113 {}} {256 0 0 0-4033 {}} {258 0 0 0-3996 {}} {258 0 0 0-3944 {}} {256 0 0 0-3882 {}} {256 0 0 0-3818 {}} {258 0 0 0-3784 {}} {258 0 0 0-3732 {}} {256 0 0 0-3667 {}} {256 0 0 0-3595 {}} {258 0 0 0-3558 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}} {774 0 0 0-4827 {}} {772 0 0 0-4765 {}} {772 0 0 0-4701 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {774 0 1.564 0-3595 {}} {774 0 1.564 0-3667 {}} {774 0 0 0-3732 {}} {774 0 0 0-3784 {}} {774 0 1.564 0-3818 {}} {774 0 1.564 0-3882 {}} {774 0 0 0-3944 {}} {774 0 0 0-3996 {}} {774 0 1.564 0-4033 {}} {774 0 1.564 0-4113 {}} {774 0 0 0-4178 {}} {774 0 0 0-4230 {}} {774 0 1.564 0-4264 {}} {774 0 1.564 0-4328 {}} {774 0 0 0-4390 {}} {774 0 0 0-4442 {}} {774 0 1.564 0-4479 {}} {774 0 1.564 0-4551 {}} {774 0 0 0-4616 {}} {774 0 0 0-4668 {}} {130 0 0 0-4679 {}} {258 0 1.564 0-4701 {}} {258 0 1.564 0-4765 {}} {258 0 0 0-4827 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-4669) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#7)(9-3)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1743 LOC {280 1.0 315 0.0 315 0.0 316 0.8291185999999999} PREDS {{146 0 0 0-4654 {}} {130 0 0 0-2958 {}} {258 0 0 0-4535 {}}} SUCCS {{259 0 1.564 0-4670 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4670) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1744 LOC {308 1.0 315 0.9415 315 1.0 316 0.006249937500000025 317 0.006249937500000025} PREDS {{774 0 0 0-4670 {}} {259 0 1.564 0-4669 {}} {130 0 0 0-4654 {}} {258 0 1.564 0-4652 {}} {130 0 0 0-2958 {}} {258 0 0 0-4618 {}} {256 0 0 0-4553 {}} {256 0 0 0-4481 {}} {258 0 0 0-4444 {}} {258 0 0 0-4392 {}} {256 0 0 0-4330 {}} {256 0 0 0-4266 {}} {258 0 0 0-4232 {}} {258 0 0 0-4180 {}} {256 0 0 0-4115 {}} {256 0 0 0-4035 {}} {258 0 0 0-3998 {}} {258 0 0 0-3946 {}} {256 0 0 0-3884 {}} {256 0 0 0-3820 {}} {258 0 0 0-3786 {}} {258 0 0 0-3734 {}} {256 0 0 0-3669 {}} {256 0 0 0-3597 {}} {258 0 0 0-3560 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}} {774 0 0 0-4829 {}} {772 0 0 0-4767 {}} {772 0 0 0-4703 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {774 0 1.564 0-3597 {}} {774 0 1.564 0-3669 {}} {774 0 0 0-3734 {}} {774 0 0 0-3786 {}} {774 0 1.564 0-3820 {}} {774 0 1.564 0-3884 {}} {774 0 0 0-3946 {}} {774 0 0 0-3998 {}} {774 0 1.564 0-4035 {}} {774 0 1.564 0-4115 {}} {774 0 0 0-4180 {}} {774 0 0 0-4232 {}} {774 0 1.564 0-4266 {}} {774 0 1.564 0-4330 {}} {774 0 0 0-4392 {}} {774 0 0 0-4444 {}} {774 0 1.564 0-4481 {}} {774 0 1.564 0-4553 {}} {774 0 0 0-4618 {}} {774 0 0 0-4670 {}} {130 0 0 0-4679 {}} {258 0 1.564 0-4703 {}} {258 0 1.564 0-4767 {}} {258 0 0 0-4829 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-4671) {AREA_SCORE {} NAME operator<<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-4) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1745 LOC {280 1.0 288 0.9523638 288 0.9523638 331 0.9523638} PREDS {{130 0 0 0-2958 {}}} SUCCS {{259 0 0 0-4672 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4672) {AREA_SCORE {} NAME COMP_LOOP-8:operator>><64,false>:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1746 LOC {280 1.0 288 0.9523638 288 0.9523638 331 0.9523638} PREDS {{259 0 0 0-4671 {}} {130 0 0 0-2958 {}}} SUCCS {{259 0 0 0-4673 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4673) {AREA_SCORE {} NAME COMP_LOOP-8:operator>><64,false>:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1747 LOC {280 1.0 288 0.9523638 288 0.9523638 331 0.9523638} PREDS {{259 0 0 0-4672 {}} {130 0 0 0-2958 {}}} SUCCS {{258 0 0 0-4676 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4674) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1748 LOC {280 1.0 288 0.0 288 0.0 288 0.0 331 0.9523638} PREDS {{130 0 0 0-2958 {}} {774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4675 {}} {130 0 0 0-4679 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4675) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#28 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1749 LOC {280 1.0 288 0.0 288 0.0 331 0.9523638} PREDS {{259 0 0 0-4674 {}} {130 0 0 0-2958 {}}} SUCCS {{259 0 0 0-4676 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4676) {AREA_SCORE 61.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(61,0,6,0,61) QUANTITY 1 NAME operator<<64,false>:acc#1 TYPE ACCU DELAY {0.76 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1750 LOC {281 0.0 288 0.9523638 288 0.9523638 288 0.9999999554487179 331 0.9999999554487179} PREDS {{259 0 0 0-4675 {}} {258 0 0 0-4673 {}} {130 0 0 0-2958 {}}} SUCCS {{259 0 0 0-4677 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4677) {AREA_SCORE {} NAME operator<<64,false>:slc(operator<<64,false>:acc#1)(60) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1751 LOC {281 0.0476362 288 1.0 288 1.0 331 1.0} PREDS {{259 0 0 0-4676 {}} {130 0 0 0-2958 {}}} SUCCS {{259 0 0 0-4678 {}} {130 0 0 0-4679 {}}} CYCLES {}}
set a(0-4678) {AREA_SCORE {} NAME COMP_LOOP-8:not#1 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1752 LOC {281 0.0476362 316 1.0 316 1.0 331 1.0} PREDS {{259 0 0 0-4677 {}} {130 0 0 0-2958 {}}} SUCCS {{259 0 0 0-4679 {}}} CYCLES {}}
set a(0-4679) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1753 LOC {309 0.0062499999999999995 316 1.0 316 1.0 331 1.0} PREDS {{259 0 0 0-4678 {}} {130 0 0 0-4677 {}} {130 0 0 0-4676 {}} {130 0 0 0-4675 {}} {130 0 0 0-4674 {}} {130 0 0 0-4673 {}} {130 0 0 0-4672 {}} {130 0 0 0-4671 {}} {130 0 0 0-4670 {}} {130 0 0 0-4669 {}} {130 0 0 0-4668 {}} {130 0 0 0-4667 {}} {130 0 0 0-4666 {}} {130 0 0 0-4665 {}} {130 0 0 0-4664 {}} {130 0 0 0-4663 {}} {130 0 0 0-4662 {}} {130 0 0 0-4661 {}} {130 0 0 0-4660 {}} {130 0 0 0-4659 {}} {130 0 0 0-4658 {}} {130 0 0 0-4657 {}} {130 0 0 0-4656 {}} {130 0 0 0-4655 {}} {130 0 0 0-4653 {}} {130 0 0 0-4652 {}} {130 0 0 0-4650 {}} {130 0 0 0-4649 {}} {130 0 0 0-4648 {}} {130 0 0 0-4647 {}} {130 0 0 0-4646 {}} {130 0 0 0-4644 {}} {130 0 0 0-4643 {}} {130 0 0 0-4642 {}} {130 0 0 0-4641 {}} {130 0 0 0-2958 {}}} SUCCS {{128 0 0 0-4815 {}} {128 0 0 0-4817 {}} {128 0 0 0-4819 {}} {128 0 0 0-4821 {}} {128 0 0 0-4823 {}} {128 0 0 0-4825 {}} {128 0 0 0-4827 {}} {128 0 0 0-4829 {}} {128 0 0 0-4833 {}} {128 0 0 0-4834 {}} {128 0 0 0-4835 {}} {64 0 0 0-2959 {}}} CYCLES {}}
set a(0-4680) {AREA_SCORE {} NAME COMP_LOOP:asn#118 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1754 LOC {0 1.0 1 0.0 1 0.0 1 0.0 317 0.7942528249999999} PREDS {} SUCCS {{259 0 0 0-4681 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4681) {AREA_SCORE {} NAME COMP_LOOP-8:slc(STAGE_VEC_LOOP:j)(9-0)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1755 LOC {0 1.0 1 0.0 1 0.0 317 0.7942528249999999} PREDS {{259 0 0 0-4680 {}}} SUCCS {{258 0 0 0-4685 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4682) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1756 LOC {0 1.0 1 0.0 1 0.0 1 0.0 317 0.7942528249999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4683 {}} {130 0 0 0-2959 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4683) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#29 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1757 LOC {0 1.0 1 0.0 1 0.0 317 0.7942528249999999} PREDS {{259 0 0 0-4682 {}}} SUCCS {{259 0 0 0-4684 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4684) {AREA_SCORE {} NAME COMP_LOOP:conc#35 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1758 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 317 0.7942528249999999} PREDS {{259 0 0 0-4683 {}}} SUCCS {{259 0 0 0-4685 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4685) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 4 NAME COMP_LOOP-8:acc TYPE ACCU DELAY {0.56 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1759 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 317 0.8291185477564101} PREDS {{259 0 0 0-4684 {}} {258 0 0 0-4681 {}}} SUCCS {{259 0 0 0-4686 {}} {258 0 0 0-4688 {}} {258 0 0 0-4690 {}} {258 0 0 0-4692 {}} {258 0 0 0-4694 {}} {258 0 0 0-4696 {}} {258 0 0 0-4698 {}} {258 0 0 0-4700 {}} {258 0 0 0-4702 {}} {258 0 0 0-4704 {}} {258 0 0 0-4705 {}} {258 0 0 0-4706 {}} {258 0 0 0-4708 {}} {258 0 0 0-4709 {}} {258 0 0 0-4710 {}} {258 0 0 0-4713 {}} {258 0 0 0-4714 {}} {258 0 0 0-4715 {}} {258 0 0 0-4718 {}} {258 0 0 0-4719 {}} {258 0 0 0-4720 {}} {258 0 0 0-4723 {}} {258 0 0 0-4724 {}} {258 0 0 0-4725 {}} {258 0 0 0-4728 {}} {258 0 0 0-4729 {}} {258 0 0 0-4730 {}} {258 0 0 0-4733 {}} {258 0 0 0-4734 {}} {258 0 0 0-4735 {}} {258 0 0 0-4738 {}} {258 0 0 0-4739 {}} {258 0 0 0-4740 {}} {258 0 0 0-4812 {}} {258 0 0 0-4814 {}} {258 0 0 0-4816 {}} {258 0 0 0-4818 {}} {258 0 0 0-4820 {}} {258 0 0 0-4822 {}} {258 0 0 0-4824 {}} {258 0 0 0-4826 {}} {258 0 0 0-4828 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4686) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1760 LOC {1 0.034865775 1 1.0 1 1.0 317 0.8291185999999999} PREDS {{259 0 0 0-4685 {}}} SUCCS {{259 0 0 0-4687 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4687) {AREA_SCORE {} NAME COMP_LOOP:switch#14 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1761 LOC {1 0.034865775 1 1.0 1 1.0 317 0.8291185999999999} PREDS {{259 0 0 0-4686 {}}} SUCCS {{146 0 0 0-4688 {}} {146 0 0 0-4689 {}} {146 0 0 0-4690 {}} {146 0 0 0-4691 {}} {146 0 0 0-4692 {}} {146 0 0 0-4693 {}} {146 0 0 0-4694 {}} {146 0 0 0-4695 {}} {146 0 0 0-4696 {}} {146 0 0 0-4697 {}} {146 0 0 0-4698 {}} {146 0 0 0-4699 {}} {146 0 0 0-4700 {}} {146 0 0 0-4701 {}} {146 0 0 0-4702 {}} {146 0 0 0-4703 {}}} CYCLES {}}
set a(0-4688) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1762 LOC {1 0.034865775 316 0.0 316 0.0 317 0.8291185999999999} PREDS {{146 0 0 0-4687 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4689 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4689) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1763 LOC {309 1.0 316 0.9415 316 1.0 317 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4688 {}} {146 0 0 0-4687 {}} {258 0 1.564 0-4656 {}} {258 0 1.564 0-4604 {}} {258 0 1.564 0-4430 {}} {258 0 1.564 0-4378 {}} {258 0 1.564 0-4218 {}} {258 0 1.564 0-4166 {}} {258 0 1.564 0-3984 {}} {258 0 1.564 0-3932 {}} {258 0 1.564 0-3772 {}} {258 0 1.564 0-3720 {}} {258 0 1.564 0-3546 {}} {258 0 1.564 0-3494 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {772 0 0 0-3494 {}} {772 0 0 0-3546 {}} {772 0 0 0-3720 {}} {772 0 0 0-3772 {}} {772 0 0 0-3932 {}} {772 0 0 0-3984 {}} {772 0 0 0-4166 {}} {772 0 0 0-4218 {}} {772 0 0 0-4378 {}} {772 0 0 0-4430 {}} {772 0 0 0-4604 {}} {772 0 0 0-4656 {}} {258 0 0 0-4742 {}} {256 0 0 0-4815 {}} {130 0 0 0-2959 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-4690) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1764 LOC {1 0.034865775 316 0.0 316 0.0 317 0.8291185999999999} PREDS {{146 0 0 0-4687 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4691 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4691) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1765 LOC {309 1.0 316 0.9415 316 1.0 317 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4690 {}} {146 0 0 0-4687 {}} {258 0 1.564 0-4658 {}} {258 0 1.564 0-4606 {}} {258 0 1.564 0-4432 {}} {258 0 1.564 0-4380 {}} {258 0 1.564 0-4220 {}} {258 0 1.564 0-4168 {}} {258 0 1.564 0-3986 {}} {258 0 1.564 0-3934 {}} {258 0 1.564 0-3774 {}} {258 0 1.564 0-3722 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {772 0 0 0-3496 {}} {772 0 0 0-3548 {}} {772 0 0 0-3722 {}} {772 0 0 0-3774 {}} {772 0 0 0-3934 {}} {772 0 0 0-3986 {}} {772 0 0 0-4168 {}} {772 0 0 0-4220 {}} {772 0 0 0-4380 {}} {772 0 0 0-4432 {}} {772 0 0 0-4606 {}} {772 0 0 0-4658 {}} {258 0 0 0-4742 {}} {256 0 0 0-4817 {}} {130 0 0 0-2959 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-4692) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1766 LOC {1 0.034865775 316 0.0 316 0.0 317 0.8291185999999999} PREDS {{146 0 0 0-4687 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4693 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4693) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1767 LOC {309 1.0 316 0.9415 316 1.0 317 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4692 {}} {146 0 0 0-4687 {}} {258 0 1.564 0-4660 {}} {258 0 1.564 0-4608 {}} {258 0 1.564 0-4434 {}} {258 0 1.564 0-4382 {}} {258 0 1.564 0-4222 {}} {258 0 1.564 0-4170 {}} {258 0 1.564 0-3988 {}} {258 0 1.564 0-3936 {}} {258 0 1.564 0-3776 {}} {258 0 1.564 0-3724 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {772 0 0 0-3498 {}} {772 0 0 0-3550 {}} {772 0 0 0-3724 {}} {772 0 0 0-3776 {}} {772 0 0 0-3936 {}} {772 0 0 0-3988 {}} {772 0 0 0-4170 {}} {772 0 0 0-4222 {}} {772 0 0 0-4382 {}} {772 0 0 0-4434 {}} {772 0 0 0-4608 {}} {772 0 0 0-4660 {}} {258 0 0 0-4742 {}} {256 0 0 0-4819 {}} {130 0 0 0-2959 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-4694) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1768 LOC {1 0.034865775 316 0.0 316 0.0 317 0.8291185999999999} PREDS {{146 0 0 0-4687 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4695 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4695) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1769 LOC {309 1.0 316 0.9415 316 1.0 317 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4694 {}} {146 0 0 0-4687 {}} {258 0 1.564 0-4662 {}} {258 0 1.564 0-4610 {}} {258 0 1.564 0-4436 {}} {258 0 1.564 0-4384 {}} {258 0 1.564 0-4224 {}} {258 0 1.564 0-4172 {}} {258 0 1.564 0-3990 {}} {258 0 1.564 0-3938 {}} {258 0 1.564 0-3778 {}} {258 0 1.564 0-3726 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {772 0 0 0-3500 {}} {772 0 0 0-3552 {}} {772 0 0 0-3726 {}} {772 0 0 0-3778 {}} {772 0 0 0-3938 {}} {772 0 0 0-3990 {}} {772 0 0 0-4172 {}} {772 0 0 0-4224 {}} {772 0 0 0-4384 {}} {772 0 0 0-4436 {}} {772 0 0 0-4610 {}} {772 0 0 0-4662 {}} {258 0 0 0-4742 {}} {256 0 0 0-4821 {}} {130 0 0 0-2959 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-4696) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1770 LOC {1 0.034865775 316 0.0 316 0.0 317 0.8291185999999999} PREDS {{146 0 0 0-4687 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4697 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4697) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1771 LOC {309 1.0 316 0.9415 316 1.0 317 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4696 {}} {146 0 0 0-4687 {}} {258 0 1.564 0-4664 {}} {258 0 1.564 0-4612 {}} {258 0 1.564 0-4438 {}} {258 0 1.564 0-4386 {}} {258 0 1.564 0-4226 {}} {258 0 1.564 0-4174 {}} {258 0 1.564 0-3992 {}} {258 0 1.564 0-3940 {}} {258 0 1.564 0-3780 {}} {258 0 1.564 0-3728 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {772 0 0 0-3502 {}} {772 0 0 0-3554 {}} {772 0 0 0-3728 {}} {772 0 0 0-3780 {}} {772 0 0 0-3940 {}} {772 0 0 0-3992 {}} {772 0 0 0-4174 {}} {772 0 0 0-4226 {}} {772 0 0 0-4386 {}} {772 0 0 0-4438 {}} {772 0 0 0-4612 {}} {772 0 0 0-4664 {}} {258 0 0 0-4742 {}} {256 0 0 0-4823 {}} {130 0 0 0-2959 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-4698) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1772 LOC {1 0.034865775 316 0.0 316 0.0 317 0.8291185999999999} PREDS {{146 0 0 0-4687 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4699 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4699) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1773 LOC {309 1.0 316 0.9415 316 1.0 317 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4698 {}} {146 0 0 0-4687 {}} {258 0 1.564 0-4666 {}} {258 0 1.564 0-4614 {}} {258 0 1.564 0-4440 {}} {258 0 1.564 0-4388 {}} {258 0 1.564 0-4228 {}} {258 0 1.564 0-4176 {}} {258 0 1.564 0-3994 {}} {258 0 1.564 0-3942 {}} {258 0 1.564 0-3782 {}} {258 0 1.564 0-3730 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {772 0 0 0-3504 {}} {772 0 0 0-3556 {}} {772 0 0 0-3730 {}} {772 0 0 0-3782 {}} {772 0 0 0-3942 {}} {772 0 0 0-3994 {}} {772 0 0 0-4176 {}} {772 0 0 0-4228 {}} {772 0 0 0-4388 {}} {772 0 0 0-4440 {}} {772 0 0 0-4614 {}} {772 0 0 0-4666 {}} {258 0 0 0-4742 {}} {256 0 0 0-4825 {}} {130 0 0 0-2959 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-4700) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1774 LOC {1 0.034865775 316 0.0 316 0.0 317 0.8291185999999999} PREDS {{146 0 0 0-4687 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4701 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4701) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1775 LOC {309 1.0 316 0.9415 316 1.0 317 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4700 {}} {146 0 0 0-4687 {}} {258 0 1.564 0-4668 {}} {258 0 1.564 0-4616 {}} {258 0 1.564 0-4442 {}} {258 0 1.564 0-4390 {}} {258 0 1.564 0-4230 {}} {258 0 1.564 0-4178 {}} {258 0 1.564 0-3996 {}} {258 0 1.564 0-3944 {}} {258 0 1.564 0-3784 {}} {258 0 1.564 0-3732 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {772 0 0 0-3506 {}} {772 0 0 0-3558 {}} {772 0 0 0-3732 {}} {772 0 0 0-3784 {}} {772 0 0 0-3944 {}} {772 0 0 0-3996 {}} {772 0 0 0-4178 {}} {772 0 0 0-4230 {}} {772 0 0 0-4390 {}} {772 0 0 0-4442 {}} {772 0 0 0-4616 {}} {772 0 0 0-4668 {}} {258 0 0 0-4742 {}} {256 0 0 0-4827 {}} {130 0 0 0-2959 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-4702) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1776 LOC {1 0.034865775 316 0.0 316 0.0 317 0.8291185999999999} PREDS {{146 0 0 0-4687 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4703 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4703) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1777 LOC {309 1.0 316 0.9415 316 1.0 317 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4702 {}} {146 0 0 0-4687 {}} {258 0 1.564 0-4670 {}} {258 0 1.564 0-4618 {}} {258 0 1.564 0-4444 {}} {258 0 1.564 0-4392 {}} {258 0 1.564 0-4232 {}} {258 0 1.564 0-4180 {}} {258 0 1.564 0-3998 {}} {258 0 1.564 0-3946 {}} {258 0 1.564 0-3786 {}} {258 0 1.564 0-3734 {}} {258 0 1.564 0-3560 {}} {258 0 1.564 0-3508 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {772 0 0 0-3508 {}} {772 0 0 0-3560 {}} {772 0 0 0-3734 {}} {772 0 0 0-3786 {}} {772 0 0 0-3946 {}} {772 0 0 0-3998 {}} {772 0 0 0-4180 {}} {772 0 0 0-4232 {}} {772 0 0 0-4392 {}} {772 0 0 0-4444 {}} {772 0 0 0-4618 {}} {772 0 0 0-4670 {}} {258 0 0 0-4742 {}} {256 0 0 0-4829 {}} {130 0 0 0-2959 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-4704) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1778 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4707 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4705) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1779 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4707 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4706) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1780 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{259 0 0 0-4707 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4707) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#28 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1781 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4706 {}} {258 0 0 0-4705 {}} {258 0 0 0-4704 {}}} SUCCS {{258 0 0 0-4742 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4708) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1782 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4712 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4709) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1783 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4711 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4710) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1784 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{259 0 0 0-4711 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4711) {AREA_SCORE {} NAME COMP_LOOP:nor#85 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1785 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{259 0 0 0-4710 {}} {258 0 0 0-4709 {}}} SUCCS {{259 0 0 0-4712 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4712) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#196 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1786 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{259 0 0 0-4711 {}} {258 0 0 0-4708 {}}} SUCCS {{258 0 0 0-4742 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4713) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1787 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4717 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4714) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1788 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4716 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4715) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1789 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{259 0 0 0-4716 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4716) {AREA_SCORE {} NAME COMP_LOOP:nor#86 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1790 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{259 0 0 0-4715 {}} {258 0 0 0-4714 {}}} SUCCS {{259 0 0 0-4717 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4717) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#197 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1791 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{259 0 0 0-4716 {}} {258 0 0 0-4713 {}}} SUCCS {{258 0 0 0-4742 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4718) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1792 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4722 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4719) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1793 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4722 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4720) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1794 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{259 0 0 0-4721 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4721) {AREA_SCORE {} NAME COMP_LOOP:not#116 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1795 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4720 {}}} SUCCS {{259 0 0 0-4722 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4722) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#198 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1796 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4721 {}} {258 0 0 0-4719 {}} {258 0 0 0-4718 {}}} SUCCS {{258 0 0 0-4742 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4723) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1797 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4727 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4724) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1798 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4726 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4725) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1799 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{259 0 0 0-4726 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4726) {AREA_SCORE {} NAME COMP_LOOP:nor#87 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1800 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{259 0 0 0-4725 {}} {258 0 0 0-4724 {}}} SUCCS {{259 0 0 0-4727 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4727) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#199 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1801 LOC {1 0.034865775 317 0.0 317 0.0 318 0.5036969} PREDS {{259 0 0 0-4726 {}} {258 0 0 0-4723 {}}} SUCCS {{258 0 0 0-4742 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4728) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1802 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4732 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4729) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1803 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4732 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4730) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1804 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{259 0 0 0-4731 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4731) {AREA_SCORE {} NAME COMP_LOOP:not#117 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1805 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4730 {}}} SUCCS {{259 0 0 0-4732 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4732) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#200 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1806 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4731 {}} {258 0 0 0-4729 {}} {258 0 0 0-4728 {}}} SUCCS {{258 0 0 0-4742 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4733) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1807 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4737 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4734) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1808 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4737 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4735) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1809 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{259 0 0 0-4736 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4736) {AREA_SCORE {} NAME COMP_LOOP:not#118 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1810 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4735 {}}} SUCCS {{259 0 0 0-4737 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4737) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#201 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1811 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4736 {}} {258 0 0 0-4734 {}} {258 0 0 0-4733 {}}} SUCCS {{258 0 0 0-4742 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4738) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1812 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4741 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4739) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1813 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{258 0 0 0-4741 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4740) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1814 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4685 {}}} SUCCS {{259 0 0 0-4741 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4741) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#202 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1815 LOC {1 0.034865775 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4740 {}} {258 0 0 0-4739 {}} {258 0 0 0-4738 {}}} SUCCS {{259 0 0 0-4742 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4742) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#14 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1816 LOC {310 0.094375 317 0.9511217999999999 317 0.9511217999999999 317 0.999999942628205 318 0.5525750426282051} PREDS {{259 0 0 0-4741 {}} {258 0 0 0-4737 {}} {258 0 0 0-4732 {}} {258 0 0 0-4727 {}} {258 0 0 0-4722 {}} {258 0 0 0-4717 {}} {258 0 0 0-4712 {}} {258 0 0 0-4707 {}} {258 0 0 0-4703 {}} {258 0 0 0-4701 {}} {258 0 0 0-4699 {}} {258 0 0 0-4697 {}} {258 0 0 0-4695 {}} {258 0 0 0-4693 {}} {258 0 0 0-4691 {}} {258 0 0 0-4689 {}} {258 0 0 0-3016 {}} {258 0 0 0-3015 {}} {258 0 0 0-3014 {}} {258 0 0 0-3013 {}} {258 0 0 0-3012 {}} {258 0 0 0-3011 {}} {258 0 0 0-3010 {}} {258 0 0 0-3009 {}}} SUCCS {{258 0 0 0-4807 {}} {130 0 0 0-2959 {}} {258 0 0 0-4853 {}}} CYCLES {}}
set a(0-4743) {AREA_SCORE {} NAME operator+<64,false>:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1817 LOC {0 1.0 1 0.0 1 0.0 1 0.0 317 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-4744 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4744) {AREA_SCORE {} NAME COMP_LOOP-8:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1818 LOC {0 1.0 1 0.0 1 0.0 317 0.7769290999999999} PREDS {{259 0 0 0-4743 {}}} SUCCS {{258 0 0 0-4749 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4745) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1819 LOC {0 1.0 1 0.0 1 0.0 1 0.0 317 0.7769290999999999} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4746 {}} {130 0 0 0-2959 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4746) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#30 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1820 LOC {0 1.0 1 0.0 1 0.0 317 0.7769290999999999} PREDS {{259 0 0 0-4745 {}}} SUCCS {{259 0 0 0-4747 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4747) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1821 LOC {0 1.0 1 0.9478105 1 0.9478105 317 0.7769290999999999} PREDS {{259 0 0 0-4746 {}}} SUCCS {{258 0 0 0-4749 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4748) {AREA_SCORE {} NAME COMP_LOOP-8:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1822 LOC {0 1.0 1 0.9478105 1 0.9478105 317 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-4749 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4749) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 8 NAME COMP_LOOP-8:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1823 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 317 0.8291185407051281} PREDS {{259 0 0 0-4748 {}} {258 0 0 0-4747 {}} {258 0 0 0-4744 {}}} SUCCS {{259 0 0 0-4750 {}} {258 0 0 0-4752 {}} {258 0 0 0-4754 {}} {258 0 0 0-4756 {}} {258 0 0 0-4758 {}} {258 0 0 0-4760 {}} {258 0 0 0-4762 {}} {258 0 0 0-4764 {}} {258 0 0 0-4766 {}} {258 0 0 0-4768 {}} {258 0 0 0-4769 {}} {258 0 0 0-4770 {}} {258 0 0 0-4772 {}} {258 0 0 0-4773 {}} {258 0 0 0-4774 {}} {258 0 0 0-4777 {}} {258 0 0 0-4778 {}} {258 0 0 0-4779 {}} {258 0 0 0-4782 {}} {258 0 0 0-4783 {}} {258 0 0 0-4784 {}} {258 0 0 0-4787 {}} {258 0 0 0-4788 {}} {258 0 0 0-4789 {}} {258 0 0 0-4792 {}} {258 0 0 0-4793 {}} {258 0 0 0-4794 {}} {258 0 0 0-4797 {}} {258 0 0 0-4798 {}} {258 0 0 0-4799 {}} {258 0 0 0-4802 {}} {258 0 0 0-4803 {}} {258 0 0 0-4804 {}} {130 0 0 0-2959 {}} {258 0 0 0-4864 {}} {258 0 0 0-4866 {}} {258 0 0 0-4868 {}} {258 0 0 0-4870 {}} {258 0 0 0-4872 {}} {258 0 0 0-4874 {}} {258 0 0 0-4876 {}} {258 0 0 0-4878 {}} {258 0 0 0-4880 {}}} CYCLES {}}
set a(0-4750) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1824 LOC {1 0.0521895 1 1.0 1 1.0 317 0.8291185999999999} PREDS {{259 0 0 0-4749 {}}} SUCCS {{259 0 0 0-4751 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4751) {AREA_SCORE {} NAME COMP_LOOP:switch#15 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1825 LOC {1 0.0521895 1 1.0 1 1.0 317 0.8291185999999999} PREDS {{259 0 0 0-4750 {}}} SUCCS {{146 0 0 0-4752 {}} {146 0 0 0-4753 {}} {146 0 0 0-4754 {}} {146 0 0 0-4755 {}} {146 0 0 0-4756 {}} {146 0 0 0-4757 {}} {146 0 0 0-4758 {}} {146 0 0 0-4759 {}} {146 0 0 0-4760 {}} {146 0 0 0-4761 {}} {146 0 0 0-4762 {}} {146 0 0 0-4763 {}} {146 0 0 0-4764 {}} {146 0 0 0-4765 {}} {146 0 0 0-4766 {}} {146 0 0 0-4767 {}}} CYCLES {}}
set a(0-4752) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#2 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1826 LOC {1 0.0521895 317 0.8291185999999999 317 0.8291185999999999 317 0.8291185999999999} PREDS {{146 0 0 0-4751 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4753 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4753) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1827 LOC {309 1.0 317 0.9415 317 1.0 318 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4752 {}} {146 0 0 0-4751 {}} {258 0 1.564 0-4656 {}} {258 0 1.564 0-4604 {}} {258 0 1.564 0-4430 {}} {258 0 1.564 0-4378 {}} {258 0 1.564 0-4218 {}} {258 0 1.564 0-4166 {}} {258 0 1.564 0-3984 {}} {258 0 1.564 0-3932 {}} {258 0 1.564 0-3772 {}} {258 0 1.564 0-3720 {}} {258 0 1.564 0-3546 {}} {258 0 1.564 0-3494 {}} {258 0 1.564 0-3334 {}} {258 0 1.564 0-3282 {}} {774 0 1.564 0-4867 {}} {774 0 1.564 0-4815 {}}} SUCCS {{772 0 0 0-3282 {}} {772 0 0 0-3334 {}} {772 0 0 0-3494 {}} {772 0 0 0-3546 {}} {772 0 0 0-3720 {}} {772 0 0 0-3772 {}} {772 0 0 0-3932 {}} {772 0 0 0-3984 {}} {772 0 0 0-4166 {}} {772 0 0 0-4218 {}} {772 0 0 0-4378 {}} {772 0 0 0-4430 {}} {772 0 0 0-4604 {}} {772 0 0 0-4656 {}} {258 0 0 0-4806 {}} {256 0 0 0-4815 {}} {130 0 0 0-2959 {}} {256 0 0 0-4867 {}}} CYCLES {}}
set a(0-4754) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1828 LOC {1 0.0521895 317 0.8291185999999999 317 0.8291185999999999 317 0.8291185999999999} PREDS {{146 0 0 0-4751 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4755 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4755) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1829 LOC {309 1.0 317 0.9415 317 1.0 318 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4754 {}} {146 0 0 0-4751 {}} {258 0 1.564 0-4658 {}} {258 0 1.564 0-4606 {}} {258 0 1.564 0-4432 {}} {258 0 1.564 0-4380 {}} {258 0 1.564 0-4220 {}} {258 0 1.564 0-4168 {}} {258 0 1.564 0-3986 {}} {258 0 1.564 0-3934 {}} {258 0 1.564 0-3774 {}} {258 0 1.564 0-3722 {}} {258 0 1.564 0-3548 {}} {258 0 1.564 0-3496 {}} {258 0 1.564 0-3336 {}} {258 0 1.564 0-3283 {}} {774 0 1.564 0-4869 {}} {774 0 1.564 0-4817 {}}} SUCCS {{772 0 0 0-3283 {}} {772 0 0 0-3336 {}} {772 0 0 0-3496 {}} {772 0 0 0-3548 {}} {772 0 0 0-3722 {}} {772 0 0 0-3774 {}} {772 0 0 0-3934 {}} {772 0 0 0-3986 {}} {772 0 0 0-4168 {}} {772 0 0 0-4220 {}} {772 0 0 0-4380 {}} {772 0 0 0-4432 {}} {772 0 0 0-4606 {}} {772 0 0 0-4658 {}} {258 0 0 0-4806 {}} {256 0 0 0-4817 {}} {130 0 0 0-2959 {}} {256 0 0 0-4869 {}}} CYCLES {}}
set a(0-4756) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1830 LOC {1 0.0521895 317 0.8291185999999999 317 0.8291185999999999 317 0.8291185999999999} PREDS {{146 0 0 0-4751 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4757 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4757) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1831 LOC {309 1.0 317 0.9415 317 1.0 318 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4756 {}} {146 0 0 0-4751 {}} {258 0 1.564 0-4660 {}} {258 0 1.564 0-4608 {}} {258 0 1.564 0-4434 {}} {258 0 1.564 0-4382 {}} {258 0 1.564 0-4222 {}} {258 0 1.564 0-4170 {}} {258 0 1.564 0-3988 {}} {258 0 1.564 0-3936 {}} {258 0 1.564 0-3776 {}} {258 0 1.564 0-3724 {}} {258 0 1.564 0-3550 {}} {258 0 1.564 0-3498 {}} {258 0 1.564 0-3338 {}} {258 0 1.564 0-3284 {}} {774 0 1.564 0-4871 {}} {774 0 1.564 0-4819 {}}} SUCCS {{772 0 0 0-3284 {}} {772 0 0 0-3338 {}} {772 0 0 0-3498 {}} {772 0 0 0-3550 {}} {772 0 0 0-3724 {}} {772 0 0 0-3776 {}} {772 0 0 0-3936 {}} {772 0 0 0-3988 {}} {772 0 0 0-4170 {}} {772 0 0 0-4222 {}} {772 0 0 0-4382 {}} {772 0 0 0-4434 {}} {772 0 0 0-4608 {}} {772 0 0 0-4660 {}} {258 0 0 0-4806 {}} {256 0 0 0-4819 {}} {130 0 0 0-2959 {}} {256 0 0 0-4871 {}}} CYCLES {}}
set a(0-4758) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1832 LOC {1 0.0521895 317 0.8291185999999999 317 0.8291185999999999 317 0.8291185999999999} PREDS {{146 0 0 0-4751 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4759 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4759) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1833 LOC {309 1.0 317 0.9415 317 1.0 318 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4758 {}} {146 0 0 0-4751 {}} {258 0 1.564 0-4662 {}} {258 0 1.564 0-4610 {}} {258 0 1.564 0-4436 {}} {258 0 1.564 0-4384 {}} {258 0 1.564 0-4224 {}} {258 0 1.564 0-4172 {}} {258 0 1.564 0-3990 {}} {258 0 1.564 0-3938 {}} {258 0 1.564 0-3778 {}} {258 0 1.564 0-3726 {}} {258 0 1.564 0-3552 {}} {258 0 1.564 0-3500 {}} {258 0 1.564 0-3340 {}} {258 0 1.564 0-3285 {}} {774 0 1.564 0-4873 {}} {774 0 1.564 0-4821 {}}} SUCCS {{772 0 0 0-3285 {}} {772 0 0 0-3340 {}} {772 0 0 0-3500 {}} {772 0 0 0-3552 {}} {772 0 0 0-3726 {}} {772 0 0 0-3778 {}} {772 0 0 0-3938 {}} {772 0 0 0-3990 {}} {772 0 0 0-4172 {}} {772 0 0 0-4224 {}} {772 0 0 0-4384 {}} {772 0 0 0-4436 {}} {772 0 0 0-4610 {}} {772 0 0 0-4662 {}} {258 0 0 0-4806 {}} {256 0 0 0-4821 {}} {130 0 0 0-2959 {}} {256 0 0 0-4873 {}}} CYCLES {}}
set a(0-4760) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1834 LOC {1 0.0521895 317 0.8291185999999999 317 0.8291185999999999 317 0.8291185999999999} PREDS {{146 0 0 0-4751 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4761 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4761) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1835 LOC {309 1.0 317 0.9415 317 1.0 318 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4760 {}} {146 0 0 0-4751 {}} {258 0 1.564 0-4664 {}} {258 0 1.564 0-4612 {}} {258 0 1.564 0-4438 {}} {258 0 1.564 0-4386 {}} {258 0 1.564 0-4226 {}} {258 0 1.564 0-4174 {}} {258 0 1.564 0-3992 {}} {258 0 1.564 0-3940 {}} {258 0 1.564 0-3780 {}} {258 0 1.564 0-3728 {}} {258 0 1.564 0-3554 {}} {258 0 1.564 0-3502 {}} {258 0 1.564 0-3342 {}} {258 0 1.564 0-3286 {}} {774 0 1.564 0-4875 {}} {774 0 1.564 0-4823 {}}} SUCCS {{772 0 0 0-3286 {}} {772 0 0 0-3342 {}} {772 0 0 0-3502 {}} {772 0 0 0-3554 {}} {772 0 0 0-3728 {}} {772 0 0 0-3780 {}} {772 0 0 0-3940 {}} {772 0 0 0-3992 {}} {772 0 0 0-4174 {}} {772 0 0 0-4226 {}} {772 0 0 0-4386 {}} {772 0 0 0-4438 {}} {772 0 0 0-4612 {}} {772 0 0 0-4664 {}} {258 0 0 0-4806 {}} {256 0 0 0-4823 {}} {130 0 0 0-2959 {}} {256 0 0 0-4875 {}}} CYCLES {}}
set a(0-4762) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1836 LOC {1 0.0521895 317 0.8291185999999999 317 0.8291185999999999 317 0.8291185999999999} PREDS {{146 0 0 0-4751 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4763 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4763) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1837 LOC {309 1.0 317 0.9415 317 1.0 318 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4762 {}} {146 0 0 0-4751 {}} {258 0 1.564 0-4666 {}} {258 0 1.564 0-4614 {}} {258 0 1.564 0-4440 {}} {258 0 1.564 0-4388 {}} {258 0 1.564 0-4228 {}} {258 0 1.564 0-4176 {}} {258 0 1.564 0-3994 {}} {258 0 1.564 0-3942 {}} {258 0 1.564 0-3782 {}} {258 0 1.564 0-3730 {}} {258 0 1.564 0-3556 {}} {258 0 1.564 0-3504 {}} {258 0 1.564 0-3344 {}} {258 0 1.564 0-3287 {}} {774 0 1.564 0-4877 {}} {774 0 1.564 0-4825 {}}} SUCCS {{772 0 0 0-3287 {}} {772 0 0 0-3344 {}} {772 0 0 0-3504 {}} {772 0 0 0-3556 {}} {772 0 0 0-3730 {}} {772 0 0 0-3782 {}} {772 0 0 0-3942 {}} {772 0 0 0-3994 {}} {772 0 0 0-4176 {}} {772 0 0 0-4228 {}} {772 0 0 0-4388 {}} {772 0 0 0-4440 {}} {772 0 0 0-4614 {}} {772 0 0 0-4666 {}} {258 0 0 0-4806 {}} {256 0 0 0-4825 {}} {130 0 0 0-2959 {}} {256 0 0 0-4877 {}}} CYCLES {}}
set a(0-4764) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1838 LOC {1 0.0521895 317 0.8291185999999999 317 0.8291185999999999 317 0.8291185999999999} PREDS {{146 0 0 0-4751 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4765 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4765) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1839 LOC {309 1.0 317 0.9415 317 1.0 318 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4764 {}} {146 0 0 0-4751 {}} {258 0 1.564 0-4668 {}} {258 0 1.564 0-4616 {}} {258 0 1.564 0-4442 {}} {258 0 1.564 0-4390 {}} {258 0 1.564 0-4230 {}} {258 0 1.564 0-4178 {}} {258 0 1.564 0-3996 {}} {258 0 1.564 0-3944 {}} {258 0 1.564 0-3784 {}} {258 0 1.564 0-3732 {}} {258 0 1.564 0-3558 {}} {258 0 1.564 0-3506 {}} {258 0 1.564 0-3346 {}} {258 0 1.564 0-3288 {}} {774 0 1.564 0-4879 {}} {774 0 1.564 0-4827 {}}} SUCCS {{772 0 0 0-3288 {}} {772 0 0 0-3346 {}} {772 0 0 0-3506 {}} {772 0 0 0-3558 {}} {772 0 0 0-3732 {}} {772 0 0 0-3784 {}} {772 0 0 0-3944 {}} {772 0 0 0-3996 {}} {772 0 0 0-4178 {}} {772 0 0 0-4230 {}} {772 0 0 0-4390 {}} {772 0 0 0-4442 {}} {772 0 0 0-4616 {}} {772 0 0 0-4668 {}} {258 0 0 0-4806 {}} {256 0 0 0-4827 {}} {130 0 0 0-2959 {}} {256 0 0 0-4879 {}}} CYCLES {}}
set a(0-4766) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1840 LOC {1 0.0521895 317 0.8291185999999999 317 0.8291185999999999 317 0.8291185999999999} PREDS {{146 0 0 0-4751 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4767 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4767) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1841 LOC {309 1.0 317 0.9415 317 1.0 318 0.09437493750000003 318 0.09437493750000003} PREDS {{259 0 1.564 0-4766 {}} {146 0 0 0-4751 {}} {258 0 1.564 0-4670 {}} {258 0 1.564 0-4618 {}} {258 0 1.564 0-4444 {}} {258 0 1.564 0-4392 {}} {258 0 1.564 0-4232 {}} {258 0 1.564 0-4180 {}} {258 0 1.564 0-3998 {}} {258 0 1.564 0-3946 {}} {258 0 1.564 0-3786 {}} {258 0 1.564 0-3734 {}} {258 0 1.564 0-3560 {}} {258 0 1.564 0-3508 {}} {258 0 1.564 0-3348 {}} {258 0 1.564 0-3289 {}} {774 0 1.564 0-4881 {}} {774 0 1.564 0-4829 {}}} SUCCS {{772 0 0 0-3289 {}} {772 0 0 0-3348 {}} {772 0 0 0-3508 {}} {772 0 0 0-3560 {}} {772 0 0 0-3734 {}} {772 0 0 0-3786 {}} {772 0 0 0-3946 {}} {772 0 0 0-3998 {}} {772 0 0 0-4180 {}} {772 0 0 0-4232 {}} {772 0 0 0-4392 {}} {772 0 0 0-4444 {}} {772 0 0 0-4618 {}} {772 0 0 0-4670 {}} {258 0 0 0-4806 {}} {256 0 0 0-4829 {}} {130 0 0 0-2959 {}} {256 0 0 0-4881 {}}} CYCLES {}}
set a(0-4768) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#4 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1842 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4771 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4769) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#5 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1843 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4771 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4770) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#6 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1844 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{259 0 0 0-4771 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4771) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#29 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1845 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4770 {}} {258 0 0 0-4769 {}} {258 0 0 0-4768 {}}} SUCCS {{258 0 0 0-4806 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4772) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#7 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1846 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4776 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4773) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#8 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1847 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4775 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4774) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1848 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{259 0 0 0-4775 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4775) {AREA_SCORE {} NAME COMP_LOOP:nor#88 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1849 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{259 0 0 0-4774 {}} {258 0 0 0-4773 {}}} SUCCS {{259 0 0 0-4776 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4776) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#203 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1850 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{259 0 0 0-4775 {}} {258 0 0 0-4772 {}}} SUCCS {{258 0 0 0-4806 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4777) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1851 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4781 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4778) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1852 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4780 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4779) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1853 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{259 0 0 0-4780 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4780) {AREA_SCORE {} NAME COMP_LOOP:nor#89 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1854 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{259 0 0 0-4779 {}} {258 0 0 0-4778 {}}} SUCCS {{259 0 0 0-4781 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4781) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#204 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1855 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{259 0 0 0-4780 {}} {258 0 0 0-4777 {}}} SUCCS {{258 0 0 0-4806 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4782) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1856 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4786 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4783) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1857 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4786 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4784) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1858 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{259 0 0 0-4785 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4785) {AREA_SCORE {} NAME COMP_LOOP:not#119 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1859 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4784 {}}} SUCCS {{259 0 0 0-4786 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4786) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#205 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1860 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4785 {}} {258 0 0 0-4783 {}} {258 0 0 0-4782 {}}} SUCCS {{258 0 0 0-4806 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4787) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#16 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1861 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4791 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4788) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#17 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1862 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4790 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4789) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#18 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1863 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{259 0 0 0-4790 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4790) {AREA_SCORE {} NAME COMP_LOOP:nor#90 TYPE NOR PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1864 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{259 0 0 0-4789 {}} {258 0 0 0-4788 {}}} SUCCS {{259 0 0 0-4791 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4791) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#206 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1865 LOC {1 0.0521895 318 0.0 318 0.0 318 0.5036969} PREDS {{259 0 0 0-4790 {}} {258 0 0 0-4787 {}}} SUCCS {{258 0 0 0-4806 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4792) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#19 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1866 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4796 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4793) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#20 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1867 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4796 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4794) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#21 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1868 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{259 0 0 0-4795 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4795) {AREA_SCORE {} NAME COMP_LOOP:not#120 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1869 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4794 {}}} SUCCS {{259 0 0 0-4796 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4796) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#207 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1870 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4795 {}} {258 0 0 0-4793 {}} {258 0 0 0-4792 {}}} SUCCS {{258 0 0 0-4806 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4797) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#22 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1871 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4801 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4798) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#23 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1872 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4801 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4799) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#24 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1873 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{259 0 0 0-4800 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4800) {AREA_SCORE {} NAME COMP_LOOP:not#121 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1874 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4799 {}}} SUCCS {{259 0 0 0-4801 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4801) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#208 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1875 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4800 {}} {258 0 0 0-4798 {}} {258 0 0 0-4797 {}}} SUCCS {{258 0 0 0-4806 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4802) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#25 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1876 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4805 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4803) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#26 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1877 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{258 0 0 0-4805 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4804) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#27 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1878 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{258 0 0 0-4749 {}}} SUCCS {{259 0 0 0-4805 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4805) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#209 TYPE AND PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1879 LOC {1 0.0521895 1 1.0 1 1.0 318 0.5036969} PREDS {{259 0 0 0-4804 {}} {258 0 0 0-4803 {}} {258 0 0 0-4802 {}}} SUCCS {{259 0 0 0-4806 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4806) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#15 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1880 LOC {310 0.094375 318 0.5036969 318 0.5036969 318 0.5525750426282051 318 0.5525750426282051} PREDS {{259 0 0 0-4805 {}} {258 0 0 0-4801 {}} {258 0 0 0-4796 {}} {258 0 0 0-4791 {}} {258 0 0 0-4786 {}} {258 0 0 0-4781 {}} {258 0 0 0-4776 {}} {258 0 0 0-4771 {}} {258 0 0 0-4767 {}} {258 0 0 0-4765 {}} {258 0 0 0-4763 {}} {258 0 0 0-4761 {}} {258 0 0 0-4759 {}} {258 0 0 0-4757 {}} {258 0 0 0-4755 {}} {258 0 0 0-4753 {}} {258 0 0 0-3008 {}} {258 0 0 0-3007 {}} {258 0 0 0-3006 {}} {258 0 0 0-3005 {}} {258 0 0 0-3004 {}} {258 0 0 0-3003 {}} {258 0 0 0-3002 {}} {258 0 0 0-3001 {}}} SUCCS {{259 0 0 0-4807 {}} {130 0 0 0-2959 {}} {258 0 0 0-4852 {}}} CYCLES {}}
set a(0-4807) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-8:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1881 LOC {310 0.1432532 318 0.5525751 318 0.5525751 318 0.6009624573717949 318 0.6009624573717949} PREDS {{259 0 0 0-4806 {}} {258 0 0 0-4742 {}}} SUCCS {{259 0 0 0-4808 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4808) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.base TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1882 LOC {310 0.1916406 318 0.6009625 318 0.6009625 318 0.6009625} PREDS {{259 0 0 0-4807 {}} {128 0 0 0-4810 {}}} SUCCS {{258 0 0 0-4810 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4809) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.m TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1883 LOC {310 0.0 318 0.6009625 318 0.6009625 318 0.6009625} PREDS {{128 0 0 0-4810 {}}} SUCCS {{259 0 0 0-4810 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4810) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-8:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1884 LOC {310 1.0 318 0.681 318 1.0 331 0.0064061875000001045 331 0.0064061875000001045} PREDS {{259 0 0 0-4809 {}} {258 0 0 0-4808 {}}} SUCCS {{128 0 0 0-4808 {}} {128 0 0 0-4809 {}} {259 0 0 0-4811 {}}} CYCLES {}}
set a(0-4811) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.return TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1885 LOC {323 0.006406225 331 0.8291185999999999 331 0.8291185999999999 331 0.8291185999999999} PREDS {{259 0 0 0-4810 {}}} SUCCS {{258 0 1.564 0-4815 {}} {258 0 1.564 0-4817 {}} {258 0 1.564 0-4819 {}} {258 0 1.564 0-4821 {}} {258 0 1.564 0-4823 {}} {258 0 1.564 0-4825 {}} {258 0 1.564 0-4827 {}} {258 0 1.564 0-4829 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4812) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(2-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1886 LOC {1 0.034865775 1 1.0 1 1.0 331 0.8291185999999999} PREDS {{258 0 0 0-4685 {}}} SUCCS {{259 0 0 0-4813 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4813) {AREA_SCORE {} NAME COMP_LOOP:switch#30 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1887 LOC {1 0.034865775 1 1.0 1 1.0 331 0.8291185999999999} PREDS {{259 0 0 0-4812 {}}} SUCCS {{146 0 0 0-4814 {}} {130 0 0 0-4815 {}} {146 0 0 0-4816 {}} {130 0 0 0-4817 {}} {146 0 0 0-4818 {}} {130 0 0 0-4819 {}} {146 0 0 0-4820 {}} {130 0 0 0-4821 {}} {146 0 0 0-4822 {}} {130 0 0 0-4823 {}} {146 0 0 0-4824 {}} {130 0 0 0-4825 {}} {146 0 0 0-4826 {}} {130 0 0 0-4827 {}} {146 0 0 0-4828 {}} {130 0 0 0-4829 {}}} CYCLES {}}
set a(0-4814) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1888 LOC {1 0.034865775 331 0.0 331 0.0 331 0.8291185999999999} PREDS {{146 0 0 0-4813 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4815 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4815) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1889 LOC {323 1.0 331 0.9415 331 1.0 332 0.006249937500000025 332 0.006249937500000025} PREDS {{774 0 0 0-4815 {}} {259 0 1.564 0-4814 {}} {130 0 0 0-4813 {}} {258 0 1.564 0-4811 {}} {256 0 0 0-4753 {}} {256 0 0 0-4689 {}} {128 0 0 0-4679 {}} {258 0 0 0-4656 {}} {258 0 0 0-4604 {}} {256 0 0 0-4539 {}} {256 0 0 0-4467 {}} {258 0 0 0-4430 {}} {258 0 0 0-4378 {}} {256 0 0 0-4316 {}} {256 0 0 0-4252 {}} {258 0 0 0-4218 {}} {258 0 0 0-4166 {}} {256 0 0 0-4101 {}} {256 0 0 0-4021 {}} {258 0 0 0-3984 {}} {258 0 0 0-3932 {}} {256 0 0 0-3870 {}} {256 0 0 0-3806 {}} {258 0 0 0-3772 {}} {258 0 0 0-3720 {}} {256 0 0 0-3655 {}} {256 0 0 0-3583 {}} {258 0 0 0-3546 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}} {774 0 0 0-4867 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {774 0 1.564 0-3583 {}} {774 0 1.564 0-3655 {}} {774 0 0 0-3720 {}} {774 0 0 0-3772 {}} {774 0 1.564 0-3806 {}} {774 0 1.564 0-3870 {}} {774 0 0 0-3932 {}} {774 0 0 0-3984 {}} {774 0 1.564 0-4021 {}} {774 0 1.564 0-4101 {}} {774 0 0 0-4166 {}} {774 0 0 0-4218 {}} {774 0 1.564 0-4252 {}} {774 0 1.564 0-4316 {}} {774 0 0 0-4378 {}} {774 0 0 0-4430 {}} {774 0 1.564 0-4467 {}} {774 0 1.564 0-4539 {}} {774 0 0 0-4604 {}} {774 0 0 0-4656 {}} {774 0 1.564 0-4689 {}} {774 0 1.564 0-4753 {}} {774 0 0 0-4815 {}} {130 0 0 0-2959 {}} {258 0 0 0-4867 {}}} CYCLES {}}
set a(0-4816) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1890 LOC {1 0.034865775 331 0.0 331 0.0 331 0.8291185999999999} PREDS {{146 0 0 0-4813 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4817 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4817) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1891 LOC {323 1.0 331 0.9415 331 1.0 332 0.006249937500000025 332 0.006249937500000025} PREDS {{774 0 0 0-4817 {}} {259 0 1.564 0-4816 {}} {130 0 0 0-4813 {}} {258 0 1.564 0-4811 {}} {256 0 0 0-4755 {}} {256 0 0 0-4691 {}} {128 0 0 0-4679 {}} {258 0 0 0-4658 {}} {258 0 0 0-4606 {}} {256 0 0 0-4541 {}} {256 0 0 0-4469 {}} {258 0 0 0-4432 {}} {258 0 0 0-4380 {}} {256 0 0 0-4318 {}} {256 0 0 0-4254 {}} {258 0 0 0-4220 {}} {258 0 0 0-4168 {}} {256 0 0 0-4103 {}} {256 0 0 0-4023 {}} {258 0 0 0-3986 {}} {258 0 0 0-3934 {}} {256 0 0 0-3872 {}} {256 0 0 0-3808 {}} {258 0 0 0-3774 {}} {258 0 0 0-3722 {}} {256 0 0 0-3657 {}} {256 0 0 0-3585 {}} {258 0 0 0-3548 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}} {774 0 0 0-4869 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {774 0 1.564 0-3585 {}} {774 0 1.564 0-3657 {}} {774 0 0 0-3722 {}} {774 0 0 0-3774 {}} {774 0 1.564 0-3808 {}} {774 0 1.564 0-3872 {}} {774 0 0 0-3934 {}} {774 0 0 0-3986 {}} {774 0 1.564 0-4023 {}} {774 0 1.564 0-4103 {}} {774 0 0 0-4168 {}} {774 0 0 0-4220 {}} {774 0 1.564 0-4254 {}} {774 0 1.564 0-4318 {}} {774 0 0 0-4380 {}} {774 0 0 0-4432 {}} {774 0 1.564 0-4469 {}} {774 0 1.564 0-4541 {}} {774 0 0 0-4606 {}} {774 0 0 0-4658 {}} {774 0 1.564 0-4691 {}} {774 0 1.564 0-4755 {}} {774 0 0 0-4817 {}} {130 0 0 0-2959 {}} {258 0 0 0-4869 {}}} CYCLES {}}
set a(0-4818) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1892 LOC {1 0.034865775 331 0.0 331 0.0 331 0.8291185999999999} PREDS {{146 0 0 0-4813 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4819 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4819) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1893 LOC {323 1.0 331 0.9415 331 1.0 332 0.006249937500000025 332 0.006249937500000025} PREDS {{774 0 0 0-4819 {}} {259 0 1.564 0-4818 {}} {130 0 0 0-4813 {}} {258 0 1.564 0-4811 {}} {256 0 0 0-4757 {}} {256 0 0 0-4693 {}} {128 0 0 0-4679 {}} {258 0 0 0-4660 {}} {258 0 0 0-4608 {}} {256 0 0 0-4543 {}} {256 0 0 0-4471 {}} {258 0 0 0-4434 {}} {258 0 0 0-4382 {}} {256 0 0 0-4320 {}} {256 0 0 0-4256 {}} {258 0 0 0-4222 {}} {258 0 0 0-4170 {}} {256 0 0 0-4105 {}} {256 0 0 0-4025 {}} {258 0 0 0-3988 {}} {258 0 0 0-3936 {}} {256 0 0 0-3874 {}} {256 0 0 0-3810 {}} {258 0 0 0-3776 {}} {258 0 0 0-3724 {}} {256 0 0 0-3659 {}} {256 0 0 0-3587 {}} {258 0 0 0-3550 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}} {774 0 0 0-4871 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {774 0 1.564 0-3587 {}} {774 0 1.564 0-3659 {}} {774 0 0 0-3724 {}} {774 0 0 0-3776 {}} {774 0 1.564 0-3810 {}} {774 0 1.564 0-3874 {}} {774 0 0 0-3936 {}} {774 0 0 0-3988 {}} {774 0 1.564 0-4025 {}} {774 0 1.564 0-4105 {}} {774 0 0 0-4170 {}} {774 0 0 0-4222 {}} {774 0 1.564 0-4256 {}} {774 0 1.564 0-4320 {}} {774 0 0 0-4382 {}} {774 0 0 0-4434 {}} {774 0 1.564 0-4471 {}} {774 0 1.564 0-4543 {}} {774 0 0 0-4608 {}} {774 0 0 0-4660 {}} {774 0 1.564 0-4693 {}} {774 0 1.564 0-4757 {}} {774 0 0 0-4819 {}} {130 0 0 0-2959 {}} {258 0 0 0-4871 {}}} CYCLES {}}
set a(0-4820) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1894 LOC {1 0.034865775 331 0.0 331 0.0 331 0.8291185999999999} PREDS {{146 0 0 0-4813 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4821 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4821) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1895 LOC {323 1.0 331 0.9415 331 1.0 332 0.006249937500000025 332 0.006249937500000025} PREDS {{774 0 0 0-4821 {}} {259 0 1.564 0-4820 {}} {130 0 0 0-4813 {}} {258 0 1.564 0-4811 {}} {256 0 0 0-4759 {}} {256 0 0 0-4695 {}} {128 0 0 0-4679 {}} {258 0 0 0-4662 {}} {258 0 0 0-4610 {}} {256 0 0 0-4545 {}} {256 0 0 0-4473 {}} {258 0 0 0-4436 {}} {258 0 0 0-4384 {}} {256 0 0 0-4322 {}} {256 0 0 0-4258 {}} {258 0 0 0-4224 {}} {258 0 0 0-4172 {}} {256 0 0 0-4107 {}} {256 0 0 0-4027 {}} {258 0 0 0-3990 {}} {258 0 0 0-3938 {}} {256 0 0 0-3876 {}} {256 0 0 0-3812 {}} {258 0 0 0-3778 {}} {258 0 0 0-3726 {}} {256 0 0 0-3661 {}} {256 0 0 0-3589 {}} {258 0 0 0-3552 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}} {774 0 0 0-4873 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {774 0 1.564 0-3589 {}} {774 0 1.564 0-3661 {}} {774 0 0 0-3726 {}} {774 0 0 0-3778 {}} {774 0 1.564 0-3812 {}} {774 0 1.564 0-3876 {}} {774 0 0 0-3938 {}} {774 0 0 0-3990 {}} {774 0 1.564 0-4027 {}} {774 0 1.564 0-4107 {}} {774 0 0 0-4172 {}} {774 0 0 0-4224 {}} {774 0 1.564 0-4258 {}} {774 0 1.564 0-4322 {}} {774 0 0 0-4384 {}} {774 0 0 0-4436 {}} {774 0 1.564 0-4473 {}} {774 0 1.564 0-4545 {}} {774 0 0 0-4610 {}} {774 0 0 0-4662 {}} {774 0 1.564 0-4695 {}} {774 0 1.564 0-4759 {}} {774 0 0 0-4821 {}} {130 0 0 0-2959 {}} {258 0 0 0-4873 {}}} CYCLES {}}
set a(0-4822) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1896 LOC {1 0.034865775 331 0.0 331 0.0 331 0.8291185999999999} PREDS {{146 0 0 0-4813 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4823 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4823) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1897 LOC {323 1.0 331 0.9415 331 1.0 332 0.006249937500000025 332 0.006249937500000025} PREDS {{774 0 0 0-4823 {}} {259 0 1.564 0-4822 {}} {130 0 0 0-4813 {}} {258 0 1.564 0-4811 {}} {256 0 0 0-4761 {}} {256 0 0 0-4697 {}} {128 0 0 0-4679 {}} {258 0 0 0-4664 {}} {258 0 0 0-4612 {}} {256 0 0 0-4547 {}} {256 0 0 0-4475 {}} {258 0 0 0-4438 {}} {258 0 0 0-4386 {}} {256 0 0 0-4324 {}} {256 0 0 0-4260 {}} {258 0 0 0-4226 {}} {258 0 0 0-4174 {}} {256 0 0 0-4109 {}} {256 0 0 0-4029 {}} {258 0 0 0-3992 {}} {258 0 0 0-3940 {}} {256 0 0 0-3878 {}} {256 0 0 0-3814 {}} {258 0 0 0-3780 {}} {258 0 0 0-3728 {}} {256 0 0 0-3663 {}} {256 0 0 0-3591 {}} {258 0 0 0-3554 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}} {774 0 0 0-4875 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {774 0 1.564 0-3591 {}} {774 0 1.564 0-3663 {}} {774 0 0 0-3728 {}} {774 0 0 0-3780 {}} {774 0 1.564 0-3814 {}} {774 0 1.564 0-3878 {}} {774 0 0 0-3940 {}} {774 0 0 0-3992 {}} {774 0 1.564 0-4029 {}} {774 0 1.564 0-4109 {}} {774 0 0 0-4174 {}} {774 0 0 0-4226 {}} {774 0 1.564 0-4260 {}} {774 0 1.564 0-4324 {}} {774 0 0 0-4386 {}} {774 0 0 0-4438 {}} {774 0 1.564 0-4475 {}} {774 0 1.564 0-4547 {}} {774 0 0 0-4612 {}} {774 0 0 0-4664 {}} {774 0 1.564 0-4697 {}} {774 0 1.564 0-4761 {}} {774 0 0 0-4823 {}} {130 0 0 0-2959 {}} {258 0 0 0-4875 {}}} CYCLES {}}
set a(0-4824) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1898 LOC {1 0.034865775 331 0.0 331 0.0 331 0.8291185999999999} PREDS {{146 0 0 0-4813 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4825 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4825) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1899 LOC {323 1.0 331 0.9415 331 1.0 332 0.006249937500000025 332 0.006249937500000025} PREDS {{774 0 0 0-4825 {}} {259 0 1.564 0-4824 {}} {130 0 0 0-4813 {}} {258 0 1.564 0-4811 {}} {256 0 0 0-4763 {}} {256 0 0 0-4699 {}} {128 0 0 0-4679 {}} {258 0 0 0-4666 {}} {258 0 0 0-4614 {}} {256 0 0 0-4549 {}} {256 0 0 0-4477 {}} {258 0 0 0-4440 {}} {258 0 0 0-4388 {}} {256 0 0 0-4326 {}} {256 0 0 0-4262 {}} {258 0 0 0-4228 {}} {258 0 0 0-4176 {}} {256 0 0 0-4111 {}} {256 0 0 0-4031 {}} {258 0 0 0-3994 {}} {258 0 0 0-3942 {}} {256 0 0 0-3880 {}} {256 0 0 0-3816 {}} {258 0 0 0-3782 {}} {258 0 0 0-3730 {}} {256 0 0 0-3665 {}} {256 0 0 0-3593 {}} {258 0 0 0-3556 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}} {774 0 0 0-4877 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {774 0 1.564 0-3593 {}} {774 0 1.564 0-3665 {}} {774 0 0 0-3730 {}} {774 0 0 0-3782 {}} {774 0 1.564 0-3816 {}} {774 0 1.564 0-3880 {}} {774 0 0 0-3942 {}} {774 0 0 0-3994 {}} {774 0 1.564 0-4031 {}} {774 0 1.564 0-4111 {}} {774 0 0 0-4176 {}} {774 0 0 0-4228 {}} {774 0 1.564 0-4262 {}} {774 0 1.564 0-4326 {}} {774 0 0 0-4388 {}} {774 0 0 0-4440 {}} {774 0 1.564 0-4477 {}} {774 0 1.564 0-4549 {}} {774 0 0 0-4614 {}} {774 0 0 0-4666 {}} {774 0 1.564 0-4699 {}} {774 0 1.564 0-4763 {}} {774 0 0 0-4825 {}} {130 0 0 0-2959 {}} {258 0 0 0-4877 {}}} CYCLES {}}
set a(0-4826) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1900 LOC {1 0.034865775 331 0.0 331 0.0 331 0.8291185999999999} PREDS {{146 0 0 0-4813 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4827 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4827) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1901 LOC {323 1.0 331 0.9415 331 1.0 332 0.006249937500000025 332 0.006249937500000025} PREDS {{774 0 0 0-4827 {}} {259 0 1.564 0-4826 {}} {130 0 0 0-4813 {}} {258 0 1.564 0-4811 {}} {256 0 0 0-4765 {}} {256 0 0 0-4701 {}} {128 0 0 0-4679 {}} {258 0 0 0-4668 {}} {258 0 0 0-4616 {}} {256 0 0 0-4551 {}} {256 0 0 0-4479 {}} {258 0 0 0-4442 {}} {258 0 0 0-4390 {}} {256 0 0 0-4328 {}} {256 0 0 0-4264 {}} {258 0 0 0-4230 {}} {258 0 0 0-4178 {}} {256 0 0 0-4113 {}} {256 0 0 0-4033 {}} {258 0 0 0-3996 {}} {258 0 0 0-3944 {}} {256 0 0 0-3882 {}} {256 0 0 0-3818 {}} {258 0 0 0-3784 {}} {258 0 0 0-3732 {}} {256 0 0 0-3667 {}} {256 0 0 0-3595 {}} {258 0 0 0-3558 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}} {774 0 0 0-4879 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {774 0 1.564 0-3595 {}} {774 0 1.564 0-3667 {}} {774 0 0 0-3732 {}} {774 0 0 0-3784 {}} {774 0 1.564 0-3818 {}} {774 0 1.564 0-3882 {}} {774 0 0 0-3944 {}} {774 0 0 0-3996 {}} {774 0 1.564 0-4033 {}} {774 0 1.564 0-4113 {}} {774 0 0 0-4178 {}} {774 0 0 0-4230 {}} {774 0 1.564 0-4264 {}} {774 0 1.564 0-4328 {}} {774 0 0 0-4390 {}} {774 0 0 0-4442 {}} {774 0 1.564 0-4479 {}} {774 0 1.564 0-4551 {}} {774 0 0 0-4616 {}} {774 0 0 0-4668 {}} {774 0 1.564 0-4701 {}} {774 0 1.564 0-4765 {}} {774 0 0 0-4827 {}} {130 0 0 0-2959 {}} {258 0 0 0-4879 {}}} CYCLES {}}
set a(0-4828) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-3)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1902 LOC {1 0.034865775 331 0.0 331 0.0 331 0.8291185999999999} PREDS {{146 0 0 0-4813 {}} {258 0 0 0-4685 {}}} SUCCS {{259 0 1.564 0-4829 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4829) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1903 LOC {323 1.0 331 0.9415 331 1.0 332 0.006249937500000025 332 0.006249937500000025} PREDS {{774 0 0 0-4829 {}} {259 0 1.564 0-4828 {}} {130 0 0 0-4813 {}} {258 0 1.564 0-4811 {}} {256 0 0 0-4767 {}} {256 0 0 0-4703 {}} {128 0 0 0-4679 {}} {258 0 0 0-4670 {}} {258 0 0 0-4618 {}} {256 0 0 0-4553 {}} {256 0 0 0-4481 {}} {258 0 0 0-4444 {}} {258 0 0 0-4392 {}} {256 0 0 0-4330 {}} {256 0 0 0-4266 {}} {258 0 0 0-4232 {}} {258 0 0 0-4180 {}} {256 0 0 0-4115 {}} {256 0 0 0-4035 {}} {258 0 0 0-3998 {}} {258 0 0 0-3946 {}} {256 0 0 0-3884 {}} {256 0 0 0-3820 {}} {258 0 0 0-3786 {}} {258 0 0 0-3734 {}} {256 0 0 0-3669 {}} {256 0 0 0-3597 {}} {258 0 0 0-3560 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}} {774 0 0 0-4881 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {774 0 1.564 0-3597 {}} {774 0 1.564 0-3669 {}} {774 0 0 0-3734 {}} {774 0 0 0-3786 {}} {774 0 1.564 0-3820 {}} {774 0 1.564 0-3884 {}} {774 0 0 0-3946 {}} {774 0 0 0-3998 {}} {774 0 1.564 0-4035 {}} {774 0 1.564 0-4115 {}} {774 0 0 0-4180 {}} {774 0 0 0-4232 {}} {774 0 1.564 0-4266 {}} {774 0 1.564 0-4330 {}} {774 0 0 0-4392 {}} {774 0 0 0-4444 {}} {774 0 1.564 0-4481 {}} {774 0 1.564 0-4553 {}} {774 0 0 0-4618 {}} {774 0 0 0-4670 {}} {774 0 1.564 0-4703 {}} {774 0 1.564 0-4767 {}} {774 0 0 0-4829 {}} {130 0 0 0-2959 {}} {258 0 0 0-4881 {}}} CYCLES {}}
set a(0-4830) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1904 LOC {0 1.0 332 0.0 332 0.0 332 0.0 332 1.0} PREDS {{774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4831 {}} {130 0 0 0-2959 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4831) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#31 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1905 LOC {0 1.0 332 0.0 332 0.0 332 1.0} PREDS {{259 0 0 0-4830 {}}} SUCCS {{259 0 0 0-4832 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4832) {AREA_SCORE {} NAME COMP_LOOP-8:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1906 LOC {0 1.0 332 0.0 332 0.0 332 1.0} PREDS {{259 0 0 0-4831 {}}} SUCCS {{259 0 0 0-4833 {}} {130 0 0 0-2959 {}}} CYCLES {}}
set a(0-4833) {AREA_SCORE {} NAME COMP_LOOP:asn#119 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1907 LOC {309 0.0 332 0.0 332 0.0 332 0.0 332 1.0} PREDS {{259 0 0 0-4832 {}} {128 0 0 0-4679 {}} {772 0 0 0-2959 {}}} SUCCS {{258 0 0 0-2959 {}}} CYCLES {}}
set a(0-4834) {AREA_SCORE {} NAME COMP_LOOP-8:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1908 LOC {309 0.0 332 1.0 332 1.0 332 1.0 332 1.0} PREDS {{128 0 0 0-4679 {}} {772 0 0 0-4858 {}} {772 0 0 0-2959 {}}} SUCCS {{258 0 0 0-2959 {}}} CYCLES {}}
set a(0-4835) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-8:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1909 LOC {309 0.0 332 1.0 332 1.0 332 1.0 332 1.0} PREDS {{128 0 0 0-4679 {}} {772 0 0 0-2959 {}}} SUCCS {{259 0 0 0-2959 {}}} CYCLES {}}
set a(0-4836) {AREA_SCORE {} NAME modExp_dev#1:while:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1910 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-4851 {}}} SUCCS {{259 0 0 0-4837 {}} {256 0 0 0-4851 {}}} CYCLES {}}
set a(0-4837) {AREA_SCORE {} NAME COMP_LOOP-8:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1911 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-4836 {}}} SUCCS {{128 0 0 0-4840 {}} {128 0 0 0-4845 {}} {128 0 0 0-4851 {}}} CYCLES {}}
set a(0-4838) {AREA_SCORE {} NAME modExp_dev#1:while:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1912 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-4840 {}}} SUCCS {{259 0 0 0-4839 {}} {256 0 0 0-4840 {}}} CYCLES {}}
set a(0-4839) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-8:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1913 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-4838 {}}} SUCCS {{259 0 0 0-4840 {}} {258 0 0 0-4846 {}}} CYCLES {}}
set a(0-4840) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1914 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-4840 {}} {259 0 0 0-4839 {}} {256 0 0 0-4838 {}} {128 0 0 0-4837 {}}} SUCCS {{774 0 0 0-4838 {}} {772 0 0 0-4840 {}}} CYCLES {}}
set a(0-4841) {AREA_SCORE {} NAME modExp_dev#1:while:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1915 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-4845 {}}} SUCCS {{258 0 0 0-4843 {}} {256 0 0 0-4845 {}}} CYCLES {}}
set a(0-4842) {AREA_SCORE {} NAME modExp_dev#1:while:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1916 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-4843 {}}} CYCLES {}}
set a(0-4843) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-8:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1917 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-4842 {}} {258 0 0 0-4841 {}}} SUCCS {{259 0 0 0-4844 {}}} CYCLES {}}
set a(0-4844) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-8:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1918 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-4843 {}}} SUCCS {{259 0 0 0-4845 {}}} CYCLES {}}
set a(0-4845) {AREA_SCORE {} NAME modExp_dev#1:while:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1919 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-4845 {}} {259 0 0 0-4844 {}} {256 0 0 0-4841 {}} {128 0 0 0-4837 {}}} SUCCS {{774 0 0 0-4841 {}} {772 0 0 0-4845 {}}} CYCLES {}}
set a(0-4846) {AREA_SCORE {} NAME COMP_LOOP-8:operator><64,false>#1:not TYPE NOT PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1920 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-4839 {}}} SUCCS {{259 0 0 0-4847 {}}} CYCLES {}}
set a(0-4847) {AREA_SCORE {} NAME COMP_LOOP-8:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1921 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-4846 {}}} SUCCS {{259 0 0 0-4848 {}}} CYCLES {}}
set a(0-4848) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-8:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1922 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-4847 {}}} SUCCS {{259 0 0 0-4849 {}}} CYCLES {}}
set a(0-4849) {AREA_SCORE {} NAME COMP_LOOP-8:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1923 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-4848 {}}} SUCCS {{259 0 0 0-4850 {}}} CYCLES {}}
set a(0-4850) {AREA_SCORE {} NAME COMP_LOOP-8:modExp_dev#1:while:not TYPE NOT PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1924 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-4849 {}}} SUCCS {{259 0 0 0-4851 {}}} CYCLES {}}
set a(0-4851) {AREA_SCORE {} NAME modExp_dev#1:while:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2959 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1925 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-4851 {}} {259 0 0 0-4850 {}} {128 0 0 0-4837 {}} {256 0 0 0-4836 {}}} SUCCS {{774 0 0 0-4836 {}} {772 0 0 0-4851 {}}} CYCLES {}}
set a(0-2959) {CHI {0-4836 0-4837 0-4838 0-4839 0-4840 0-4841 0-4842 0-4843 0-4844 0-4845 0-4846 0-4847 0-4848 0-4849 0-4850 0-4851} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {7800 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 7800 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 7800 NAME COMP_LOOP-8:modExp_dev#1:while TYPE LOOP DELAY {156020.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1926 LOC {324 1.0 332 1.0 332 1.0 332 1.0} PREDS {{259 0 0 0-4835 {}} {258 0 0 0-4834 {}} {258 0 0 0-4833 {}} {130 0 0 0-4832 {}} {130 0 0 0-4831 {}} {130 0 0 0-4830 {}} {130 0 0 0-4829 {}} {130 0 0 0-4828 {}} {130 0 0 0-4827 {}} {130 0 0 0-4826 {}} {130 0 0 0-4825 {}} {130 0 0 0-4824 {}} {130 0 0 0-4823 {}} {130 0 0 0-4822 {}} {130 0 0 0-4821 {}} {130 0 0 0-4820 {}} {130 0 0 0-4819 {}} {130 0 0 0-4818 {}} {130 0 0 0-4817 {}} {130 0 0 0-4816 {}} {130 0 0 0-4815 {}} {130 0 0 0-4814 {}} {130 0 0 0-4812 {}} {130 0 0 0-4811 {}} {130 0 0 0-4809 {}} {130 0 0 0-4808 {}} {130 0 0 0-4807 {}} {130 0 0 0-4806 {}} {130 0 0 0-4805 {}} {130 0 0 0-4804 {}} {130 0 0 0-4803 {}} {130 0 0 0-4802 {}} {130 0 0 0-4801 {}} {130 0 0 0-4800 {}} {130 0 0 0-4799 {}} {130 0 0 0-4798 {}} {130 0 0 0-4797 {}} {130 0 0 0-4796 {}} {130 0 0 0-4795 {}} {130 0 0 0-4794 {}} {130 0 0 0-4793 {}} {130 0 0 0-4792 {}} {130 0 0 0-4791 {}} {130 0 0 0-4790 {}} {130 0 0 0-4789 {}} {130 0 0 0-4788 {}} {130 0 0 0-4787 {}} {130 0 0 0-4786 {}} {130 0 0 0-4785 {}} {130 0 0 0-4784 {}} {130 0 0 0-4783 {}} {130 0 0 0-4782 {}} {130 0 0 0-4781 {}} {130 0 0 0-4780 {}} {130 0 0 0-4779 {}} {130 0 0 0-4778 {}} {130 0 0 0-4777 {}} {130 0 0 0-4776 {}} {130 0 0 0-4775 {}} {130 0 0 0-4774 {}} {130 0 0 0-4773 {}} {130 0 0 0-4772 {}} {130 0 0 0-4771 {}} {130 0 0 0-4770 {}} {130 0 0 0-4769 {}} {130 0 0 0-4768 {}} {130 0 0 0-4767 {}} {130 0 0 0-4766 {}} {130 0 0 0-4765 {}} {130 0 0 0-4764 {}} {130 0 0 0-4763 {}} {130 0 0 0-4762 {}} {130 0 0 0-4761 {}} {130 0 0 0-4760 {}} {130 0 0 0-4759 {}} {130 0 0 0-4758 {}} {130 0 0 0-4757 {}} {130 0 0 0-4756 {}} {130 0 0 0-4755 {}} {130 0 0 0-4754 {}} {130 0 0 0-4753 {}} {130 0 0 0-4752 {}} {130 0 0 0-4750 {}} {130 0 0 0-4749 {}} {130 0 0 0-4748 {}} {130 0 0 0-4747 {}} {130 0 0 0-4746 {}} {130 0 0 0-4745 {}} {130 0 0 0-4744 {}} {130 0 0 0-4743 {}} {130 0 0 0-4742 {}} {130 0 0 0-4741 {}} {130 0 0 0-4740 {}} {130 0 0 0-4739 {}} {130 0 0 0-4738 {}} {130 0 0 0-4737 {}} {130 0 0 0-4736 {}} {130 0 0 0-4735 {}} {130 0 0 0-4734 {}} {130 0 0 0-4733 {}} {130 0 0 0-4732 {}} {130 0 0 0-4731 {}} {130 0 0 0-4730 {}} {130 0 0 0-4729 {}} {130 0 0 0-4728 {}} {130 0 0 0-4727 {}} {130 0 0 0-4726 {}} {130 0 0 0-4725 {}} {130 0 0 0-4724 {}} {130 0 0 0-4723 {}} {130 0 0 0-4722 {}} {130 0 0 0-4721 {}} {130 0 0 0-4720 {}} {130 0 0 0-4719 {}} {130 0 0 0-4718 {}} {130 0 0 0-4717 {}} {130 0 0 0-4716 {}} {130 0 0 0-4715 {}} {130 0 0 0-4714 {}} {130 0 0 0-4713 {}} {130 0 0 0-4712 {}} {130 0 0 0-4711 {}} {130 0 0 0-4710 {}} {130 0 0 0-4709 {}} {130 0 0 0-4708 {}} {130 0 0 0-4707 {}} {130 0 0 0-4706 {}} {130 0 0 0-4705 {}} {130 0 0 0-4704 {}} {130 0 0 0-4703 {}} {130 0 0 0-4702 {}} {130 0 0 0-4701 {}} {130 0 0 0-4700 {}} {130 0 0 0-4699 {}} {130 0 0 0-4698 {}} {130 0 0 0-4697 {}} {130 0 0 0-4696 {}} {130 0 0 0-4695 {}} {130 0 0 0-4694 {}} {130 0 0 0-4693 {}} {130 0 0 0-4692 {}} {130 0 0 0-4691 {}} {130 0 0 0-4690 {}} {130 0 0 0-4689 {}} {130 0 0 0-4688 {}} {130 0 0 0-4686 {}} {130 0 0 0-4685 {}} {130 0 0 0-4684 {}} {130 0 0 0-4683 {}} {130 0 0 0-4682 {}} {130 0 0 0-4681 {}} {130 0 0 0-4680 {}} {64 0 0 0-4679 {}} {64 0 0 0-2958 {}}} SUCCS {{772 0 0 0-4833 {}} {772 0 0 0-4834 {}} {772 0 0 0-4835 {}} {131 0 0 0-4852 {}} {130 0 0 0-4853 {}} {130 0 0 0-4854 {}} {130 0 0 0-4855 {}} {130 0 0 0-4857 {}} {258 0 0 0-4858 {}} {130 0 0 0-4859 {}} {130 0 0 0-4860 {}} {130 0 0 0-4861 {}} {130 0 0 0-4863 {}} {130 0 0 0-4864 {}} {130 0 0 0-4866 {}} {130 0 0 0-4867 {}} {130 0 0 0-4868 {}} {130 0 0 0-4869 {}} {130 0 0 0-4870 {}} {130 0 0 0-4871 {}} {130 0 0 0-4872 {}} {130 0 0 0-4873 {}} {130 0 0 0-4874 {}} {130 0 0 0-4875 {}} {130 0 0 0-4876 {}} {130 0 0 0-4877 {}} {130 0 0 0-4878 {}} {130 0 0 0-4879 {}} {130 0 0 0-4880 {}} {130 0 0 0-4881 {}} {130 0 0 0-4882 {}} {130 0 0 0-4883 {}} {130 0 0 0-4884 {}} {130 0 0 0-4885 {}} {130 0 0 0-4886 {}} {130 0 0 0-4887 {}} {130 0 0 0-4888 {}} {130 0 0 0-4889 {}} {130 0 0 0-4890 {}} {130 0 0 0-4891 {}} {130 0 0 0-4892 {}} {130 0 0 0-4893 {}}} CYCLES {}}
set a(0-4852) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1927 LOC {324 1.0 333 0.5525751 333 0.5525751 333 0.5525751} PREDS {{131 0 0 0-2959 {}} {258 0 0 0-4806 {}}} SUCCS {{259 0 0 0-4853 {}}} CYCLES {}}
set a(0-4853) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-8:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1928 LOC {325 0.0 333 0.5525751 333 0.5525751 333 0.6009624573717949 333 0.6009624573717949} PREDS {{259 0 0 0-4852 {}} {130 0 0 0-2959 {}} {258 0 0 0-4742 {}}} SUCCS {{259 0 0 0-4854 {}}} CYCLES {}}
set a(0-4854) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1929 LOC {325 0.0483874 333 0.6009625 333 0.6009625 333 0.6009625} PREDS {{259 0 0 0-4853 {}} {130 0 0 0-2959 {}} {128 0 0 0-4856 {}}} SUCCS {{258 0 0 0-4856 {}}} CYCLES {}}
set a(0-4855) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1930 LOC {325 0.0 333 0.6009625 333 0.6009625 333 0.6009625} PREDS {{130 0 0 0-2959 {}} {128 0 0 0-4856 {}}} SUCCS {{259 0 0 0-4856 {}}} CYCLES {}}
set a(0-4856) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-8:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1931 LOC {325 1.0 333 0.681 333 1.0 346 0.0064061875000001045 346 0.0064061875000001045} PREDS {{259 0 0 0-4855 {}} {258 0 0 0-4854 {}}} SUCCS {{128 0 0 0-4854 {}} {128 0 0 0-4855 {}} {259 0 0 0-4857 {}}} CYCLES {}}
set a(0-4857) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1932 LOC {338 0.006406225 346 0.21615332499999998 346 0.21615332499999998 346 0.21615332499999998} PREDS {{259 0 0 0-4856 {}} {130 0 0 0-2959 {}}} SUCCS {{258 0 0 0-4859 {}}} CYCLES {}}
set a(0-4858) {AREA_SCORE {} NAME COMP_LOOP:asn#120 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1933 LOC {324 1.0 346 0.21615332499999998 346 0.21615332499999998 346 0.21615332499999998 346 0.21615332499999998} PREDS {{258 0 0 0-2959 {}}} SUCCS {{772 0 0 0-4834 {}} {259 0 0 0-4859 {}}} CYCLES {}}
set a(0-4859) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-8:mul TYPE MUL DELAY {12.54 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1934 LOC {338 0.006406225 346 0.21615332499999998 346 0.21615332499999998 346 0.9999999388496399 346 0.9999999388496399} PREDS {{259 0 0 0-4858 {}} {258 0 0 0-4857 {}} {130 0 0 0-2959 {}}} SUCCS {{259 0 0 0-4860 {}}} CYCLES {}}
set a(0-4860) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1935 LOC {339 0.0 347 0.6009625 347 0.6009625 347 0.6009625} PREDS {{259 0 0 0-4859 {}} {130 0 0 0-2959 {}} {128 0 0 0-4862 {}}} SUCCS {{258 0 0 0-4862 {}}} CYCLES {}}
set a(0-4861) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1936 LOC {339 0.0 347 0.6009625 347 0.6009625 347 0.6009625} PREDS {{130 0 0 0-2959 {}} {128 0 0 0-4862 {}}} SUCCS {{259 0 0 0-4862 {}}} CYCLES {}}
set a(0-4862) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-8:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1937 LOC {339 1.0 347 0.681 347 1.0 360 0.0064061875000001045 360 0.0064061875000001045} PREDS {{259 0 0 0-4861 {}} {258 0 0 0-4860 {}}} SUCCS {{128 0 0 0-4860 {}} {128 0 0 0-4861 {}} {259 0 0 0-4863 {}}} CYCLES {}}
set a(0-4863) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1938 LOC {352 0.006406225 360 0.8291185999999999 360 0.8291185999999999 360 0.8291185999999999} PREDS {{259 0 0 0-4862 {}} {130 0 0 0-2959 {}}} SUCCS {{258 0 1.564 0-4867 {}} {258 0 1.564 0-4869 {}} {258 0 1.564 0-4871 {}} {258 0 1.564 0-4873 {}} {258 0 1.564 0-4875 {}} {258 0 1.564 0-4877 {}} {258 0 1.564 0-4879 {}} {258 0 1.564 0-4881 {}}} CYCLES {}}
set a(0-4864) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(2-0)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1939 LOC {324 1.0 332 1.0 332 1.0 360 0.8291185999999999} PREDS {{130 0 0 0-2959 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 0 0-4865 {}}} CYCLES {}}
set a(0-4865) {AREA_SCORE {} NAME COMP_LOOP:switch#31 TYPE SELECT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1940 LOC {324 1.0 332 1.0 332 1.0 360 0.8291185999999999} PREDS {{259 0 0 0-4864 {}}} SUCCS {{146 0 0 0-4866 {}} {130 0 0 0-4867 {}} {146 0 0 0-4868 {}} {130 0 0 0-4869 {}} {146 0 0 0-4870 {}} {130 0 0 0-4871 {}} {146 0 0 0-4872 {}} {130 0 0 0-4873 {}} {146 0 0 0-4874 {}} {130 0 0 0-4875 {}} {146 0 0 0-4876 {}} {130 0 0 0-4877 {}} {146 0 0 0-4878 {}} {130 0 0 0-4879 {}} {146 0 0 0-4880 {}} {130 0 0 0-4881 {}}} CYCLES {}}
set a(0-4866) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#9 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1941 LOC {324 1.0 360 0.0 360 0.0 360 0.8291185999999999} PREDS {{146 0 0 0-4865 {}} {130 0 0 0-2959 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4867 {}}} CYCLES {}}
set a(0-4867) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1942 LOC {352 1.0 360 0.9415 360 1.0 361 0.006249937500000025 361 0.006249937500000025} PREDS {{774 0 0 0-4867 {}} {259 0 1.564 0-4866 {}} {130 0 0 0-4865 {}} {258 0 1.564 0-4863 {}} {130 0 0 0-2959 {}} {258 0 0 0-4815 {}} {256 0 0 0-4753 {}} {256 0 0 0-4689 {}} {258 0 0 0-4656 {}} {258 0 0 0-4604 {}} {256 0 0 0-4539 {}} {256 0 0 0-4467 {}} {258 0 0 0-4430 {}} {258 0 0 0-4378 {}} {256 0 0 0-4316 {}} {256 0 0 0-4252 {}} {258 0 0 0-4218 {}} {258 0 0 0-4166 {}} {256 0 0 0-4101 {}} {256 0 0 0-4021 {}} {258 0 0 0-3984 {}} {258 0 0 0-3932 {}} {256 0 0 0-3870 {}} {256 0 0 0-3806 {}} {258 0 0 0-3772 {}} {258 0 0 0-3720 {}} {256 0 0 0-3655 {}} {256 0 0 0-3583 {}} {258 0 0 0-3546 {}} {258 0 0 0-3494 {}} {256 0 0 0-3432 {}} {256 0 0 0-3368 {}} {258 0 0 0-3334 {}} {258 0 0 0-3282 {}} {256 0 0 0-3220 {}} {256 0 0 0-3139 {}}} SUCCS {{774 0 1.564 0-3139 {}} {774 0 1.564 0-3220 {}} {774 0 0 0-3282 {}} {774 0 0 0-3334 {}} {774 0 1.564 0-3368 {}} {774 0 1.564 0-3432 {}} {774 0 0 0-3494 {}} {774 0 0 0-3546 {}} {774 0 1.564 0-3583 {}} {774 0 1.564 0-3655 {}} {774 0 0 0-3720 {}} {774 0 0 0-3772 {}} {774 0 1.564 0-3806 {}} {774 0 1.564 0-3870 {}} {774 0 0 0-3932 {}} {774 0 0 0-3984 {}} {774 0 1.564 0-4021 {}} {774 0 1.564 0-4101 {}} {774 0 0 0-4166 {}} {774 0 0 0-4218 {}} {774 0 1.564 0-4252 {}} {774 0 1.564 0-4316 {}} {774 0 0 0-4378 {}} {774 0 0 0-4430 {}} {774 0 1.564 0-4467 {}} {774 0 1.564 0-4539 {}} {774 0 0 0-4604 {}} {774 0 0 0-4656 {}} {774 0 1.564 0-4689 {}} {774 0 1.564 0-4753 {}} {774 0 0 0-4815 {}} {774 0 0 0-4867 {}}} CYCLES {}}
set a(0-4868) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#10 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1943 LOC {324 1.0 360 0.0 360 0.0 360 0.8291185999999999} PREDS {{146 0 0 0-4865 {}} {130 0 0 0-2959 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4869 {}}} CYCLES {}}
set a(0-4869) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1944 LOC {352 1.0 360 0.9415 360 1.0 361 0.006249937500000025 361 0.006249937500000025} PREDS {{774 0 0 0-4869 {}} {259 0 1.564 0-4868 {}} {130 0 0 0-4865 {}} {258 0 1.564 0-4863 {}} {130 0 0 0-2959 {}} {258 0 0 0-4817 {}} {256 0 0 0-4755 {}} {256 0 0 0-4691 {}} {258 0 0 0-4658 {}} {258 0 0 0-4606 {}} {256 0 0 0-4541 {}} {256 0 0 0-4469 {}} {258 0 0 0-4432 {}} {258 0 0 0-4380 {}} {256 0 0 0-4318 {}} {256 0 0 0-4254 {}} {258 0 0 0-4220 {}} {258 0 0 0-4168 {}} {256 0 0 0-4103 {}} {256 0 0 0-4023 {}} {258 0 0 0-3986 {}} {258 0 0 0-3934 {}} {256 0 0 0-3872 {}} {256 0 0 0-3808 {}} {258 0 0 0-3774 {}} {258 0 0 0-3722 {}} {256 0 0 0-3657 {}} {256 0 0 0-3585 {}} {258 0 0 0-3548 {}} {258 0 0 0-3496 {}} {256 0 0 0-3434 {}} {256 0 0 0-3370 {}} {258 0 0 0-3336 {}} {258 0 0 0-3283 {}} {256 0 0 0-3222 {}} {256 0 0 0-3140 {}}} SUCCS {{774 0 1.564 0-3140 {}} {774 0 1.564 0-3222 {}} {774 0 0 0-3283 {}} {774 0 0 0-3336 {}} {774 0 1.564 0-3370 {}} {774 0 1.564 0-3434 {}} {774 0 0 0-3496 {}} {774 0 0 0-3548 {}} {774 0 1.564 0-3585 {}} {774 0 1.564 0-3657 {}} {774 0 0 0-3722 {}} {774 0 0 0-3774 {}} {774 0 1.564 0-3808 {}} {774 0 1.564 0-3872 {}} {774 0 0 0-3934 {}} {774 0 0 0-3986 {}} {774 0 1.564 0-4023 {}} {774 0 1.564 0-4103 {}} {774 0 0 0-4168 {}} {774 0 0 0-4220 {}} {774 0 1.564 0-4254 {}} {774 0 1.564 0-4318 {}} {774 0 0 0-4380 {}} {774 0 0 0-4432 {}} {774 0 1.564 0-4469 {}} {774 0 1.564 0-4541 {}} {774 0 0 0-4606 {}} {774 0 0 0-4658 {}} {774 0 1.564 0-4691 {}} {774 0 1.564 0-4755 {}} {774 0 0 0-4817 {}} {774 0 0 0-4869 {}}} CYCLES {}}
set a(0-4870) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#11 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1945 LOC {324 1.0 360 0.0 360 0.0 360 0.8291185999999999} PREDS {{146 0 0 0-4865 {}} {130 0 0 0-2959 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4871 {}}} CYCLES {}}
set a(0-4871) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1946 LOC {352 1.0 360 0.9415 360 1.0 361 0.006249937500000025 361 0.006249937500000025} PREDS {{774 0 0 0-4871 {}} {259 0 1.564 0-4870 {}} {130 0 0 0-4865 {}} {258 0 1.564 0-4863 {}} {130 0 0 0-2959 {}} {258 0 0 0-4819 {}} {256 0 0 0-4757 {}} {256 0 0 0-4693 {}} {258 0 0 0-4660 {}} {258 0 0 0-4608 {}} {256 0 0 0-4543 {}} {256 0 0 0-4471 {}} {258 0 0 0-4434 {}} {258 0 0 0-4382 {}} {256 0 0 0-4320 {}} {256 0 0 0-4256 {}} {258 0 0 0-4222 {}} {258 0 0 0-4170 {}} {256 0 0 0-4105 {}} {256 0 0 0-4025 {}} {258 0 0 0-3988 {}} {258 0 0 0-3936 {}} {256 0 0 0-3874 {}} {256 0 0 0-3810 {}} {258 0 0 0-3776 {}} {258 0 0 0-3724 {}} {256 0 0 0-3659 {}} {256 0 0 0-3587 {}} {258 0 0 0-3550 {}} {258 0 0 0-3498 {}} {256 0 0 0-3436 {}} {256 0 0 0-3372 {}} {258 0 0 0-3338 {}} {258 0 0 0-3284 {}} {256 0 0 0-3224 {}} {256 0 0 0-3141 {}}} SUCCS {{774 0 1.564 0-3141 {}} {774 0 1.564 0-3224 {}} {774 0 0 0-3284 {}} {774 0 0 0-3338 {}} {774 0 1.564 0-3372 {}} {774 0 1.564 0-3436 {}} {774 0 0 0-3498 {}} {774 0 0 0-3550 {}} {774 0 1.564 0-3587 {}} {774 0 1.564 0-3659 {}} {774 0 0 0-3724 {}} {774 0 0 0-3776 {}} {774 0 1.564 0-3810 {}} {774 0 1.564 0-3874 {}} {774 0 0 0-3936 {}} {774 0 0 0-3988 {}} {774 0 1.564 0-4025 {}} {774 0 1.564 0-4105 {}} {774 0 0 0-4170 {}} {774 0 0 0-4222 {}} {774 0 1.564 0-4256 {}} {774 0 1.564 0-4320 {}} {774 0 0 0-4382 {}} {774 0 0 0-4434 {}} {774 0 1.564 0-4471 {}} {774 0 1.564 0-4543 {}} {774 0 0 0-4608 {}} {774 0 0 0-4660 {}} {774 0 1.564 0-4693 {}} {774 0 1.564 0-4757 {}} {774 0 0 0-4819 {}} {774 0 0 0-4871 {}}} CYCLES {}}
set a(0-4872) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#12 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1947 LOC {324 1.0 360 0.0 360 0.0 360 0.8291185999999999} PREDS {{146 0 0 0-4865 {}} {130 0 0 0-2959 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4873 {}}} CYCLES {}}
set a(0-4873) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1948 LOC {352 1.0 360 0.9415 360 1.0 361 0.006249937500000025 361 0.006249937500000025} PREDS {{774 0 0 0-4873 {}} {259 0 1.564 0-4872 {}} {130 0 0 0-4865 {}} {258 0 1.564 0-4863 {}} {130 0 0 0-2959 {}} {258 0 0 0-4821 {}} {256 0 0 0-4759 {}} {256 0 0 0-4695 {}} {258 0 0 0-4662 {}} {258 0 0 0-4610 {}} {256 0 0 0-4545 {}} {256 0 0 0-4473 {}} {258 0 0 0-4436 {}} {258 0 0 0-4384 {}} {256 0 0 0-4322 {}} {256 0 0 0-4258 {}} {258 0 0 0-4224 {}} {258 0 0 0-4172 {}} {256 0 0 0-4107 {}} {256 0 0 0-4027 {}} {258 0 0 0-3990 {}} {258 0 0 0-3938 {}} {256 0 0 0-3876 {}} {256 0 0 0-3812 {}} {258 0 0 0-3778 {}} {258 0 0 0-3726 {}} {256 0 0 0-3661 {}} {256 0 0 0-3589 {}} {258 0 0 0-3552 {}} {258 0 0 0-3500 {}} {256 0 0 0-3438 {}} {256 0 0 0-3374 {}} {258 0 0 0-3340 {}} {258 0 0 0-3285 {}} {256 0 0 0-3226 {}} {256 0 0 0-3142 {}}} SUCCS {{774 0 1.564 0-3142 {}} {774 0 1.564 0-3226 {}} {774 0 0 0-3285 {}} {774 0 0 0-3340 {}} {774 0 1.564 0-3374 {}} {774 0 1.564 0-3438 {}} {774 0 0 0-3500 {}} {774 0 0 0-3552 {}} {774 0 1.564 0-3589 {}} {774 0 1.564 0-3661 {}} {774 0 0 0-3726 {}} {774 0 0 0-3778 {}} {774 0 1.564 0-3812 {}} {774 0 1.564 0-3876 {}} {774 0 0 0-3938 {}} {774 0 0 0-3990 {}} {774 0 1.564 0-4027 {}} {774 0 1.564 0-4107 {}} {774 0 0 0-4172 {}} {774 0 0 0-4224 {}} {774 0 1.564 0-4258 {}} {774 0 1.564 0-4322 {}} {774 0 0 0-4384 {}} {774 0 0 0-4436 {}} {774 0 1.564 0-4473 {}} {774 0 1.564 0-4545 {}} {774 0 0 0-4610 {}} {774 0 0 0-4662 {}} {774 0 1.564 0-4695 {}} {774 0 1.564 0-4759 {}} {774 0 0 0-4821 {}} {774 0 0 0-4873 {}}} CYCLES {}}
set a(0-4874) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#13 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1949 LOC {324 1.0 360 0.0 360 0.0 360 0.8291185999999999} PREDS {{146 0 0 0-4865 {}} {130 0 0 0-2959 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4875 {}}} CYCLES {}}
set a(0-4875) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1950 LOC {352 1.0 360 0.9415 360 1.0 361 0.006249937500000025 361 0.006249937500000025} PREDS {{774 0 0 0-4875 {}} {259 0 1.564 0-4874 {}} {130 0 0 0-4865 {}} {258 0 1.564 0-4863 {}} {130 0 0 0-2959 {}} {258 0 0 0-4823 {}} {256 0 0 0-4761 {}} {256 0 0 0-4697 {}} {258 0 0 0-4664 {}} {258 0 0 0-4612 {}} {256 0 0 0-4547 {}} {256 0 0 0-4475 {}} {258 0 0 0-4438 {}} {258 0 0 0-4386 {}} {256 0 0 0-4324 {}} {256 0 0 0-4260 {}} {258 0 0 0-4226 {}} {258 0 0 0-4174 {}} {256 0 0 0-4109 {}} {256 0 0 0-4029 {}} {258 0 0 0-3992 {}} {258 0 0 0-3940 {}} {256 0 0 0-3878 {}} {256 0 0 0-3814 {}} {258 0 0 0-3780 {}} {258 0 0 0-3728 {}} {256 0 0 0-3663 {}} {256 0 0 0-3591 {}} {258 0 0 0-3554 {}} {258 0 0 0-3502 {}} {256 0 0 0-3440 {}} {256 0 0 0-3376 {}} {258 0 0 0-3342 {}} {258 0 0 0-3286 {}} {256 0 0 0-3228 {}} {256 0 0 0-3143 {}}} SUCCS {{774 0 1.564 0-3143 {}} {774 0 1.564 0-3228 {}} {774 0 0 0-3286 {}} {774 0 0 0-3342 {}} {774 0 1.564 0-3376 {}} {774 0 1.564 0-3440 {}} {774 0 0 0-3502 {}} {774 0 0 0-3554 {}} {774 0 1.564 0-3591 {}} {774 0 1.564 0-3663 {}} {774 0 0 0-3728 {}} {774 0 0 0-3780 {}} {774 0 1.564 0-3814 {}} {774 0 1.564 0-3878 {}} {774 0 0 0-3940 {}} {774 0 0 0-3992 {}} {774 0 1.564 0-4029 {}} {774 0 1.564 0-4109 {}} {774 0 0 0-4174 {}} {774 0 0 0-4226 {}} {774 0 1.564 0-4260 {}} {774 0 1.564 0-4324 {}} {774 0 0 0-4386 {}} {774 0 0 0-4438 {}} {774 0 1.564 0-4475 {}} {774 0 1.564 0-4547 {}} {774 0 0 0-4612 {}} {774 0 0 0-4664 {}} {774 0 1.564 0-4697 {}} {774 0 1.564 0-4761 {}} {774 0 0 0-4823 {}} {774 0 0 0-4875 {}}} CYCLES {}}
set a(0-4876) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#14 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1951 LOC {324 1.0 360 0.0 360 0.0 360 0.8291185999999999} PREDS {{146 0 0 0-4865 {}} {130 0 0 0-2959 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4877 {}}} CYCLES {}}
set a(0-4877) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1952 LOC {352 1.0 360 0.9415 360 1.0 361 0.006249937500000025 361 0.006249937500000025} PREDS {{774 0 0 0-4877 {}} {259 0 1.564 0-4876 {}} {130 0 0 0-4865 {}} {258 0 1.564 0-4863 {}} {130 0 0 0-2959 {}} {258 0 0 0-4825 {}} {256 0 0 0-4763 {}} {256 0 0 0-4699 {}} {258 0 0 0-4666 {}} {258 0 0 0-4614 {}} {256 0 0 0-4549 {}} {256 0 0 0-4477 {}} {258 0 0 0-4440 {}} {258 0 0 0-4388 {}} {256 0 0 0-4326 {}} {256 0 0 0-4262 {}} {258 0 0 0-4228 {}} {258 0 0 0-4176 {}} {256 0 0 0-4111 {}} {256 0 0 0-4031 {}} {258 0 0 0-3994 {}} {258 0 0 0-3942 {}} {256 0 0 0-3880 {}} {256 0 0 0-3816 {}} {258 0 0 0-3782 {}} {258 0 0 0-3730 {}} {256 0 0 0-3665 {}} {256 0 0 0-3593 {}} {258 0 0 0-3556 {}} {258 0 0 0-3504 {}} {256 0 0 0-3442 {}} {256 0 0 0-3378 {}} {258 0 0 0-3344 {}} {258 0 0 0-3287 {}} {256 0 0 0-3230 {}} {256 0 0 0-3144 {}}} SUCCS {{774 0 1.564 0-3144 {}} {774 0 1.564 0-3230 {}} {774 0 0 0-3287 {}} {774 0 0 0-3344 {}} {774 0 1.564 0-3378 {}} {774 0 1.564 0-3442 {}} {774 0 0 0-3504 {}} {774 0 0 0-3556 {}} {774 0 1.564 0-3593 {}} {774 0 1.564 0-3665 {}} {774 0 0 0-3730 {}} {774 0 0 0-3782 {}} {774 0 1.564 0-3816 {}} {774 0 1.564 0-3880 {}} {774 0 0 0-3942 {}} {774 0 0 0-3994 {}} {774 0 1.564 0-4031 {}} {774 0 1.564 0-4111 {}} {774 0 0 0-4176 {}} {774 0 0 0-4228 {}} {774 0 1.564 0-4262 {}} {774 0 1.564 0-4326 {}} {774 0 0 0-4388 {}} {774 0 0 0-4440 {}} {774 0 1.564 0-4477 {}} {774 0 1.564 0-4549 {}} {774 0 0 0-4614 {}} {774 0 0 0-4666 {}} {774 0 1.564 0-4699 {}} {774 0 1.564 0-4763 {}} {774 0 0 0-4825 {}} {774 0 0 0-4877 {}}} CYCLES {}}
set a(0-4878) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#15 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1953 LOC {324 1.0 360 0.0 360 0.0 360 0.8291185999999999} PREDS {{146 0 0 0-4865 {}} {130 0 0 0-2959 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4879 {}}} CYCLES {}}
set a(0-4879) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1954 LOC {352 1.0 360 0.9415 360 1.0 361 0.006249937500000025 361 0.006249937500000025} PREDS {{774 0 0 0-4879 {}} {259 0 1.564 0-4878 {}} {130 0 0 0-4865 {}} {258 0 1.564 0-4863 {}} {130 0 0 0-2959 {}} {258 0 0 0-4827 {}} {256 0 0 0-4765 {}} {256 0 0 0-4701 {}} {258 0 0 0-4668 {}} {258 0 0 0-4616 {}} {256 0 0 0-4551 {}} {256 0 0 0-4479 {}} {258 0 0 0-4442 {}} {258 0 0 0-4390 {}} {256 0 0 0-4328 {}} {256 0 0 0-4264 {}} {258 0 0 0-4230 {}} {258 0 0 0-4178 {}} {256 0 0 0-4113 {}} {256 0 0 0-4033 {}} {258 0 0 0-3996 {}} {258 0 0 0-3944 {}} {256 0 0 0-3882 {}} {256 0 0 0-3818 {}} {258 0 0 0-3784 {}} {258 0 0 0-3732 {}} {256 0 0 0-3667 {}} {256 0 0 0-3595 {}} {258 0 0 0-3558 {}} {258 0 0 0-3506 {}} {256 0 0 0-3444 {}} {256 0 0 0-3380 {}} {258 0 0 0-3346 {}} {258 0 0 0-3288 {}} {256 0 0 0-3232 {}} {256 0 0 0-3145 {}}} SUCCS {{774 0 1.564 0-3145 {}} {774 0 1.564 0-3232 {}} {774 0 0 0-3288 {}} {774 0 0 0-3346 {}} {774 0 1.564 0-3380 {}} {774 0 1.564 0-3444 {}} {774 0 0 0-3506 {}} {774 0 0 0-3558 {}} {774 0 1.564 0-3595 {}} {774 0 1.564 0-3667 {}} {774 0 0 0-3732 {}} {774 0 0 0-3784 {}} {774 0 1.564 0-3818 {}} {774 0 1.564 0-3882 {}} {774 0 0 0-3944 {}} {774 0 0 0-3996 {}} {774 0 1.564 0-4033 {}} {774 0 1.564 0-4113 {}} {774 0 0 0-4178 {}} {774 0 0 0-4230 {}} {774 0 1.564 0-4264 {}} {774 0 1.564 0-4328 {}} {774 0 0 0-4390 {}} {774 0 0 0-4442 {}} {774 0 1.564 0-4479 {}} {774 0 1.564 0-4551 {}} {774 0 0 0-4616 {}} {774 0 0 0-4668 {}} {774 0 1.564 0-4701 {}} {774 0 1.564 0-4765 {}} {774 0 0 0-4827 {}} {774 0 0 0-4879 {}}} CYCLES {}}
set a(0-4880) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-3)#1 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1955 LOC {324 1.0 360 0.0 360 0.0 360 0.8291185999999999} PREDS {{146 0 0 0-4865 {}} {130 0 0 0-2959 {}} {258 0 0 0-4749 {}}} SUCCS {{259 0 1.564 0-4881 {}}} CYCLES {}}
set a(0-4881) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1956 LOC {352 1.0 360 0.9415 360 1.0 361 0.006249937500000025 361 0.006249937500000025} PREDS {{774 0 0 0-4881 {}} {259 0 1.564 0-4880 {}} {130 0 0 0-4865 {}} {258 0 1.564 0-4863 {}} {130 0 0 0-2959 {}} {258 0 0 0-4829 {}} {256 0 0 0-4767 {}} {256 0 0 0-4703 {}} {258 0 0 0-4670 {}} {258 0 0 0-4618 {}} {256 0 0 0-4553 {}} {256 0 0 0-4481 {}} {258 0 0 0-4444 {}} {258 0 0 0-4392 {}} {256 0 0 0-4330 {}} {256 0 0 0-4266 {}} {258 0 0 0-4232 {}} {258 0 0 0-4180 {}} {256 0 0 0-4115 {}} {256 0 0 0-4035 {}} {258 0 0 0-3998 {}} {258 0 0 0-3946 {}} {256 0 0 0-3884 {}} {256 0 0 0-3820 {}} {258 0 0 0-3786 {}} {258 0 0 0-3734 {}} {256 0 0 0-3669 {}} {256 0 0 0-3597 {}} {258 0 0 0-3560 {}} {258 0 0 0-3508 {}} {256 0 0 0-3446 {}} {256 0 0 0-3382 {}} {258 0 0 0-3348 {}} {258 0 0 0-3289 {}} {256 0 0 0-3234 {}} {256 0 0 0-3146 {}}} SUCCS {{774 0 1.564 0-3146 {}} {774 0 1.564 0-3234 {}} {774 0 0 0-3289 {}} {774 0 0 0-3348 {}} {774 0 1.564 0-3382 {}} {774 0 1.564 0-3446 {}} {774 0 0 0-3508 {}} {774 0 0 0-3560 {}} {774 0 1.564 0-3597 {}} {774 0 1.564 0-3669 {}} {774 0 0 0-3734 {}} {774 0 0 0-3786 {}} {774 0 1.564 0-3820 {}} {774 0 1.564 0-3884 {}} {774 0 0 0-3946 {}} {774 0 0 0-3998 {}} {774 0 1.564 0-4035 {}} {774 0 1.564 0-4115 {}} {774 0 0 0-4180 {}} {774 0 0 0-4232 {}} {774 0 1.564 0-4266 {}} {774 0 1.564 0-4330 {}} {774 0 0 0-4392 {}} {774 0 0 0-4444 {}} {774 0 1.564 0-4481 {}} {774 0 1.564 0-4553 {}} {774 0 0 0-4618 {}} {774 0 0 0-4670 {}} {774 0 1.564 0-4703 {}} {774 0 1.564 0-4767 {}} {774 0 0 0-4829 {}} {774 0 0 0-4881 {}}} CYCLES {}}
set a(0-4882) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1957 LOC {324 1.0 332 1.0 332 1.0 332 1.0 361 0.917748425} PREDS {{130 0 0 0-2959 {}} {774 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4883 {}} {256 0 0 0-4885 {}}} CYCLES {}}
set a(0-4883) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#3 TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1958 LOC {324 1.0 332 1.0 332 1.0 361 0.917748425} PREDS {{259 0 0 0-4882 {}} {130 0 0 0-2959 {}}} SUCCS {{259 0 0 0-4884 {}}} CYCLES {}}
set a(0-4884) {AREA_SCORE 6.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(6,0,2,1,7) QUANTITY 1 NAME COMP_LOOP:acc#10 TYPE ACCU DELAY {0.54 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1959 LOC {325 0.0 333 0.917748425 333 0.917748425 333 0.9516125451923076 361 0.9516125451923076} PREDS {{259 0 0 0-4883 {}} {130 0 0 0-2959 {}}} SUCCS {{259 0 0 0-4885 {}} {258 0 0 0-4889 {}}} CYCLES {}}
set a(0-4885) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(9:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1960 LOC {325 0.033864174999999996 333 0.9516125999999999 333 0.9516125999999999 333 0.9516125999999999 361 1.0} PREDS {{772 0 0 0-4885 {}} {259 0 0 0-4884 {}} {256 0 0 0-4882 {}} {130 0 0 0-2959 {}} {256 0 0 0-4830 {}} {256 0 0 0-4745 {}} {256 0 0 0-4682 {}} {256 0 0 0-4674 {}} {256 0 0 0-4619 {}} {256 0 0 0-4531 {}} {256 0 0 0-4457 {}} {256 0 0 0-4448 {}} {256 0 0 0-4393 {}} {256 0 0 0-4308 {}} {256 0 0 0-4245 {}} {256 0 0 0-4236 {}} {256 0 0 0-4181 {}} {256 0 0 0-4093 {}} {256 0 0 0-4011 {}} {256 0 0 0-4002 {}} {256 0 0 0-3947 {}} {256 0 0 0-3862 {}} {256 0 0 0-3799 {}} {256 0 0 0-3790 {}} {256 0 0 0-3735 {}} {256 0 0 0-3647 {}} {256 0 0 0-3573 {}} {256 0 0 0-3564 {}} {256 0 0 0-3509 {}} {256 0 0 0-3424 {}} {256 0 0 0-3361 {}} {256 0 0 0-3352 {}} {256 0 0 0-3295 {}} {256 0 0 0-3290 {}} {256 0 0 0-3212 {}} {256 0 0 0-3133 {}}} SUCCS {{774 0 0 0-3133 {}} {774 0 0 0-3212 {}} {774 0 0 0-3290 {}} {774 0 0 0-3295 {}} {774 0 0 0-3352 {}} {774 0 0 0-3361 {}} {774 0 0 0-3424 {}} {774 0 0 0-3509 {}} {774 0 0 0-3564 {}} {774 0 0 0-3573 {}} {774 0 0 0-3647 {}} {774 0 0 0-3735 {}} {774 0 0 0-3790 {}} {774 0 0 0-3799 {}} {774 0 0 0-3862 {}} {774 0 0 0-3947 {}} {774 0 0 0-4002 {}} {774 0 0 0-4011 {}} {774 0 0 0-4093 {}} {774 0 0 0-4181 {}} {774 0 0 0-4236 {}} {774 0 0 0-4245 {}} {774 0 0 0-4308 {}} {774 0 0 0-4393 {}} {774 0 0 0-4448 {}} {774 0 0 0-4457 {}} {774 0 0 0-4531 {}} {774 0 0 0-4619 {}} {774 0 0 0-4674 {}} {774 0 0 0-4682 {}} {774 0 0 0-4745 {}} {774 0 0 0-4830 {}} {774 0 0 0-4882 {}} {772 0 0 0-4885 {}}} CYCLES {}}
set a(0-4886) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1961 LOC {324 1.0 333 0.9516125999999999 333 0.9516125999999999 361 0.9516125999999999} PREDS {{130 0 0 0-2959 {}}} SUCCS {{259 0 0 0-4887 {}}} CYCLES {}}
set a(0-4887) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:not TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1962 LOC {324 1.0 333 0.9516125999999999 333 0.9516125999999999 361 0.9516125999999999} PREDS {{259 0 0 0-4886 {}} {130 0 0 0-2959 {}}} SUCCS {{259 0 0 0-4888 {}}} CYCLES {}}
set a(0-4888) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1963 LOC {324 1.0 333 0.9516125999999999 333 0.9516125999999999 361 0.9516125999999999} PREDS {{259 0 0 0-4887 {}} {130 0 0 0-2959 {}}} SUCCS {{258 0 0 0-4890 {}}} CYCLES {}}
set a(0-4889) {AREA_SCORE {} NAME operator<<64,false>:conc TYPE CONCATENATE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1964 LOC {325 0.033864174999999996 333 0.9516125999999999 333 0.9516125999999999 361 0.9516125999999999} PREDS {{258 0 0 0-4884 {}} {130 0 0 0-2959 {}}} SUCCS {{259 0 0 0-4890 {}}} CYCLES {}}
set a(0-4890) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 22 NAME COMP_LOOP-1:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1965 LOC {325 0.033864174999999996 333 0.9516125999999999 333 0.9516125999999999 333 0.9999999573717948 361 0.9999999573717948} PREDS {{259 0 0 0-4889 {}} {258 0 0 0-4888 {}} {130 0 0 0-2959 {}}} SUCCS {{259 0 0 0-4891 {}}} CYCLES {}}
set a(0-4891) {AREA_SCORE {} NAME COMP_LOOP-1:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1966 LOC {325 0.082251575 333 1.0 333 1.0 361 1.0} PREDS {{259 0 0 0-4890 {}} {130 0 0 0-2959 {}}} SUCCS {{259 0 0 0-4892 {}}} CYCLES {}}
set a(0-4892) {AREA_SCORE {} NAME COMP_LOOP-1:not#1 TYPE NOT PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1967 LOC {325 0.082251575 333 1.0 333 1.0 361 1.0} PREDS {{259 0 0 0-4891 {}} {130 0 0 0-2959 {}}} SUCCS {{259 0 0 0-4893 {}}} CYCLES {}}
set a(0-4893) {AREA_SCORE {} NAME COMP_LOOP:asn#121 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2951 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1968 LOC {325 0.082251575 333 1.0 333 1.0 333 1.0 361 1.0} PREDS {{772 0 0 0-4893 {}} {259 0 0 0-4892 {}} {130 0 0 0-2959 {}} {256 0 0 0-3129 {}}} SUCCS {{774 0 0 0-3129 {}} {772 0 0 0-4893 {}}} CYCLES {}}
set a(0-2951) {CHI {0-3001 0-3002 0-3003 0-3004 0-3005 0-3006 0-3007 0-3008 0-3009 0-3010 0-3011 0-3012 0-3013 0-3014 0-3015 0-3016 0-3017 0-3018 0-3019 0-3020 0-3021 0-3022 0-3023 0-3024 0-3025 0-3026 0-3027 0-3028 0-3029 0-3030 0-3031 0-3032 0-3033 0-3034 0-3035 0-3036 0-3037 0-3038 0-3039 0-3040 0-3041 0-3042 0-3043 0-3044 0-3045 0-3046 0-3047 0-3048 0-3049 0-3050 0-3051 0-3052 0-3053 0-3054 0-3055 0-3056 0-3057 0-3058 0-3059 0-3060 0-3061 0-3062 0-3063 0-3064 0-3065 0-3066 0-3067 0-3068 0-3069 0-3070 0-3071 0-3072 0-3073 0-3074 0-3075 0-3076 0-3077 0-3078 0-3079 0-3080 0-3081 0-3082 0-3083 0-3084 0-3085 0-3086 0-3087 0-3088 0-3089 0-3090 0-3091 0-3092 0-3093 0-3094 0-3095 0-3096 0-3097 0-3098 0-3099 0-3100 0-3101 0-3102 0-3103 0-3104 0-3105 0-3106 0-3107 0-3108 0-3109 0-3110 0-3111 0-3112 0-3113 0-3114 0-3115 0-3116 0-3117 0-3118 0-3119 0-3120 0-3121 0-3122 0-3123 0-3124 0-3125 0-3126 0-3127 0-3128 0-3129 0-3130 0-3131 0-3132 0-3133 0-3134 0-3135 0-3136 0-3137 0-3138 0-3139 0-3140 0-3141 0-3142 0-3143 0-3144 0-3145 0-3146 0-3147 0-3148 0-3149 0-3150 0-3151 0-3152 0-3153 0-3154 0-3155 0-3156 0-3157 0-3158 0-3159 0-3160 0-3161 0-3162 0-3163 0-3164 0-3165 0-3166 0-3167 0-3168 0-3169 0-3170 0-3171 0-3172 0-3173 0-3174 0-3175 0-3176 0-3177 0-3178 0-3179 0-3180 0-3181 0-3182 0-3183 0-3184 0-3185 0-3186 0-3187 0-3188 0-3189 0-3190 0-3191 0-3192 0-3193 0-3194 0-3195 0-3196 0-3197 0-3198 0-3199 0-3200 0-3201 0-3202 0-3203 0-3204 0-3205 0-3206 0-3207 0-3208 0-3209 0-3210 0-3211 0-3212 0-3213 0-3214 0-3215 0-3216 0-3217 0-3218 0-3219 0-3220 0-3221 0-3222 0-3223 0-3224 0-3225 0-3226 0-3227 0-3228 0-3229 0-3230 0-3231 0-3232 0-3233 0-3234 0-3235 0-3236 0-3237 0-3238 0-3239 0-3240 0-3241 0-3242 0-3243 0-3244 0-3245 0-3246 0-3247 0-3248 0-3249 0-3250 0-3251 0-3252 0-3253 0-3254 0-3255 0-3256 0-3257 0-3258 0-3259 0-3260 0-3261 0-3262 0-3263 0-3264 0-3265 0-3266 0-3267 0-3268 0-3269 0-3270 0-3271 0-3272 0-3273 0-3274 0-3275 0-3276 0-3277 0-3278 0-3279 0-3280 0-3281 0-3282 0-3283 0-3284 0-3285 0-3286 0-3287 0-3288 0-3289 0-3290 0-3291 0-3292 0-3293 0-3294 0-3295 0-3296 0-3297 0-3298 0-3299 0-3300 0-3301 0-3302 0-2952 0-3319 0-3320 0-3321 0-3322 0-3323 0-3324 0-3325 0-3326 0-3327 0-3328 0-3329 0-3330 0-3331 0-3332 0-3333 0-3334 0-3335 0-3336 0-3337 0-3338 0-3339 0-3340 0-3341 0-3342 0-3343 0-3344 0-3345 0-3346 0-3347 0-3348 0-3349 0-3350 0-3351 0-3352 0-3353 0-3354 0-3355 0-3356 0-3357 0-3358 0-3359 0-3360 0-3361 0-3362 0-3363 0-3364 0-3365 0-3366 0-3367 0-3368 0-3369 0-3370 0-3371 0-3372 0-3373 0-3374 0-3375 0-3376 0-3377 0-3378 0-3379 0-3380 0-3381 0-3382 0-3383 0-3384 0-3385 0-3386 0-3387 0-3388 0-3389 0-3390 0-3391 0-3392 0-3393 0-3394 0-3395 0-3396 0-3397 0-3398 0-3399 0-3400 0-3401 0-3402 0-3403 0-3404 0-3405 0-3406 0-3407 0-3408 0-3409 0-3410 0-3411 0-3412 0-3413 0-3414 0-3415 0-3416 0-3417 0-3418 0-3419 0-3420 0-3421 0-3422 0-3423 0-3424 0-3425 0-3426 0-3427 0-3428 0-3429 0-3430 0-3431 0-3432 0-3433 0-3434 0-3435 0-3436 0-3437 0-3438 0-3439 0-3440 0-3441 0-3442 0-3443 0-3444 0-3445 0-3446 0-3447 0-3448 0-3449 0-3450 0-3451 0-3452 0-3453 0-3454 0-3455 0-3456 0-3457 0-3458 0-3459 0-3460 0-3461 0-3462 0-3463 0-3464 0-3465 0-3466 0-3467 0-3468 0-3469 0-3470 0-3471 0-3472 0-3473 0-3474 0-3475 0-3476 0-3477 0-3478 0-3479 0-3480 0-3481 0-3482 0-3483 0-3484 0-3485 0-3486 0-3487 0-3488 0-3489 0-3490 0-3491 0-3492 0-3493 0-3494 0-3495 0-3496 0-3497 0-3498 0-3499 0-3500 0-3501 0-3502 0-3503 0-3504 0-3505 0-3506 0-3507 0-3508 0-3509 0-3510 0-3511 0-3512 0-3513 0-3514 0-2953 0-3531 0-3532 0-3533 0-3534 0-3535 0-3536 0-3537 0-3538 0-3539 0-3540 0-3541 0-3542 0-3543 0-3544 0-3545 0-3546 0-3547 0-3548 0-3549 0-3550 0-3551 0-3552 0-3553 0-3554 0-3555 0-3556 0-3557 0-3558 0-3559 0-3560 0-3561 0-3562 0-3563 0-3564 0-3565 0-3566 0-3567 0-3568 0-3569 0-3570 0-3571 0-3572 0-3573 0-3574 0-3575 0-3576 0-3577 0-3578 0-3579 0-3580 0-3581 0-3582 0-3583 0-3584 0-3585 0-3586 0-3587 0-3588 0-3589 0-3590 0-3591 0-3592 0-3593 0-3594 0-3595 0-3596 0-3597 0-3598 0-3599 0-3600 0-3601 0-3602 0-3603 0-3604 0-3605 0-3606 0-3607 0-3608 0-3609 0-3610 0-3611 0-3612 0-3613 0-3614 0-3615 0-3616 0-3617 0-3618 0-3619 0-3620 0-3621 0-3622 0-3623 0-3624 0-3625 0-3626 0-3627 0-3628 0-3629 0-3630 0-3631 0-3632 0-3633 0-3634 0-3635 0-3636 0-3637 0-3638 0-3639 0-3640 0-3641 0-3642 0-3643 0-3644 0-3645 0-3646 0-3647 0-3648 0-3649 0-3650 0-3651 0-3652 0-3653 0-3654 0-3655 0-3656 0-3657 0-3658 0-3659 0-3660 0-3661 0-3662 0-3663 0-3664 0-3665 0-3666 0-3667 0-3668 0-3669 0-3670 0-3671 0-3672 0-3673 0-3674 0-3675 0-3676 0-3677 0-3678 0-3679 0-3680 0-3681 0-3682 0-3683 0-3684 0-3685 0-3686 0-3687 0-3688 0-3689 0-3690 0-3691 0-3692 0-3693 0-3694 0-3695 0-3696 0-3697 0-3698 0-3699 0-3700 0-3701 0-3702 0-3703 0-3704 0-3705 0-3706 0-3707 0-3708 0-3709 0-3710 0-3711 0-3712 0-3713 0-3714 0-3715 0-3716 0-3717 0-3718 0-3719 0-3720 0-3721 0-3722 0-3723 0-3724 0-3725 0-3726 0-3727 0-3728 0-3729 0-3730 0-3731 0-3732 0-3733 0-3734 0-3735 0-3736 0-3737 0-3738 0-3739 0-3740 0-2954 0-3757 0-3758 0-3759 0-3760 0-3761 0-3762 0-3763 0-3764 0-3765 0-3766 0-3767 0-3768 0-3769 0-3770 0-3771 0-3772 0-3773 0-3774 0-3775 0-3776 0-3777 0-3778 0-3779 0-3780 0-3781 0-3782 0-3783 0-3784 0-3785 0-3786 0-3787 0-3788 0-3789 0-3790 0-3791 0-3792 0-3793 0-3794 0-3795 0-3796 0-3797 0-3798 0-3799 0-3800 0-3801 0-3802 0-3803 0-3804 0-3805 0-3806 0-3807 0-3808 0-3809 0-3810 0-3811 0-3812 0-3813 0-3814 0-3815 0-3816 0-3817 0-3818 0-3819 0-3820 0-3821 0-3822 0-3823 0-3824 0-3825 0-3826 0-3827 0-3828 0-3829 0-3830 0-3831 0-3832 0-3833 0-3834 0-3835 0-3836 0-3837 0-3838 0-3839 0-3840 0-3841 0-3842 0-3843 0-3844 0-3845 0-3846 0-3847 0-3848 0-3849 0-3850 0-3851 0-3852 0-3853 0-3854 0-3855 0-3856 0-3857 0-3858 0-3859 0-3860 0-3861 0-3862 0-3863 0-3864 0-3865 0-3866 0-3867 0-3868 0-3869 0-3870 0-3871 0-3872 0-3873 0-3874 0-3875 0-3876 0-3877 0-3878 0-3879 0-3880 0-3881 0-3882 0-3883 0-3884 0-3885 0-3886 0-3887 0-3888 0-3889 0-3890 0-3891 0-3892 0-3893 0-3894 0-3895 0-3896 0-3897 0-3898 0-3899 0-3900 0-3901 0-3902 0-3903 0-3904 0-3905 0-3906 0-3907 0-3908 0-3909 0-3910 0-3911 0-3912 0-3913 0-3914 0-3915 0-3916 0-3917 0-3918 0-3919 0-3920 0-3921 0-3922 0-3923 0-3924 0-3925 0-3926 0-3927 0-3928 0-3929 0-3930 0-3931 0-3932 0-3933 0-3934 0-3935 0-3936 0-3937 0-3938 0-3939 0-3940 0-3941 0-3942 0-3943 0-3944 0-3945 0-3946 0-3947 0-3948 0-3949 0-3950 0-3951 0-3952 0-2955 0-3969 0-3970 0-3971 0-3972 0-3973 0-3974 0-3975 0-3976 0-3977 0-3978 0-3979 0-3980 0-3981 0-3982 0-3983 0-3984 0-3985 0-3986 0-3987 0-3988 0-3989 0-3990 0-3991 0-3992 0-3993 0-3994 0-3995 0-3996 0-3997 0-3998 0-3999 0-4000 0-4001 0-4002 0-4003 0-4004 0-4005 0-4006 0-4007 0-4008 0-4009 0-4010 0-4011 0-4012 0-4013 0-4014 0-4015 0-4016 0-4017 0-4018 0-4019 0-4020 0-4021 0-4022 0-4023 0-4024 0-4025 0-4026 0-4027 0-4028 0-4029 0-4030 0-4031 0-4032 0-4033 0-4034 0-4035 0-4036 0-4037 0-4038 0-4039 0-4040 0-4041 0-4042 0-4043 0-4044 0-4045 0-4046 0-4047 0-4048 0-4049 0-4050 0-4051 0-4052 0-4053 0-4054 0-4055 0-4056 0-4057 0-4058 0-4059 0-4060 0-4061 0-4062 0-4063 0-4064 0-4065 0-4066 0-4067 0-4068 0-4069 0-4070 0-4071 0-4072 0-4073 0-4074 0-4075 0-4076 0-4077 0-4078 0-4079 0-4080 0-4081 0-4082 0-4083 0-4084 0-4085 0-4086 0-4087 0-4088 0-4089 0-4090 0-4091 0-4092 0-4093 0-4094 0-4095 0-4096 0-4097 0-4098 0-4099 0-4100 0-4101 0-4102 0-4103 0-4104 0-4105 0-4106 0-4107 0-4108 0-4109 0-4110 0-4111 0-4112 0-4113 0-4114 0-4115 0-4116 0-4117 0-4118 0-4119 0-4120 0-4121 0-4122 0-4123 0-4124 0-4125 0-4126 0-4127 0-4128 0-4129 0-4130 0-4131 0-4132 0-4133 0-4134 0-4135 0-4136 0-4137 0-4138 0-4139 0-4140 0-4141 0-4142 0-4143 0-4144 0-4145 0-4146 0-4147 0-4148 0-4149 0-4150 0-4151 0-4152 0-4153 0-4154 0-4155 0-4156 0-4157 0-4158 0-4159 0-4160 0-4161 0-4162 0-4163 0-4164 0-4165 0-4166 0-4167 0-4168 0-4169 0-4170 0-4171 0-4172 0-4173 0-4174 0-4175 0-4176 0-4177 0-4178 0-4179 0-4180 0-4181 0-4182 0-4183 0-4184 0-4185 0-4186 0-2956 0-4203 0-4204 0-4205 0-4206 0-4207 0-4208 0-4209 0-4210 0-4211 0-4212 0-4213 0-4214 0-4215 0-4216 0-4217 0-4218 0-4219 0-4220 0-4221 0-4222 0-4223 0-4224 0-4225 0-4226 0-4227 0-4228 0-4229 0-4230 0-4231 0-4232 0-4233 0-4234 0-4235 0-4236 0-4237 0-4238 0-4239 0-4240 0-4241 0-4242 0-4243 0-4244 0-4245 0-4246 0-4247 0-4248 0-4249 0-4250 0-4251 0-4252 0-4253 0-4254 0-4255 0-4256 0-4257 0-4258 0-4259 0-4260 0-4261 0-4262 0-4263 0-4264 0-4265 0-4266 0-4267 0-4268 0-4269 0-4270 0-4271 0-4272 0-4273 0-4274 0-4275 0-4276 0-4277 0-4278 0-4279 0-4280 0-4281 0-4282 0-4283 0-4284 0-4285 0-4286 0-4287 0-4288 0-4289 0-4290 0-4291 0-4292 0-4293 0-4294 0-4295 0-4296 0-4297 0-4298 0-4299 0-4300 0-4301 0-4302 0-4303 0-4304 0-4305 0-4306 0-4307 0-4308 0-4309 0-4310 0-4311 0-4312 0-4313 0-4314 0-4315 0-4316 0-4317 0-4318 0-4319 0-4320 0-4321 0-4322 0-4323 0-4324 0-4325 0-4326 0-4327 0-4328 0-4329 0-4330 0-4331 0-4332 0-4333 0-4334 0-4335 0-4336 0-4337 0-4338 0-4339 0-4340 0-4341 0-4342 0-4343 0-4344 0-4345 0-4346 0-4347 0-4348 0-4349 0-4350 0-4351 0-4352 0-4353 0-4354 0-4355 0-4356 0-4357 0-4358 0-4359 0-4360 0-4361 0-4362 0-4363 0-4364 0-4365 0-4366 0-4367 0-4368 0-4369 0-4370 0-4371 0-4372 0-4373 0-4374 0-4375 0-4376 0-4377 0-4378 0-4379 0-4380 0-4381 0-4382 0-4383 0-4384 0-4385 0-4386 0-4387 0-4388 0-4389 0-4390 0-4391 0-4392 0-4393 0-4394 0-4395 0-4396 0-4397 0-4398 0-2957 0-4415 0-4416 0-4417 0-4418 0-4419 0-4420 0-4421 0-4422 0-4423 0-4424 0-4425 0-4426 0-4427 0-4428 0-4429 0-4430 0-4431 0-4432 0-4433 0-4434 0-4435 0-4436 0-4437 0-4438 0-4439 0-4440 0-4441 0-4442 0-4443 0-4444 0-4445 0-4446 0-4447 0-4448 0-4449 0-4450 0-4451 0-4452 0-4453 0-4454 0-4455 0-4456 0-4457 0-4458 0-4459 0-4460 0-4461 0-4462 0-4463 0-4464 0-4465 0-4466 0-4467 0-4468 0-4469 0-4470 0-4471 0-4472 0-4473 0-4474 0-4475 0-4476 0-4477 0-4478 0-4479 0-4480 0-4481 0-4482 0-4483 0-4484 0-4485 0-4486 0-4487 0-4488 0-4489 0-4490 0-4491 0-4492 0-4493 0-4494 0-4495 0-4496 0-4497 0-4498 0-4499 0-4500 0-4501 0-4502 0-4503 0-4504 0-4505 0-4506 0-4507 0-4508 0-4509 0-4510 0-4511 0-4512 0-4513 0-4514 0-4515 0-4516 0-4517 0-4518 0-4519 0-4520 0-4521 0-4522 0-4523 0-4524 0-4525 0-4526 0-4527 0-4528 0-4529 0-4530 0-4531 0-4532 0-4533 0-4534 0-4535 0-4536 0-4537 0-4538 0-4539 0-4540 0-4541 0-4542 0-4543 0-4544 0-4545 0-4546 0-4547 0-4548 0-4549 0-4550 0-4551 0-4552 0-4553 0-4554 0-4555 0-4556 0-4557 0-4558 0-4559 0-4560 0-4561 0-4562 0-4563 0-4564 0-4565 0-4566 0-4567 0-4568 0-4569 0-4570 0-4571 0-4572 0-4573 0-4574 0-4575 0-4576 0-4577 0-4578 0-4579 0-4580 0-4581 0-4582 0-4583 0-4584 0-4585 0-4586 0-4587 0-4588 0-4589 0-4590 0-4591 0-4592 0-4593 0-4594 0-4595 0-4596 0-4597 0-4598 0-4599 0-4600 0-4601 0-4602 0-4603 0-4604 0-4605 0-4606 0-4607 0-4608 0-4609 0-4610 0-4611 0-4612 0-4613 0-4614 0-4615 0-4616 0-4617 0-4618 0-4619 0-4620 0-4621 0-4622 0-4623 0-4624 0-2958 0-4641 0-4642 0-4643 0-4644 0-4645 0-4646 0-4647 0-4648 0-4649 0-4650 0-4651 0-4652 0-4653 0-4654 0-4655 0-4656 0-4657 0-4658 0-4659 0-4660 0-4661 0-4662 0-4663 0-4664 0-4665 0-4666 0-4667 0-4668 0-4669 0-4670 0-4671 0-4672 0-4673 0-4674 0-4675 0-4676 0-4677 0-4678 0-4679 0-4680 0-4681 0-4682 0-4683 0-4684 0-4685 0-4686 0-4687 0-4688 0-4689 0-4690 0-4691 0-4692 0-4693 0-4694 0-4695 0-4696 0-4697 0-4698 0-4699 0-4700 0-4701 0-4702 0-4703 0-4704 0-4705 0-4706 0-4707 0-4708 0-4709 0-4710 0-4711 0-4712 0-4713 0-4714 0-4715 0-4716 0-4717 0-4718 0-4719 0-4720 0-4721 0-4722 0-4723 0-4724 0-4725 0-4726 0-4727 0-4728 0-4729 0-4730 0-4731 0-4732 0-4733 0-4734 0-4735 0-4736 0-4737 0-4738 0-4739 0-4740 0-4741 0-4742 0-4743 0-4744 0-4745 0-4746 0-4747 0-4748 0-4749 0-4750 0-4751 0-4752 0-4753 0-4754 0-4755 0-4756 0-4757 0-4758 0-4759 0-4760 0-4761 0-4762 0-4763 0-4764 0-4765 0-4766 0-4767 0-4768 0-4769 0-4770 0-4771 0-4772 0-4773 0-4774 0-4775 0-4776 0-4777 0-4778 0-4779 0-4780 0-4781 0-4782 0-4783 0-4784 0-4785 0-4786 0-4787 0-4788 0-4789 0-4790 0-4791 0-4792 0-4793 0-4794 0-4795 0-4796 0-4797 0-4798 0-4799 0-4800 0-4801 0-4802 0-4803 0-4804 0-4805 0-4806 0-4807 0-4808 0-4809 0-4810 0-4811 0-4812 0-4813 0-4814 0-4815 0-4816 0-4817 0-4818 0-4819 0-4820 0-4821 0-4822 0-4823 0-4824 0-4825 0-4826 0-4827 0-4828 0-4829 0-4830 0-4831 0-4832 0-4833 0-4834 0-4835 0-2959 0-4852 0-4853 0-4854 0-4855 0-4856 0-4857 0-4858 0-4859 0-4860 0-4861 0-4862 0-4863 0-4864 0-4865 0-4866 0-4867 0-4868 0-4869 0-4870 0-4871 0-4872 0-4873 0-4874 0-4875 0-4876 0-4877 0-4878 0-4879 0-4880 0-4881 0-4882 0-4883 0-4884 0-4885 0-4886 0-4887 0-4888 0-4889 0-4890 0-4891 0-4892 0-4893} ITERATIONS 65 RESET_LATENCY {0 ?} CSTEPS 361 UNROLL 8 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {297050 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 23465 TOTAL_CYCLES_IN 234650 TOTAL_CYCLES_UNDER 62400 TOTAL_CYCLES 297050 NAME COMP_LOOP TYPE LOOP DELAY {5941020.00 ns} PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1969 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-3000 {}} {130 0 0 0-2999 {}} {130 0 0 0-2998 {}} {130 0 0 0-2997 {}} {130 0 0 0-2996 {}} {130 0 0 0-2995 {}} {130 0 0 0-2994 {}} {258 0 0 0-2993 {}} {774 0 0 0-4901 {}}} SUCCS {{772 0 0 0-2993 {}} {772 0 0 0-3000 {}} {131 0 0 0-4894 {}} {130 0 0 0-4895 {}} {130 0 0 0-4896 {}} {130 0 0 0-4897 {}} {130 0 0 0-4898 {}} {130 0 0 0-4899 {}} {130 0 0 0-4900 {}} {256 0 0 0-4901 {}}} CYCLES {}}
set a(0-4894) {AREA_SCORE {} NAME STAGE_VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1970 LOC {1 1.0 2 0.9217548499999999 2 0.9217548499999999 2 0.9217548499999999 2 0.9217548499999999} PREDS {{131 0 0 0-2951 {}} {774 0 0 0-4901 {}}} SUCCS {{259 0 0 0-4895 {}} {130 0 0 0-4900 {}} {256 0 0 0-4901 {}}} CYCLES {}}
set a(0-4895) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(32,0,10,0,32) QUANTITY 1 NAME STAGE_VEC_LOOP:acc#1 TYPE ACCU DELAY {0.65 ns} PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1971 LOC {2 0.0 2 0.9217548499999999 2 0.9217548499999999 2 0.9621293868589743 2 0.9621293868589743} PREDS {{259 0 0 0-4894 {}} {130 0 0 0-2951 {}}} SUCCS {{259 0 0 0-4896 {}} {130 0 0 0-4900 {}} {258 0 0 0-4901 {}}} CYCLES {}}
set a(0-4896) {AREA_SCORE {} NAME STAGE_VEC_LOOP:slc(STAGE_VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1972 LOC {2 0.040374574999999996 2 0.962129425 2 0.962129425 2 0.962129425} PREDS {{259 0 0 0-4895 {}} {130 0 0 0-2951 {}}} SUCCS {{259 0 0 0-4897 {}} {130 0 0 0-4900 {}}} CYCLES {}}
set a(0-4897) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME STAGE_VEC_LOOP:acc TYPE ACCU DELAY {0.61 ns} PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1973 LOC {2 0.040374574999999996 2 0.962129425 2 0.962129425 2 0.9999999554487179 2 0.9999999554487179} PREDS {{259 0 0 0-4896 {}} {130 0 0 0-2951 {}}} SUCCS {{259 0 0 0-4898 {}} {130 0 0 0-4900 {}}} CYCLES {}}
set a(0-4898) {AREA_SCORE {} NAME STAGE_VEC_LOOP:slc(STAGE_VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1974 LOC {2 0.07824515 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4897 {}} {130 0 0 0-2951 {}}} SUCCS {{259 0 0 0-4899 {}} {130 0 0 0-4900 {}}} CYCLES {}}
set a(0-4899) {AREA_SCORE {} NAME STAGE_VEC_LOOP:not TYPE NOT PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1975 LOC {2 0.07824515 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4898 {}} {130 0 0 0-2951 {}}} SUCCS {{259 0 0 0-4900 {}}} CYCLES {}}
set a(0-4900) {AREA_SCORE {} NAME STAGE_VEC_LOOP:break(STAGE_VEC_LOOP) TYPE TERMINATE PAR 0-2950 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1976 LOC {2 0.07824515 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4899 {}} {130 0 0 0-4898 {}} {130 0 0 0-4897 {}} {130 0 0 0-4896 {}} {130 0 0 0-4895 {}} {130 0 0 0-4894 {}} {130 0 0 0-2951 {}}} SUCCS {{129 0 0 0-4901 {}}} CYCLES {}}
set a(0-4901) {AREA_SCORE {} NAME asn(STAGE_VEC_LOOP:j.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2950 LOC {2 0.040374574999999996 2 0.962129425 2 0.962129425 2 0.962129425 2 1.0} PREDS {{772 0 0 0-4901 {}} {129 0 0 0-4900 {}} {258 0 0 0-4895 {}} {256 0 0 0-4894 {}} {256 0 0 0-2951 {}}} SUCCS {{774 0 0 0-2951 {}} {774 0 0 0-4894 {}} {772 0 0 0-4901 {}}} CYCLES {}}
set a(0-2950) {CHI {0-2993 0-2994 0-2995 0-2996 0-2997 0-2998 0-2999 0-3000 0-2951 0-4894 0-4895 0-4896 0-4897 0-4898 0-4899 0-4900 0-4901} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {297070 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 297050 TOTAL_CYCLES 297070 NAME STAGE_VEC_LOOP TYPE LOOP DELAY {5941420.00 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1977 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2992 {}} {258 0 0 0-2949 {}} {258 0 0 0-2965 {}}} SUCCS {{772 0 0 0-2969 {}} {772 0 0 0-2992 {}} {131 0 0 0-4902 {}} {130 0 0 0-4903 {}} {130 0 0 0-4904 {}}} CYCLES {}}
set a(0-4902) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 1 NAME STAGE_MAIN_LOOP:acc TYPE ACCU DELAY {0.25 ns} PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1978 LOC {5 0.0 5 0.984375 5 0.984375 5 0.9999999375 5 0.9999999375} PREDS {{131 0 0 0-2950 {}} {258 0 0 0-2964 {}}} SUCCS {{259 0 0 0-4903 {}} {130 0 0 0-4904 {}}} CYCLES {}}
set a(0-4903) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:slc(STAGE_MAIN_LOOP:acc)(4) TYPE READSLICE PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1979 LOC {5 0.015625 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-4902 {}} {130 0 0 0-2950 {}}} SUCCS {{259 0 0 0-4904 {}}} CYCLES {}}
set a(0-4904) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:break(STAGE_MAIN_LOOP) TYPE TERMINATE PAR 0-2948 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1980 LOC {5 0.015625 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-4903 {}} {130 0 0 0-4902 {}} {130 0 0 0-2950 {}}} SUCCS {{129 0 0 0-4905 {}}} CYCLES {}}
set a(0-4905) {AREA_SCORE {} NAME asn(STAGE_MAIN_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2948 LOC {5 0.0 5 0.0 5 0.0 5 0.0 5 1.0} PREDS {{772 0 0 0-4905 {}} {129 0 0 0-4904 {}} {258 0 0 0-2964 {}} {256 0 0 0-2963 {}}} SUCCS {{774 0 0 0-2963 {}} {772 0 0 0-4905 {}}} CYCLES {}}
set a(0-2948) {CHI {0-2963 0-2964 0-2965 0-2966 0-2967 0-2968 0-2969 0-2970 0-2971 0-2972 0-2973 0-2974 0-2975 0-2976 0-2949 0-2992 0-2950 0-4902 0-4903 0-4904 0-4905} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 5 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {297240 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 50 TOTAL_CYCLES_IN 50 TOTAL_CYCLES_UNDER 297190 TOTAL_CYCLES 297240 NAME STAGE_MAIN_LOOP TYPE LOOP DELAY {5944820.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1981 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2962 {}} {258 0 0 0-2961 {}} {258 0 0 0-2960 {}}} SUCCS {{772 0 0 0-2962 {}} {131 0 0 0-4906 {}} {130 0 0 0-4907 {}} {130 0 0 0-4908 {}} {130 0 0 0-4909 {}} {130 0 0 0-4910 {}} {130 0 0 0-4911 {}} {130 0 0 0-4912 {}} {130 0 0 0-4913 {}} {130 0 0 0-4914 {}} {130 0 0 0-4915 {}} {130 0 0 0-4916 {}} {130 0 0 0-4917 {}} {130 0 0 0-4918 {}} {130 0 0 0-4919 {}} {130 0 0 0-4920 {}} {130 0 0 0-4921 {}} {130 0 0 0-4922 {}} {130 0 0 0-4923 {}} {130 0 0 0-4924 {}} {130 0 0 0-4925 {}} {130 0 0 0-4926 {}} {130 0 0 0-4927 {}} {130 0 0 0-4928 {}} {130 0 0 0-4929 {}} {130 0 0 0-4930 {}} {130 0 0 0-4931 {}} {130 0 0 0-4932 {}} {130 0 0 0-4933 {}} {130 0 0 0-4934 {}} {130 0 0 0-4935 {}}} CYCLES {}}
set a(0-4906) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1982 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-2948 {}} {128 0 0 0-4907 {}}} SUCCS {{259 0 0 0-4907 {}}} CYCLES {}}
set a(0-4907) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1983 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-4907 {}} {259 0 0 0-4906 {}} {130 0 0 0-2948 {}} {256 0 0 0-2961 {}}} SUCCS {{774 0 0 0-2961 {}} {128 0 0 0-4906 {}} {772 0 0 0-4907 {}} {259 0 0 0-4908 {}}} CYCLES {}}
set a(0-4908) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1984 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4907 {}} {130 0 0 0-2948 {}}} SUCCS {} CYCLES {}}
set a(0-4909) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1985 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2948 {}} {128 0 0 0-4910 {}}} SUCCS {{259 0 0 0-4910 {}}} CYCLES {}}
set a(0-4910) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1986 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-4910 {}} {259 0 0 0-4909 {}} {130 0 0 0-2948 {}} {256 0 0 0-2960 {}}} SUCCS {{774 0 0 0-2960 {}} {128 0 0 0-4909 {}} {772 0 0 0-4910 {}} {259 0 0 0-4911 {}}} CYCLES {}}
set a(0-4911) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1987 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4910 {}} {130 0 0 0-2948 {}}} SUCCS {} CYCLES {}}
set a(0-4912) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1988 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2948 {}} {128 0 0 0-4913 {}}} SUCCS {{259 0 0 0-4913 {}}} CYCLES {}}
set a(0-4913) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1989 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-4913 {}} {259 0 0 0-4912 {}} {130 0 0 0-2948 {}}} SUCCS {{128 0 0 0-4912 {}} {772 0 0 0-4913 {}} {259 0 0 0-4914 {}}} CYCLES {}}
set a(0-4914) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1990 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4913 {}} {130 0 0 0-2948 {}}} SUCCS {} CYCLES {}}
set a(0-4915) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1991 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2948 {}} {128 0 0 0-4916 {}}} SUCCS {{259 0 0 0-4916 {}}} CYCLES {}}
set a(0-4916) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1992 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-4916 {}} {259 0 0 0-4915 {}} {130 0 0 0-2948 {}}} SUCCS {{128 0 0 0-4915 {}} {772 0 0 0-4916 {}} {259 0 0 0-4917 {}}} CYCLES {}}
set a(0-4917) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1993 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4916 {}} {130 0 0 0-2948 {}}} SUCCS {} CYCLES {}}
set a(0-4918) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1994 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2948 {}} {128 0 0 0-4919 {}}} SUCCS {{259 0 0 0-4919 {}}} CYCLES {}}
set a(0-4919) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1995 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-4919 {}} {259 0 0 0-4918 {}} {130 0 0 0-2948 {}}} SUCCS {{128 0 0 0-4918 {}} {772 0 0 0-4919 {}} {259 0 0 0-4920 {}}} CYCLES {}}
set a(0-4920) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1996 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4919 {}} {130 0 0 0-2948 {}}} SUCCS {} CYCLES {}}
set a(0-4921) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1997 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2948 {}} {128 0 0 0-4922 {}}} SUCCS {{259 0 0 0-4922 {}}} CYCLES {}}
set a(0-4922) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1998 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-4922 {}} {259 0 0 0-4921 {}} {130 0 0 0-2948 {}}} SUCCS {{128 0 0 0-4921 {}} {772 0 0 0-4922 {}} {259 0 0 0-4923 {}}} CYCLES {}}
set a(0-4923) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-1999 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4922 {}} {130 0 0 0-2948 {}}} SUCCS {} CYCLES {}}
set a(0-4924) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2000 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2948 {}} {128 0 0 0-4925 {}}} SUCCS {{259 0 0 0-4925 {}}} CYCLES {}}
set a(0-4925) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2001 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-4925 {}} {259 0 0 0-4924 {}} {130 0 0 0-2948 {}}} SUCCS {{128 0 0 0-4924 {}} {772 0 0 0-4925 {}} {259 0 0 0-4926 {}}} CYCLES {}}
set a(0-4926) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2002 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4925 {}} {130 0 0 0-2948 {}}} SUCCS {} CYCLES {}}
set a(0-4927) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2003 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2948 {}} {128 0 0 0-4928 {}}} SUCCS {{259 0 0 0-4928 {}}} CYCLES {}}
set a(0-4928) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2004 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-4928 {}} {259 0 0 0-4927 {}} {130 0 0 0-2948 {}}} SUCCS {{128 0 0 0-4927 {}} {772 0 0 0-4928 {}} {259 0 0 0-4929 {}}} CYCLES {}}
set a(0-4929) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2005 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4928 {}} {130 0 0 0-2948 {}}} SUCCS {} CYCLES {}}
set a(0-4930) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2006 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2948 {}} {128 0 0 0-4931 {}}} SUCCS {{259 0 0 0-4931 {}}} CYCLES {}}
set a(0-4931) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2007 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-4931 {}} {259 0 0 0-4930 {}} {130 0 0 0-2948 {}}} SUCCS {{128 0 0 0-4930 {}} {772 0 0 0-4931 {}} {259 0 0 0-4932 {}}} CYCLES {}}
set a(0-4932) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2008 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4931 {}} {130 0 0 0-2948 {}}} SUCCS {} CYCLES {}}
set a(0-4933) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2009 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2948 {}} {128 0 0 0-4934 {}}} SUCCS {{259 0 0 0-4934 {}}} CYCLES {}}
set a(0-4934) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2010 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-4934 {}} {259 0 0 0-4933 {}} {130 0 0 0-2948 {}}} SUCCS {{128 0 0 0-4933 {}} {772 0 0 0-4934 {}} {259 0 0 0-4935 {}}} CYCLES {}}
set a(0-4935) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-2947 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2011 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4934 {}} {130 0 0 0-2948 {}}} SUCCS {} CYCLES {}}
set a(0-2947) {CHI {0-2960 0-2961 0-2962 0-2948 0-4906 0-4907 0-4908 0-4909 0-4910 0-4911 0-4912 0-4913 0-4914 0-4915 0-4916 0-4917 0-4918 0-4919 0-4920 0-4921 0-4922 0-4923 0-4924 0-4925 0-4926 0-4927 0-4928 0-4929 0-4930 0-4931 0-4932 0-4933 0-4934 0-4935} ITERATIONS Infinite LATENCY {297237 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {297242 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 297240 TOTAL_CYCLES 297242 NAME main TYPE LOOP DELAY {5944860.00 ns} PAR 0-2946 XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2012 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2946) {CHI 0-2947 ITERATIONS Infinite LATENCY {297237 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {297242 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 297242 TOTAL_CYCLES 297242 NAME core:rlp TYPE LOOP DELAY {5944860.00 ns} PAR {} XREFS e99f4d55-ebcb-4a2e-a37c-a5e2519e8421-2013 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2946-TOTALCYCLES) {297242}
set a(0-2946-QMOD) {ccs_in(5,64) 0-2960 ccs_in(6,64) 0-2961 mgc_add(4,0,1,1,4) 0-2964 mgc_shift_l(1,0,4,10) 0-2965 mgc_add(64,0,1,1,64) {0-2966 0-2980 0-3306 0-3518 0-3744 0-3956 0-4190 0-4402 0-4628 0-4839} mgc_div(64,10,0) 0-2967 mgc_add(65,0,2,1,65) {0-2973 0-2988 0-3315 0-3527 0-3753 0-3965 0-4199 0-4411 0-4637 0-4848} mgc_mul(64,0,64,0,64) {0-2983 0-3310 0-3326 0-3522 0-3538 0-3748 0-3764 0-3960 0-3976 0-4194 0-4210 0-4406 0-4422 0-4632 0-4648 0-4843 0-4859} mgc_rem(64,64,0) {0-2984 0-3311 0-3523 0-3749 0-3961 0-4195 0-4407 0-4633 0-4844} mgc_add(64,0,2,1,64) 0-2997 mgc_add(7,0,6,0,7) 0-3135 BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1) {0-3139 0-3220 0-3282 0-3334 0-3368 0-3432 0-3494 0-3546 0-3583 0-3655 0-3720 0-3772 0-3806 0-3870 0-3932 0-3984 0-4021 0-4101 0-4166 0-4218 0-4252 0-4316 0-4378 0-4430 0-4467 0-4539 0-4604 0-4656 0-4689 0-4753 0-4815 0-4867} BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1) {0-3140 0-3222 0-3283 0-3336 0-3370 0-3434 0-3496 0-3548 0-3585 0-3657 0-3722 0-3774 0-3808 0-3872 0-3934 0-3986 0-4023 0-4103 0-4168 0-4220 0-4254 0-4318 0-4380 0-4432 0-4469 0-4541 0-4606 0-4658 0-4691 0-4755 0-4817 0-4869} BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1) {0-3141 0-3224 0-3284 0-3338 0-3372 0-3436 0-3498 0-3550 0-3587 0-3659 0-3724 0-3776 0-3810 0-3874 0-3936 0-3988 0-4025 0-4105 0-4170 0-4222 0-4256 0-4320 0-4382 0-4434 0-4471 0-4543 0-4608 0-4660 0-4693 0-4757 0-4819 0-4871} BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1) {0-3142 0-3226 0-3285 0-3340 0-3374 0-3438 0-3500 0-3552 0-3589 0-3661 0-3726 0-3778 0-3812 0-3876 0-3938 0-3990 0-4027 0-4107 0-4172 0-4224 0-4258 0-4322 0-4384 0-4436 0-4473 0-4545 0-4610 0-4662 0-4695 0-4759 0-4821 0-4873} BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1) {0-3143 0-3228 0-3286 0-3342 0-3376 0-3440 0-3502 0-3554 0-3591 0-3663 0-3728 0-3780 0-3814 0-3878 0-3940 0-3992 0-4029 0-4109 0-4174 0-4226 0-4260 0-4324 0-4386 0-4438 0-4475 0-4547 0-4612 0-4664 0-4697 0-4761 0-4823 0-4875} BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1) {0-3144 0-3230 0-3287 0-3344 0-3378 0-3442 0-3504 0-3556 0-3593 0-3665 0-3730 0-3782 0-3816 0-3880 0-3942 0-3994 0-4031 0-4111 0-4176 0-4228 0-4262 0-4326 0-4388 0-4440 0-4477 0-4549 0-4614 0-4666 0-4699 0-4763 0-4825 0-4877} BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1) {0-3145 0-3232 0-3288 0-3346 0-3380 0-3444 0-3506 0-3558 0-3595 0-3667 0-3732 0-3784 0-3818 0-3882 0-3944 0-3996 0-4033 0-4113 0-4178 0-4230 0-4264 0-4328 0-4390 0-4442 0-4479 0-4551 0-4616 0-4668 0-4701 0-4765 0-4827 0-4879} BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1) {0-3146 0-3234 0-3289 0-3348 0-3382 0-3446 0-3508 0-3560 0-3597 0-3669 0-3734 0-3786 0-3820 0-3884 0-3946 0-3998 0-4035 0-4115 0-4180 0-4232 0-4266 0-4330 0-4392 0-4444 0-4481 0-4553 0-4618 0-4670 0-4703 0-4767 0-4829 0-4881} mgc_mux1hot(64,8) {0-3209 0-3273 0-3421 0-3485 0-3644 0-3708 0-3859 0-3923 0-4090 0-4154 0-4305 0-4369 0-4528 0-4592 0-4742 0-4806} mgc_add3(10,0,9,0,9,0,10) {0-3216 0-3428 0-3651 0-3866 0-4097 0-4312 0-4535 0-4749} mgc_add(64,0,64,0,64) {0-3274 0-3320 0-3355 0-3486 0-3532 0-3567 0-3709 0-3758 0-3924 0-3970 0-4005 0-4155 0-4204 0-4239 0-4370 0-4416 0-4451 0-4593 0-4642 0-4807 0-4853 0-4890} modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() {0-3277 0-3323 0-3329 0-3489 0-3535 0-3541 0-3712 0-3761 0-3767 0-3927 0-3973 0-3979 0-4158 0-4207 0-4213 0-4373 0-4419 0-4425 0-4596 0-4645 0-4651 0-4810 0-4856 0-4862} mgc_add(7,0,2,1,7) 0-3299 mgc_add(10,0,9,0,10) {0-3364 0-3802 0-4248 0-4685} mgc_add(9,0,8,0,9) {0-3576 0-4460} mgc_add(62,0,7,0,62) 0-3793 mgc_add(8,0,7,0,8) 0-4014 mgc_add(61,0,6,0,61) 0-4676 mgc_add(6,0,2,1,7) 0-4884 mgc_add(32,0,10,0,32) 0-4895 mgc_add(22,0,1,1,23) 0-4897 mgc_add(4,0,1,1,5) 0-4902 mgc_io_sync(0) {0-4907 0-4910 0-4913 0-4916 0-4919 0-4922 0-4925 0-4928 0-4931 0-4934}}
set a(0-2946-PROC_NAME) {core}
set a(0-2946-HIER_NAME) {/inPlaceNTT_DIF/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-2946}

