$date
	Mon May 31 10:23:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_PE_Dff_gatelevel $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clock $end
$scope module M0 $end
$var wire 1 # D $end
$var wire 1 $ clock $end
$var wire 1 % nand_1 $end
$var wire 1 & nand_2 $end
$var wire 1 ' nand_3 $end
$var wire 1 ( nand_4 $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$scope module SbRb $end
$var wire 1 " Q $end
$var wire 1 ! Qb $end
$var wire 1 ' Rb $end
$var wire 1 & Sb $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
0$
1#
x"
x!
$end
#5
1'
1&
#10
0(
#15
1%
#20
1$
#25
0&
0#
#30
1"
1(
#35
0!
#40
0$
#45
1&
#50
0%
#60
1$
#65
0'
1#
#70
1!
#75
0"
#80
0$
#85
1'
#88
0#
#100
1$
#105
0'
#120
0$
#122
1#
#125
1'
#130
0(
#135
1%
#140
1$
#145
0&
#150
1"
#155
0!
#160
0$
#165
1&
#180
1$
#185
0&
#195
0#
#200
1(
0$
#205
1&
#210
0%
#220
1$
#225
0'
#230
1!
#235
0"
#240
0$
#245
1'
#250
