% some CAD papers that cannot be categoried into other bib files


% =====================================================================
%                   Design Space Exploration 
% =====================================================================
@article{CAD_TCAD2009_Palermo,
    title     = {{ReSPIR}: a response surface-based Pareto iterative refinement for application-specific design space exploration},
    author    = {Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio},
    journal   = tcad,
    volume    = {28},
    number    = {12},
    pages     = {1816--1829},
    year      = {2009},
    publisher = {IEEE},
}
@inproceedings{CAD_DAC2013_Liu,
    title     = {On learning-based methods for design-space exploration with high-level synthesis},
    author    = {Liu, Hung-Yi and Carloni, Luca P.},
    booktitle = dac,
    pages     = {50:1--50:7},
    year      = {2013},
}
@inproceedings{CAD_ISLPED2013_Reagen,
    title     = {Quantifying acceleration: Power/performance trade-offs of application kernels in hardware},
    author    = {Reagen, Brandon and Shao, Yakun Sophia and Wei, Gu-Yeon and Brooks, David},
    booktitle = islped,
    pages     = {395--400},
    year      = {2013},
    abstract  = {quantify the power/performance trade-offs of accelerators},
}
@inproceedings{CAD_DAC2015_Papamichael,
    title     = {Nautilus: Fast Automated IP Design Space Search Using Guided Genetic Algorithms},
    author    = {Papamichael, Michael K. and Milder, Peter and Hoe, James C.},
    booktitle = dac,
    year      = {2015},
    pages     = {43:1--43:6},
    abstract  = {incoporate human knowledge into GA},
} 
@inproceedings{CAD_DATE2016_Meng,
    title     = {Adaptive threshold non-pareto elimination: Re-thinking machine learning for system level design space exploration on {FPGAs}},
    author    = {Meng, Pingfan and Althoff, Alric and Gautier, Quentin and Kastner, Ryan},
    booktitle = date,
    pages     = {918--923},
    year      = {2016},
}
@inproceedings{CAD_ICCAD2016_Ahmadyan,
    title     = {Duplex: Simultaneous parameter-performance exploration for optimizing analog circuits},
    author    = {Ahmadyan, Seyed Nematollah and Vasudevan, Shobha},
    booktitle = iccad,
    pages     = {19:1--19:8},
    year      = {2016},
}
@article{CAD_TCAD2017_Das,
    title     = {Design-Space Exploration and Optimization of an Energy-Efficient and Reliable {3-D} Small-World Network-on-Chip},
    author    = {Das, Sourav and Doppa, Janardhan Rao and Pande, Partha Pratim and Chakrabarty, Krishnendu},
    journal   = tcad,
    volume    = {36},
    number    = {5},
    pages     = {719--732},
    year      = {2017},
    publisher = {IEEE},
}
@inproceedings{CAD_ISLPED2017_Reagen,
    title       = {A case for efficient accelerator design space exploration via {Bayesian} optimization},
    author      = {Reagen, Brandon and Hern{\'a}ndez-Lobato, Jos{\'e} Miguel and Adolf, Robert and Gelbart, Michael and Whatmough, Paul and Wei, Gu-Yeon and Brooks, David},
    booktitle   = islped,
    pages       = {1--6},
    year        = {2017},
}


% =====================================================================
%                         Post-Silicon
% =====================================================================
%{{{
@inproceedings{POST_ASPDAC2010_Zhuo,
  title     = {Design time body bias selection for parametric yield improvement},
  author    = {C.~Zhuo and D.~Sylvester and D.~Blaauw},
  booktitle = aspdac,
  pages     = {681--688},
  year      = {2010},
}
@inproceedings{POST_ICCAD2010_Zhuo,
  title     = {Active learning framework for post-silicon variation extraction and test cost reduction},
  author    = {C.~Zhuo and K.~Agarwal and D.~Blaauw and D.~Sylvester},
  booktitle = iccad,
  pages     = {508--515},
  year      = {2010},
}
@article{LEARN_TCAD2013_Zhuo,
    title   = {A Statistical Framework for Post-Fabrication Oxide Breakdown Reliability Prediction and Management},
    author  = {C.~Zhuo and D.~Sylvester and D.~Blaauw},
    journal = tcad,
    volume  = {32}, 
    number  = {4}, 
    pages   = {630--643}, 
    year    = {2013},
}
@inproceedings{POST_DATE2016_Zhang,
    title     = {Sampling-based buffer insertion for post-silicon yield improvement under process variability},
    author    = {Zhang, Grace Li and Li, Bing and Schlichtmann, Ulf},
    booktitle = date,
    pages     = {1457--1460},
    year      = {2016},
}
@inproceedings{POST_DAC2016_Zhang,
    title     = {{EffiTest}: Efficient delay test and statistical prediction for configuring post-silicon tunable buffers},
    author    = {Zhang, Grace Li and Li, Bing and Schlichtmann, Ulf},
    booktitle = dac,
    pages     = {60:1--60:6},
    year      = {2016},
}
@article{POST_TCAD2017_Zhang,
    title   = {Design-Phase Buffer Allocation for Post-Silicon Clock Binning by Iterative Learning},
    author  = {Zhang, Grace Li and Li, Bing and Liu, Jinglan and Shi, Yiyu and Schlichtmann, Ulf},
    journal = tcad,
    year    = {2017},
}
%}}}


% =====================================================================
%                  Power Delivery Network (PDN)
% =====================================================================
%{{{
@inproceedings{PDN_ICCAD1999_Sheehan,
    title     = {{TICER}: Realizable reduction of extracted {RC} circuits},
    author    = {Sheehan, Bernard N},
    booktitle = iccad,
    pages     = {200--203},
    year      = {1999},
    abstract  = {TICER},
}
@inproceedings{PDN_ISPD2006_Kahng,
    title     = {Efficient decoupling capacitor planning via convex programming methods},
    author    = {Kahng, Andrew B. and Liu, Bao and Tan, Sheldon X-D.},
    booktitle = ispd,
    pages     = {102--107},
    year      = {2006},
    abstract  = {SDP formulation},
}
@inproceedings{PDN_ASICON2011_Du,
    title     = {Power grid sizing via convex programming},
    author    = {Du, Peng and Weng, Shih-Hung and Hu, Xiang and Cheng, Chung-Kuan},
    booktitle = asicon,
    pages     = {337--340},
    year      = {2011},
    abstract  = {SDP},
}
@inproceedings{LEARN_ICCAD2013_Wang,
    title     = {Eagle-eye: a near-optimal statistical framework for noise sensor placement},
    author    = {Wang, Tao and Zhang, Chun and Xiong, Jinjun and Shi, Yiyu},
    booktitle = iccad,
    pages     = {437--443},
    year      = {2013},
}
@article{PDN_TCAD2015_Zhao,
    title     = {A Performance-Guided Graph Sparsification Approach to Scalable and Robust {SPICE}-Accurate Integrated Circuit Simulations},
    author    = {Zhao, Xueqian and Han, Lengfei and Feng, Zhuo},
    journal   = tcad,
    volume    = {34},
    number    = {10},
    pages     = {1639--1651},
    year      = {2015},
    publisher = {IEEE},
}
@inproceedings{PDN_ISPD2016_Chang,
    title     = {Generating Routing-Driven Power Distribution Networks with Machine-Learning Technique},
    author    = {Chang, Wen-Hsiang and Chen, Li-De and Lin, Chien-Hsueh and Mu, Szu-Pang and Chao, Mango C-T. and Tsai, Cheng-Hong and Chiu, Yen-Chih},
    booktitle = ispd,
    pages     = {145--152},
    year      = {2016},
}
%}}}


% ===================================================
%                 Nano Photonics
% ===================================================
%{{{
# ==== summary
@article{NANOP_TC2008_Shacham,
  title   = {Photonic networks-on-chip for future generations of chip multiprocessors},
  author  = {Shacham, Assaf and Bergman, Keren and Carloni, Luca P.},
  journal = tc,
  volume  = {57},
  number  = {9},
  pages   = {1246--1260},
  year    = {2008},
}
# ==== routing
@inproceedings{NANOP_ASPDAC2012_Ding,
  title     = {{GLOW}: A global router for low-power thermal-reliable interconnect synthesis using photonic wavelength multiplexing},
  author    = {Ding, Duo and Yu, Bei and Pan, David Z.},
  booktitle = aspdac,
  pages     = {621--626},
  year      = {2012},
}
@inproceedings{NANOP_ICCAD2013_Boos,
  title     ={{PROTON}: An automatic place-and-route tool for optical networks-on-chip},
  author    ={Boos, Anja and Ramini, Luca and Schlichtmann, Ulf and Bertozzi, Davide},
  booktitle =iccad,
  pages     ={138--145},
  year      ={2013},
}
@inproceedings{NANOP_ISPD2016_von,
  title     = {{PLATON}: A Force-Directed Placement Algorithm for {3D} Optical Networks-on-Chip},
  author    = {von Beuningen, Anja and Schlichtmann, Ulf},
  booktitle = ispd,
  pages     = {27--34},
  year      = {2016},
}
%}}}


% =============================================================
%                     CAD for Device 
% =============================================================
# ==== device summary
@article{DEV_JSSC1974_Dennard,
  title     = {Design of ion-implanted {MOSFET's} with very small physical dimensions},
  author    = {Dennard, Robert H and Rideout, VL and Bassous, E and Leblanc, AR},
  journal   = jssc,
  volume    = {9},
  number    = {5},
  pages     = {256--268},
  year      = {1974},
}
@inproceedings{DEV_IEDM2005_Horowitz,
  title     = {Scaling, power, and the future of {CMOS}},
  author    = {Horowitz, Mark and Alon, Elad and Patil, Dinesh and Naffziger, Samuel and Kumar, Rajesh and Bernstein, Kerry},
  booktitle = iedm,
  pages     = {7--15},
  year      = {2005},
}
% ==== FinFET
%{{{
@inproceedings{FinFET_SSDM2002_Chau,
  author    = {R. Chau and B. Doyle and J. Kavalieros and D. Barlage and A. Murthy and M. Doczy and R. Arghavani and S. Datta},
  title     = {Advanced Depleted-Substrate Transistors: {Single-gate, DoubleGate and Tri-gate}},
  booktitle = {International Conference on Solid-State Devices and Materials (SSDM)},
  year      = {2002},
}
@article{FinFET_TED2004_Chang,
  author  = {Leland Chang and Meikei Ieong and Min Yang},
  title   = {{CMOS} circuit performance enhancement by surface orientation optimization},
  journal = ted,
  year    = {2004},
  volume  = {51},
  pages   = {1621--1627},
  number  = {10},
  month   = {oct.},
}
@article{FinFET_TED2007_Baravelli, 
  title   = {Impact of Line-Edge Roughness on {FinFET} Matching Performance}, 
  author  = {Baravelli, E. and Dixit, A. and Rooyackers, R. and Jurczak, M. and Speciale, N. and De Meyer, K.}, 
  journal = ted,
  year    = {2007}, 
  month   = {sept.}, 
  volume  = {54}, 
  number  = {9}, 
  pages   = {2466--2474},
}
@article{FinFET_TED2009_Patel, 
  title   = {Gate Line Edge Roughness Model for Estimation of {FinFET} Performance Variability}, 
  author  = {Patel, K. and Tsu-Jae King Liu and Spanos, C.J.}, 
  journal = ted,
  year    = {2009}, 
  month   = {dec.}, 
  volume  = {56}, 
  number  = {12}, 
  pages   = {3055--3063},
}
@article{FinFET_TVLSI2011_Alioto,
  author  = {Alioto, Massimo},
  title   = {Comparative evaluation of layout density in {3T, 4T, and MT FinFET} standard cells},
  journal = tvlsi,
  year    = {2011},
  volume  = {19},
  pages   = {751--762},
  month   = {May},
  issue   = {5},
}
@inproceedings{FinFET_DAC2006_Swahn,
  author    = {Swahn, Brian and Hassoun, Soha},
  title     = {Gate sizing: {finFETs} vs 32nm bulk {MOSFETs}},
  booktitle = dac,
  year      = {2006},
  pages     = {528--531},
}
@article{FinFET_TVLSI2010_Agostinelli,
  title   = {Leakage-delay tradeoff in {FinFET} logic circuits: a comparative analysis with bulk technology},
  author  = {Agostinelli, Matteo and Alioto, Massimo and Esseni, David and Selmi, Luca},
  journal = tvlsi,
  year    = {2010},
  volume  = {18},
  pages   = {232--245},
  month   = {February},
  issue   = {2},
}
@inproceedings{FinFET_ICCAD2006_Choi,
  author    = {Choi, Jung Hwan and Bansal, Aditya and Meterelliyoz, Mesut and Murthy, Jayathi and Roy, Kaushik},
  title     = {Leakage power dependent temperature estimation to predict thermal runaway in {FinFET} circuits},
  booktitle = iccad,
  year      = {2006},
  pages     = {583--586},
}
@inproceedings{FinFET_Mobility_Orientation,
  author    = {Gamiz, F. and Donetti, L. and Rodriguez, N.},
  title     = {Anisotropy of electron mobility in arbitrarily oriented {FinFETs}},
  booktitle = {Solid State Device Research Conference},
  year      = {2007},
  pages     = {378--381},
}
@inproceedings{FinFET_CICC2006_Gu,
  author    = {Jie Gu and Keane, J. and Sapatnekar, S. and Kim, C.},
  title     = {Width Quantization Aware {FinFET} Circuit Design},
  booktitle = cicc,
  year      = {2006},
  pages     = {337--340},
}
@inproceedings{FinFET_ISLPED2005_Guo,
  author    = {Guo, Zheng and Balasubramanian, Sriram and Zlatanovici, Radu and King, Tsu-Jae and Nikoli\'{c}, Borivoje},
  title     = {{FinFET}-based {SRAM} design},
  booktitle = islped,
  year      = {2005},
  pages     = {2--7},
}
@inproceedings{FinFET_IEDM1999_Hergenrother,
  title     = {The Vertical Replacement-Gate {(VRG) MOSFET}: a 50-nm vertical {MOSFET} with lithography-independent gate length},
  author    = {J.~M.~Hergenrother and D.~Monroe and F.~P.~Klemens and A.~Komblit and G.~R.~Weber and W.~M.~Mansfield and M.~R.~Baker and F.~H.~Baumann and et al.},
  booktitle = iedm,
  year      = {1999},
  pages     = {75--78},
}
@inproceedings{FinFET_DAC2011_Hu,
  title     = {New sub-20nm transistors -- Why and how},
  author    = {Hu, Chenming},
  booktitle = dac,
  year      = {2011},
  pages     = {460--463},
}
@inproceedings{FinFET_ICCAD2005_King,
  author    = {King, Tsu-Jae},
  title     = {{FinFETs} for nanoscale {CMOS} digital integrated circuits},
  booktitle = iccad,
  year      = {2005},
  pages     = {207--210},
  numpages  = {4},
}
@inproceedings{FinFET_DATE2010_Mishra,
  title     = {Low-power {FinFET} circuit synthesis using surface orientation optimization},
  author    = {P.~Mishra and N.~K.~Jha},
  booktitle = date,
  year      = {2010},
  pages     = {311--314},
  month     = {march},
}
@article{FinFET_JETC2009_Mishra,
  title   = {Low-power {FinFET} circuit synthesis using multiple supply and threshold voltages},
  author  = {Mishra, Prateek and Muttreja, Anish and Jha, Niraj K.},
  journal = jetc,
  year    = {2009},
  volume  = {5},
  pages   = {7:1--7:23},
  month   = {July},
  issn    = {1550--4832},
  issue   = {2},
}
@article{FinFET_CDM2004_IBM,
  author  = {Nowak, E J and Aller, I and Ludwig, T and Kim, K and Joshi, R V and Chuang, Ching-Te and Bernstein, K and Puri, R},
  title   = {Turning silicon on its edge - double gate {CMOS/FinFET} technolo},
  journal = {IEEE Circuits and Devices Magazine},
  year    = {2004},
  volume  = {20},
  pages   = {20--31},
}
@article{FinFET_APL1993_Ohmi,
  author  = {Ohmi, T. and Matsumoto, K. and Nakamura, K. and Makihara, K. and Takano, J. and Yamamoto, K.},
  title   = {Influence of silicon wafer surface orientation on very thin oxide quality},
  journal = {Applied Physics Letters},
  year    = {1993},
  volume  = {62},
  pages   = {405--407},
  number  = {4},
  month   = {jan},
}
@techreport{FinFET_Intel2011,
  title       = {Intel Announces New 22nm 3{D} {T}ri-gate Transistors},
  institution = {Intel},
  year        = {2011},
} 
@inproceedings{FinFET_ICCAD2009_Rasouli,
  title     = {Variability analysis of {FinFET}-based devices and circuits considering electrical confinement and width quantization},
  author    = {Rasouli, Seid Hadi and Endo, Kazuhiko and Banerjee, Kaustav},
  booktitle = iccad,
  year      = {2009},
  pages     = {505--512},
}
@inproceedings{FinFET_ISTDM2012_Choi,
  title     = {14 nm {FinFET} stress engineering with epitaxial {SiGe} source/drain},
  author    = {Choi, Munkang and Moroz, Victor and Smith, Lee and Penzin, Oleg},
  booktitle = {International Silicon-Germanium Technology and Device Meeting (ISTDM)},
  year      = {2012},
}
%}}}

