{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659420554905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659420554911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 02 14:09:14 2022 " "Processing started: Tue Aug 02 14:09:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659420554911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420554911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AHT10 -c aht10_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off AHT10 -c aht10_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420554911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659420557188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659420557188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/src/data_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/data_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_drive " "Found entity 1: data_drive" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420568962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420568962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420568966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420568966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/src/param.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420568968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/src/i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420568980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420568980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/src/i2c_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/i2c_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_intf " "Found entity 1: i2c_intf" {  } { { "../src/i2c_intf.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420568991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420568991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/src/aht10_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/aht10_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 aht10_top " "Found entity 1: aht10_top" {  } { { "../src/aht10_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420568995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420568995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/aht10/ip/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/ip/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../ip/fifo.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420568999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420568999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "usedw_sig data_drive.v(51) " "Verilog HDL Implicit Net warning at data_drive.v(51): created implicit net for \"usedw_sig\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done aht10_top.v(29) " "Verilog HDL Implicit Net warning at aht10_top.v(29): created implicit net for \"done\"" {  } { { "../src/aht10_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "din_vld aht10_top.v(50) " "Verilog HDL Implicit Net warning at aht10_top.v(50): created implicit net for \"din_vld\"" {  } { { "../src/aht10_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aht10_top " "Elaborating entity \"aht10_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659420569156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_intf i2c_intf:u_i2c_intf " "Elaborating entity \"i2c_intf\" for hierarchy \"i2c_intf:u_i2c_intf\"" {  } { { "../src/aht10_top.v" "u_i2c_intf" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_intf.v(156) " "Verilog HDL assignment warning at i2c_intf.v(156): truncated value with size 32 to match size of target (9)" {  } { { "../src/i2c_intf.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569182 "|aht10_top|i2c_intf:u_i2c_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_intf.v(170) " "Verilog HDL assignment warning at i2c_intf.v(170): truncated value with size 32 to match size of target (4)" {  } { { "../src/i2c_intf.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569182 "|aht10_top|i2c_intf:u_i2c_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:u_i2c_master " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:u_i2c_master\"" {  } { { "../src/aht10_top.v" "u_i2c_master" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 i2c_master.v(136) " "Verilog HDL assignment warning at i2c_master.v(136): truncated value with size 32 to match size of target (25)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569197 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 i2c_master.v(139) " "Verilog HDL assignment warning at i2c_master.v(139): truncated value with size 32 to match size of target (25)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569197 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 i2c_master.v(142) " "Verilog HDL assignment warning at i2c_master.v(142): truncated value with size 32 to match size of target (25)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569197 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 i2c_master.v(145) " "Verilog HDL assignment warning at i2c_master.v(145): truncated value with size 32 to match size of target (25)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569197 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 i2c_master.v(159) " "Verilog HDL assignment warning at i2c_master.v(159): truncated value with size 32 to match size of target (28)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569197 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_master.v(179) " "Verilog HDL assignment warning at i2c_master.v(179): truncated value with size 32 to match size of target (3)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569198 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master.v(188) " "Verilog HDL Case Statement information at i2c_master.v(188): all case item expressions in this case statement are onehot" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1659420569199 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_cmd i2c_master.v(187) " "Verilog HDL Always Construct warning at i2c_master.v(187): inferring latch(es) for variable \"tx_cmd\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659420569199 "|aht10_top|i2c_master:u_i2c_master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_data i2c_master.v(187) " "Verilog HDL Always Construct warning at i2c_master.v(187): inferring latch(es) for variable \"tx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659420569199 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[0\] i2c_master.v(187) " "Inferred latch for \"tx_data\[0\]\" at i2c_master.v(187)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569202 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[1\] i2c_master.v(187) " "Inferred latch for \"tx_data\[1\]\" at i2c_master.v(187)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569202 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[2\] i2c_master.v(187) " "Inferred latch for \"tx_data\[2\]\" at i2c_master.v(187)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569202 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[3\] i2c_master.v(187) " "Inferred latch for \"tx_data\[3\]\" at i2c_master.v(187)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569202 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[4\] i2c_master.v(187) " "Inferred latch for \"tx_data\[4\]\" at i2c_master.v(187)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569202 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[5\] i2c_master.v(187) " "Inferred latch for \"tx_data\[5\]\" at i2c_master.v(187)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569202 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[6\] i2c_master.v(187) " "Inferred latch for \"tx_data\[6\]\" at i2c_master.v(187)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569202 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[7\] i2c_master.v(187) " "Inferred latch for \"tx_data\[7\]\" at i2c_master.v(187)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569202 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_cmd\[0\] i2c_master.v(187) " "Inferred latch for \"tx_cmd\[0\]\" at i2c_master.v(187)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569202 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_cmd\[1\] i2c_master.v(187) " "Inferred latch for \"tx_cmd\[1\]\" at i2c_master.v(187)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569203 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_cmd\[2\] i2c_master.v(187) " "Inferred latch for \"tx_cmd\[2\]\" at i2c_master.v(187)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569203 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_cmd\[3\] i2c_master.v(187) " "Inferred latch for \"tx_cmd\[3\]\" at i2c_master.v(187)" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569203 "|aht10_top|i2c_master:u_i2c_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_drive data_drive:u_data_drive " "Elaborating entity \"data_drive\" for hierarchy \"data_drive:u_data_drive\"" {  } { { "../src/aht10_top.v" "u_data_drive" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 data_drive.v(61) " "Verilog HDL assignment warning at data_drive.v(61): truncated value with size 32 to match size of target (20)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569218 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 data_drive.v(62) " "Verilog HDL assignment warning at data_drive.v(62): truncated value with size 32 to match size of target (20)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569218 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_drive.v(89) " "Verilog HDL assignment warning at data_drive.v(89): truncated value with size 32 to match size of target (6)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569218 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_drive.v(104) " "Verilog HDL assignment warning at data_drive.v(104): truncated value with size 32 to match size of target (8)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569219 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_drive.v(105) " "Verilog HDL assignment warning at data_drive.v(105): truncated value with size 32 to match size of target (8)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569219 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_drive.v(107) " "Verilog HDL assignment warning at data_drive.v(107): truncated value with size 32 to match size of target (8)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569219 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_drive.v(116) " "Verilog HDL assignment warning at data_drive.v(116): truncated value with size 32 to match size of target (8)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569219 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_drive.v(117) " "Verilog HDL assignment warning at data_drive.v(117): truncated value with size 32 to match size of target (8)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569219 "|aht10_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_drive.v(119) " "Verilog HDL assignment warning at data_drive.v(119): truncated value with size 32 to match size of target (8)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569219 "|aht10_top|data_drive:u_data_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx data_drive:u_data_drive\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"data_drive:u_data_drive\|uart_tx:u_uart_tx\"" {  } { { "../src/data_drive.v" "u_uart_tx" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(43) " "Verilog HDL assignment warning at uart_tx.v(43): truncated value with size 32 to match size of target (13)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569231 "|aht10_top|data_drive:u_data_drive|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(53) " "Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569232 "|aht10_top|data_drive:u_data_drive|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569232 "|aht10_top|data_drive:u_data_drive|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_tx.v(96) " "Verilog HDL assignment warning at uart_tx.v(96): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659420569232 "|aht10_top|data_drive:u_data_drive|uart_tx:u_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo data_drive:u_data_drive\|fifo:tx_fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\"" {  } { { "../src/data_drive.v" "tx_fifo_inst" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/fifo.v" "scfifo_component" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/fifo.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420569555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420569555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420569555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420569555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420569555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420569555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420569555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420569555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420569555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420569555 ""}  } { { "../ip/fifo.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659420569555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_mv31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_mv31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_mv31 " "Found entity 1: scfifo_mv31" {  } { { "db/scfifo_mv31.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/scfifo_mv31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420569641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_mv31 data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated " "Elaborating entity \"scfifo_mv31\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_t541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_t541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_t541 " "Found entity 1: a_dpfifo_t541" {  } { { "db/a_dpfifo_t541.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420569736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_t541 data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo " "Elaborating entity \"a_dpfifo_t541\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\"" {  } { { "db/scfifo_mv31.tdf" "dpfifo" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/scfifo_mv31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tmb1 " "Found entity 1: altsyncram_tmb1" {  } { { "db/altsyncram_tmb1.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/altsyncram_tmb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420569882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tmb1 data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|altsyncram_tmb1:FIFOram " "Elaborating entity \"altsyncram_tmb1\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|altsyncram_tmb1:FIFOram\"" {  } { { "db/a_dpfifo_t541.tdf" "FIFOram" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420569994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420569994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_t541.tdf" "almost_full_comparer" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cmpr_is8:three_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cmpr_is8:three_comparison\"" {  } { { "db/a_dpfifo_t541.tdf" "three_comparison" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420569999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420570099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420570099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cntr_vnb:rd_ptr_msb " "Elaborating entity \"cntr_vnb\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cntr_vnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_t541.tdf" "rd_ptr_msb" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420570100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420570199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420570199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cntr_co7:usedw_counter " "Elaborating entity \"cntr_co7\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cntr_co7:usedw_counter\"" {  } { { "db/a_dpfifo_t541.tdf" "usedw_counter" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420570200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420570305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420570305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cntr_0ob:wr_ptr " "Elaborating entity \"cntr_0ob\" for hierarchy \"data_drive:u_data_drive\|fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_mv31:auto_generated\|a_dpfifo_t541:dpfifo\|cntr_0ob:wr_ptr\"" {  } { { "db/a_dpfifo_t541.tdf" "wr_ptr" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420570306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_pao.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_pao.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_pao " "Found entity 1: sld_ela_trigger_pao" {  } { { "db/sld_ela_trigger_pao.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sld_ela_trigger_pao.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420572104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420572104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_aht10_auto_signaltap_0_1_6675.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_aht10_auto_signaltap_0_1_6675.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_AHT10_auto_signaltap_0_1_6675 " "Found entity 1: sld_reserved_AHT10_auto_signaltap_0_1_6675" {  } { { "db/sld_reserved_aht10_auto_signaltap_0_1_6675.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sld_reserved_aht10_auto_signaltap_0_1_6675.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420572282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420572282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bb24 " "Found entity 1: altsyncram_bb24" {  } { { "db/altsyncram_bb24.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/altsyncram_bb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420575276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420575276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420575724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420575724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420575983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420575983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_qgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420576416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420576416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420576500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420576500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420576661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420576661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420576914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420576914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420576981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420576981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420577107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420577107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420577177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420577177 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420577877 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1659420577991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.08.02.14:09:43 Progress: Loading sldeb4ac2bb/alt_sld_fab_wrapper_hw.tcl " "2022.08.02.14:09:43 Progress: Loading sldeb4ac2bb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420583109 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420588017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420588217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420597475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420597602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420597708 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420597824 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420597831 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420597831 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Picked up JAVA_TOOL_OPTIONS: -Dfile.encoding=UTF-8 " "Picked up JAVA_TOOL_OPTIONS: -Dfile.encoding=UTF-8" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420597952 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1659420598573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb4ac2bb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldeb4ac2bb/alt_sld_fab.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420598834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420598834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420598917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420598917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420598921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420598921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420598996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420598996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420599084 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420599084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420599084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420599157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420599157 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "data_drive:u_data_drive\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_drive:u_data_drive\|Mult1\"" {  } { { "../src/data_drive.v" "Mult1" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420601051 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_drive:u_data_drive\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_drive:u_data_drive\|Mult0\"" {  } { { "../src/data_drive.v" "Mult0" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420601051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Div3\"" {  } { { "../src/data_drive.v" "Div3" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420601051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Mod4\"" {  } { { "../src/data_drive.v" "Mod4" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420601051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Mod2\"" {  } { { "../src/data_drive.v" "Mod2" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420601051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Div2\"" {  } { { "../src/data_drive.v" "Div2" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420601051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Mod3\"" {  } { { "../src/data_drive.v" "Mod3" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420601051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Mod5\"" {  } { { "../src/data_drive.v" "Mod5" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420601051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Div0\"" {  } { { "../src/data_drive.v" "Div0" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420601051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Mod0\"" {  } { { "../src/data_drive.v" "Mod0" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420601051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Div1\"" {  } { { "../src/data_drive.v" "Div1" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420601051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_drive:u_data_drive\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_drive:u_data_drive\|Mod1\"" {  } { { "../src/data_drive.v" "Mod1" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420601051 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1659420601051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_mult:Mult1\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420601243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_mult:Mult1 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601243 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659420601243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dgt " "Found entity 1: mult_dgt" {  } { { "db/mult_dgt.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/mult_dgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420601311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420601311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_mult:Mult0\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420601393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_mult:Mult0 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601393 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659420601393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgt " "Found entity 1: mult_fgt" {  } { { "db/mult_fgt.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/mult_fgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420601466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420601466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_divide:Div3\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420601658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_divide:Div3 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420601658 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659420601658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420601741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420601741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420601815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420601815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420601933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420601933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420602062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420602062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420602155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420602155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_divide:Mod4\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420602222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_divide:Mod4 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602222 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659420602222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420602297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420602297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_divide:Div2\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420602387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_divide:Div2 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602387 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659420602387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420602464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420602464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420602552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420602552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659420602686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420602686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_divide:Mod5\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420602798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_divide:Mod5 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602798 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659420602798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_divide:Div0\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420602841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_divide:Div0 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602841 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659420602841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_drive:u_data_drive\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"data_drive:u_data_drive\|lpm_divide:Div1\"" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420602915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_drive:u_data_drive\|lpm_divide:Div1 " "Instantiated megafunction \"data_drive:u_data_drive\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659420602915 ""}  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659420602915 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1659420603591 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "59 " "Ignored 59 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "59 " "Ignored 59 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1659420603762 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1659420603762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_cmd\[0\] " "Latch i2c_master:u_i2c_master\|tx_cmd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.READ " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.READ" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659420603770 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659420603770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_cmd\[1\] " "Latch i2c_master:u_i2c_master\|tx_cmd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.READ " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.READ" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659420603770 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659420603770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_cmd\[2\] " "Latch i2c_master:u_i2c_master\|tx_cmd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.READ " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.READ" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659420603770 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659420603770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_cmd\[3\] " "Latch i2c_master:u_i2c_master\|tx_cmd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|cnt_byte\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|cnt_byte\[2\]" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 174 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659420603770 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659420603770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[5\] " "Latch i2c_master:u_i2c_master\|tx_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.READ " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.READ" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659420603770 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659420603770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[6\] " "Latch i2c_master:u_i2c_master\|tx_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.START " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.START" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659420603770 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659420603770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[7\] " "Latch i2c_master:u_i2c_master\|tx_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|cnt_byte\[1\] " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|cnt_byte\[1\]" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 174 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659420603770 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659420603770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[4\] " "Latch i2c_master:u_i2c_master\|tx_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.START " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.START" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659420603770 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659420603770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[1\] " "Latch i2c_master:u_i2c_master\|tx_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|cnt_byte\[1\] " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|cnt_byte\[1\]" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 174 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659420603770 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659420603770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[2\] " "Latch i2c_master:u_i2c_master\|tx_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|cnt_byte\[1\] " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|cnt_byte\[1\]" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 174 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659420603770 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659420603770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[3\] " "Latch i2c_master:u_i2c_master\|tx_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|cnt_byte\[1\] " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|cnt_byte\[1\]" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 174 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659420603770 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659420603770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_master:u_i2c_master\|tx_data\[0\] " "Latch i2c_master:u_i2c_master\|tx_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_master:u_i2c_master\|state_c.READ " "Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master\|state_c.READ" {  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659420603770 ""}  } { { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659420603770 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/i2c_intf.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v" 209 -1 0 } } { "../src/i2c_master.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v" 138 -1 0 } } { "../src/i2c_intf.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v" 225 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1659420603776 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1659420603776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420604491 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659420605905 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_8_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_8_result_int\[1\]~14" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_47f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_6_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_7_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_8_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_drive:u_data_drive\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659420605934 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1659420605934 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 115 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 115 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1659420607659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659420607714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659420607714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3855 " "Implemented 3855 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659420608267 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659420608267 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1659420608267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3788 " "Implemented 3788 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659420608267 ""} { "Info" "ICUT_CUT_TM_RAMS" "49 " "Implemented 49 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1659420608267 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1659420608267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659420608267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659420608296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 02 14:10:08 2022 " "Processing ended: Tue Aug 02 14:10:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659420608296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659420608296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659420608296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659420608296 ""}
