m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/simulation/questa
T_opt
!s110 1744808826
V>[A^W>]U?S2I2>aXakSnI0
04 10 4 work ip_FIFO_tb fast 0
=1-000ae431a4f1-67ffab79-f41a0-296ef
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U6 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.3;79
vFIFO
2/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v
Z3 !s110 1744808825
!i10b 1
!s100 f`ZR[A0EgDz_nD81UffZ53
I^@Rb:24Z??N=[6T]Fn^3C1
R1
w1744806567
8/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v
F/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v
!i122 3
L0 40 83
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.3;79
r1
!s85 0
31
Z6 !s108 1744808825.000000
!s107 /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore|/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/FIFO.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@f@i@f@o
vFIFO_rd
2/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_rd.v
R3
!i10b 1
!s100 e`>6SK>MfBcm:gOlmU:O31
IP=:;zUIhdb_ObSOngP2DN1
R1
w1744808520
8/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_rd.v
F/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_rd.v
!i122 0
L0 1 23
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_rd.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl|/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_rd.v|
!i113 0
R7
Z9 !s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@f@i@f@o_rd
vFIFO_wr
2/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_wr.v
R3
!i10b 1
!s100 ]iG6FOYE>;]k^cWU]de;K2
IAR:??_dgbm:Ob64BnAh9]2
R1
w1744808496
8/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_wr.v
F/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_wr.v
!i122 2
L0 1 29
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_wr.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl|/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/FIFO_wr.v|
!i113 0
R7
R9
R2
n@f@i@f@o_wr
vip_FIFO
2/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v
R3
!i10b 1
!s100 TGXzE4Z33J8<P8>OPmzV:3
I;ToJEo_R1z4G1@SL6[`T23
R1
w1744808590
8/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v
F/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v
!i122 1
L0 1 78
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl|/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/rtl/ip_FIFO.v|
!i113 0
R7
R9
R2
nip_@f@i@f@o
vip_FIFO_tb
2/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/../sim/tb/ip_FIFO_tb.v
R3
!i10b 1
!s100 f^a:?EZnDnJHaJX6cDYeS3
I@JO>?]X>mMo@ThfUYBVh;2
R1
w1744808726
8/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/../sim/tb/ip_FIFO_tb.v
F/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/../sim/tb/ip_FIFO_tb.v
!i122 6
L0 4 25
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/../sim/tb/ip_FIFO_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/../sim/tb|/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/../sim/tb/ip_FIFO_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/../sim/tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
nip_@f@i@f@o_tb
vpll
2/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/pll.v
R3
!i10b 1
!s100 BmcLcRzg][`Xo2HCTANlY0
II_5eD72]5QF>Ali;2iSm?2
R1
w1744806775
8/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/pll.v
F/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/pll.v
!i122 4
L0 40 148
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore|/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/ipcore/pll.v|
!i113 0
R7
R8
R2
vpll_altpll
2/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/pll_altpll.v
R3
!i10b 1
!s100 ^oUXVU[zG4LH75:iGzcT@1
InUE<Lk?kRjR4Vl9WKzS;H2
R1
w1744808595
8/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/pll_altpll.v
F/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/pll_altpll.v
!i122 5
L0 31 91
R4
R5
r1
!s85 0
31
R6
!s107 /home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db|/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db/pll_altpll.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/9.IP_FIFO/par/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
