// Seed: 1650625295
macromodule module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output tri1 id_2,
    output wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wor id_6,
    input supply0 id_7,
    output supply0 id_8,
    input uwire id_9,
    output tri id_10,
    input wor id_11,
    output supply1 id_12,
    input supply1 id_13,
    input wor id_14,
    input wor id_15,
    input wor id_16,
    output wand id_17
);
  assign id_10 = 1;
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri0 id_3
);
  assign id_0 = 1;
  module_0(
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_0
  );
endmodule
