
*** Running vivado
    with args -log lcd_dht11_watch_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lcd_dht11_watch_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Aug 28 10:04:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source lcd_dht11_watch_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1486.457 ; gain = 12.902 ; free physical = 1570 ; free virtual = 10323
Command: link_design -top lcd_dht11_watch_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1675.527 ; gain = 0.000 ; free physical = 1376 ; free virtual = 10144
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg_7[0]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[1]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[2]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[3]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[4]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[5]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[6]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7[7]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[0]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[1]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[2]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com[3]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'echo'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trig'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sg90'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[0]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[1]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[2]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[3]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'column[0]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'column[1]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'column[2]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'column[3]'. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1893.117 ; gain = 0.000 ; free physical = 1246 ; free virtual = 10010
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

7 Infos, 23 Warnings, 23 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1975.398 ; gain = 82.281 ; free physical = 1185 ; free virtual = 9949

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2bb3b9115

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2434.227 ; gain = 458.828 ; free physical = 796 ; free virtual = 9549

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2bb3b9115

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.117 ; gain = 0.000 ; free physical = 451 ; free virtual = 9205

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2bb3b9115

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.117 ; gain = 0.000 ; free physical = 451 ; free virtual = 9205
Phase 1 Initialization | Checksum: 2bb3b9115

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.117 ; gain = 0.000 ; free physical = 451 ; free virtual = 9205

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2bb3b9115

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2772.117 ; gain = 0.000 ; free physical = 451 ; free virtual = 9205

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2bb3b9115

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2772.117 ; gain = 0.000 ; free physical = 451 ; free virtual = 9205
Phase 2 Timer Update And Timing Data Collection | Checksum: 2bb3b9115

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2772.117 ; gain = 0.000 ; free physical = 451 ; free virtual = 9205

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2bb3b9115

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2772.117 ; gain = 0.000 ; free physical = 451 ; free virtual = 9205
Retarget | Checksum: 2bb3b9115
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2bb3b9115

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2772.117 ; gain = 0.000 ; free physical = 451 ; free virtual = 9205
Constant propagation | Checksum: 2bb3b9115
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.117 ; gain = 0.000 ; free physical = 456 ; free virtual = 9210
Phase 5 Sweep | Checksum: 2addfe86c

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2772.117 ; gain = 0.000 ; free physical = 456 ; free virtual = 9209
Sweep | Checksum: 2addfe86c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2addfe86c

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2804.133 ; gain = 32.016 ; free physical = 456 ; free virtual = 9209
BUFG optimization | Checksum: 2addfe86c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2addfe86c

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2804.133 ; gain = 32.016 ; free physical = 456 ; free virtual = 9209
Shift Register Optimization | Checksum: 2addfe86c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2addfe86c

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2804.133 ; gain = 32.016 ; free physical = 456 ; free virtual = 9209
Post Processing Netlist | Checksum: 2addfe86c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1f22d3400

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2804.133 ; gain = 32.016 ; free physical = 456 ; free virtual = 9209

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.133 ; gain = 0.000 ; free physical = 456 ; free virtual = 9209
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1f22d3400

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2804.133 ; gain = 32.016 ; free physical = 456 ; free virtual = 9209
Phase 9 Finalization | Checksum: 1f22d3400

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2804.133 ; gain = 32.016 ; free physical = 456 ; free virtual = 9209
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1f22d3400

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2804.133 ; gain = 32.016 ; free physical = 456 ; free virtual = 9209

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f22d3400

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.133 ; gain = 0.000 ; free physical = 456 ; free virtual = 9209

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f22d3400

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.133 ; gain = 0.000 ; free physical = 456 ; free virtual = 9209

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.133 ; gain = 0.000 ; free physical = 456 ; free virtual = 9209
Ending Netlist Obfuscation Task | Checksum: 1f22d3400

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.133 ; gain = 0.000 ; free physical = 456 ; free virtual = 9209
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 23 Warnings, 23 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2804.133 ; gain = 911.016 ; free physical = 456 ; free virtual = 9209
INFO: [Vivado 12-24828] Executing command : report_drc -file lcd_dht11_watch_top_drc_opted.rpt -pb lcd_dht11_watch_top_drc_opted.pb -rpx lcd_dht11_watch_top_drc_opted.rpx
Command: report_drc -file lcd_dht11_watch_top_drc_opted.rpt -pb lcd_dht11_watch_top_drc_opted.pb -rpx lcd_dht11_watch_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/psh/tools/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/lcd_dht11_watch_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.133 ; gain = 0.000 ; free physical = 393 ; free virtual = 9152
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.133 ; gain = 0.000 ; free physical = 393 ; free virtual = 9152
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.133 ; gain = 0.000 ; free physical = 393 ; free virtual = 9152
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.133 ; gain = 0.000 ; free physical = 392 ; free virtual = 9151
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.133 ; gain = 0.000 ; free physical = 392 ; free virtual = 9151
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.133 ; gain = 0.000 ; free physical = 391 ; free virtual = 9150
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2804.133 ; gain = 0.000 ; free physical = 391 ; free virtual = 9150
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/lcd_dht11_watch_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.383 ; gain = 0.000 ; free physical = 330 ; free virtual = 9089
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1aa289a91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.383 ; gain = 0.000 ; free physical = 330 ; free virtual = 9089
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.383 ; gain = 0.000 ; free physical = 329 ; free virtual = 9089

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c134ec7b

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2844.383 ; gain = 0.000 ; free physical = 338 ; free virtual = 9097

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24dfcd117

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 330 ; free virtual = 9095

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24dfcd117

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 330 ; free virtual = 9095
Phase 1 Placer Initialization | Checksum: 24dfcd117

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 331 ; free virtual = 9095

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2413aebcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 371 ; free virtual = 9135

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 279e3c329

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 370 ; free virtual = 9135

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 279e3c329

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 370 ; free virtual = 9135

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2162df320

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 400 ; free virtual = 9155

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 26d64c144

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 393 ; free virtual = 9150

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 10 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 2, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 7 nets or LUTs. Breaked 3 LUTs, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 378 ; free virtual = 9145

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |              4  |                     7  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |              4  |                     7  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2c8a8d9d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 378 ; free virtual = 9145
Phase 2.5 Global Place Phase2 | Checksum: 27a89b0d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 378 ; free virtual = 9145
Phase 2 Global Placement | Checksum: 27a89b0d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 378 ; free virtual = 9145

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28cb05af2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 378 ; free virtual = 9145

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 226a86e0a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 360 ; free virtual = 9141

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2488a9d69

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 360 ; free virtual = 9143

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dd3da65c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 359 ; free virtual = 9124

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 24827ba59

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 369 ; free virtual = 9133

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2c4b23a26

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 353 ; free virtual = 9121

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2a3de6f5e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 353 ; free virtual = 9121

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2ee3b4180

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 353 ; free virtual = 9121

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 221b31f5b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 363 ; free virtual = 9131
Phase 3 Detail Placement | Checksum: 221b31f5b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 363 ; free virtual = 9131

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 28c3e30c5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.308 | TNS=-4.119 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f59c21e8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 368 ; free virtual = 9131
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 216251079

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 368 ; free virtual = 9131
Phase 4.1.1.1 BUFG Insertion | Checksum: 28c3e30c5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 368 ; free virtual = 9131

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.155. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 34d70a0bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 352 ; free virtual = 9118

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 352 ; free virtual = 9118
Phase 4.1 Post Commit Optimization | Checksum: 34d70a0bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 352 ; free virtual = 9118

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 34d70a0bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 356 ; free virtual = 9121

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 34d70a0bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 356 ; free virtual = 9121
Phase 4.3 Placer Reporting | Checksum: 34d70a0bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 356 ; free virtual = 9121

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 356 ; free virtual = 9121

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 356 ; free virtual = 9121
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d6b357da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 356 ; free virtual = 9121
Ending Placer Task | Checksum: 1f3e8e673

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.426 ; gain = 39.043 ; free physical = 356 ; free virtual = 9121
72 Infos, 23 Warnings, 23 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2883.426 ; gain = 79.293 ; free physical = 356 ; free virtual = 9121
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file lcd_dht11_watch_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 328 ; free virtual = 9099
INFO: [Vivado 12-24828] Executing command : report_utilization -file lcd_dht11_watch_top_utilization_placed.rpt -pb lcd_dht11_watch_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file lcd_dht11_watch_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 338 ; free virtual = 9109
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 337 ; free virtual = 9108
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 348 ; free virtual = 9112
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 348 ; free virtual = 9112
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 348 ; free virtual = 9112
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 348 ; free virtual = 9112
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 348 ; free virtual = 9113
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 348 ; free virtual = 9113
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/lcd_dht11_watch_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 358 ; free virtual = 9120
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.155 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 23 Warnings, 23 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 358 ; free virtual = 9119
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 344 ; free virtual = 9106
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 344 ; free virtual = 9106
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 344 ; free virtual = 9107
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 344 ; free virtual = 9107
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 351 ; free virtual = 9107
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2883.426 ; gain = 0.000 ; free physical = 351 ; free virtual = 9106
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/lcd_dht11_watch_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: daab043f ConstDB: 0 ShapeSum: 78bc85dd RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 66c81228 | NumContArr: a910e17d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2952ae8df

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2972.676 ; gain = 89.250 ; free physical = 268 ; free virtual = 9001

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2952ae8df

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2972.676 ; gain = 89.250 ; free physical = 288 ; free virtual = 9008

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2952ae8df

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2972.676 ; gain = 89.250 ; free physical = 288 ; free virtual = 9006
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c72a838e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 328 ; free virtual = 9000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.267  | TNS=0.000  | WHS=-0.134 | THS=-7.986 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 826
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 826
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e589e307

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 328 ; free virtual = 9000

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e589e307

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 328 ; free virtual = 9000

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2b956c880

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 307 ; free virtual = 8985
Phase 4 Initial Routing | Checksum: 2b956c880

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 301 ; free virtual = 8980

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.244  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 26fbe864c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 316 ; free virtual = 8984
Phase 5 Rip-up And Reroute | Checksum: 26fbe864c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 316 ; free virtual = 8984

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 243c4f477

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 316 ; free virtual = 8984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.322  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 243c4f477

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 316 ; free virtual = 8984

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 243c4f477

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 316 ; free virtual = 8984
Phase 6 Delay and Skew Optimization | Checksum: 243c4f477

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 316 ; free virtual = 8984

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.322  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2995115f5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 316 ; free virtual = 8984
Phase 7 Post Hold Fix | Checksum: 2995115f5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 316 ; free virtual = 8984

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.185362 %
  Global Horizontal Routing Utilization  = 0.227746 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2995115f5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 315 ; free virtual = 8984

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2995115f5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 316 ; free virtual = 8984

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 29dc7518b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 316 ; free virtual = 8987

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 29dc7518b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 312 ; free virtual = 8985

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.322  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 29dc7518b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 312 ; free virtual = 8985
Total Elapsed time in route_design: 21.16 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 17e7403bb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 311 ; free virtual = 8985
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 17e7403bb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 311 ; free virtual = 8985

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 23 Warnings, 23 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.738 ; gain = 122.312 ; free physical = 311 ; free virtual = 8985
INFO: [Vivado 12-24828] Executing command : report_drc -file lcd_dht11_watch_top_drc_routed.rpt -pb lcd_dht11_watch_top_drc_routed.pb -rpx lcd_dht11_watch_top_drc_routed.rpx
Command: report_drc -file lcd_dht11_watch_top_drc_routed.rpt -pb lcd_dht11_watch_top_drc_routed.pb -rpx lcd_dht11_watch_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/lcd_dht11_watch_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file lcd_dht11_watch_top_methodology_drc_routed.rpt -pb lcd_dht11_watch_top_methodology_drc_routed.pb -rpx lcd_dht11_watch_top_methodology_drc_routed.rpx
Command: report_methodology -file lcd_dht11_watch_top_methodology_drc_routed.rpt -pb lcd_dht11_watch_top_methodology_drc_routed.pb -rpx lcd_dht11_watch_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/lcd_dht11_watch_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file lcd_dht11_watch_top_timing_summary_routed.rpt -pb lcd_dht11_watch_top_timing_summary_routed.pb -rpx lcd_dht11_watch_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file lcd_dht11_watch_top_route_status.rpt -pb lcd_dht11_watch_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file lcd_dht11_watch_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file lcd_dht11_watch_top_bus_skew_routed.rpt -pb lcd_dht11_watch_top_bus_skew_routed.pb -rpx lcd_dht11_watch_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file lcd_dht11_watch_top_power_routed.rpt -pb lcd_dht11_watch_top_power_summary_routed.pb -rpx lcd_dht11_watch_top_power_routed.rpx
Command: report_power -file lcd_dht11_watch_top_power_routed.rpt -pb lcd_dht11_watch_top_power_summary_routed.pb -rpx lcd_dht11_watch_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 23 Warnings, 23 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file lcd_dht11_watch_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3174.152 ; gain = 168.414 ; free physical = 250 ; free virtual = 8881
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.152 ; gain = 0.000 ; free physical = 250 ; free virtual = 8881
Wrote PlaceDB: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3174.152 ; gain = 0.000 ; free physical = 243 ; free virtual = 8879
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.152 ; gain = 0.000 ; free physical = 243 ; free virtual = 8879
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3174.152 ; gain = 0.000 ; free physical = 243 ; free virtual = 8880
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.152 ; gain = 0.000 ; free physical = 243 ; free virtual = 8880
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3174.152 ; gain = 0.000 ; free physical = 243 ; free virtual = 8881
Write Physdb Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3174.152 ; gain = 0.000 ; free physical = 243 ; free virtual = 8880
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/lcd_dht11_watch_top_routed.dcp' has been generated.
Command: write_bitstream -force lcd_dht11_watch_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13971168 bits.
Writing bitstream ./lcd_dht11_watch_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 23 Warnings, 23 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3396.449 ; gain = 222.297 ; free physical = 207 ; free virtual = 8657
INFO: [Common 17-206] Exiting Vivado at Thu Aug 28 10:05:55 2025...
