
*** Running vivado
    with args -log HDMI_Tester_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_Tester_wrapper.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source HDMI_Tester_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/keyur/Documents/Vivado/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'HDMI_Tester.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
HDMI_Tester_xlconcat_0_0
HDMI_Tester_xlconstant_0_0
HDMI_Tester_blk_mem_gen_0_0
HDMI_Tester_rgb2dvi_0_1
HDMI_Tester_xlconstant_1_0

Command: synth_design -top HDMI_Tester_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 67016
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDMI_Tester_wrapper' [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/hdl/HDMI_Tester_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'HDMI_Tester' declared at 'c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/synth/HDMI_Tester.vhd:14' bound to instance 'HDMI_Tester_i' of component 'HDMI_Tester' [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/hdl/HDMI_Tester_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'HDMI_Tester' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/synth/HDMI_Tester.vhd:29]
INFO: [Synth 8-3491] module 'HDMI_Tester_clock_div_25_0_0' declared at 'C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/.Xil/Vivado-34996-Key/realtime/HDMI_Tester_clock_div_25_0_0_stub.vhdl:5' bound to instance 'clock_div_25_0' of component 'HDMI_Tester_clock_div_25_0_0' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/synth/HDMI_Tester.vhd:135]
INFO: [Synth 8-638] synthesizing module 'HDMI_Tester_clock_div_25_0_0' [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/.Xil/Vivado-34996-Key/realtime/HDMI_Tester_clock_div_25_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'HDMI_Tester_blk_mem_gen_0_0' declared at 'C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/.Xil/Vivado-34996-Key/realtime/HDMI_Tester_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'picture' of component 'HDMI_Tester_blk_mem_gen_0_0' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/synth/HDMI_Tester.vhd:140]
INFO: [Synth 8-638] synthesizing module 'HDMI_Tester_blk_mem_gen_0_0' [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/.Xil/Vivado-34996-Key/realtime/HDMI_Tester_blk_mem_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'HDMI_Tester_pixel_pusher_0_0' declared at 'C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/.Xil/Vivado-34996-Key/realtime/HDMI_Tester_pixel_pusher_0_0_stub.vhdl:5' bound to instance 'pixel_pusher_0' of component 'HDMI_Tester_pixel_pusher_0_0' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/synth/HDMI_Tester.vhd:146]
INFO: [Synth 8-638] synthesizing module 'HDMI_Tester_pixel_pusher_0_0' [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/.Xil/Vivado-34996-Key/realtime/HDMI_Tester_pixel_pusher_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'HDMI_Tester_rgb2dvi_0_1' declared at 'C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/.Xil/Vivado-34996-Key/realtime/HDMI_Tester_rgb2dvi_0_1_stub.vhdl:5' bound to instance 'rgb2dvi_0' of component 'HDMI_Tester_rgb2dvi_0_1' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/synth/HDMI_Tester.vhd:159]
INFO: [Synth 8-638] synthesizing module 'HDMI_Tester_rgb2dvi_0_1' [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/.Xil/Vivado-34996-Key/realtime/HDMI_Tester_rgb2dvi_0_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'HDMI_Tester_vga_ctrl_0_0' declared at 'C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/.Xil/Vivado-34996-Key/realtime/HDMI_Tester_vga_ctrl_0_0_stub.vhdl:5' bound to instance 'vga_ctrl_0' of component 'HDMI_Tester_vga_ctrl_0_0' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/synth/HDMI_Tester.vhd:173]
INFO: [Synth 8-638] synthesizing module 'HDMI_Tester_vga_ctrl_0_0' [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/.Xil/Vivado-34996-Key/realtime/HDMI_Tester_vga_ctrl_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'HDMI_Tester_xlconcat_0_0' declared at 'c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_xlconcat_0_0/synth/HDMI_Tester_xlconcat_0_0.v:60' bound to instance 'xlconcat_0' of component 'HDMI_Tester_xlconcat_0_0' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/synth/HDMI_Tester.vhd:183]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Tester_xlconcat_0_0' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_xlconcat_0_0/synth/HDMI_Tester_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (1#1) [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Tester_xlconcat_0_0' (2#1) [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_xlconcat_0_0/synth/HDMI_Tester_xlconcat_0_0.v:60]
INFO: [Synth 8-3491] module 'HDMI_Tester_xlconstant_0_0' declared at 'c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_xlconstant_0_0/synth/HDMI_Tester_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'HDMI_Tester_xlconstant_0_0' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/synth/HDMI_Tester.vhd:190]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Tester_xlconstant_0_0' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_xlconstant_0_0/synth/HDMI_Tester_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (3#1) [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Tester_xlconstant_0_0' (4#1) [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_xlconstant_0_0/synth/HDMI_Tester_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'HDMI_Tester_xlconstant_1_0' declared at 'c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_xlconstant_1_0/synth/HDMI_Tester_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'HDMI_Tester_xlconstant_1_0' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/synth/HDMI_Tester.vhd:194]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Tester_xlconstant_1_0' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_xlconstant_1_0/synth/HDMI_Tester_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (4#1) [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Tester_xlconstant_1_0' (5#1) [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_xlconstant_1_0/synth/HDMI_Tester_xlconstant_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'HDMI_Tester' (6#1) [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/synth/HDMI_Tester.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'HDMI_Tester_wrapper' (7#1) [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/hdl/HDMI_Tester_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1125.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_clock_div_25_0_0/HDMI_Tester_clock_div_25_0_0/HDMI_Tester_clock_div_25_0_0_in_context.xdc] for cell 'HDMI_Tester_i/clock_div_25_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_clock_div_25_0_0/HDMI_Tester_clock_div_25_0_0/HDMI_Tester_clock_div_25_0_0_in_context.xdc] for cell 'HDMI_Tester_i/clock_div_25_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_pixel_pusher_0_0/HDMI_Tester_pixel_pusher_0_0/HDMI_Tester_pixel_pusher_0_0_in_context.xdc] for cell 'HDMI_Tester_i/pixel_pusher_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_pixel_pusher_0_0/HDMI_Tester_pixel_pusher_0_0/HDMI_Tester_pixel_pusher_0_0_in_context.xdc] for cell 'HDMI_Tester_i/pixel_pusher_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_vga_ctrl_0_0/HDMI_Tester_vga_ctrl_0_0/HDMI_Tester_vga_ctrl_0_0_in_context.xdc] for cell 'HDMI_Tester_i/vga_ctrl_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_vga_ctrl_0_0/HDMI_Tester_vga_ctrl_0_0/HDMI_Tester_vga_ctrl_0_0_in_context.xdc] for cell 'HDMI_Tester_i/vga_ctrl_0'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_blk_mem_gen_0_0/HDMI_Tester_blk_mem_gen_0_0/HDMI_Tester_blk_mem_gen_0_0_in_context.xdc] for cell 'HDMI_Tester_i/picture'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_blk_mem_gen_0_0/HDMI_Tester_blk_mem_gen_0_0/HDMI_Tester_blk_mem_gen_0_0_in_context.xdc] for cell 'HDMI_Tester_i/picture'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc] for cell 'HDMI_Tester_i/rgb2dvi_0'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc] for cell 'HDMI_Tester_i/rgb2dvi_0'
Parsing XDC File [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.srcs/constrs_1/new/Zybo-Z710.xdc]
Finished Parsing XDC File [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.srcs/constrs_1/new/Zybo-Z710.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.srcs/constrs_1/new/Zybo-Z710.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HDMI_Tester_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HDMI_Tester_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1125.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1125.336 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI_Tester_i/picture' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_n. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_n. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clk_p. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_p. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for data_n[0]. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_n[0]. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for data_n[1]. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_n[1]. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for data_n[2]. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_n[2]. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for data_p[0]. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_p[0]. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for data_p[1]. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_p[1]. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for data_p[2]. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_p[2]. (constraint file  c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/ip/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_1/HDMI_Tester_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for HDMI_Tester_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HDMI_Tester_i/clock_div_25_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HDMI_Tester_i/pixel_pusher_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HDMI_Tester_i/vga_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HDMI_Tester_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HDMI_Tester_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HDMI_Tester_i/picture. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HDMI_Tester_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HDMI_Tester_i/rgb2dvi_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |HDMI_Tester_clock_div_25_0_0 |         1|
|2     |HDMI_Tester_blk_mem_gen_0_0  |         1|
|3     |HDMI_Tester_pixel_pusher_0_0 |         1|
|4     |HDMI_Tester_rgb2dvi_0_1      |         1|
|5     |HDMI_Tester_vga_ctrl_0_0     |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |HDMI_Tester_blk_mem_gen_0_0_bbox  |     1|
|2     |HDMI_Tester_clock_div_25_0_0_bbox |     1|
|3     |HDMI_Tester_pixel_pusher_0_0_bbox |     1|
|4     |HDMI_Tester_rgb2dvi_0_1_bbox      |     1|
|5     |HDMI_Tester_vga_ctrl_0_0_bbox     |     1|
|6     |IBUF                              |     1|
|7     |OBUF                              |     1|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.336 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1125.336 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.336 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1125.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1128.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ff204922
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1128.844 ; gain = 3.508
INFO: [Common 17-1381] The checkpoint 'C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.runs/synth_1/HDMI_Tester_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_Tester_wrapper_utilization_synth.rpt -pb HDMI_Tester_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 26 19:53:05 2024...
