`default_nettype none

module thinpad_top(
    input wire clk_50M,           //50MHz æ—¶é’Ÿè¾“å…¥
    input wire clk_11M0592,       //11.0592MHz æ—¶é’Ÿè¾“å…¥

    input wire clock_btn,         //BTN5æ‰‹åŠ¨æ—¶é’ŸæŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input wire reset_btn,         //BTN6æ‰‹åŠ¨å¤ä½æŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input  wire[31:0] dip_sw,     //32ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ä¸?1
    output wire[15:0] leds,       //16ä½LEDï¼Œè¾“å‡ºæ—¶1ç‚¹äº®
    output wire[7:0]  dpy0,       //æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®
    output wire[7:0]  dpy1,       //æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®

    //CPLDä¸²å£æ§åˆ¶å™¨ä¿¡å?
    output wire uart_rdn,         //è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire uart_wrn,         //å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    input wire uart_dataready,    //ä¸²å£æ•°æ®å‡†å¤‡å¥?
    input wire uart_tbre,         //å‘é?æ•°æ®æ ‡å¿?
    input wire uart_tsre,         //æ•°æ®å‘é?å®Œæ¯•æ ‡å¿?

    //BaseRAMä¿¡å·
    inout wire[31:0] base_ram_data,  //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±äº?
    output wire[19:0] base_ram_addr, //BaseRAMåœ°å€
    output wire[3:0] base_ram_be_n,  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire base_ram_ce_n,       //BaseRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire base_ram_oe_n,       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire base_ram_we_n,       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ExtRAMä¿¡å·
    inout wire[31:0] ext_ram_data,  //ExtRAMæ•°æ®
    output wire[19:0] ext_ram_addr, //ExtRAMåœ°å€
    output wire[3:0] ext_ram_be_n,  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire ext_ram_ce_n,       //ExtRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire ext_ram_oe_n,       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire ext_ram_we_n,       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ç›´è¿ä¸²å£ä¿¡å·
    output wire txd,  //ç›´è¿ä¸²å£å‘é?ç«¯
    input  wire rxd,  //ç›´è¿ä¸²å£æ¥æ”¶ç«?

    //Flashå­˜å‚¨å™¨ä¿¡å·ï¼Œå‚è?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output wire [22:0]flash_a,      //Flashåœ°å€ï¼Œa0ä»…åœ¨8bitæ¨¡å¼æœ‰æ•ˆï¼?16bitæ¨¡å¼æ— æ„ä¹?
    inout  wire [15:0]flash_d,      //Flashæ•°æ®
    output wire flash_rp_n,         //Flashå¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flash_vpen,         //Flashå†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§å†?
    output wire flash_ce_n,         //Flashç‰‡é?‰ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_oe_n,         //Flashè¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_we_n,         //Flashå†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_byte_n,       //Flash 8bitæ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨flashçš?16ä½æ¨¡å¼æ—¶è¯·è®¾ä¸?1

    //USB æ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? SL811 èŠ¯ç‰‡æ‰‹å†Œ
    output wire sl811_a0,
    //inout  wire[7:0] sl811_d,     //USBæ•°æ®çº¿ä¸ç½‘ç»œæ§åˆ¶å™¨çš„dm9k_sd[7:0]å…±äº«
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    //ç½‘ç»œæ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? DM9000A èŠ¯ç‰‡æ‰‹å†Œ
    output wire dm9k_cmd,
    inout  wire[15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input  wire dm9k_int,

    //å›¾åƒè¾“å‡ºä¿¡å·
    output wire[2:0] video_red,    //çº¢è‰²åƒç´ ï¼?3ä½?
    output wire[2:0] video_green,  //ç»¿è‰²åƒç´ ï¼?3ä½?
    output wire[1:0] video_blue,   //è“è‰²åƒç´ ï¼?2ä½?
    output wire video_hsync,       //è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡å?
    output wire video_vsync,       //åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡å?
    output wire video_clk,         //åƒç´ æ—¶é’Ÿè¾“å‡º
    output wire video_de           //è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšåŒ?
);

// ä¸ä½¿ç”¨å†…å­˜ã?ä¸²å£æ—¶ï¼Œç¦ç”¨å…¶ä½¿èƒ½ä¿¡å·

assign ext_ram_ce_n = 1'b1;
assign ext_ram_oe_n = 1'b1;
assign ext_ram_we_n = 1'b1;

reg reset_uart = 1'b0;
reg[7:0] recv = 8'b0;
wire uart_finish;
wire[7:0] uart_in;
wire[7:0] uart_out;
reg[1:0] state = 2'b00;
reg we = 1'b0;
assign uart_in = recv;

// sram
reg is_write = 1'b0;
reg reset_sram = 1'b1;
wire is_finish;

SEG7_LUT segL(.oSEG1(dpy0), .iDIG({2'h0, state}));
assign leds = {base_ram_addr[7:0], base_ram_data[7:0]};
reg[19:0] addr;
assign base_ram_addr = addr;
reg[31:0] data;
assign base_ram_data = (is_write ? data : 32'hzzzzzzzz);

always @(posedge clk_11M0592 or posedge reset_btn) begin
    if(reset_btn) begin
        addr <= dip_sw[19:0];
        state <= 2'b00;
    end else begin
        case(state)
            2'b00: begin
                state <= 2'b01;
            end
            2'b01: begin
                we <= 1'b0;
                data <= base_ram_data;
                if(uart_finish == 1'b1) begin
                    recv <= uart_out;
                    reset_uart <= 1'b1;
                    we <= 1'b1;
                    state <= 2'b10;
                end else begin
                    reset_uart <= 1'b0;
                end
            end
            2'b10: begin
                we <= 1'b1;
                if(uart_finish == 1'b1) begin
                    reset_uart <= 1'b1;
                    we <= 1'b0;
                    state <= 2'b11;
                end else begin
                    reset_uart <= 1'b0;
                end
            end
            2'b11: begin
                is_write <= 1'b1;
                if(is_finish) begin
                    reset_sram <= 1;
                    is_write <= 1'b0;
                    addr <= addr + 1;
                    state <= 2'b01;
                end else begin
                    reset_sram <= 0;
                end
            end
        endcase
    end
end

uart_controller uart_ctrl(
      .clk(clk_11M0592),
      .rst(reset_uart),
      .ce(1'b1),
      .we(we),
      .data_bus_i(base_ram_data[7:0]),
      .data_bus_o(base_ram_data[7:0]),
      .tbre_i(uart_tbre),
      .tsre_i(uart_tsre),
      .data_ready_i(uart_dataready),
      .rdn_o(uart_rdn),
      .wrn_o(uart_wrn),
      .data_o(uart_out),
      .data_i(uart_in),
      .uart_finish(uart_finish)
);

SramController sram_ctrl(
        .clk(clk_11M0592),
        .rst(reset_sram),
        .addr(base_ram_addr),
        .ce(base_ram_ce_n),
        .oe(base_ram_oe_n),
        .we(base_ram_we_n),
        .is_write(is_write),
        .is_finish(is_finish)
    );
/*
assign base_ram_be_n = 0;

assign ext_ram_ce_n = 1'b1;
assign ext_ram_oe_n = 1'b1;
assign ext_ram_we_n = 1'b1;

assign uart_rdn = 1'b1;
assign uart_wrn = 1'b1;

reg reset_sram = 1;
reg[1:0] state = 0;
reg[3:0] cnt_write = 4'ha;
reg[3:0] cnt_read = 4'ha;
reg is_write = 1;
wire is_finish;

reg[19:0] addr;
assign base_ram_addr = addr;
reg[31:0] data = 0;
assign base_ram_data = (is_write ? data : 32'hzzzzzzzz);
assign leds = {base_ram_addr[7:0], base_ram_data[7:0]};

SEG7_LUT segL(.oSEG1(dpy0), .iDIG({2'b00, state}));

SramController sram_ctrl(
        .clk(clk_11M0592),
        .rst(reset_sram),
        .addr(base_ram_addr),
        .ce(base_ram_ce_n),
        .oe(base_ram_oe_n),
        .we(base_ram_we_n),
        .is_write(is_write),
        .is_finish(is_finish)
    );

always @(posedge clk_11M0592) begin
    case (state)
        2'b00: begin
            addr <= dip_sw[19:0];
            is_write <= 1;
            reset_sram <= 1;
        end
        2'b01: begin
            data <= dip_sw;
            cnt_write <= 0;
        end
        2'b10: begin
            // write SRAM
            cnt_read <= 0;
            if(cnt_write < 10) begin
                if(is_finish) begin
                    data <= data + 1;
                    addr <= addr + 1;
                    cnt_write <= cnt_write + 1;
                    reset_sram <= 1;
                end else begin
                    reset_sram <= 0;
                end
            end
        end
        2'b11: begin
            // read SRAM
            is_write <= 0;
            if (cnt_read < 10) begin
                if(is_finish) begin
                    addr <= addr - 1;
                    cnt_read <= cnt_read + 1;
                    reset_sram <= 1;
                end else begin
                    reset_sram <= 0;
                end
            end
        end
    endcase
end

always @(posedge clock_btn) begin
    case (state)
        2'b00: state <= 2'b01;
        2'b01: state <= 2'b10;
        2'b10: state <= 2'b11;
        2'b11: state <= 2'b00;
    endcase
end
*/

/*
assign base_ram_ce_n = 1'b1;
assign base_ram_oe_n = 1'b1;
assign base_ram_we_n = 1'b1;

assign ext_ram_ce_n = 1'b1;
assign ext_ram_oe_n = 1'b1;
assign ext_ram_we_n = 1'b1;

reg reset_uart = 1'b0;
reg[7:0] recv = 8'b0;
wire uart_finish;
wire[7:0] uart_in;
wire[7:0] uart_out;
reg state = 1'b0;
reg we = 1'b0;
assign uart_in = recv;

always @(posedge clk_50M) begin
    case(state)
        1'b0: begin
            we <= 1'b0;
            if(uart_finish == 1'b1) begin
                recv <= uart_out;
                reset_uart <= 1'b1;
                we <= 1'b1;
                state <= 1'b1;
            end else
                reset_uart <= 1'b0;
        end
        1'b1: begin
            we <= 1'b1;
            if(uart_finish == 1'b1) begin
                reset_uart <= 1'b1;
                state <= 1'b0;
                we <= 1'b0;
            end else
                reset_uart <= 1'b0;
        end
    endcase
end

uart_controller uart_ctrl(
      .clk(clk_50M),
      .rst(reset_uart),
      .ce(1'b1),
      .we(we),
      .data_bus_i(base_ram_data[7:0]),
      .data_bus_o(base_ram_data[7:0]),
      .tbre_i(uart_tbre),
      .tsre_i(uart_tsre),
      .data_ready_i(uart_dataready),
      .rdn_o(uart_rdn),
      .wrn_o(uart_wrn),
      .data_o(uart_out),
      .data_i(uart_in),
      .uart_finish(uart_finish)
);
*/


endmodule
