// Seed: 2572590950
module module_0 (
    output wor id_0,
    output supply1 id_1,
    output tri id_2
    , id_15,
    output wand id_3,
    input wire id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor module_0,
    input tri id_8,
    input tri1 id_9,
    output tri id_10,
    output supply1 id_11,
    input tri0 id_12,
    input wire id_13
);
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    output logic id_2,
    output tri id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wor id_7
);
  assign id_3 = !id_7;
  always @(posedge -1 or posedge "") id_2 = (id_6);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_0,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_5,
      id_0,
      id_0,
      id_5,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
