{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625434751648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625434751655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 23:39:11 2021 " "Processing started: Sun Jul 04 23:39:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625434751655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625434751655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e_recycle_management -c e_recycle_management " "Command: quartus_map --read_settings_files=on --write_settings_files=off e_recycle_management -c e_recycle_management" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625434751655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625434752285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625434752285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_hex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_hex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_hex7seg-a_hex7seg " "Found design unit 1: e_hex7seg-a_hex7seg" {  } { { "e_hex7seg.vhd" "" { Text "C:/intelFPGA_lite/Recycle/Recycle Management System/e_hex7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625434760117 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_hex7seg " "Found entity 1: e_hex7seg" {  } { { "e_hex7seg.vhd" "" { Text "C:/intelFPGA_lite/Recycle/Recycle Management System/e_hex7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625434760117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625434760117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_modulo_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_modulo_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_modulo_counter-a_modulo_counter " "Found design unit 1: e_modulo_counter-a_modulo_counter" {  } { { "e_modulo_counter.vhd" "" { Text "C:/intelFPGA_lite/Recycle/Recycle Management System/e_modulo_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625434760122 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_modulo_counter " "Found entity 1: e_modulo_counter" {  } { { "e_modulo_counter.vhd" "" { Text "C:/intelFPGA_lite/Recycle/Recycle Management System/e_modulo_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625434760122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625434760122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_regne.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_regne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_regne-a_regne " "Found design unit 1: e_regne-a_regne" {  } { { "e_regne.vhd" "" { Text "C:/intelFPGA_lite/Recycle/Recycle Management System/e_regne.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625434760126 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_regne " "Found entity 1: e_regne" {  } { { "e_regne.vhd" "" { Text "C:/intelFPGA_lite/Recycle/Recycle Management System/e_regne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625434760126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625434760126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_2portram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_2portram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_2portram-SYN " "Found design unit 1: e_2portram-SYN" {  } { { "e_2portRAM.vhd" "" { Text "C:/intelFPGA_lite/Recycle/Recycle Management System/e_2portRAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625434760131 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_2portRAM " "Found entity 1: e_2portRAM" {  } { { "e_2portRAM.vhd" "" { Text "C:/intelFPGA_lite/Recycle/Recycle Management System/e_2portRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625434760131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625434760131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_my_recycle_management.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_my_recycle_management.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_my_recycle_management-a_my_recycle_management " "Found design unit 1: e_my_recycle_management-a_my_recycle_management" {  } { { "e_my_recycle_management.vhd" "" { Text "C:/intelFPGA_lite/Recycle/Recycle Management System/e_my_recycle_management.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625434760136 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_my_recycle_management " "Found entity 1: e_my_recycle_management" {  } { { "e_my_recycle_management.vhd" "" { Text "C:/intelFPGA_lite/Recycle/Recycle Management System/e_my_recycle_management.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625434760136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625434760136 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "e_recycle_management " "Top-level design entity \"e_recycle_management\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1625434760179 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625434760256 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 04 23:39:20 2021 " "Processing ended: Sun Jul 04 23:39:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625434760256 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625434760256 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625434760256 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625434760256 ""}
