V 000035 56 363 1268927161930 AND2
(_unit AND2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 44
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 45
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 364 1268927161935 AND2A
(_unit AND2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 87
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 88
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 366 1268927161940 AND2B
(_unit AND2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 129
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 130
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927161945 AND3
(_unit AND3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 172
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 173
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 174
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 477 1268927161950 AND3A
(_unit AND3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 216
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 217
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 218
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 477 1268927161961 AND3B
(_unit AND3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 260
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 261
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 262
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 477 1268927161966 AND3C
(_unit AND3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 303
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 304
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 305
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 587 1268927161971 AND4
(_unit AND4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 348
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 349
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 350
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 351
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 588 1268927161976 AND4A
(_unit AND4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 394
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 395
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 396
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 397
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 588 1268927161981 AND4B
(_unit AND4B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 438
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 439
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 440
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 441
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 588 1268927162007 AND4C
(_unit AND4C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 483
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 484
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 485
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 486
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 810 1268927162024 AND4D
(_unit AND4D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 533
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 534
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 535
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 536
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 699 1268927162029 AND5B
(_unit AND5B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 577
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 578
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 579
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 580
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 581
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 475 1268927162039 AO1
(_unit AO1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 623
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 624
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 625
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 661 1268927162044 AO10
(_unit AO10
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 668
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 669
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 670
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 671
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 672
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927162049 AO11
(_unit AO11
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 715
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 716
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 717
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927162069 AO1A
(_unit AO1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 758
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 759
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 760
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927162078 AO1B
(_unit AO1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 801
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 802
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 803
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927162087 AO1C
(_unit AO1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 844
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 845
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 846
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927162092 AO1D
(_unit AO1D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 885
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 886
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 887
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927162097 AO1E
(_unit AO1E
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 931
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 932
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 933
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 586 1268927162102 AO2
(_unit AO2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 976
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 977
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 978
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 979
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927162107 AO2A
(_unit AO2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1023
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1024
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1025
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1026
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927162112 AO2B
(_unit AO2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1071
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1072
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1073
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1074
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927162117 AO2C
(_unit AO2C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1119
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1120
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1121
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1122
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927162122 AO2D
(_unit AO2D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1174
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1175
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1176
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1177
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927162127 AO2E
(_unit AO2E
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1231
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1232
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1233
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1234
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 590 1268927162149 AO3
(_unit AO3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1276
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1277
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1278
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1279
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927162158 AO3A
(_unit AO3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1320
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1321
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1322
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1323
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927162163 AO3B
(_unit AO3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1371
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1372
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1373
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1374
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927162168 AO3C
(_unit AO3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1418
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1419
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1420
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1421
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927162173 AO4A
(_unit AO4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1463
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1464
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1465
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1466
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927162194 AO5A
(_unit AO5A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1508
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1509
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1510
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1511
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 590 1268927162203 AO6
(_unit AO6
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1551
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1552
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1553
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1554
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927162212 AO6A
(_unit AO6A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1595
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1596
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1597
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1598
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 702 1268927162226 AO7
(_unit AO7
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1640
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1641
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1642
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1643
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1644
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 702 1268927162242 AO8
(_unit AO8
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1690
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1691
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1692
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1693
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1694
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 702 1268927162247 AO9
(_unit AO9
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$E integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1737
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1738
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1739
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1740
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1741
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 479 1268927162252 AOI1
(_unit AOI1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1784
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1785
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1786
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 480 1268927162257 AOI1A
(_unit AOI1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1828
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1829
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1830
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 480 1268927162262 AOI1B
(_unit AOI1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1871
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1872
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1873
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 480 1268927162274 AOI1C
(_unit AOI1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1915
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1916
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1917
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 480 1268927162279 AOI1D
(_unit AOI1D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1961
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1962
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1963
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 592 1268927162284 AOI2A
(_unit AOI2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2006
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2007
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2008
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2009
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 592 1268927162289 AOI2B
(_unit AOI2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2050
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2051
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2052
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2053
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 592 1268927162298 AOI3A
(_unit AOI3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2094
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2095
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2096
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2097
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 813 1268927162323 AOI4
(_unit AOI4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 0)
		(_specparam ExtraDelayPaths$B$Y integer 0)
		(_specparam ExtraDelayPaths$C$Y integer 1)
		(_specparam ExtraDelayPaths$D$Y integer 1)
		(_modpath parallel unknown 0 2145
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2146
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2147
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2148
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 592 1268927162336 AOI4A
(_unit AOI4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2189
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2190
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2191
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2192
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 478 1268927162341 AX1
(_unit AX1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2233
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2234
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2235
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 656 1268927162350 AX1A
(_unit AX1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_modpath parallel unknown 0 2280
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2281
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2282
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 479 1268927162355 AX1B
(_unit AX1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2323
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2324
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2325
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 479 1268927162360 AX1C
(_unit AX1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2364
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2365
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2366
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 1530 1268927162365 BBDLHS
(_unit BBDLHS
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$GIN integer 1)
		(_specparam InputLoad$GOUT integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \io\)
		(_modpath parallel positive 0 2418
			(_code  1 GOUT*AN*E)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 2421
			(_code  2 E)
			(_port GOUT in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 2423
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 2426
			(_code  3 NT*GIN)
			(_port PAD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2428
			(_port GIN in negedge)
			(_port Q out negedge)
			(_datain PAD in negedge)
		)
		(_tchk setup 0 2431
			(_port D ())
			(_port GOUT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2432
			(_port GOUT (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2434
			(_port PAD ())
			(_port GIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2435
			(_port GIN (posedge))
			(_port PAD ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2437
			(_port GOUT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2438
			(_port GIN (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 526 1268927162378 BBHS
(_unit BBHS
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2480
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2481
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2482
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000036 56 527 1268927162383 BIBUF
(_unit BIBUF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 0)
		(_specparam InputLoad$E integer 0)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2524
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2525
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2526
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000035 56 255 1268927162399 BUFA
(_unit BUFA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2564
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 255 1268927162404 BUFD
(_unit BUFD
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2604
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 255 1268927162409 BUFF
(_unit BUFF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2644
			(_port A in )
			(_port Y out )
		)
	)
)
V 000039 56 530 1268927162414 CLKBIBUF
(_unit CLKBIBUF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2688
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2689
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2690
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000037 56 264 1268927162419 CLKBUF
(_unit CLKBUF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf\)
		(_modpath parallel unknown 0 2729
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000037 56 256 1268927162429 CLKINT
(_unit CLKINT
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2765
			(_port A in )
			(_port Y out )
		)
	)
)
V 000034 56 944 1268927162434 CM7
(_unit CM7
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2812
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2813
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2814
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2815
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2817
			(_port S0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2818
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2819
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 1062 1268927162445 CM8
(_unit CM8
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2869
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2870
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2871
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2872
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2874
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2875
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2876
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2877
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000034 56 702 1268927162450 CS1
(_unit CS1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2918
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2919
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2920
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2921
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2922
			(_port S in )
			(_port Y out )
		)
	)
)
V 000034 56 702 1268927162459 CS2
(_unit CS2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2966
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2967
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2968
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2969
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2970
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 599 1268927162464 CY2A
(_unit CY2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A0 integer 1)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B0 integer 1)
		(_specparam InputLoad$B1 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3011
			(_port A0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3012
			(_port B0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3013
			(_port A1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3014
			(_port B1 in )
			(_port Y out )
		)
	)
)
V 000035 56 599 1268927162481 CY2B
(_unit CY2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A0 integer 1)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B0 integer 1)
		(_specparam InputLoad$B1 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3055
			(_port A0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3056
			(_port B0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3057
			(_port A1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3058
			(_port B1 in )
			(_port Y out )
		)
	)
)
V 000034 56 802 1268927162486 DF1
(_unit DF1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3104
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 3107
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3108
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3110
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3111
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 805 1268927162495 DF1A
(_unit DF1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 3158
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 3161
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3162
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3164
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3165
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 808 1268927162508 DF1A_CC
(_unit DF1A_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 3212
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 3215
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3216
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3218
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3219
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 803 1268927162513 DF1B
(_unit DF1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3266
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3269
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3270
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3272
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3273
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 806 1268927162522 DF1B_CC
(_unit DF1B_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3320
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3323
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3324
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3326
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3327
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 805 1268927162527 DF1C
(_unit DF1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 3374
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3377
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3378
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3380
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3381
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 808 1268927162538 DF1C_CC
(_unit DF1C_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 3428
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3431
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3432
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3434
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3435
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 805 1268927162543 DF1_CC
(_unit DF1_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3482
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 3485
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3486
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3488
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3489
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1411 1268927162548 DFC1
(_unit DFC1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 3542
			(_code  1 NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3544
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3547
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3548
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3551
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3554
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3555
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3556
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3558
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1412 1268927162557 DFC1A
(_unit DFC1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 3610
			(_code  1 NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3612
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3615
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3616
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3619
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3622
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3623
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3624
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3626
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1415 1268927162574 DFC1A_CC
(_unit DFC1A_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 3678
			(_code  1 NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3680
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3683
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3684
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3687
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3690
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3691
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3692
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3694
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1302 1268927162579 DFC1B
(_unit DFC1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3743
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3745
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3748
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3749
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3752
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3755
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3756
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3757
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3759
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1305 1268927162601 DFC1B_CC
(_unit DFC1B_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3808
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3810
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3813
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3814
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3817
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3820
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3821
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3822
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3824
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1302 1268927162835 DFC1D
(_unit DFC1D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3873
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3875
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3878
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3879
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3882
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3885
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3886
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3887
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3889
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1305 1268927162882 DFC1D_CC
(_unit DFC1D_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3938
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3940
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3943
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3944
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3947
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3950
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3951
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3952
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3954
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1264 1268927162945 DFC1E
(_unit DFC1E
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel negative 0 4001
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4003
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 4006
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4007
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4010
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4013
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4014
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4015
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4017
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1264 1268927163054 DFC1G
(_unit DFC1G
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel negative 0 4063
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 4065
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 4068
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4069
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4072
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4075
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4076
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4077
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4079
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1414 1268927163117 DFC1_CC
(_unit DFC1_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 4131
			(_code  1 NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4133
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 4136
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4137
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4140
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4143
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4144
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4145
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4147
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1096 1268927163148 DFE
(_unit DFE
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4196
			(_code  1 E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4199
			(_port D ())
			(_port CLK (posedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4200
			(_port CLK (posedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4202
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4203
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4205
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4206
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1117 1268927163179 DFE1B
(_unit DFE1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4255
			(_code  1 NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4258
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4259
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4261
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4262
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4264
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4265
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1120 1268927163195 DFE1B_CC
(_unit DFE1B_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4314
			(_code  1 NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4317
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4318
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4320
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4321
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4323
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4324
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1117 1268927163200 DFE1C
(_unit DFE1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4373
			(_code  1 NT*E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4376
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4377
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4379
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4380
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4382
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4383
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1120 1268927163226 DFE1C_CC
(_unit DFE1C_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4432
			(_code  1 NT*E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4435
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4436
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4438
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4439
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4441
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4442
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1588 1268927163231 DFE3A
(_unit DFE3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4495
			(_code  1 E*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4497
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4500
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4501
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4503
			(_port E ())
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4504
			(_port CLK (posedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4507
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4512
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4513
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4515
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4516
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1588 1268927163245 DFE3B
(_unit DFE3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4569
			(_code  1 E*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 4571
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4574
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4575
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4577
			(_port E ())
			(_port CLK (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4578
			(_port CLK (negedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4581
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4584
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4585
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4587
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4588
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1592 1268927163254 DFE3C
(_unit DFE3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4642
			(_code  1 NT*E*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4644
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4647
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4648
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4651
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4655
			(_port E ())
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4656
			(_port CLK (posedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4658
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4659
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4661
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4662
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1592 1268927163259 DFE3D
(_unit DFE3D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4717
			(_code  1 NT*E*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 4719
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4722
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4723
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4725
			(_port E ())
			(_port CLK (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4726
			(_port CLK (negedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4729
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4732
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4733
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4735
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4736
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1101 1268927163264 DFEA
(_unit DFEA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 4786
			(_code  1 E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4789
			(_port D ())
			(_port CLK (negedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4790
			(_port CLK (negedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4792
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4793
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4795
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4796
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1104 1268927163288 DFEA_CC
(_unit DFEA_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 4845
			(_code  1 E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4848
			(_port D ())
			(_port CLK (negedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4849
			(_port CLK (negedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4851
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4852
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4854
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4855
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1099 1268927163293 DFE_CC
(_unit DFE_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4904
			(_code  1 E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4907
			(_port D ())
			(_port CLK (posedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4908
			(_port CLK (posedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4910
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4911
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4913
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4914
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1495 1268927163298 DFM
(_unit DFM
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4966
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 4968
			(_code  2 S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 4971
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4972
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4973
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4974
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4976
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4977
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4979
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4980
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1500 1268927163307 DFM1B
(_unit DFM1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5032
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 5034
			(_code  2 S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 5037
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5038
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5039
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5040
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5042
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5043
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5045
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5046
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1503 1268927163321 DFM1B_CC
(_unit DFM1B_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5098
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 5100
			(_code  2 S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 5103
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5104
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5105
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5106
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5108
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5109
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5111
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5112
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1500 1268927163336 DFM1C
(_unit DFM1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5164
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 5166
			(_code  2 S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 5169
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5170
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5171
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5172
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5174
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5175
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5177
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5178
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1503 1268927163345 DFM1C_CC
(_unit DFM1C_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5230
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 5232
			(_code  2 S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 5235
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5236
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5237
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5238
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5240
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5241
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5243
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5244
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2063 1268927163351 DFM3
(_unit DFM3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 5305
			(_code  1 NT*S*AN*NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 5307
			(_code  2 S*AN*NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 5309
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5312
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5313
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5314
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5315
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5317
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5318
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5321
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5324
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5325
			(_port CLK (posedge) (_code  9 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5326
			(_port CLK (negedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5328
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1968 1268927163367 DFM3B
(_unit DFM3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5387
			(_code  1 NT*S*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 5389
			(_code  2 S*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 5391
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5394
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5395
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5396
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5397
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5399
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5400
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5403
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5406
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5407
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5408
			(_port CLK (posedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5410
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2064 1268927163376 DFM3E
(_unit DFM3E
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 5471
			(_code  1 NT*S*AN*NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 5473
			(_code  2 S*AN*NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 5475
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5478
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5479
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5480
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5481
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5483
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5484
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5487
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5490
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5491
			(_port CLK (negedge) (_code  9 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5492
			(_port CLK (posedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5494
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1972 1268927163385 DFM4C
(_unit DFM4C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5553
			(_code  1 NT*S*AN*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 5555
			(_code  2 S*AN*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 5557
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 5560
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5561
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5562
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5563
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5565
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5566
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5569
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5572
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5573
			(_port CLK (posedge) (_code  9 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5574
			(_port CLK (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5576
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1972 1268927163394 DFM4D
(_unit DFM4D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5635
			(_code  1 NT*S*AN*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 5637
			(_code  2 S*AN*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 5639
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 5642
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5643
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5644
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5645
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5647
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5648
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5651
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5654
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5655
			(_port CLK (negedge) (_code  9 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5656
			(_port CLK (posedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5658
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3097 1268927163403 DFM6A
(_unit DFM6A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5721
			(_code  1 NT*S0*AN*NT*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 5723
			(_code  2 S0*AN*NT*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 5725
			(_code  3 NT*S0*AN*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 5727
			(_code  4 S0*AN*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 5729
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5732
			(_port D0 ())
			(_port CLK (posedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5733
			(_port CLK (posedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5734
			(_port D1 ())
			(_port CLK (posedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5735
			(_port CLK (posedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5736
			(_port D2 ())
			(_port CLK (posedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5737
			(_port CLK (posedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5738
			(_port D3 ())
			(_port CLK (posedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5739
			(_port CLK (posedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5741
			(_port S0 ())
			(_port CLK (posedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5742
			(_port CLK (posedge))
			(_port S0 () (_code  14 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5743
			(_port S1 ())
			(_port CLK (posedge) (_code  15 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5744
			(_port CLK (posedge))
			(_port S1 () (_code  16 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5746
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5748
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5749
			(_port CLK (posedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5750
			(_port CLK (negedge) (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5752
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3097 1268927163413 DFM6B
(_unit DFM6B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5814
			(_code  1 NT*S0*AN*NT*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 5816
			(_code  2 S0*AN*NT*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 5818
			(_code  3 NT*S0*AN*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 5820
			(_code  4 S0*AN*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 5822
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5825
			(_port D0 ())
			(_port CLK (negedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5826
			(_port CLK (negedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5827
			(_port D1 ())
			(_port CLK (negedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5828
			(_port CLK (negedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5829
			(_port D2 ())
			(_port CLK (negedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5830
			(_port CLK (negedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5831
			(_port D3 ())
			(_port CLK (negedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5832
			(_port CLK (negedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5834
			(_port S0 ())
			(_port CLK (negedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5835
			(_port CLK (negedge))
			(_port S0 () (_code  14 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5836
			(_port S1 ())
			(_port CLK (negedge) (_code  15 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5837
			(_port CLK (negedge))
			(_port S1 () (_code  16 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5839
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5841
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5842
			(_port CLK (posedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5843
			(_port CLK (negedge) (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5845
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3396 1268927163429 DFM7A
(_unit DFM7A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5908
			(_code  1 NT*S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 5910
			(_code  2 S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 5912
			(_code  3 NT*S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 5914
			(_code  4 S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 5916
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5919
			(_port D0 ())
			(_port CLK (posedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5920
			(_port CLK (posedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5921
			(_port D1 ())
			(_port CLK (posedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5922
			(_port CLK (posedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5923
			(_port D2 ())
			(_port CLK (posedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5924
			(_port CLK (posedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5925
			(_port D3 ())
			(_port CLK (posedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5926
			(_port CLK (posedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5928
			(_port S0 ())
			(_port CLK (posedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5929
			(_port CLK (posedge))
			(_port S0 () (_code  14 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5930
			(_port S10 ())
			(_port CLK (posedge) (_code  15 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5931
			(_port CLK (posedge))
			(_port S10 () (_code  16 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5932
			(_port S11 ())
			(_port CLK (posedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5933
			(_port CLK (posedge))
			(_port S11 () (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5935
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5937
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5938
			(_port CLK (posedge) (_code  19 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5939
			(_port CLK (negedge) (_code  20 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5941
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3396 1268927163434 DFM7B
(_unit DFM7B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6006
			(_code  1 NT*S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 6008
			(_code  2 S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 6010
			(_code  3 NT*S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 6012
			(_code  4 S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 6014
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6017
			(_port D0 ())
			(_port CLK (negedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6018
			(_port CLK (negedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6019
			(_port D1 ())
			(_port CLK (negedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6020
			(_port CLK (negedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6021
			(_port D2 ())
			(_port CLK (negedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6022
			(_port CLK (negedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6023
			(_port D3 ())
			(_port CLK (negedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6024
			(_port CLK (negedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6026
			(_port S0 ())
			(_port CLK (negedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6027
			(_port CLK (negedge))
			(_port S0 () (_code  14 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6028
			(_port S10 ())
			(_port CLK (negedge) (_code  15 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6029
			(_port CLK (negedge))
			(_port S10 () (_code  16 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6030
			(_port S11 ())
			(_port CLK (negedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6031
			(_port CLK (negedge))
			(_port S11 () (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6033
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6035
			(_port CLK (posedge) (_code  19 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6036
			(_port CLK (negedge) (_code  20 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6037
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6039
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1496 1268927163439 DFMA
(_unit DFMA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6090
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 6092
			(_code  2 S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 6095
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6096
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6097
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6098
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6100
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6101
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6103
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6104
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1499 1268927163448 DFMA_CC
(_unit DFMA_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6156
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 6158
			(_code  2 S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 6161
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6162
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6163
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6164
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6166
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6167
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6169
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6170
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1967 1268927163453 DFMB
(_unit DFMB
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6229
			(_code  1 NT*S*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 6231
			(_code  2 S*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 6233
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6236
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6237
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6238
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6239
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6241
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6242
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6245
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6248
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6249
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6250
			(_port CLK (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6252
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1789 1268927163462 DFME1A
(_unit DFME1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$E integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6313
			(_code  1 NT*S*AN*NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 6315
			(_code  2 S*AN*NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 6319
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6320
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6321
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6322
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6324
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6325
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6327
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6328
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6330
			(_port CLK (posedge) (_code  9 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6331
			(_port CLK (negedge) (_code  10 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1498 1268927163467 DFM_CC
(_unit DFM_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6383
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 6385
			(_code  2 S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 6388
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6389
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6390
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6391
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6393
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6394
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6396
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6397
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1325 1268927163472 DFP1
(_unit DFP1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6446
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6448
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6451
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6452
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6455
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6458
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6459
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6460
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6462
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1326 1268927163481 DFP1A
(_unit DFP1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6511
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6513
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6516
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6517
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6520
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6523
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6524
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6525
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6527
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1329 1268927163490 DFP1A_CC
(_unit DFP1A_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6576
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6578
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6581
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6582
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6585
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6588
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6589
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6590
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6592
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1307 1268927163495 DFP1B
(_unit DFP1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 3)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6641
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6643
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6646
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6647
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6650
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6653
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6654
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6655
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6657
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1310 1268927163504 DFP1B_CC
(_unit DFP1B_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 3)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6706
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6708
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6711
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6712
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6715
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6718
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6719
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6720
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6722
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1415 1268927163509 DFP1C
(_unit DFP1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \PREN\)
		(_specparam ExtraDelayPin string \PRE\)
		(_modpath parallel negative 0 6773
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6775
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6778
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6779
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6782
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6785
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6786
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6787
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6789
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1307 1268927163518 DFP1D
(_unit DFP1D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6838
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6840
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6843
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6844
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6847
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6850
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6851
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6852
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6854
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1310 1268927163527 DFP1D_CC
(_unit DFP1D_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6903
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6905
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6908
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6909
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6912
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6915
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6916
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6917
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6919
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1305 1268927163532 DFP1E
(_unit DFP1E
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 6968
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6970
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6973
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6974
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6977
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6980
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6981
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6982
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6984
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1415 1268927163541 DFP1F
(_unit DFP1F
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \PREN\)
		(_specparam ExtraDelayPin string \PRE\)
		(_modpath parallel negative 0 7035
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7037
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7040
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7041
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7044
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7047
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7048
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7049
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7051
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1313 1268927163550 DFP1G
(_unit DFP1G
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 7100
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7102
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7105
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7106
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7109
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7113
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7114
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7115
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7117
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1328 1268927163559 DFP1_CC
(_unit DFP1_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7166
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7168
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7171
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7172
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7175
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7178
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7179
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7180
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7182
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1818 1268927163564 DFPC
(_unit DFPC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7236
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7239
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7242
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7245
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7246
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7249
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7251
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7254
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7255
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7256
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7257
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7259
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7260
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1819 1268927163573 DFPCA
(_unit DFPCA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7314
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7317
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7320
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7323
			(_port D ())
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7324
			(_port CLK (negedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7327
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7329
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7332
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7333
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7334
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7335
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7337
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7338
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1822 1268927163582 DFPCA_CC
(_unit DFPCA_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7392
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7395
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7398
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7401
			(_port D ())
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7402
			(_port CLK (negedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7405
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7407
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7410
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7411
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7412
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7413
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7415
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7416
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1821 1268927163587 DFPC_CC
(_unit DFPC_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7470
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7473
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7476
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7479
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7480
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7483
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7485
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7488
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7489
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7490
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7491
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7493
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7494
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 762 1268927163592 DL1
(_unit DL1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 7544
			(_code  1 G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7546
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7549
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7550
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7552
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 766 1268927163597 DL1A
(_unit DL1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 7601
			(_code  1 G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 7603
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7606
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7607
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7609
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 766 1268927163606 DL1B
(_unit DL1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 7659
			(_code  1 NT*G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7661
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7664
			(_port D ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7665
			(_port G (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7667
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 769 1268927163611 DL1C
(_unit DL1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 7716
			(_code  1 NT*G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 7718
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7721
			(_port D ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7722
			(_port G (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7724
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1967 1268927163620 DL2A
(_unit DL2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7776
			(_code  1 G*AN*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7778
			(_code  2 CLR*AN*NT*PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7780
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7783
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7785
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7788
			(_code  4 G*AN*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7792
			(_port D ())
			(_port G (negedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7793
			(_port G (negedge))
			(_port D () (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7796
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7798
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7801
			(_port G (posedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7803
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7804
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7806
			(_port CLR (posedge))
			(_port G (negedge) (_code  8 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7807
			(_port PRE (negedge))
			(_port G (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2032 1268927163629 DL2B
(_unit DL2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 7858
			(_code  1 NT*G*AN*NT*CLR*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 7860
			(_code  2 NT*CLR*AN*PRE)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7863
			(_code  3 PRE)
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 7866
			(_code  4 NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 7869
			(_code  5 NT*G*AN*PRE)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 7872
			(_code  6 NT*G*AN*NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7876
			(_port D ())
			(_port G (posedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7877
			(_port G (posedge))
			(_port D () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7880
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7882
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7885
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7887
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7888
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7890
			(_port CLR (negedge))
			(_port G (posedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7891
			(_port PRE (posedge))
			(_port G (posedge) (_code  11 NTB*CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1973 1268927163638 DL2C
(_unit DL2C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7942
			(_code  1 NT*G*AN*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7944
			(_code  2 CLR*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7946
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7949
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7951
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7954
			(_code  4 NT*G*AN*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7958
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7959
			(_port G (posedge))
			(_port D () (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7962
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7964
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7967
			(_port G (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7969
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7970
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7972
			(_port CLR (posedge))
			(_port G (posedge) (_code  8 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7973
			(_port PRE (negedge))
			(_port G (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2004 1268927163647 DL2D
(_unit DL2D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 8025
			(_code  1 G*AN*NT*CLR*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8027
			(_code  2 NT*CLR*AN*PRE)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8030
			(_code  3 PRE)
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 8033
			(_code  4 NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 8036
			(_code  5 G*AN*PRE)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 8039
			(_code  6 G*AN*NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8043
			(_port D ())
			(_port G (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8044
			(_port G (negedge))
			(_port D () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8047
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8049
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8052
			(_port G (posedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8054
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8055
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8057
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8058
			(_port PRE (posedge))
			(_port G (negedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1382 1268927163656 DLC
(_unit DLC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 8108
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8111
			(_code  2 CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8113
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8116
			(_code  3 G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8119
			(_port D ())
			(_port G (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8120
			(_port G (negedge))
			(_port D () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8123
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8126
			(_port G (posedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8127
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8129
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1405 1268927163665 DLC1
(_unit DLC1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8180
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8183
			(_code  2 NT*CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8185
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8188
			(_code  3 G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8191
			(_port D ())
			(_port G (negedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8192
			(_port G (negedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8195
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8198
			(_port G (posedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8199
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8201
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1412 1268927163674 DLC1A
(_unit DLC1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8252
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8255
			(_code  2 NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8257
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8260
			(_code  3 NT*G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8263
			(_port D ())
			(_port G (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8264
			(_port G (posedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8267
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8270
			(_port G (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8271
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8273
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1411 1268927163683 DLC1F
(_unit DLC1F
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel negative 0 8324
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8327
			(_code  2 NT*CLR)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8329
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel negative 0 8332
			(_code  3 G)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8335
			(_port D ())
			(_port G (negedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8336
			(_port G (negedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8339
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8342
			(_port G (posedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8343
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8345
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1417 1268927163692 DLC1G
(_unit DLC1G
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 2)
		(_specparam InputLoad$CLR integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel negative 0 8396
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8399
			(_code  2 NT*CLR)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8401
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel negative 0 8404
			(_code  3 NT*G)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8407
			(_port D ())
			(_port G (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8408
			(_port G (posedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8411
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8414
			(_port G (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8415
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8417
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1389 1268927163701 DLCA
(_unit DLCA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 8468
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8471
			(_code  2 CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8473
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8476
			(_code  3 NT*G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8479
			(_port D ())
			(_port G (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8480
			(_port G (posedge))
			(_port D () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8483
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8486
			(_port G (negedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8487
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8489
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1283 1268927163727 DLE
(_unit DLE
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8540
			(_code  1 G*AN*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8543
			(_code  2 E)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8546
			(_code  3 G)
			(_port E in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8549
			(_port D ())
			(_port G (negedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8550
			(_port G (negedge) (_code  5 E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8552
			(_port G (posedge) (_code  6 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8553
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8556
			(_port D ())
			(_port E (negedge) (_code  7 G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8557
			(_port E (negedge) (_code  8 G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1321 1268927163742 DLE1D
(_unit DLE1D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel negative 0 8609
			(_code  1 NT*G*AN*NT*E)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8612
			(_code  2 NT*E)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 8615
			(_code  3 NT*G)
			(_port E in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8618
			(_port D ())
			(_port G (posedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8619
			(_port G (posedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8621
			(_port G (negedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8622
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8625
			(_port D ())
			(_port E (posedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8626
			(_port E (posedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2158 1268927163751 DLE2B
(_unit DLE2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 8682
			(_code  1 NT*G*AN*NT*E*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8685
			(_code  2 NT*E*AN*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8688
			(_code  3 NT*G*AN*CLR)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8690
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8693
			(_code  4 NT*G*AN*NT*E)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8696
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8697
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8699
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_CLR_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8700
			(_port E (posedge) (_code  8 ENABLE_CLR_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8703
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8704
			(_port E (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8705
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8707
			(_port CLR (posedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8708
			(_port G (posedge) (_code  12 E_))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8710
			(_port CLR (posedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8711
			(_port E (posedge) (_code  14 G_))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2209 1268927163761 DLE2C
(_unit DLE2C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8772
			(_code  1 NT*G*AN*NT*E*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8775
			(_code  2 NT*E*AN*NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8778
			(_code  3 NT*G*AN*NT*CLR)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8780
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8783
			(_code  4 NT*G*AN*NT*E)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8785
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8786
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8788
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_CLR_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8789
			(_port E (posedge) (_code  8 ENABLE_CLR_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8792
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8793
			(_port E (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8794
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8796
			(_port CLR (negedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8797
			(_port G (posedge) (_code  12 E_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8799
			(_port CLR (negedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8800
			(_port E (posedge) (_code  14 G_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2183 1268927163770 DLE3B
(_unit DLE3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 8857
			(_code  1 NT*G*AN*NT*E*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8860
			(_code  2 NT*E*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8863
			(_code  3 NT*G*AN*NT*PRE)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8865
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8868
			(_code  4 NT*G*AN*NT*E)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8872
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8873
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8875
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8876
			(_port E (posedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8878
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8879
			(_port E (negedge) (_code  10 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8880
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8882
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8883
			(_port G (posedge) (_code  12 NTB*E))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8886
			(_port PRE (negedge))
			(_port E (posedge) (_code  13 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8887
			(_port E (posedge) (_code  14 NTB*G))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2158 1268927163779 DLE3C
(_unit DLE3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 8942
			(_code  1 NT*G*AN*NT*E*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8945
			(_code  2 NT*E*AN*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8948
			(_code  3 NT*G*AN*PRE)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8950
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8953
			(_code  4 NT*G*AN*NT*E)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8956
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8957
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8959
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8960
			(_port E (posedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8962
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8963
			(_port E (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8964
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8966
			(_port PRE (posedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8967
			(_port G (posedge) (_code  12 E_))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8969
			(_port PRE (posedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8970
			(_port E (posedge) (_code  14 G_))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1302 1268927163788 DLEA
(_unit DLEA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 9020
			(_code  1 G*AN*NT*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9023
			(_code  2 NT*E)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9026
			(_code  3 G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9029
			(_port D ())
			(_port G (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9030
			(_port G (negedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9032
			(_port G (posedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9033
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9036
			(_port D ())
			(_port E (posedge) (_code  7 G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9037
			(_port E (posedge) (_code  8 G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1298 1268927163805 DLEB
(_unit DLEB
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 9089
			(_code  1 NT*G*AN*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9092
			(_code  2 E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9095
			(_code  3 NT*G)
			(_port E in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 9098
			(_port D ())
			(_port G (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9099
			(_port G (posedge) (_code  5 E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9101
			(_port G (negedge) (_code  6 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9102
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9105
			(_port D ())
			(_port E (negedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9106
			(_port E (negedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1316 1268927163810 DLEC
(_unit DLEC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 9157
			(_code  1 NT*G*AN*NT*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9160
			(_code  2 NT*E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9163
			(_code  3 NT*G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9166
			(_port D ())
			(_port G (posedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9167
			(_port G (posedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9169
			(_port G (negedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9170
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9173
			(_port D ())
			(_port E (posedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9174
			(_port E (posedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1579 1268927163825 DLM
(_unit DLM
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9227
			(_code  1 NT*S*AN*G)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9229
			(_code  2 S*AN*G)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9231
			(_port G in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
			(_datain S in posedge)
			(_datain A in posedge)
			(_datain S in posedge)
		)
		(_modpath parallel unknown 0 9234
			(_code  3 G*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 9237
			(_port A ())
			(_port G (negedge) (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9238
			(_port G (negedge) (_code  5 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9240
			(_port B ())
			(_port G (negedge) (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9241
			(_port G (negedge) (_code  7 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9243
			(_port S ())
			(_port G (negedge) (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9244
			(_port G (negedge))
			(_port S () (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9246
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2052 1268927163836 DLM2
(_unit DLM2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9295
			(_code  1 NT*S*AN*G*AN*CLR)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9297
			(_code  2 S*AN*G*AN*CLR)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 9300
			(_code  3 G*AN*A*XOB*B*AN*CLR)
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9303
			(_code  4 CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
			(_datain S in posedge)
			(_datain A in posedge)
			(_datain S in posedge)
		)
		(_modpath parallel positive 0 9305
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9309
			(_port A ())
			(_port G (negedge) (_code  5 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9310
			(_port G (negedge) (_code  6 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9312
			(_port B ())
			(_port G (negedge) (_code  7 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9313
			(_port G (negedge) (_code  8 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9315
			(_port S ())
			(_port G (negedge) (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9316
			(_port G (negedge))
			(_port S () (_code  10 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9319
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9320
			(_port G (posedge) (_code  11 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9322
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9323
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2062 1268927163852 DLM2B
(_unit DLM2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9374
			(_code  1 NT*S*AN*NT*G*AN*CLR)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9376
			(_code  2 S*AN*NT*G*AN*CLR)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 9379
			(_code  3 NT*G*AN*A*XOB*B*AN*CLR)
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9382
			(_code  4 CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel positive 0 9384
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9388
			(_port A ())
			(_port G (posedge) (_code  5 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9389
			(_port G (posedge) (_code  6 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9391
			(_port B ())
			(_port G (posedge) (_code  7 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9392
			(_port G (posedge) (_code  8 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9394
			(_port S ())
			(_port G (posedge) (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9395
			(_port G (posedge))
			(_port S () (_code  10 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9398
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9401
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9402
			(_port G (negedge) (_code  11 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9404
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 3970 1268927163857 DLM3
(_unit DLM3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9467
			(_code  1 NT*S0*AN*NT*S1*AN*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9469
			(_code  2 S0*AN*NT*S1*AN*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9471
			(_code  3 NT*S0*AN*S1*AN*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9473
			(_code  4 S0*AN*S1*AN*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9476
			(_code  5 NT*S0*AN*NT*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 9478
			(_code  6 S0*AN*NT*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9480
			(_code  7 NT*S0*AN*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9482
			(_code  8 S0*AN*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9485
			(_code  9 NT*S0*AN*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9487
			(_code  10 NT*S1*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9490
			(_code  11 S0*AN*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9492
			(_code  12 NT*S1*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9495
			(_code  13 NT*S0*AN*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9497
			(_code  14 S1*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9500
			(_code  15 S0*AN*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9502
			(_code  16 S1*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 9506
			(_port D0 ())
			(_port G (negedge) (_code  17 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9507
			(_port G (negedge) (_code  18 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9508
			(_port D1 ())
			(_port G (negedge) (_code  19 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9509
			(_port G (negedge) (_code  20 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9510
			(_port D2 ())
			(_port G (negedge) (_code  21 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9511
			(_port G (negedge) (_code  22 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9512
			(_port D3 ())
			(_port G (negedge) (_code  23 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9513
			(_port G (negedge) (_code  24 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9515
			(_port S0 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9516
			(_port G (negedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9517
			(_port S1 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9518
			(_port G (negedge))
			(_port S1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9520
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4007 1268927163868 DLM3A
(_unit DLM3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9579
			(_code  1 NT*S0*AN*NT*S1*AN*NT*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9581
			(_code  2 NT*S0*AN*NT*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9583
			(_code  3 NT*S0*AN*NT*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9585
			(_code  4 NT*S1*AN*NT*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9588
			(_code  5 S0*AN*NT*S1*AN*NT*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9590
			(_code  6 S0*AN*NT*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9592
			(_code  7 S0*AN*NT*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9594
			(_code  8 NT*S1*AN*NT*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9597
			(_code  9 NT*S0*AN*S1*AN*NT*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9599
			(_code  10 NT*S0*AN*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9601
			(_code  11 NT*S0*AN*NT*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9603
			(_code  12 S1*AN*NT*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9606
			(_code  13 S0*AN*S1*AN*NT*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9608
			(_code  14 S0*AN*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 9610
			(_code  15 S0*AN*NT*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9612
			(_code  16 S1*AN*NT*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 9616
			(_port D0 ())
			(_port G (posedge) (_code  17 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9617
			(_port G (posedge) (_code  18 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9618
			(_port D1 ())
			(_port G (posedge) (_code  19 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9619
			(_port G (posedge) (_code  20 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9620
			(_port D2 ())
			(_port G (posedge) (_code  21 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9621
			(_port G (posedge) (_code  22 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9622
			(_port D3 ())
			(_port G (posedge) (_code  23 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9623
			(_port G (posedge) (_code  24 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9625
			(_port S0 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9626
			(_port G (posedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9627
			(_port S1 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9628
			(_port G (posedge))
			(_port S1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9630
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 4955 1268927163873 DLM4
(_unit DLM4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9692
			(_code  1 NT*S0*AN*NT*S10*OR*S11*AN*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9694
			(_code  2 S0*AN*NT*S10*OR*S11*AN*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9696
			(_code  3 NT*S0*AN*S10*OR*S11*AN*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9698
			(_code  4 S0*AN*S10*OR*S11*AN*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9701
			(_code  5 NT*S0*AN*NT*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 9703
			(_code  6 S0*AN*NT*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9705
			(_code  7 NT*S0*AN*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9707
			(_code  8 S0*AN*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9710
			(_code  9 NT*S0*AN*G*AN*NT*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9712
			(_code  10 NT*S0*AN*G*AN*NT*S10)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9714
			(_code  11 NT*S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9717
			(_code  12 S0*AN*G*AN*NT*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9719
			(_code  13 S0*AN*G*AN*NT*S10)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9721
			(_code  14 NT*S10*OR*S11*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9724
			(_code  15 NT*S0*AN*G*AN*NT*S11)
			(_port S10 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9726
			(_code  16 NT*S0*AN*G*AN*NT*S10)
			(_port S11 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9728
			(_code  17 S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9731
			(_code  18 S0*AN*G*AN*NT*S11)
			(_port S10 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9733
			(_code  19 S0*AN*G*AN*NT*S10)
			(_port S11 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9735
			(_code  20 S10*OR*S11*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 9739
			(_port D0 ())
			(_port G (negedge) (_code  21 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9740
			(_port G (negedge) (_code  22 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9741
			(_port D1 ())
			(_port G (negedge) (_code  23 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9742
			(_port G (negedge) (_code  24 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9743
			(_port D2 ())
			(_port G (negedge) (_code  25 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9744
			(_port G (negedge) (_code  26 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9745
			(_port D3 ())
			(_port G (negedge) (_code  27 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9746
			(_port G (negedge) (_code  28 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9748
			(_port S0 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9749
			(_port G (negedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9750
			(_port S10 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9751
			(_port G (negedge))
			(_port S10 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9752
			(_port S11 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9753
			(_port G (negedge))
			(_port S11 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9755
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4672 1268927163878 DLM4A
(_unit DLM4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9817
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9819
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9821
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9823
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9826
			(_code  1 NT*S0*AN*NT*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9828
			(_code  2 S0*AN*NT*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9830
			(_code  3 NT*S0*AN*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9832
			(_code  4 S0*AN*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 9835
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9837
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9839
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9842
			(_code  5 S0*AN*G*AN*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9844
			(_code  6 S0*AN*G*AN*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9846
			(_code  7 NT*S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9849
			(_code  8 NT*S0*AN*G*AN*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9851
			(_code  9 NT*S0*AN*G*AN*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9853
			(_code  10 S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9856
			(_code  11 S0*AN*G*AN*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 9858
			(_code  12 S0*AN*G*AN*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 9860
			(_code  13 S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_tchk setup 0 9864
			(_port D0 ())
			(_port G (posedge) (_code  14 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9865
			(_port G (posedge) (_code  15 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9866
			(_port D1 ())
			(_port G (posedge) (_code  16 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9867
			(_port G (posedge) (_code  17 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9868
			(_port D2 ())
			(_port G (posedge) (_code  18 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9869
			(_port G (posedge) (_code  19 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9870
			(_port D3 ())
			(_port G (posedge) (_code  20 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9871
			(_port G (posedge) (_code  21 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9873
			(_port S0 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9874
			(_port G (posedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9875
			(_port S10 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9876
			(_port G (posedge))
			(_port S10 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9877
			(_port S11 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9878
			(_port G (posedge))
			(_port S11 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9880
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1589 1268927163883 DLMA
(_unit DLMA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9931
			(_code  1 NT*S*AN*NT*G)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9933
			(_code  2 S*AN*NT*G)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9935
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel unknown 0 9938
			(_code  3 NT*G*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 9941
			(_port A ())
			(_port G (posedge) (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9942
			(_port G (posedge) (_code  5 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9944
			(_port B ())
			(_port G (posedge) (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9945
			(_port G (posedge) (_code  7 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9947
			(_port S ())
			(_port G (posedge) (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9948
			(_port G (posedge))
			(_port S () (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9950
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2654 1268927163899 DLME1A
(_unit DLME1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$E integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10008
			(_code  1 NT*S*AN*NT*G*AN*NT*E)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10010
			(_code  2 S*AN*NT*G*AN*NT*E)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10013
			(_code  3 NT*E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel positive 0 10015
			(_code  4 NT*G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel unknown 0 10018
			(_code  5 NT*G*AN*NT*E*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 10021
			(_port A ())
			(_port G (posedge) (_code  6 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10022
			(_port G (posedge) (_code  7 EN1))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10024
			(_port B ())
			(_port G (posedge) (_code  8 EN2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10025
			(_port G (posedge) (_code  9 EN2))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10027
			(_port S ())
			(_port G (posedge) (_code  10 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10028
			(_port G (posedge))
			(_port S () (_code  11 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10030
			(_port A ())
			(_port E (posedge) (_code  12 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10031
			(_port E (posedge) (_code  13 EN1))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10033
			(_port B ())
			(_port E (posedge) (_code  14 EN2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10034
			(_port E (posedge) (_code  15 EN2))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10036
			(_port S ())
			(_port E (posedge) (_code  16 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10037
			(_port E (posedge))
			(_port S () (_code  17 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10039
			(_port G (negedge) (_code  18 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10040
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1415 1268927163914 DLP1
(_unit DLP1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10091
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10094
			(_code  2 NT*PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10096
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10099
			(_code  3 G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10102
			(_port D ())
			(_port G (negedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10103
			(_port G (negedge))
			(_port D () (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10106
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10109
			(_port G (posedge) (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10110
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10112
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1422 1268927163930 DLP1A
(_unit DLP1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10163
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10166
			(_code  2 NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10168
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10171
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10174
			(_port D ())
			(_port G (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10175
			(_port G (posedge))
			(_port D () (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10178
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10181
			(_port G (negedge) (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10182
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10184
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1398 1268927163960 DLP1B
(_unit DLP1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10234
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10237
			(_code  2 PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10239
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 10242
			(_code  3 G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10245
			(_port D ())
			(_port G (negedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10246
			(_port G (negedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10249
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10252
			(_port G (posedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10253
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10255
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1404 1268927163980 DLP1C
(_unit DLP1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10306
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10309
			(_code  2 PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10311
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 10314
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10317
			(_port D ())
			(_port G (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10318
			(_port G (posedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10321
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10324
			(_port G (negedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10325
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10327
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1399 1268927163989 DLP1D
(_unit DLP1D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 10378
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 10381
			(_code  2 PRE)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10383
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 10386
			(_code  3 G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10389
			(_port D ())
			(_port G (negedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10390
			(_port G (negedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10393
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10396
			(_port G (posedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10397
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10399
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1405 1268927163998 DLP1E
(_unit DLP1E
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 10450
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 10453
			(_code  2 PRE)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10455
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 10458
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10461
			(_port D ())
			(_port G (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10462
			(_port G (posedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10465
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10468
			(_port G (negedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10469
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10471
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 936 1268927164012 DXAND7
(_unit DXAND7
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$F integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10518
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10519
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10520
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10521
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10522
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10523
			(_port F in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10524
			(_port G in )
			(_port Y out )
		)
	)
)
V 000037 56 1048 1268927164024 DXAX7
(_unit DXAX7
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$F integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam InputLoad$H integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10571
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10572
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10573
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10574
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10575
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10576
			(_port F in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10577
			(_port G in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10578
			(_port H in )
			(_port Y out )
		)
	)
)
V 000038 56 937 1268927164029 DXNAND7
(_unit DXNAND7
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$F integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10623
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10624
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10625
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10626
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10627
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10628
			(_port F in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10629
			(_port G in )
			(_port Y out )
		)
	)
)
V 000036 56 1074 1268927164089 FA1A
(_unit FA1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 3)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 11144
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11145
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11146
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11147
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11148
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11149
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1074 1268927164094 FA1B
(_unit FA1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 11203
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11204
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11205
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11206
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11207
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11208
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1365 1268927164101 FA2A
(_unit FA2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A0 integer 2)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A0$CO integer 0)
		(_specparam ExtraDelayPaths$A1$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A0$S integer 1)
		(_specparam ExtraDelayPaths$A1$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 11267
			(_port A0 in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11268
			(_port A1 in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11269
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11270
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11271
			(_port A0 in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11272
			(_port A1 in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11273
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11274
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 370 1268927164106 GAND2
(_unit GAND2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11316
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11317
			(_port G in )
			(_port Y out )
		)
	)
)
V 000035 56 831 1268927164118 GMX4
(_unit GMX4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11363
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11364
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11365
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11366
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11367
			(_port G in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11368
			(_port S0 in )
			(_port Y out )
		)
	)
)
V 000037 56 371 1268927164123 GNAND2
(_unit GNAND2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11410
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11411
			(_port G in )
			(_port Y out )
		)
	)
)
V 000034 56 104 1268927164128 GND
(_unit GND
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam OutputLoad$Y integer 0)
	)
)
V 000036 56 370 1268927164133 GNOR2
(_unit GNOR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11479
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11480
			(_port G in )
			(_port Y out )
		)
	)
)
V 000035 56 369 1268927164138 GOR2
(_unit GOR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11520
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11521
			(_port G in )
			(_port Y out )
		)
	)
)
V 000036 56 370 1268927164143 GXOR2
(_unit GXOR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11561
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11562
			(_port G in )
			(_port Y out )
		)
	)
)
V 000034 56 562 1268927164148 HA1
(_unit HA1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 11605
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11606
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11607
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11608
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 563 1268927164153 HA1A
(_unit HA1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 11655
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11656
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11657
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11658
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 562 1268927164158 HA1B
(_unit HA1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OuputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 11703
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11704
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11705
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11706
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 563 1268927164163 HA1C
(_unit HA1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 11751
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11752
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11753
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11754
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 780 1268927164168 IBDL
(_unit IBDL
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam InputLoad$PAD integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \io\)
		(_modpath parallel positive 0 11799
			(_code  1 NT*G)
			(_port PAD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11801
			(_port G in negedge)
			(_port Q out negedge)
			(_datain PAD in negedge)
		)
		(_tchk setup 0 11804
			(_port PAD ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11805
			(_port G (posedge))
			(_port PAD ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11807
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 260 1268927164173 INBUF
(_unit INBUF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 11845
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000034 56 255 1268927164210 INV
(_unit INV
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11883
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 256 1268927164215 INVA
(_unit INVA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11923
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 256 1268927164220 INVD
(_unit INVD
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11963
			(_port A in )
			(_port Y out )
		)
	)
)
V 000033 56 675 1268927164225 IR
(_unit IR
	(_specify
		(_specparam Libname string \3200dx\)
		(_specparam MacroType string \io\)
		(_modpath parallel positive 0 12000
			(_code  1 CLK)
			(_port PAD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12002
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_tchk setup 0 12005
			(_port PAD ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12006
			(_port CLK (posedge))
			(_port PAD ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12008
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12009
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 641 1268927164230 IRI
(_unit IRI
	(_specify
		(_specparam Libname string \3200dx\)
		(_modpath parallel positive 0 12043
			(_code  1 CLK)
			(_port PAD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12045
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain PAD in posedge)
		)
		(_tchk setup 0 12048
			(_port PAD ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12049
			(_port CLK (posedge))
			(_port PAD ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12051
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12052
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1199 1268927164242 JKF
(_unit JKF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 12100
			(_code  1 J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 12102
			(_code  2 J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_tchk setup 0 12105
			(_port J ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12106
			(_port CLK (posedge))
			(_port J ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12108
			(_port K ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12109
			(_port CLK (posedge))
			(_port K ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12111
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12112
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1201 1268927164258 JKF1B
(_unit JKF1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 12161
			(_code  1 J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 12163
			(_code  2 J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_tchk setup 0 12166
			(_port J ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12167
			(_port CLK (negedge))
			(_port J ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12169
			(_port K ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12170
			(_port CLK (negedge))
			(_port K ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12172
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12173
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1729 1268927164278 JKF2A
(_unit JKF2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 12225
			(_code  1 CLR*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 12227
			(_code  2 CLR*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 12229
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 12232
			(_port J ())
			(_port CLK (posedge) (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12233
			(_port CLK (posedge))
			(_port J () (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12235
			(_port K ())
			(_port CLK (posedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12236
			(_port CLK (posedge))
			(_port K () (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12239
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12242
			(_port CLK (posedge) (_code  7 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12243
			(_port CLK (negedge) (_code  8 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12245
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12247
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1729 1268927164288 JKF2B
(_unit JKF2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 12299
			(_code  1 CLR*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 12301
			(_code  2 CLR*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 12303
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 12306
			(_port J ())
			(_port CLK (negedge) (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12307
			(_port CLK (negedge))
			(_port J () (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12309
			(_port K ())
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12310
			(_port CLK (negedge))
			(_port K () (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12313
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12316
			(_port CLK (negedge) (_code  7 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12317
			(_port CLK (posedge) (_code  8 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12319
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12321
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1847 1268927164309 JKF2C
(_unit JKF2C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 12375
			(_code  1 NT*CLR*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 12377
			(_code  2 NT*CLR*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 12379
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 12382
			(_port J ())
			(_port CLK (posedge) (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12383
			(_port CLK (posedge))
			(_port J () (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12385
			(_port K ())
			(_port CLK (posedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12386
			(_port CLK (posedge))
			(_port K () (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12389
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12392
			(_port CLK (posedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12393
			(_port CLK (negedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12395
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12397
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1847 1268927164318 JKF2D
(_unit JKF2D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 12450
			(_code  1 NT*CLR*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 12452
			(_code  2 NT*CLR*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 12454
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 12457
			(_port J ())
			(_port CLK (negedge) (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12458
			(_port CLK (negedge))
			(_port J () (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12460
			(_port K ())
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12461
			(_port CLK (negedge))
			(_port K () (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12464
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12467
			(_port CLK (negedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12468
			(_port CLK (posedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12470
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12472
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 482 1268927164339 MAJ3
(_unit MAJ3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12514
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12515
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12516
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 481 1268927164344 MX2
(_unit MX2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12559
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12560
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12561
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927164352 MX2A
(_unit MX2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12607
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12608
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12609
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927164367 MX2B
(_unit MX2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12655
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12656
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12657
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927164382 MX2C
(_unit MX2C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12703
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12704
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12705
			(_port S in )
			(_port Y out )
		)
	)
)
V 000034 56 832 1268927164387 MX4
(_unit MX4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12752
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12753
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12754
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12755
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12756
			(_port S1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12757
			(_port S0 in )
			(_port Y out )
		)
	)
)
V 000035 56 975 1268927164399 MXC1
(_unit MXC1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$S$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 12809
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12810
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12811
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12812
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12813
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 1317 1268927164404 MXT
(_unit MXT
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0A integer 1)
		(_specparam InputLoad$S0B integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$D0$Y integer 1)
		(_specparam ExtraDelayPaths$D1$Y integer 1)
		(_specparam ExtraDelayPaths$S0A$Y integer 1)
		(_specparam ExtraDelayPaths$D2$Y integer 0)
		(_specparam ExtraDelayPaths$D3$Y integer 0)
		(_specparam ExtraDelayPaths$S0B$Y integer 0)
		(_specparam ExtraDelayPaths$S1$Y integer 0)
		(_modpath parallel unknown 0 12871
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12872
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12873
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12874
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12875
			(_port S0A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12876
			(_port S0B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12877
			(_port S1 in )
			(_port Y out )
		)
	)
)
V 000036 56 370 1268927164413 NAND2
(_unit NAND2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12918
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12919
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 371 1268927164429 NAND2A
(_unit NAND2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12959
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12960
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 371 1268927164434 NAND2B
(_unit NAND2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12999
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13000
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 483 1268927164439 NAND3
(_unit NAND3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13041
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13042
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13043
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 484 1268927164444 NAND3A
(_unit NAND3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13085
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13086
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13087
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 484 1268927164449 NAND3B
(_unit NAND3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13129
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13130
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13131
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 484 1268927164454 NAND3C
(_unit NAND3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13173
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13174
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13175
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 818 1268927164460 NAND4
(_unit NAND4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 13224
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13225
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13226
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13227
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 597 1268927164476 NAND4A
(_unit NAND4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13270
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13271
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13272
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13273
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 597 1268927164481 NAND4B
(_unit NAND4B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13316
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13317
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13318
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13319
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 597 1268927164492 NAND4C
(_unit NAND4C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13361
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13362
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13363
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13364
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 597 1268927164497 NAND4D
(_unit NAND4D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13405
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13406
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13407
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13408
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 710 1268927164502 NAND5C
(_unit NAND5C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13449
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13450
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13451
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13452
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13453
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 369 1268927164511 NOR2
(_unit NOR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13493
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13494
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 370 1268927164516 NOR2A
(_unit NOR2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13534
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13535
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 370 1268927164523 NOR2B
(_unit NOR2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13574
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13575
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927164528 NOR3
(_unit NOR3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13615
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13616
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13617
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 483 1268927164533 NOR3A
(_unit NOR3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13659
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13660
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13661
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 483 1268927164539 NOR3B
(_unit NOR3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13703
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13704
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13705
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 483 1268927164544 NOR3C
(_unit NOR3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13746
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13747
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13748
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 817 1268927164554 NOR4
(_unit NOR4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 13796
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13797
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13798
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13799
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 596 1268927164570 NOR4A
(_unit NOR4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13841
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13842
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13843
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13844
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 596 1268927164575 NOR4B
(_unit NOR4B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13886
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13887
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13888
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13889
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 596 1268927164580 NOR4C
(_unit NOR4C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13932
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13933
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13934
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13935
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 596 1268927164585 NOR4D
(_unit NOR4D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13977
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13978
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13979
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13980
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 709 1268927164590 NOR5C
(_unit NOR5C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14021
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14022
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14023
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14024
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14025
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 481 1268927164595 OA1
(_unit OA1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14067
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14068
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14069
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927164617 OA1A
(_unit OA1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14110
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14111
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14112
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927164653 OA1B
(_unit OA1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14153
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14154
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14155
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927164679 OA1C
(_unit OA1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14197
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14198
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14199
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 594 1268927164696 OA2
(_unit OA2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14241
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14242
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14243
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14244
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927164726 OA2A
(_unit OA2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14287
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14288
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14289
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14290
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 594 1268927164743 OA3
(_unit OA3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14333
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14334
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14335
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14336
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927164748 OA3A
(_unit OA3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14378
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14379
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14380
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14381
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927164773 OA3B
(_unit OA3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14423
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14424
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14425
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14426
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 594 1268927164804 OA4
(_unit OA4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14467
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14468
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14469
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14470
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927164855 OA4A
(_unit OA4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14512
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14513
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14514
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14515
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 594 1268927164867 OA5
(_unit OA5
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14557
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14558
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14559
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14560
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927164898 OAI1
(_unit OAI1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14602
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14603
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14604
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 596 1268927164930 OAI2A
(_unit OAI2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14647
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14648
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14649
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14650
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927164935 OAI3
(_unit OAI3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14694
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14695
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14696
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14697
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 596 1268927164940 OAI3A
(_unit OAI3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14743
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14744
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14745
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14746
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 775 1268927164960 OBDLHS
(_unit OBDLHS
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \io\)
		(_modpath parallel positive 0 14790
			(_code  1 G)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 14792
			(_port G in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 14795
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14796
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14798
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 259 1268927164965 OBHS
(_unit OBHS
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 14837
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000034 56 368 1268927164970 OR2
(_unit OR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14877
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14878
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 369 1268927164975 OR2A
(_unit OR2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14918
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14919
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 369 1268927164980 OR2B
(_unit OR2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14958
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14959
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 481 1268927164985 OR3
(_unit OR3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14999
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15000
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15001
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927164990 OR3A
(_unit OR3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15044
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15045
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15046
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927164995 OR3B
(_unit OR3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15089
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15090
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15091
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927165000 OR3C
(_unit OR3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15133
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15134
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15135
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 594 1268927165005 OR4
(_unit OR4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15177
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15178
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15179
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15180
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927165010 OR4A
(_unit OR4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15222
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15223
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15224
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15225
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927165015 OR4B
(_unit OR4B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15267
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15268
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15269
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15270
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927165020 OR4C
(_unit OR4C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15313
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15314
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15315
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15316
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 817 1268927165025 OR4D
(_unit OR4D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 15363
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15364
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15365
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15366
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 708 1268927165030 OR5B
(_unit OR5B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15407
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15408
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15409
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15410
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15411
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 596 1268927165035 ORH
(_unit ORH
	(_specify
		(_modpath parallel positive 0 15444
			(_code  1 CLK)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 15446
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 15449
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15450
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15452
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15453
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 597 1268927165040 ORIH
(_unit ORIH
	(_specify
		(_modpath parallel positive 0 15488
			(_code  1 CLK)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 15490
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 15493
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15494
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15496
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15497
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 697 1268927165045 ORITH
(_unit ORITH
	(_specify
		(_modpath parallel positive 0 15532
			(_code  1 CLK*AN*E)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 15535
			(_code  2 E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 15537
			(_port E in )
			(_port PAD out )
		)
		(_tchk setup 0 15540
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15541
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15543
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15544
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 696 1268927165050 ORTH
(_unit ORTH
	(_specify
		(_modpath parallel positive 0 15583
			(_code  1 CLK*AN*E)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 15586
			(_code  2 E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 15588
			(_port E in )
			(_port PAD out )
		)
		(_tchk setup 0 15591
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15592
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15594
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15595
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 261 1268927165055 OUTBUF
(_unit OUTBUF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 15633
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000038 56 266 1268927165060 QCLKBUF
(_unit QCLKBUF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf\)
		(_modpath parallel unknown 0 15671
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 258 1268927165065 QCLKINT
(_unit QCLKINT
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 15707
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 5590 1268927165070 RAM4FA
(_unit RAM4FA
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 15759
			(_port WCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 15760
			(_port WCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 15761
			(_port WCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 15762
			(_port WCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel unknown 0 15764
			(_port RDAD0 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 15765
			(_port RDAD0 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 15766
			(_port RDAD0 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 15767
			(_port RDAD0 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 15768
			(_port RDAD1 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 15769
			(_port RDAD1 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 15770
			(_port RDAD1 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 15771
			(_port RDAD1 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 15772
			(_port RDAD2 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 15773
			(_port RDAD2 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 15774
			(_port RDAD2 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 15775
			(_port RDAD2 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 15776
			(_port RDAD3 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 15777
			(_port RDAD3 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 15778
			(_port RDAD3 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 15779
			(_port RDAD3 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 15780
			(_port RDAD4 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 15781
			(_port RDAD4 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 15782
			(_port RDAD4 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 15783
			(_port RDAD4 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 15784
			(_port RDAD5 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 15785
			(_port RDAD5 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 15786
			(_port RDAD5 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 15787
			(_port RDAD5 in )
			(_port RD3 out )
		)
		(_tchk width 0 15790
			(_port WCLK (negedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15791
			(_port WCLK (posedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15792
			(_port BLKEN ())
			(_port WCLK (negedge) (_code  3 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15793
			(_port WCLK (negedge))
			(_port BLKEN () (_code  4 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15794
			(_port WEN ())
			(_port WCLK (negedge) (_code  5 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15795
			(_port WCLK (negedge))
			(_port WEN () (_code  6 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15796
			(_port WRAD5 ())
			(_port WCLK (negedge) (_code  7 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15797
			(_port WCLK (negedge))
			(_port WRAD5 () (_code  8 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15798
			(_port WRAD4 ())
			(_port WCLK (negedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15799
			(_port WCLK (negedge))
			(_port WRAD4 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15800
			(_port WRAD3 ())
			(_port WCLK (negedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15801
			(_port WCLK (negedge))
			(_port WRAD3 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15802
			(_port WRAD2 ())
			(_port WCLK (negedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15803
			(_port WCLK (negedge))
			(_port WRAD2 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15804
			(_port WRAD1 ())
			(_port WCLK (negedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15805
			(_port WCLK (negedge))
			(_port WRAD1 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15806
			(_port WRAD0 ())
			(_port WCLK (negedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15807
			(_port WCLK (negedge))
			(_port WRAD0 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15808
			(_port WD3 ())
			(_port WCLK (negedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15809
			(_port WCLK (negedge))
			(_port WD3 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15810
			(_port WD2 ())
			(_port WCLK (negedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15811
			(_port WCLK (negedge))
			(_port WD2 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15812
			(_port WD1 ())
			(_port WCLK (negedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15813
			(_port WCLK (negedge))
			(_port WD1 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15814
			(_port WD0 ())
			(_port WCLK (negedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15815
			(_port WCLK (negedge))
			(_port WD0 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 5907 1268927165075 RAM4FF
(_unit RAM4FF
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 15859
			(_port RCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 15860
			(_port RCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 15861
			(_port RCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 15862
			(_port RCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 15864
			(_port WCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 15865
			(_port WCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 15866
			(_port WCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 15867
			(_port WCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_tchk width 0 15869
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15870
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15871
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15872
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15873
			(_port BLKEN ())
			(_port WCLK (negedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15874
			(_port WCLK (negedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15875
			(_port WEN ())
			(_port WCLK (negedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15876
			(_port WCLK (negedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15877
			(_port WRAD5 ())
			(_port WCLK (negedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15878
			(_port WCLK (negedge))
			(_port WRAD5 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15879
			(_port WRAD4 ())
			(_port WCLK (negedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15880
			(_port WCLK (negedge))
			(_port WRAD4 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15881
			(_port WRAD3 ())
			(_port WCLK (negedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15882
			(_port WCLK (negedge))
			(_port WRAD3 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15883
			(_port WRAD2 ())
			(_port WCLK (negedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15884
			(_port WCLK (negedge))
			(_port WRAD2 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15885
			(_port WRAD1 ())
			(_port WCLK (negedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15886
			(_port WCLK (negedge))
			(_port WRAD1 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15887
			(_port WRAD0 ())
			(_port WCLK (negedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15888
			(_port WCLK (negedge))
			(_port WRAD0 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15889
			(_port WD3 ())
			(_port WCLK (negedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15890
			(_port WCLK (negedge))
			(_port WD3 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15891
			(_port WD2 ())
			(_port WCLK (negedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15892
			(_port WCLK (negedge))
			(_port WD2 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15893
			(_port WD1 ())
			(_port WCLK (negedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15894
			(_port WCLK (negedge))
			(_port WD1 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15895
			(_port WD0 ())
			(_port WCLK (negedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15896
			(_port WCLK (negedge))
			(_port WD0 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15897
			(_port REN ())
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15898
			(_port RCLK (negedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15899
			(_port RDAD5 ())
			(_port RCLK (negedge) (_code  29 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15900
			(_port RCLK (negedge))
			(_port RDAD5 () (_code  30 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15901
			(_port RDAD4 ())
			(_port RCLK (negedge) (_code  31 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15902
			(_port RCLK (negedge))
			(_port RDAD4 () (_code  32 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15903
			(_port RDAD3 ())
			(_port RCLK (negedge) (_code  33 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15904
			(_port RCLK (negedge))
			(_port RDAD3 () (_code  34 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15905
			(_port RDAD2 ())
			(_port RCLK (negedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15906
			(_port RCLK (negedge))
			(_port RDAD2 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15907
			(_port RDAD1 ())
			(_port RCLK (negedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15908
			(_port RCLK (negedge))
			(_port RDAD1 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15909
			(_port RDAD0 ())
			(_port RCLK (negedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15910
			(_port RCLK (negedge))
			(_port RDAD0 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 5907 1268927165080 RAM4FR
(_unit RAM4FR
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 15956
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 15957
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 15958
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 15959
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 15961
			(_port WCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 15962
			(_port WCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 15963
			(_port WCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 15964
			(_port WCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_tchk width 0 15966
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15967
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15968
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15969
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15970
			(_port BLKEN ())
			(_port WCLK (negedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15971
			(_port WCLK (negedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15972
			(_port WEN ())
			(_port WCLK (negedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15973
			(_port WCLK (negedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15974
			(_port WRAD5 ())
			(_port WCLK (negedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15975
			(_port WCLK (negedge))
			(_port WRAD5 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15976
			(_port WRAD4 ())
			(_port WCLK (negedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15977
			(_port WCLK (negedge))
			(_port WRAD4 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15978
			(_port WRAD3 ())
			(_port WCLK (negedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15979
			(_port WCLK (negedge))
			(_port WRAD3 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15980
			(_port WRAD2 ())
			(_port WCLK (negedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15981
			(_port WCLK (negedge))
			(_port WRAD2 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15982
			(_port WRAD1 ())
			(_port WCLK (negedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15983
			(_port WCLK (negedge))
			(_port WRAD1 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15984
			(_port WRAD0 ())
			(_port WCLK (negedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15985
			(_port WCLK (negedge))
			(_port WRAD0 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15986
			(_port WD3 ())
			(_port WCLK (negedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15987
			(_port WCLK (negedge))
			(_port WD3 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15988
			(_port WD2 ())
			(_port WCLK (negedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15989
			(_port WCLK (negedge))
			(_port WD2 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15990
			(_port WD1 ())
			(_port WCLK (negedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15991
			(_port WCLK (negedge))
			(_port WD1 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15992
			(_port WD0 ())
			(_port WCLK (negedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15993
			(_port WCLK (negedge))
			(_port WD0 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15994
			(_port REN ())
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15995
			(_port RCLK (posedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15996
			(_port RDAD5 ())
			(_port RCLK (posedge) (_code  29 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15997
			(_port RCLK (posedge))
			(_port RDAD5 () (_code  30 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15998
			(_port RDAD4 ())
			(_port RCLK (posedge) (_code  31 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15999
			(_port RCLK (posedge))
			(_port RDAD4 () (_code  32 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16000
			(_port RDAD3 ())
			(_port RCLK (posedge) (_code  33 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16001
			(_port RCLK (posedge))
			(_port RDAD3 () (_code  34 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16002
			(_port RDAD2 ())
			(_port RCLK (posedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16003
			(_port RCLK (posedge))
			(_port RDAD2 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16004
			(_port RDAD1 ())
			(_port RCLK (posedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16005
			(_port RCLK (posedge))
			(_port RDAD1 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16006
			(_port RDAD0 ())
			(_port RCLK (posedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16007
			(_port RCLK (posedge))
			(_port RDAD0 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 5590 1268927165085 RAM4RA
(_unit RAM4RA
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16062
			(_port WCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16063
			(_port WCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16064
			(_port WCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16065
			(_port WCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel unknown 0 16067
			(_port RDAD0 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16068
			(_port RDAD0 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16069
			(_port RDAD0 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16070
			(_port RDAD0 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16071
			(_port RDAD1 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16072
			(_port RDAD1 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16073
			(_port RDAD1 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16074
			(_port RDAD1 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16075
			(_port RDAD2 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16076
			(_port RDAD2 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16077
			(_port RDAD2 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16078
			(_port RDAD2 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16079
			(_port RDAD3 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16080
			(_port RDAD3 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16081
			(_port RDAD3 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16082
			(_port RDAD3 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16083
			(_port RDAD4 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16084
			(_port RDAD4 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16085
			(_port RDAD4 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16086
			(_port RDAD4 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16087
			(_port RDAD5 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16088
			(_port RDAD5 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16089
			(_port RDAD5 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16090
			(_port RDAD5 in )
			(_port RD3 out )
		)
		(_tchk width 0 16093
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16094
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16095
			(_port BLKEN ())
			(_port WCLK (posedge) (_code  3 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16096
			(_port WCLK (posedge))
			(_port BLKEN () (_code  4 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16097
			(_port WEN ())
			(_port WCLK (posedge) (_code  5 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16098
			(_port WCLK (posedge))
			(_port WEN () (_code  6 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16099
			(_port WRAD5 ())
			(_port WCLK (posedge) (_code  7 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16100
			(_port WCLK (posedge))
			(_port WRAD5 () (_code  8 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16101
			(_port WRAD4 ())
			(_port WCLK (posedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16102
			(_port WCLK (posedge))
			(_port WRAD4 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16103
			(_port WRAD3 ())
			(_port WCLK (posedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16104
			(_port WCLK (posedge))
			(_port WRAD3 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16105
			(_port WRAD2 ())
			(_port WCLK (posedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16106
			(_port WCLK (posedge))
			(_port WRAD2 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16107
			(_port WRAD1 ())
			(_port WCLK (posedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16108
			(_port WCLK (posedge))
			(_port WRAD1 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16109
			(_port WRAD0 ())
			(_port WCLK (posedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16110
			(_port WCLK (posedge))
			(_port WRAD0 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16111
			(_port WD3 ())
			(_port WCLK (posedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16112
			(_port WCLK (posedge))
			(_port WD3 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16113
			(_port WD2 ())
			(_port WCLK (posedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16114
			(_port WCLK (posedge))
			(_port WD2 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16115
			(_port WD1 ())
			(_port WCLK (posedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16116
			(_port WCLK (posedge))
			(_port WD1 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16117
			(_port WD0 ())
			(_port WCLK (posedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16118
			(_port WCLK (posedge))
			(_port WD0 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 5907 1268927165090 RAM4RF
(_unit RAM4RF
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16162
			(_port RCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 16163
			(_port RCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 16164
			(_port RCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 16165
			(_port RCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 16167
			(_port WCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16168
			(_port WCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16169
			(_port WCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16170
			(_port WCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_tchk width 0 16172
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16173
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16174
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16175
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16176
			(_port BLKEN ())
			(_port WCLK (posedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16177
			(_port WCLK (posedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16178
			(_port WEN ())
			(_port WCLK (posedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16179
			(_port WCLK (posedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16180
			(_port WRAD5 ())
			(_port WCLK (posedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16181
			(_port WCLK (posedge))
			(_port WRAD5 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16182
			(_port WRAD4 ())
			(_port WCLK (posedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16183
			(_port WCLK (posedge))
			(_port WRAD4 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16184
			(_port WRAD3 ())
			(_port WCLK (posedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16185
			(_port WCLK (posedge))
			(_port WRAD3 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16186
			(_port WRAD2 ())
			(_port WCLK (posedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16187
			(_port WCLK (posedge))
			(_port WRAD2 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16188
			(_port WRAD1 ())
			(_port WCLK (posedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16189
			(_port WCLK (posedge))
			(_port WRAD1 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16190
			(_port WRAD0 ())
			(_port WCLK (posedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16191
			(_port WCLK (posedge))
			(_port WRAD0 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16192
			(_port WD3 ())
			(_port WCLK (posedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16193
			(_port WCLK (posedge))
			(_port WD3 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16194
			(_port WD2 ())
			(_port WCLK (posedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16195
			(_port WCLK (posedge))
			(_port WD2 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16196
			(_port WD1 ())
			(_port WCLK (posedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16197
			(_port WCLK (posedge))
			(_port WD1 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16198
			(_port WD0 ())
			(_port WCLK (posedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16199
			(_port WCLK (posedge))
			(_port WD0 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16200
			(_port REN ())
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16201
			(_port RCLK (negedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16202
			(_port RDAD5 ())
			(_port RCLK (negedge) (_code  29 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16203
			(_port RCLK (negedge))
			(_port RDAD5 () (_code  30 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16204
			(_port RDAD4 ())
			(_port RCLK (negedge) (_code  31 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16205
			(_port RCLK (negedge))
			(_port RDAD4 () (_code  32 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16206
			(_port RDAD3 ())
			(_port RCLK (negedge) (_code  33 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16207
			(_port RCLK (negedge))
			(_port RDAD3 () (_code  34 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16208
			(_port RDAD2 ())
			(_port RCLK (negedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16209
			(_port RCLK (negedge))
			(_port RDAD2 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16210
			(_port RDAD1 ())
			(_port RCLK (negedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16211
			(_port RCLK (negedge))
			(_port RDAD1 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16212
			(_port RDAD0 ())
			(_port RCLK (negedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16213
			(_port RCLK (negedge))
			(_port RDAD0 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 5907 1268927165095 RAM4RR
(_unit RAM4RR
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16259
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16260
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16261
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16262
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 16263
			(_port WCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16264
			(_port WCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16265
			(_port WCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16266
			(_port WCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_tchk width 0 16268
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16269
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16270
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16271
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16272
			(_port BLKEN ())
			(_port WCLK (posedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16273
			(_port WCLK (posedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16274
			(_port WEN ())
			(_port WCLK (posedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16275
			(_port WCLK (posedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16276
			(_port WRAD5 ())
			(_port WCLK (posedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16277
			(_port WCLK (posedge))
			(_port WRAD5 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16278
			(_port WRAD4 ())
			(_port WCLK (posedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16279
			(_port WCLK (posedge))
			(_port WRAD4 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16280
			(_port WRAD3 ())
			(_port WCLK (posedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16281
			(_port WCLK (posedge))
			(_port WRAD3 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16282
			(_port WRAD2 ())
			(_port WCLK (posedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16283
			(_port WCLK (posedge))
			(_port WRAD2 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16284
			(_port WRAD1 ())
			(_port WCLK (posedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16285
			(_port WCLK (posedge))
			(_port WRAD1 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16286
			(_port WRAD0 ())
			(_port WCLK (posedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16287
			(_port WCLK (posedge))
			(_port WRAD0 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16288
			(_port WD3 ())
			(_port WCLK (posedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16289
			(_port WCLK (posedge))
			(_port WD3 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16290
			(_port WD2 ())
			(_port WCLK (posedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16291
			(_port WCLK (posedge))
			(_port WD2 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16292
			(_port WD1 ())
			(_port WCLK (posedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16293
			(_port WCLK (posedge))
			(_port WD1 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16294
			(_port WD0 ())
			(_port WCLK (posedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16295
			(_port WCLK (posedge))
			(_port WD0 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16296
			(_port REN ())
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16297
			(_port RCLK (posedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16298
			(_port RDAD5 ())
			(_port RCLK (posedge) (_code  29 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16299
			(_port RCLK (posedge))
			(_port RDAD5 () (_code  30 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16300
			(_port RDAD4 ())
			(_port RCLK (posedge) (_code  31 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16301
			(_port RCLK (posedge))
			(_port RDAD4 () (_code  32 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16302
			(_port RDAD3 ())
			(_port RCLK (posedge) (_code  33 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16303
			(_port RCLK (posedge))
			(_port RDAD3 () (_code  34 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16304
			(_port RDAD2 ())
			(_port RCLK (posedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16305
			(_port RCLK (posedge))
			(_port RDAD2 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16306
			(_port RDAD1 ())
			(_port RCLK (posedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16307
			(_port RCLK (posedge))
			(_port RDAD1 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16308
			(_port RDAD0 ())
			(_port RCLK (posedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16309
			(_port RCLK (posedge))
			(_port RDAD0 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 8105 1268927165100 RAM8FA
(_unit RAM8FA
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16367
			(_port WCLK in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 16368
			(_port WCLK in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 16369
			(_port WCLK in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 16370
			(_port WCLK in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 16371
			(_port WCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 16372
			(_port WCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 16373
			(_port WCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 16374
			(_port WCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel unknown 0 16376
			(_port RDAD0 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16377
			(_port RDAD0 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16378
			(_port RDAD0 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16379
			(_port RDAD0 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16380
			(_port RDAD0 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16381
			(_port RDAD0 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16382
			(_port RDAD0 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16383
			(_port RDAD0 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16384
			(_port RDAD1 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16385
			(_port RDAD1 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16386
			(_port RDAD1 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16387
			(_port RDAD1 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16388
			(_port RDAD1 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16389
			(_port RDAD1 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16390
			(_port RDAD1 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16391
			(_port RDAD1 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16392
			(_port RDAD2 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16393
			(_port RDAD2 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16394
			(_port RDAD2 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16395
			(_port RDAD2 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16396
			(_port RDAD2 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16397
			(_port RDAD2 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16398
			(_port RDAD2 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16399
			(_port RDAD2 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16400
			(_port RDAD3 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16401
			(_port RDAD3 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16402
			(_port RDAD3 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16403
			(_port RDAD3 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16404
			(_port RDAD3 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16405
			(_port RDAD3 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16406
			(_port RDAD3 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16407
			(_port RDAD3 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16408
			(_port RDAD4 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16409
			(_port RDAD4 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16410
			(_port RDAD4 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16411
			(_port RDAD4 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16412
			(_port RDAD4 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16413
			(_port RDAD4 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16414
			(_port RDAD4 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16415
			(_port RDAD4 in )
			(_port RD7 out )
		)
		(_tchk width 0 16418
			(_port WCLK (negedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16419
			(_port WCLK (posedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16420
			(_port BLKEN ())
			(_port WCLK (negedge) (_code  3 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16421
			(_port WCLK (negedge))
			(_port BLKEN () (_code  4 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16422
			(_port WEN ())
			(_port WCLK (negedge) (_code  5 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16423
			(_port WCLK (negedge))
			(_port WEN () (_code  6 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16424
			(_port WRAD4 ())
			(_port WCLK (negedge) (_code  7 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16425
			(_port WCLK (negedge))
			(_port WRAD4 () (_code  8 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16426
			(_port WRAD3 ())
			(_port WCLK (negedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16427
			(_port WCLK (negedge))
			(_port WRAD3 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16428
			(_port WRAD2 ())
			(_port WCLK (negedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16429
			(_port WCLK (negedge))
			(_port WRAD2 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16430
			(_port WRAD1 ())
			(_port WCLK (negedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16431
			(_port WCLK (negedge))
			(_port WRAD1 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16432
			(_port WRAD0 ())
			(_port WCLK (negedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16433
			(_port WCLK (negedge))
			(_port WRAD0 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16434
			(_port WD7 ())
			(_port WCLK (negedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16435
			(_port WCLK (negedge))
			(_port WD7 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16436
			(_port WD6 ())
			(_port WCLK (negedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16437
			(_port WCLK (negedge))
			(_port WD6 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16438
			(_port WD5 ())
			(_port WCLK (negedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16439
			(_port WCLK (negedge))
			(_port WD5 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16440
			(_port WD4 ())
			(_port WCLK (negedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16441
			(_port WCLK (negedge))
			(_port WD4 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16442
			(_port WD3 ())
			(_port WCLK (negedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16443
			(_port WCLK (negedge))
			(_port WD3 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16444
			(_port WD2 ())
			(_port WCLK (negedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16445
			(_port WCLK (negedge))
			(_port WD2 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16446
			(_port WD1 ())
			(_port WCLK (negedge) (_code  29 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16447
			(_port WCLK (negedge))
			(_port WD1 () (_code  30 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16448
			(_port WD0 ())
			(_port WCLK (negedge) (_code  31 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16449
			(_port WCLK (negedge))
			(_port WD0 () (_code  32 WEN_EFF))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 7373 1268927165105 RAM8FF
(_unit RAM8FF
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16493
			(_port RCLK in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 16494
			(_port RCLK in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 16495
			(_port RCLK in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 16496
			(_port RCLK in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 16497
			(_port RCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 16498
			(_port RCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 16499
			(_port RCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 16500
			(_port RCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 16501
			(_port WCLK in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 16502
			(_port WCLK in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 16503
			(_port WCLK in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 16504
			(_port WCLK in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 16505
			(_port WCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 16506
			(_port WCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 16507
			(_port WCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 16508
			(_port WCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_tchk width 0 16511
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16512
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16513
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16514
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16515
			(_port BLKEN ())
			(_port WCLK (negedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16516
			(_port WCLK (negedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16517
			(_port WEN ())
			(_port WCLK (negedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16518
			(_port WCLK (negedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16519
			(_port WRAD4 ())
			(_port WCLK (negedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16520
			(_port WCLK (negedge))
			(_port WRAD4 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16521
			(_port WRAD3 ())
			(_port WCLK (negedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16522
			(_port WCLK (negedge))
			(_port WRAD3 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16523
			(_port WRAD2 ())
			(_port WCLK (negedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16524
			(_port WCLK (negedge))
			(_port WRAD2 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16525
			(_port WRAD1 ())
			(_port WCLK (negedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16526
			(_port WCLK (negedge))
			(_port WRAD1 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16527
			(_port WRAD0 ())
			(_port WCLK (negedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16528
			(_port WCLK (negedge))
			(_port WRAD0 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16529
			(_port WD7 ())
			(_port WCLK (negedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16530
			(_port WCLK (negedge))
			(_port WD7 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16531
			(_port WD6 ())
			(_port WCLK (negedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16532
			(_port WCLK (negedge))
			(_port WD6 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16533
			(_port WD5 ())
			(_port WCLK (negedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16534
			(_port WCLK (negedge))
			(_port WD5 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16535
			(_port WD4 ())
			(_port WCLK (negedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16536
			(_port WCLK (negedge))
			(_port WD4 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16537
			(_port WD3 ())
			(_port WCLK (negedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16538
			(_port WCLK (negedge))
			(_port WD3 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16539
			(_port WD2 ())
			(_port WCLK (negedge) (_code  29 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16540
			(_port WCLK (negedge))
			(_port WD2 () (_code  30 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16541
			(_port WD1 ())
			(_port WCLK (negedge) (_code  31 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16542
			(_port WCLK (negedge))
			(_port WD1 () (_code  32 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16543
			(_port WD0 ())
			(_port WCLK (negedge) (_code  33 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16544
			(_port WCLK (negedge))
			(_port WD0 () (_code  34 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16545
			(_port REN ())
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16546
			(_port RCLK (negedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16547
			(_port RDAD4 ())
			(_port RCLK (negedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16548
			(_port RCLK (negedge))
			(_port RDAD4 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16549
			(_port RDAD3 ())
			(_port RCLK (negedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16550
			(_port RCLK (negedge))
			(_port RDAD3 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16551
			(_port RDAD2 ())
			(_port RCLK (negedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16552
			(_port RCLK (negedge))
			(_port RDAD2 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16553
			(_port RDAD1 ())
			(_port RCLK (negedge) (_code  41 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16554
			(_port RCLK (negedge))
			(_port RDAD1 () (_code  42 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16555
			(_port RDAD0 ())
			(_port RCLK (negedge) (_code  43 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16556
			(_port RCLK (negedge))
			(_port RDAD0 () (_code  44 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 7373 1268927165110 RAM8FR
(_unit RAM8FR
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16602
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 16603
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 16604
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 16605
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 16606
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16607
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16608
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16609
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 16610
			(_port WCLK in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 16611
			(_port WCLK in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 16612
			(_port WCLK in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 16613
			(_port WCLK in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 16614
			(_port WCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 16615
			(_port WCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 16616
			(_port WCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 16617
			(_port WCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_tchk width 0 16620
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16621
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16622
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16623
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16624
			(_port BLKEN ())
			(_port WCLK (negedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16625
			(_port WCLK (negedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16626
			(_port WEN ())
			(_port WCLK (negedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16627
			(_port WCLK (negedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16628
			(_port WRAD4 ())
			(_port WCLK (negedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16629
			(_port WCLK (negedge))
			(_port WRAD4 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16630
			(_port WRAD3 ())
			(_port WCLK (negedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16631
			(_port WCLK (negedge))
			(_port WRAD3 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16632
			(_port WRAD2 ())
			(_port WCLK (negedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16633
			(_port WCLK (negedge))
			(_port WRAD2 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16634
			(_port WRAD1 ())
			(_port WCLK (negedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16635
			(_port WCLK (negedge))
			(_port WRAD1 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16636
			(_port WRAD0 ())
			(_port WCLK (negedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16637
			(_port WCLK (negedge))
			(_port WRAD0 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16638
			(_port WD7 ())
			(_port WCLK (negedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16639
			(_port WCLK (negedge))
			(_port WD7 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16640
			(_port WD6 ())
			(_port WCLK (negedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16641
			(_port WCLK (negedge))
			(_port WD6 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16642
			(_port WD5 ())
			(_port WCLK (negedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16643
			(_port WCLK (negedge))
			(_port WD5 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16644
			(_port WD4 ())
			(_port WCLK (negedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16645
			(_port WCLK (negedge))
			(_port WD4 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16646
			(_port WD3 ())
			(_port WCLK (negedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16647
			(_port WCLK (negedge))
			(_port WD3 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16648
			(_port WD2 ())
			(_port WCLK (negedge) (_code  29 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16649
			(_port WCLK (negedge))
			(_port WD2 () (_code  30 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16650
			(_port WD1 ())
			(_port WCLK (negedge) (_code  31 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16651
			(_port WCLK (negedge))
			(_port WD1 () (_code  32 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16652
			(_port WD0 ())
			(_port WCLK (negedge) (_code  33 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16653
			(_port WCLK (negedge))
			(_port WD0 () (_code  34 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16654
			(_port REN ())
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16655
			(_port RCLK (posedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16656
			(_port RDAD4 ())
			(_port RCLK (posedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16657
			(_port RCLK (posedge))
			(_port RDAD4 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16658
			(_port RDAD3 ())
			(_port RCLK (posedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16659
			(_port RCLK (posedge))
			(_port RDAD3 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16660
			(_port RDAD2 ())
			(_port RCLK (posedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16661
			(_port RCLK (posedge))
			(_port RDAD2 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16662
			(_port RDAD1 ())
			(_port RCLK (posedge) (_code  41 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16663
			(_port RCLK (posedge))
			(_port RDAD1 () (_code  42 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16664
			(_port RDAD0 ())
			(_port RCLK (posedge) (_code  43 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16665
			(_port RCLK (posedge))
			(_port RDAD0 () (_code  44 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 8105 1268927165115 RAM8RA
(_unit RAM8RA
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16723
			(_port WCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 16724
			(_port WCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 16725
			(_port WCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 16726
			(_port WCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 16727
			(_port WCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16728
			(_port WCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16729
			(_port WCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16730
			(_port WCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel unknown 0 16732
			(_port RDAD0 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16733
			(_port RDAD0 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16734
			(_port RDAD0 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16735
			(_port RDAD0 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16736
			(_port RDAD0 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16737
			(_port RDAD0 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16738
			(_port RDAD0 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16739
			(_port RDAD0 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16740
			(_port RDAD1 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16741
			(_port RDAD1 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16742
			(_port RDAD1 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16743
			(_port RDAD1 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16744
			(_port RDAD1 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16745
			(_port RDAD1 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16746
			(_port RDAD1 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16747
			(_port RDAD1 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16748
			(_port RDAD2 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16749
			(_port RDAD2 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16750
			(_port RDAD2 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16751
			(_port RDAD2 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16752
			(_port RDAD2 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16753
			(_port RDAD2 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16754
			(_port RDAD2 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16755
			(_port RDAD2 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16756
			(_port RDAD3 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16757
			(_port RDAD3 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16758
			(_port RDAD3 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16759
			(_port RDAD3 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16760
			(_port RDAD3 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16761
			(_port RDAD3 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16762
			(_port RDAD3 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16763
			(_port RDAD3 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16764
			(_port RDAD4 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16765
			(_port RDAD4 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16766
			(_port RDAD4 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16767
			(_port RDAD4 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16768
			(_port RDAD4 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16769
			(_port RDAD4 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16770
			(_port RDAD4 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16771
			(_port RDAD4 in )
			(_port RD7 out )
		)
		(_tchk width 0 16774
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16775
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16776
			(_port BLKEN ())
			(_port WCLK (posedge) (_code  3 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16777
			(_port WCLK (posedge))
			(_port BLKEN () (_code  4 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16778
			(_port WEN ())
			(_port WCLK (posedge) (_code  5 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16779
			(_port WCLK (posedge))
			(_port WEN () (_code  6 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16780
			(_port WRAD4 ())
			(_port WCLK (posedge) (_code  7 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16781
			(_port WCLK (posedge))
			(_port WRAD4 () (_code  8 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16782
			(_port WRAD3 ())
			(_port WCLK (posedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16783
			(_port WCLK (posedge))
			(_port WRAD3 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16784
			(_port WRAD2 ())
			(_port WCLK (posedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16785
			(_port WCLK (posedge))
			(_port WRAD2 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16786
			(_port WRAD1 ())
			(_port WCLK (posedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16787
			(_port WCLK (posedge))
			(_port WRAD1 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16788
			(_port WRAD0 ())
			(_port WCLK (posedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16789
			(_port WCLK (posedge))
			(_port WRAD0 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16790
			(_port WD7 ())
			(_port WCLK (posedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16791
			(_port WCLK (posedge))
			(_port WD7 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16792
			(_port WD6 ())
			(_port WCLK (posedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16793
			(_port WCLK (posedge))
			(_port WD6 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16794
			(_port WD5 ())
			(_port WCLK (posedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16795
			(_port WCLK (posedge))
			(_port WD5 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16796
			(_port WD4 ())
			(_port WCLK (posedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16797
			(_port WCLK (posedge))
			(_port WD4 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16798
			(_port WD3 ())
			(_port WCLK (posedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16799
			(_port WCLK (posedge))
			(_port WD3 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16800
			(_port WD2 ())
			(_port WCLK (posedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16801
			(_port WCLK (posedge))
			(_port WD2 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16802
			(_port WD1 ())
			(_port WCLK (posedge) (_code  29 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16803
			(_port WCLK (posedge))
			(_port WD1 () (_code  30 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16804
			(_port WD0 ())
			(_port WCLK (posedge) (_code  31 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16805
			(_port WCLK (posedge))
			(_port WD0 () (_code  32 WEN_EFF))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 7373 1268927165120 RAM8RF
(_unit RAM8RF
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16849
			(_port RCLK in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 16850
			(_port RCLK in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 16851
			(_port RCLK in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 16852
			(_port RCLK in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 16853
			(_port RCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 16854
			(_port RCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 16855
			(_port RCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 16856
			(_port RCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 16857
			(_port WCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 16858
			(_port WCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 16859
			(_port WCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 16860
			(_port WCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 16861
			(_port WCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16862
			(_port WCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16863
			(_port WCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16864
			(_port WCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_tchk width 0 16867
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16868
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16869
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16870
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16871
			(_port BLKEN ())
			(_port WCLK (posedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16872
			(_port WCLK (posedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16873
			(_port WEN ())
			(_port WCLK (posedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16874
			(_port WCLK (posedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16875
			(_port WRAD4 ())
			(_port WCLK (posedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16876
			(_port WCLK (posedge))
			(_port WRAD4 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16877
			(_port WRAD3 ())
			(_port WCLK (posedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16878
			(_port WCLK (posedge))
			(_port WRAD3 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16879
			(_port WRAD2 ())
			(_port WCLK (posedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16880
			(_port WCLK (posedge))
			(_port WRAD2 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16881
			(_port WRAD1 ())
			(_port WCLK (posedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16882
			(_port WCLK (posedge))
			(_port WRAD1 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16883
			(_port WRAD0 ())
			(_port WCLK (posedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16884
			(_port WCLK (posedge))
			(_port WRAD0 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16885
			(_port WD7 ())
			(_port WCLK (posedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16886
			(_port WCLK (posedge))
			(_port WD7 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16887
			(_port WD6 ())
			(_port WCLK (posedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16888
			(_port WCLK (posedge))
			(_port WD6 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16889
			(_port WD5 ())
			(_port WCLK (posedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16890
			(_port WCLK (posedge))
			(_port WD5 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16891
			(_port WD4 ())
			(_port WCLK (posedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16892
			(_port WCLK (posedge))
			(_port WD4 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16893
			(_port WD3 ())
			(_port WCLK (posedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16894
			(_port WCLK (posedge))
			(_port WD3 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16895
			(_port WD2 ())
			(_port WCLK (posedge) (_code  29 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16896
			(_port WCLK (posedge))
			(_port WD2 () (_code  30 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16897
			(_port WD1 ())
			(_port WCLK (posedge) (_code  31 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16898
			(_port WCLK (posedge))
			(_port WD1 () (_code  32 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16899
			(_port WD0 ())
			(_port WCLK (posedge) (_code  33 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16900
			(_port WCLK (posedge))
			(_port WD0 () (_code  34 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16901
			(_port REN ())
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16902
			(_port RCLK (negedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16903
			(_port RDAD4 ())
			(_port RCLK (negedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16904
			(_port RCLK (negedge))
			(_port RDAD4 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16905
			(_port RDAD3 ())
			(_port RCLK (negedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16906
			(_port RCLK (negedge))
			(_port RDAD3 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16907
			(_port RDAD2 ())
			(_port RCLK (negedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16908
			(_port RCLK (negedge))
			(_port RDAD2 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16909
			(_port RDAD1 ())
			(_port RCLK (negedge) (_code  41 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16910
			(_port RCLK (negedge))
			(_port RDAD1 () (_code  42 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16911
			(_port RDAD0 ())
			(_port RCLK (negedge) (_code  43 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16912
			(_port RCLK (negedge))
			(_port RDAD0 () (_code  44 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 7373 1268927165125 RAM8RR
(_unit RAM8RR
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16958
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 16959
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 16960
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 16961
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 16962
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16963
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16964
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16965
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 16966
			(_port WCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 16967
			(_port WCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 16968
			(_port WCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 16969
			(_port WCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 16970
			(_port WCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16971
			(_port WCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16972
			(_port WCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16973
			(_port WCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_tchk width 0 16975
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16976
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16977
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16978
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16979
			(_port BLKEN ())
			(_port WCLK (posedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16980
			(_port WCLK (posedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16981
			(_port WEN ())
			(_port WCLK (posedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16982
			(_port WCLK (posedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16983
			(_port WRAD4 ())
			(_port WCLK (posedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16984
			(_port WCLK (posedge))
			(_port WRAD4 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16985
			(_port WRAD3 ())
			(_port WCLK (posedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16986
			(_port WCLK (posedge))
			(_port WRAD3 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16987
			(_port WRAD2 ())
			(_port WCLK (posedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16988
			(_port WCLK (posedge))
			(_port WRAD2 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16989
			(_port WRAD1 ())
			(_port WCLK (posedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16990
			(_port WCLK (posedge))
			(_port WRAD1 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16991
			(_port WRAD0 ())
			(_port WCLK (posedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16992
			(_port WCLK (posedge))
			(_port WRAD0 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16993
			(_port WD7 ())
			(_port WCLK (posedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16994
			(_port WCLK (posedge))
			(_port WD7 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16995
			(_port WD6 ())
			(_port WCLK (posedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16996
			(_port WCLK (posedge))
			(_port WD6 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16997
			(_port WD5 ())
			(_port WCLK (posedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16998
			(_port WCLK (posedge))
			(_port WD5 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16999
			(_port WD4 ())
			(_port WCLK (posedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17000
			(_port WCLK (posedge))
			(_port WD4 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17001
			(_port WD3 ())
			(_port WCLK (posedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17002
			(_port WCLK (posedge))
			(_port WD3 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17003
			(_port WD2 ())
			(_port WCLK (posedge) (_code  29 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17004
			(_port WCLK (posedge))
			(_port WD2 () (_code  30 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17005
			(_port WD1 ())
			(_port WCLK (posedge) (_code  31 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17006
			(_port WCLK (posedge))
			(_port WD1 () (_code  32 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17007
			(_port WD0 ())
			(_port WCLK (posedge) (_code  33 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17008
			(_port WCLK (posedge))
			(_port WD0 () (_code  34 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17009
			(_port REN ())
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17010
			(_port RCLK (posedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17011
			(_port RDAD4 ())
			(_port RCLK (posedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17012
			(_port RCLK (posedge))
			(_port RDAD4 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17013
			(_port RDAD3 ())
			(_port RCLK (posedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17014
			(_port RCLK (posedge))
			(_port RDAD3 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17015
			(_port RDAD2 ())
			(_port RCLK (posedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17016
			(_port RCLK (posedge))
			(_port RDAD2 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17017
			(_port RDAD1 ())
			(_port RCLK (posedge) (_code  41 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17018
			(_port RCLK (posedge))
			(_port RDAD1 () (_code  42 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17019
			(_port RDAD0 ())
			(_port RCLK (posedge) (_code  43 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17020
			(_port RCLK (posedge))
			(_port RDAD0 () (_code  44 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 911 1268927165130 TBDLHS
(_unit TBDLHS
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \io\)
		(_modpath parallel positive 0 17068
			(_code  1 G*AN*E)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 17071
			(_code  2 E)
			(_port G in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 17073
			(_port E in )
			(_port PAD out )
		)
		(_tchk setup 0 17076
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17077
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17079
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 374 1268927165135 TBHS
(_unit TBHS
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17119
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17120
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000036 56 1364 1268927165140 TF1A
(_unit TF1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$T integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_specparam DelayOverride$M1 real (1.0 1.0 1.0))
		(_modpath parallel negative 0 17178
			(_code  1 T*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 17180
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 17183
			(_port T ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17184
			(_port CLK (posedge))
			(_port T () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17186
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17188
			(_port CLK (posedge) (_code  4 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17189
			(_port CLK (negedge) (_code  5 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17190
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 17192
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1364 1268927165145 TF1B
(_unit TF1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$T integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_specparam DelayOverride$M1 real (1.0 1.0 1.0))
		(_modpath parallel negative 0 17251
			(_code  1 T*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 17253
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 17255
			(_port T ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17256
			(_port CLK (negedge))
			(_port T () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17258
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17260
			(_port CLK (posedge) (_code  4 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17261
			(_port CLK (negedge) (_code  5 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17263
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 17265
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 377 1268927165150 TRIBUFF
(_unit TRIBUFF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 0)
		(_specparam InputLoad$E integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17303
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17304
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000034 56 104 1268927165159 VCC
(_unit VCC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam OutputLoad$Y integer 0)
	)
)
V 000034 56 481 1268927165164 XA1
(_unit XA1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 22380
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22381
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22382
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927165169 XA1A
(_unit XA1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 22423
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22424
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22425
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 370 1268927165174 XNOR2
(_unit XNOR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 22464
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22465
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 481 1268927165179 XO1
(_unit XO1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 22506
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22507
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22508
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927165184 XO1A
(_unit XO1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 22549
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22550
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22551
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 369 1268927165189 XOR2
(_unit XOR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 22588
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22589
			(_port B in )
			(_port Y out )
		)
	)
)
