# RISC Processor Architecture

A modular, efficient, and educational Reduced Instruction Set Computer (RISC) CPU design and simulation.

---

## Overview

This project implements a Reduced Instruction Set Computer (RISC) processor architecture. The goal is to design and simulate a simple, efficient, and modular RISC CPU for educational and experimental purposes.

---


## Authors

- **Dharnesh Bala** (23CS10008)
- **Rohit Ranjeet Satpute** (23CS10060)

---

## Course Information

This project is part of the coursework for the **Computer Organisation Architecture Lab**,  
**IIT Kharagpur**

---