<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="FPGARX" device="LCMXO2-7000HE-4TG144C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="top"/>
        <Source name="NCO.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="test.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="top.v" type="Verilog" type_short="Verilog">
            <Options top_module="top"/>
        </Source>
        <Source name="UartRX.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="impl1/source/SinCos.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="impl1/source/Multiplier.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="Mixer.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="UartTX.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="SinCos.ipx" type="IPX_Module" type_short="IPX" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="Multiplier.ipx" type="IPX_Module" type_short="IPX" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="CIC.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="FPGARX.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="sdc1.fdc" type="Synplify Design Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="FPGARX1.sty"/>
</BaliProject>
