
<html><head><title>Hierarchical Interface Element Optimization</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668895" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Hierarchical Interface Element Optimization" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Interface Elements, Interface Elements," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668895" />
<meta name="NextFile" content="Discipline_Resolution_Optimization.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Integration_between_connectmap_and_ie_Cards.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Hierarchical Interface Element Optimization" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Integration_between_connectmap_and_ie_Cards.html" title="Integration_between_connectmap_and_ie_Cards">Integration_between_connectmap ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Discipline_Resolution_Optimization.html" title="Discipline_Resolution_Optimization">Discipline_Resolution_Optimiza ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Hierarchical Interface Element Optimization</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><strong>Single-Level IE Optimization</strong></p>

<p>Single-level IE Optimization is a process in which the elaborator inserts a single bidirectional interface element (IE) in place of multiple IEs when the following conditions are met:</p>
<ul><li>A verilog net (logic, real, or user-defined type) forced to digital (using<code><span>&#160;</span>$monitor<span>&#160;</span></code>,<code><span>&#160;</span>$display<span>&#160;</span></code>,<code><span>&#160;</span>force<span>&#160;</span></code>, OOMR reference in digital behavioral code, and so on) is connected to more than one analog port at the<span style=""><strong>same hierarchical level</strong>.</span></li></ul><ul><li>Multiple dissimilar IEs exist between the digital net and the analog ports.</li></ul>
<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368230.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.01.png" data-linked-resource-id="475368230" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368230.png" width="640px" /></span></span></p>

<p>In case of analog/digital variable connections, multiple dissimilar IEs are replaced with a single electrical-to-real (E2R) IE that is connected to all the analog ports when:</p>
<ul><li>A real variable is connected to more than one analog port at the&#160;<span style=""><strong>same hierarchical level</strong>.</span></li></ul><ul><li>Multiple dissimilar IEs exist between the variable and the analog ports.</li></ul><p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368231.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.02.png" data-linked-resource-id="475368231" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368231.png" width="640px" /></span></span></p>

<p>In case of nets involving real/logic connections, multiple dissimilar IEs between the logic net and the real or user-defined ports are replaced with a single real-to-logic (R2L) bidirectional IE when:</p>
<ul><li>A verilog net forced to digital (using<code><span>&#160;</span>$monitor<span>&#160;</span></code>,<code><span>&#160;</span>$display<span>&#160;</span></code>,<code><span>&#160;</span>force<span>&#160;</span></code>, OOMR reference in digital behavioral code, and so on) is connected to more than one wreal or user-defined type port at the same hierarchical level.</li></ul><ul><li>Multiple dissimilar IEs exist between the logic net and the real or user-defined ports.</li></ul><p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368232.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.03.png" data-linked-resource-id="475368232" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368232.png" width="640px" /></span></span></p>
<h3 id="HierarchicalInterfaceElementOptimization-HierarchicalOptimization">Hierarchical Optimization</h3>

<p>The interface elements (IEs) that are instantiated at any point on a hierarchical digital net can be combined into one. As a result, all IE-connected nets are collapsed while still maintaining the connection between the analog and digital nets. For this, the following criteria must be met:</p>
<ul><li>For discrete (logic or real) to electrical connections, there must be an electrical port to which all the IEs and electrical nets can be collapsed.</li></ul><ul><li>For real net to logic connections, real nets are collapsed. However, logic nets are not collapsed.</li></ul><ul><li>Multiple R2L or R2E IEs connected to a network of connected real variables and multiple connected real variables in different hierarchical scopes are not collapsed.</li></ul><h4 id="HierarchicalInterfaceElementOptimization-Examples">Examples</h4>
<h4 id="HierarchicalInterfaceElementOptimization-DigitalOverElectricalConnections">Digital Over Electrical Connections</h4>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368217.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.04.png" data-linked-resource-id="475368217" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368217.png" width="640px" /></span></span></p>
<h4 id="HierarchicalInterfaceElementOptimization-DigitalSandwich">Digital Sandwich</h4>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368218.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.05.png" data-linked-resource-id="475368218" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368218.png" width="640px" /></span></span></p>
<h4 id="HierarchicalInterfaceElementOptimization-LogicoverWreal">Logic over Wreal</h4>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368219.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.06.png" data-linked-resource-id="475368219" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368219.png" width="640px" /></span></span></p>
<h4 id="HierarchicalInterfaceElementOptimization-LogicSandwich">Logic Sandwich</h4>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368220.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.07.png" data-linked-resource-id="475368220" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368220.png" width="640px" /></span></span></p>
<h4 id="HierarchicalInterfaceElementOptimization-LogicoverRealVariable">Logic over Real Variable</h4>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368221.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.08.png" data-linked-resource-id="475368221" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368221.png" width="640px" /></span></span></p>
<h4 id="HierarchicalInterfaceElementOptimization-WrealoverElectrical">Wreal over Electrical</h4>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368222.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.09.png" data-linked-resource-id="475368222" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368222.png" width="640px" /></span></span></p>
<h4 id="HierarchicalInterfaceElementOptimization-WrealElectricalSandwich">Wreal Electrical Sandwich</h4>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368223.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.10.png" data-linked-resource-id="475368223" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368223.png" width="640px" /></span></span></p>
<h3 id="HierarchicalInterfaceElementOptimization-InterfaceElementOptimizationbetweenDissimilarNets">Interface Element Optimization between Dissimilar Nets</h3>

<p>In Interface Element (IE) optimization between dissimilar nets, the elaborator inserts a bidirectional IE to collapse the electrical signal onto the real just like two electrical signals are collapsed in normal IE optimization. The structure of the resultant optimization depends on the following:</p>
<ul><li>The type of connect modules in the original configuration</li></ul><ul><li>The type of objects (variables or nets) connected</li></ul><h4 id="HierarchicalInterfaceElementOptimization-Examples.1">Examples</h4>
<h4 id="HierarchicalInterfaceElementOptimization-SimpleE-L-Rconnection">Simple E-L-R connection</h4>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368224.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.11.png" data-linked-resource-id="475368224" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368224.png" width="640px" /></span></span></p>
<h4 id="HierarchicalInterfaceElementOptimization-E-L-RwithBidirectionalRLConnection">E-L-R with Bidirectional RL Connection</h4>

<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368225.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.12.png" data-linked-resource-id="475368225" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368225.png" width="640px" /></span></span></p>
<h4 id="HierarchicalInterfaceElementOptimization-E-L-RealVariable">E-L-Real Variable</h4>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368226.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.13.png" data-linked-resource-id="475368226" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368226.png" width="640px" /></span></span></p>
<h4 id="HierarchicalInterfaceElementOptimization-R-L-EwithBidirectionalConnection">R-L-E with Bidirectional Connection</h4>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368227.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.14.png" data-linked-resource-id="475368227" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368227.png" width="640px" /></span></span></p>
<h4 id="HierarchicalInterfaceElementOptimization-RealVariable-L-EConnection">Real Variable-L-E Connection</h4>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368228.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.15.png" data-linked-resource-id="475368228" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368228.png" width="640px" /></span></span></p>
<h4 id="HierarchicalInterfaceElementOptimization-MultipleInterfaceElements">Multiple Interface Elements</h4>

<p>Multiple interface elements of the same type will be collapsed together during optimization, as shown below.</p>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368216/475368229.png" data-linked-resource-container-id="475368216" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="amsdControlBlock.09.1.16.png" data-linked-resource-id="475368229" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368216/475368229.png" width="640px" /></span></span></p>

<p>Hierarchical IE optimization is enabled by default.<span style="font-family: SFMono-Medium , SF Mono , Segoe UI Mono , Roboto Mono , Ubuntu Mono , Menlo , Courier , monospace;">&#160;</span><span style="letter-spacing: 0.0px;">Hierarchical IE optimization is supported in the AMS-CPF flow. Currently, IE optimization is applied on nets only if the drivers/loads of the nets are associated with the same power domain.</span></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>According to the purpose of accuracy improvement, IE optimization does not occur for the following cases:</p>
<ul><li>Electrical net over logic ports</li></ul><ul><li>Real variable over logic ports</li></ul><ul><li>Real variable over electrical ports</li></ul></div>
</div>

<p>You can use the<span>&#160;</span><code>-ieinfo xmelab/xrun</code><span>&#160;</span>option to generate a report that contains the connect module information used in the design.</p>
<h4 id="HierarchicalInterfaceElementOptimization-RelatedTopics">Related Topics</h4>
<ul><li><a href="Discipline_Resolution_Optimization.html">Discipline Resolution Optimization</a></li><li><a href="Xcelium_Mixed_Signal__Co-Simulation_Functionalities.html">Xcelium Mixed Signal: Co-Simulation Functionalities</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Integration_between_connectmap_and_ie_Cards.html" id="prev" title="Integration_between_connectmap_and_ie_Cards">Integration_between_connectmap ...</a></em></b><b><em><a href="Discipline_Resolution_Optimization.html" id="nex" title="Discipline_Resolution_Optimization">Discipline_Resolution_Optimiza ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>