<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/radiant_proj/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file D:/APPS/lscc/radiant/1.0/cae_library/synthesis/verilog/iCE40UP.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/glue_logic/jpeg_data_to_spi.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/glue_logic/jpeg_data_writer.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/glue_logic/sc_fifo.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/glue_logic/yuyv_to_yuv.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/jpeg_enc/jpeg_enc.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/jpeg_enc/jpeg_enc_dct.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/jpeg_enc/jpeg_enc_mem.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/I2C_Interface.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/OV7670_Controller.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/OV7670_Registers.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/spi_slave.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/top.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/up_spram.v
(VERI-1482) Analyzing Verilog file E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/glue_logic/sc_fifo_32.v
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/top.v(23,8-23,11) (VERI-1018) compiling module top
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/top.v(23,1-424,10) (VERI-9000) elaborating module 'top'
INFO - D:/APPS/lscc/radiant/1.0/cae_library/synthesis/verilog/iCE40UP.v(756,1-761,10) (VERI-9000) elaborating module 'HSOSC_uniq_1'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/up_spram.v(25,1-155,10) (VERI-9000) elaborating module 'up_spram_uniq_1'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/OV7670_Controller.v(18,1-66,10) (VERI-9000) elaborating module 'OV7670_Controller_uniq_1'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/glue_logic/yuyv_to_yuv.v(7,1-426,10) (VERI-9000) elaborating module 'yuyv_to_yuv_uniq_1'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/jpeg_enc/jpeg_enc.v(8,1-1108,10) (VERI-9000) elaborating module 'jpeg_enc_uniq_1'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/glue_logic/jpeg_data_writer.v(7,1-161,10) (VERI-9000) elaborating module 'jpeg_data_writer_uniq_1'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/glue_logic/sc_fifo_32.v(3,1-127,10) (VERI-9000) elaborating module 'sc_fifo_32_uniq_1'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/glue_logic/jpeg_data_to_spi.v(7,1-294,10) (VERI-9000) elaborating module 'jpeg_data_to_spi_uniq_1'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/spi_slave.v(23,1-188,10) (VERI-9000) elaborating module 'spi_slave_uniq_1'
INFO - D:/APPS/lscc/radiant/1.0/cae_library/synthesis/verilog/iCE40UP.v(742,1-753,10) (VERI-9000) elaborating module 'SP256K_uniq_1'
INFO - D:/APPS/lscc/radiant/1.0/cae_library/synthesis/verilog/iCE40UP.v(742,1-753,10) (VERI-9000) elaborating module 'SP256K_uniq_2'
INFO - D:/APPS/lscc/radiant/1.0/cae_library/synthesis/verilog/iCE40UP.v(742,1-753,10) (VERI-9000) elaborating module 'SP256K_uniq_3'
INFO - D:/APPS/lscc/radiant/1.0/cae_library/synthesis/verilog/iCE40UP.v(742,1-753,10) (VERI-9000) elaborating module 'SP256K_uniq_4'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/OV7670_Registers.v(14,1-147,10) (VERI-9000) elaborating module 'OV7670_Registers_uniq_1'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/ov7670_esp32/I2C_Interface.v(14,1-171,10) (VERI-9000) elaborating module 'I2C_Interface_uniq_1'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/glue_logic/sc_fifo.v(3,1-127,10) (VERI-9000) elaborating module 'sc_fifo_uniq_1'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/jpeg_enc/jpeg_enc_mem.v(1,1-207,10) (VERI-9000) elaborating module 'jpeg_enc_mem_uniq_1'
INFO - E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/syn/jpeg_enc_ov7670_esp32/src/jpeg_enc/jpeg_enc_dct.v(2,1-433,10) (VERI-9000) elaborating module 'jpeg_enc_dct_uniq_1'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>