#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564f4689e410 .scope module, "rv32ima_soc_tb" "rv32ima_soc_tb" 2 1;
 .timescale 0 0;
v0x564f46905bd0_0 .var "CLOCK_50", 0 0;
v0x564f46905c70_0 .var "rst", 0 0;
S_0x564f4689e590 .scope module, "rv32ima_top0" "rv32ima_soc_top" 2 23, 3 1 0, S_0x564f4689e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x564f469057c0_0 .net "clk", 0 0, v0x564f46905bd0_0;  1 drivers
v0x564f46905880_0 .net "inst", 31 0, v0x564f468dc260_0;  1 drivers
v0x564f46905940_0 .net "inst_addr", 31 0, L_0x564f46905d30;  1 drivers
v0x564f469059e0_0 .net "rom_ce", 0 0, v0x564f469017d0_0;  1 drivers
v0x564f46905a80_0 .net "rst", 0 0, v0x564f46905c70_0;  1 drivers
S_0x564f468a1720 .scope module, "rom0" "rom" 3 17, 4 1 0, S_0x564f4689e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /OUTPUT 32 "inst_o"
v0x564f468d3750_0 .net "addr_i", 31 0, L_0x564f46905d30;  alias, 1 drivers
v0x564f468598e0_0 .net "ce_i", 0 0, v0x564f469017d0_0;  alias, 1 drivers
v0x564f4686f330 .array "inst_mem", 63 0, 31 0;
v0x564f468dc260_0 .var "inst_o", 31 0;
v0x564f4686f330_0 .array/port v0x564f4686f330, 0;
v0x564f4686f330_1 .array/port v0x564f4686f330, 1;
E_0x564f4689ad20/0 .event edge, v0x564f468598e0_0, v0x564f468d3750_0, v0x564f4686f330_0, v0x564f4686f330_1;
v0x564f4686f330_2 .array/port v0x564f4686f330, 2;
v0x564f4686f330_3 .array/port v0x564f4686f330, 3;
v0x564f4686f330_4 .array/port v0x564f4686f330, 4;
v0x564f4686f330_5 .array/port v0x564f4686f330, 5;
E_0x564f4689ad20/1 .event edge, v0x564f4686f330_2, v0x564f4686f330_3, v0x564f4686f330_4, v0x564f4686f330_5;
v0x564f4686f330_6 .array/port v0x564f4686f330, 6;
v0x564f4686f330_7 .array/port v0x564f4686f330, 7;
v0x564f4686f330_8 .array/port v0x564f4686f330, 8;
v0x564f4686f330_9 .array/port v0x564f4686f330, 9;
E_0x564f4689ad20/2 .event edge, v0x564f4686f330_6, v0x564f4686f330_7, v0x564f4686f330_8, v0x564f4686f330_9;
v0x564f4686f330_10 .array/port v0x564f4686f330, 10;
v0x564f4686f330_11 .array/port v0x564f4686f330, 11;
v0x564f4686f330_12 .array/port v0x564f4686f330, 12;
v0x564f4686f330_13 .array/port v0x564f4686f330, 13;
E_0x564f4689ad20/3 .event edge, v0x564f4686f330_10, v0x564f4686f330_11, v0x564f4686f330_12, v0x564f4686f330_13;
v0x564f4686f330_14 .array/port v0x564f4686f330, 14;
v0x564f4686f330_15 .array/port v0x564f4686f330, 15;
v0x564f4686f330_16 .array/port v0x564f4686f330, 16;
v0x564f4686f330_17 .array/port v0x564f4686f330, 17;
E_0x564f4689ad20/4 .event edge, v0x564f4686f330_14, v0x564f4686f330_15, v0x564f4686f330_16, v0x564f4686f330_17;
v0x564f4686f330_18 .array/port v0x564f4686f330, 18;
v0x564f4686f330_19 .array/port v0x564f4686f330, 19;
v0x564f4686f330_20 .array/port v0x564f4686f330, 20;
v0x564f4686f330_21 .array/port v0x564f4686f330, 21;
E_0x564f4689ad20/5 .event edge, v0x564f4686f330_18, v0x564f4686f330_19, v0x564f4686f330_20, v0x564f4686f330_21;
v0x564f4686f330_22 .array/port v0x564f4686f330, 22;
v0x564f4686f330_23 .array/port v0x564f4686f330, 23;
v0x564f4686f330_24 .array/port v0x564f4686f330, 24;
v0x564f4686f330_25 .array/port v0x564f4686f330, 25;
E_0x564f4689ad20/6 .event edge, v0x564f4686f330_22, v0x564f4686f330_23, v0x564f4686f330_24, v0x564f4686f330_25;
v0x564f4686f330_26 .array/port v0x564f4686f330, 26;
v0x564f4686f330_27 .array/port v0x564f4686f330, 27;
v0x564f4686f330_28 .array/port v0x564f4686f330, 28;
v0x564f4686f330_29 .array/port v0x564f4686f330, 29;
E_0x564f4689ad20/7 .event edge, v0x564f4686f330_26, v0x564f4686f330_27, v0x564f4686f330_28, v0x564f4686f330_29;
v0x564f4686f330_30 .array/port v0x564f4686f330, 30;
v0x564f4686f330_31 .array/port v0x564f4686f330, 31;
v0x564f4686f330_32 .array/port v0x564f4686f330, 32;
v0x564f4686f330_33 .array/port v0x564f4686f330, 33;
E_0x564f4689ad20/8 .event edge, v0x564f4686f330_30, v0x564f4686f330_31, v0x564f4686f330_32, v0x564f4686f330_33;
v0x564f4686f330_34 .array/port v0x564f4686f330, 34;
v0x564f4686f330_35 .array/port v0x564f4686f330, 35;
v0x564f4686f330_36 .array/port v0x564f4686f330, 36;
v0x564f4686f330_37 .array/port v0x564f4686f330, 37;
E_0x564f4689ad20/9 .event edge, v0x564f4686f330_34, v0x564f4686f330_35, v0x564f4686f330_36, v0x564f4686f330_37;
v0x564f4686f330_38 .array/port v0x564f4686f330, 38;
v0x564f4686f330_39 .array/port v0x564f4686f330, 39;
v0x564f4686f330_40 .array/port v0x564f4686f330, 40;
v0x564f4686f330_41 .array/port v0x564f4686f330, 41;
E_0x564f4689ad20/10 .event edge, v0x564f4686f330_38, v0x564f4686f330_39, v0x564f4686f330_40, v0x564f4686f330_41;
v0x564f4686f330_42 .array/port v0x564f4686f330, 42;
v0x564f4686f330_43 .array/port v0x564f4686f330, 43;
v0x564f4686f330_44 .array/port v0x564f4686f330, 44;
v0x564f4686f330_45 .array/port v0x564f4686f330, 45;
E_0x564f4689ad20/11 .event edge, v0x564f4686f330_42, v0x564f4686f330_43, v0x564f4686f330_44, v0x564f4686f330_45;
v0x564f4686f330_46 .array/port v0x564f4686f330, 46;
v0x564f4686f330_47 .array/port v0x564f4686f330, 47;
v0x564f4686f330_48 .array/port v0x564f4686f330, 48;
v0x564f4686f330_49 .array/port v0x564f4686f330, 49;
E_0x564f4689ad20/12 .event edge, v0x564f4686f330_46, v0x564f4686f330_47, v0x564f4686f330_48, v0x564f4686f330_49;
v0x564f4686f330_50 .array/port v0x564f4686f330, 50;
v0x564f4686f330_51 .array/port v0x564f4686f330, 51;
v0x564f4686f330_52 .array/port v0x564f4686f330, 52;
v0x564f4686f330_53 .array/port v0x564f4686f330, 53;
E_0x564f4689ad20/13 .event edge, v0x564f4686f330_50, v0x564f4686f330_51, v0x564f4686f330_52, v0x564f4686f330_53;
v0x564f4686f330_54 .array/port v0x564f4686f330, 54;
v0x564f4686f330_55 .array/port v0x564f4686f330, 55;
v0x564f4686f330_56 .array/port v0x564f4686f330, 56;
v0x564f4686f330_57 .array/port v0x564f4686f330, 57;
E_0x564f4689ad20/14 .event edge, v0x564f4686f330_54, v0x564f4686f330_55, v0x564f4686f330_56, v0x564f4686f330_57;
v0x564f4686f330_58 .array/port v0x564f4686f330, 58;
v0x564f4686f330_59 .array/port v0x564f4686f330, 59;
v0x564f4686f330_60 .array/port v0x564f4686f330, 60;
v0x564f4686f330_61 .array/port v0x564f4686f330, 61;
E_0x564f4689ad20/15 .event edge, v0x564f4686f330_58, v0x564f4686f330_59, v0x564f4686f330_60, v0x564f4686f330_61;
v0x564f4686f330_62 .array/port v0x564f4686f330, 62;
v0x564f4686f330_63 .array/port v0x564f4686f330, 63;
E_0x564f4689ad20/16 .event edge, v0x564f4686f330_62, v0x564f4686f330_63;
E_0x564f4689ad20 .event/or E_0x564f4689ad20/0, E_0x564f4689ad20/1, E_0x564f4689ad20/2, E_0x564f4689ad20/3, E_0x564f4689ad20/4, E_0x564f4689ad20/5, E_0x564f4689ad20/6, E_0x564f4689ad20/7, E_0x564f4689ad20/8, E_0x564f4689ad20/9, E_0x564f4689ad20/10, E_0x564f4689ad20/11, E_0x564f4689ad20/12, E_0x564f4689ad20/13, E_0x564f4689ad20/14, E_0x564f4689ad20/15, E_0x564f4689ad20/16;
S_0x564f468fbd10 .scope module, "rv32IMAcore0" "rv32IMACore" 3 9, 5 3 0, S_0x564f4689e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /INPUT 32 "rom_data_i"
    .port_info 3 /OUTPUT 32 "rom_addr_o"
    .port_info 4 /OUTPUT 1 "rom_ce_o"
L_0x564f46905d30 .functor BUFZ 32, v0x564f469019f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564f46903290_0 .net "clk_i", 0 0, v0x564f46905bd0_0;  alias, 1 drivers
v0x564f46903350_0 .net "exe_aluOp_i", 7 0, v0x564f468fef60_0;  1 drivers
v0x564f46903410_0 .net "exe_op1_i", 31 0, v0x564f468ff1d0_0;  1 drivers
v0x564f46903500_0 .net "exe_op2_i", 31 0, v0x564f468ff390_0;  1 drivers
v0x564f46903610_0 .net "exe_reg_waddr_i", 4 0, v0x564f468ff530_0;  1 drivers
v0x564f46903770_0 .net "exe_reg_waddr_o", 4 0, v0x564f468fc470_0;  1 drivers
v0x564f46903880_0 .net "exe_reg_wdata_o", 31 0, v0x564f468fc5a0_0;  1 drivers
v0x564f46903990_0 .net "exe_reg_we_i", 0 0, v0x564f468ff6d0_0;  1 drivers
v0x564f46903a80_0 .net "exe_reg_we_o", 0 0, v0x564f468fc740_0;  1 drivers
v0x564f46903b20_0 .net "id_aluOp_o", 7 0, v0x564f468fd7e0_0;  1 drivers
v0x564f46903c30_0 .net "id_inst_addr_i", 31 0, v0x564f468ffd60_0;  1 drivers
v0x564f46903d40_0 .net "id_inst_i", 31 0, v0x564f468fff00_0;  1 drivers
v0x564f46903e50_0 .net "id_op1_o", 31 0, v0x564f468fdcc0_0;  1 drivers
v0x564f46903f60_0 .net "id_op2_o", 31 0, v0x564f468fdda0_0;  1 drivers
v0x564f46904070_0 .net "id_reg_waddr_o", 4 0, v0x564f468fe540_0;  1 drivers
v0x564f46904180_0 .net "id_reg_we_o", 0 0, v0x564f468fe620_0;  1 drivers
v0x564f46904270_0 .net "mem_reg_waddr_i", 4 0, v0x564f468fce60_0;  1 drivers
v0x564f46904490_0 .net "mem_reg_waddr_o", 4 0, v0x564f469005b0_0;  1 drivers
v0x564f469045a0_0 .net "mem_reg_wdata_i", 31 0, v0x564f468fcfc0_0;  1 drivers
v0x564f469046b0_0 .net "mem_reg_wdata_o", 31 0, v0x564f46900770_0;  1 drivers
v0x564f469047c0_0 .net "mem_reg_we_i", 0 0, v0x564f468fd170_0;  1 drivers
v0x564f469048b0_0 .net "mem_reg_we_o", 0 0, v0x564f46900920_0;  1 drivers
v0x564f469049a0_0 .net "pc", 31 0, v0x564f469019f0_0;  1 drivers
v0x564f46904a60_0 .net "reg1_addr", 4 0, v0x564f468fe040_0;  1 drivers
v0x564f46904b50_0 .net "reg1_data", 31 0, v0x564f46902420_0;  1 drivers
v0x564f46904c60_0 .net "reg1_re", 0 0, v0x564f468fe200_0;  1 drivers
v0x564f46904d50_0 .net "reg2_addr", 4 0, v0x564f468fe2c0_0;  1 drivers
v0x564f46904e60_0 .net "reg2_data", 31 0, v0x564f469024c0_0;  1 drivers
v0x564f46904f70_0 .net "reg2_re", 0 0, v0x564f468fe480_0;  1 drivers
v0x564f46905060_0 .net "rom_addr_o", 31 0, L_0x564f46905d30;  alias, 1 drivers
v0x564f46905170_0 .net "rom_ce_o", 0 0, v0x564f469017d0_0;  alias, 1 drivers
v0x564f46905260_0 .net "rom_data_i", 31 0, v0x564f468dc260_0;  alias, 1 drivers
v0x564f46905370_0 .net "rst_i", 0 0, v0x564f46905c70_0;  alias, 1 drivers
v0x564f46905410_0 .net "wb_reg_waddr", 4 0, v0x564f46901020_0;  1 drivers
v0x564f46905520_0 .net "wb_reg_wdata", 31 0, v0x564f469011e0_0;  1 drivers
v0x564f46905630_0 .net "wb_reg_we", 0 0, v0x564f46901390_0;  1 drivers
S_0x564f468fbee0 .scope module, "exe0" "exe" 5 130, 6 1 0, S_0x564f468fbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 32 "op1_i"
    .port_info 2 /INPUT 32 "op2_i"
    .port_info 3 /INPUT 1 "reg_we_i"
    .port_info 4 /INPUT 5 "reg_waddr_i"
    .port_info 5 /INPUT 8 "aluOp_i"
    .port_info 6 /OUTPUT 5 "reg_waddr_o"
    .port_info 7 /OUTPUT 1 "reg_we_o"
    .port_info 8 /OUTPUT 32 "reg_wdata_o"
v0x564f468ccdf0_0 .net "aluOp_i", 7 0, v0x564f468fef60_0;  alias, 1 drivers
v0x564f468d8a70_0 .net "op1_i", 31 0, v0x564f468ff1d0_0;  alias, 1 drivers
v0x564f468fc2d0_0 .net "op2_i", 31 0, v0x564f468ff390_0;  alias, 1 drivers
v0x564f468fc390_0 .net "reg_waddr_i", 4 0, v0x564f468ff530_0;  alias, 1 drivers
v0x564f468fc470_0 .var "reg_waddr_o", 4 0;
v0x564f468fc5a0_0 .var "reg_wdata_o", 31 0;
v0x564f468fc680_0 .net "reg_we_i", 0 0, v0x564f468ff6d0_0;  alias, 1 drivers
v0x564f468fc740_0 .var "reg_we_o", 0 0;
v0x564f468fc800_0 .net "rst_i", 0 0, v0x564f46905c70_0;  alias, 1 drivers
E_0x564f4689bbd0/0 .event edge, v0x564f468fc800_0, v0x564f468ccdf0_0, v0x564f468fc390_0, v0x564f468d8a70_0;
E_0x564f4689bbd0/1 .event edge, v0x564f468fc2d0_0;
E_0x564f4689bbd0 .event/or E_0x564f4689bbd0/0, E_0x564f4689bbd0/1;
S_0x564f468fc9e0 .scope module, "exe_mem0" "exe_mem" 5 143, 7 1 0, S_0x564f468fbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /INPUT 5 "reg_waddr_i"
    .port_info 3 /INPUT 1 "reg_we_i"
    .port_info 4 /INPUT 32 "reg_wdata_i"
    .port_info 5 /OUTPUT 5 "reg_waddr_o"
    .port_info 6 /OUTPUT 1 "reg_we_o"
    .port_info 7 /OUTPUT 32 "reg_wdata_o"
v0x564f468fccc0_0 .net "clk_i", 0 0, v0x564f46905bd0_0;  alias, 1 drivers
v0x564f468fcda0_0 .net "reg_waddr_i", 4 0, v0x564f468fc470_0;  alias, 1 drivers
v0x564f468fce60_0 .var "reg_waddr_o", 4 0;
v0x564f468fcf00_0 .net "reg_wdata_i", 31 0, v0x564f468fc5a0_0;  alias, 1 drivers
v0x564f468fcfc0_0 .var "reg_wdata_o", 31 0;
v0x564f468fd0d0_0 .net "reg_we_i", 0 0, v0x564f468fc740_0;  alias, 1 drivers
v0x564f468fd170_0 .var "reg_we_o", 0 0;
v0x564f468fd210_0 .net "rst_i", 0 0, v0x564f46905c70_0;  alias, 1 drivers
E_0x564f4689a350 .event posedge, v0x564f468fccc0_0;
S_0x564f468fd410 .scope module, "id0" "id" 5 80, 8 1 0, S_0x564f468fbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 32 "inst_addr_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 32 "reg1_rdata_i"
    .port_info 4 /INPUT 32 "reg2_rdata_i"
    .port_info 5 /OUTPUT 5 "reg1_raddr_o"
    .port_info 6 /OUTPUT 5 "reg2_raddr_o"
    .port_info 7 /OUTPUT 1 "reg1_re_o"
    .port_info 8 /OUTPUT 1 "reg2_re_o"
    .port_info 9 /OUTPUT 8 "aluOp_o"
    .port_info 10 /OUTPUT 32 "op1_o"
    .port_info 11 /OUTPUT 32 "op2_o"
    .port_info 12 /OUTPUT 1 "reg_we_o"
    .port_info 13 /OUTPUT 5 "reg_waddr_o"
v0x564f468fd7e0_0 .var "aluOp_o", 7 0;
v0x564f468fd8e0_0 .net "funct3", 2 0, L_0x564f46905e60;  1 drivers
v0x564f468fd9c0_0 .net "funct7", 6 0, L_0x564f46905f00;  1 drivers
v0x564f468fdab0_0 .net "inst_addr_i", 31 0, v0x564f468ffd60_0;  alias, 1 drivers
v0x564f468fdb90_0 .net "inst_i", 31 0, v0x564f468fff00_0;  alias, 1 drivers
v0x564f468fdcc0_0 .var "op1_o", 31 0;
v0x564f468fdda0_0 .var "op2_o", 31 0;
v0x564f468fde80_0 .net "opcode", 6 0, L_0x564f46905dc0;  1 drivers
v0x564f468fdf60_0 .net "rd", 4 0, L_0x564f46905fa0;  1 drivers
v0x564f468fe040_0 .var "reg1_raddr_o", 4 0;
v0x564f468fe120_0 .net "reg1_rdata_i", 31 0, v0x564f46902420_0;  alias, 1 drivers
v0x564f468fe200_0 .var "reg1_re_o", 0 0;
v0x564f468fe2c0_0 .var "reg2_raddr_o", 4 0;
v0x564f468fe3a0_0 .net "reg2_rdata_i", 31 0, v0x564f469024c0_0;  alias, 1 drivers
v0x564f468fe480_0 .var "reg2_re_o", 0 0;
v0x564f468fe540_0 .var "reg_waddr_o", 4 0;
v0x564f468fe620_0 .var "reg_we_o", 0 0;
v0x564f468fe6e0_0 .net "rs1", 4 0, L_0x564f46906040;  1 drivers
v0x564f468fe7c0_0 .net "rs2", 4 0, L_0x564f469060e0;  1 drivers
v0x564f468fe8a0_0 .net "rst_i", 0 0, v0x564f46905c70_0;  alias, 1 drivers
E_0x564f468e0c10/0 .event edge, v0x564f468fc800_0, v0x564f468fde80_0, v0x564f468fd8e0_0, v0x564f468fdf60_0;
E_0x564f468e0c10/1 .event edge, v0x564f468fe6e0_0, v0x564f468fe120_0, v0x564f468fdb90_0;
E_0x564f468e0c10 .event/or E_0x564f468e0c10/0, E_0x564f468e0c10/1;
L_0x564f46905dc0 .part v0x564f468fff00_0, 0, 7;
L_0x564f46905e60 .part v0x564f468fff00_0, 12, 3;
L_0x564f46905f00 .part v0x564f468fff00_0, 25, 7;
L_0x564f46905fa0 .part v0x564f468fff00_0, 7, 5;
L_0x564f46906040 .part v0x564f468fff00_0, 15, 5;
L_0x564f469060e0 .part v0x564f468fff00_0, 20, 5;
S_0x564f468feb80 .scope module, "id_exe0" "id_exe" 5 115, 9 1 0, S_0x564f468fbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /INPUT 32 "op1_i"
    .port_info 3 /INPUT 32 "op2_i"
    .port_info 4 /INPUT 1 "reg_we_i"
    .port_info 5 /INPUT 5 "reg_waddr_i"
    .port_info 6 /INPUT 8 "aluOp_i"
    .port_info 7 /OUTPUT 32 "op1_o"
    .port_info 8 /OUTPUT 32 "op2_o"
    .port_info 9 /OUTPUT 1 "reg_we_o"
    .port_info 10 /OUTPUT 5 "reg_waddr_o"
    .port_info 11 /OUTPUT 8 "aluOp_o"
v0x564f468fee80_0 .net "aluOp_i", 7 0, v0x564f468fd7e0_0;  alias, 1 drivers
v0x564f468fef60_0 .var "aluOp_o", 7 0;
v0x564f468ff000_0 .net "clk_i", 0 0, v0x564f46905bd0_0;  alias, 1 drivers
v0x564f468ff100_0 .net "op1_i", 31 0, v0x564f468fdcc0_0;  alias, 1 drivers
v0x564f468ff1d0_0 .var "op1_o", 31 0;
v0x564f468ff2c0_0 .net "op2_i", 31 0, v0x564f468fdda0_0;  alias, 1 drivers
v0x564f468ff390_0 .var "op2_o", 31 0;
v0x564f468ff460_0 .net "reg_waddr_i", 4 0, v0x564f468fe540_0;  alias, 1 drivers
v0x564f468ff530_0 .var "reg_waddr_o", 4 0;
v0x564f468ff600_0 .net "reg_we_i", 0 0, v0x564f468fe620_0;  alias, 1 drivers
v0x564f468ff6d0_0 .var "reg_we_o", 0 0;
v0x564f468ff7a0_0 .net "rst_i", 0 0, v0x564f46905c70_0;  alias, 1 drivers
S_0x564f468ff920 .scope module, "if_id0" "if_id" 5 71, 10 6 0, S_0x564f468fbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "inst_addr_i"
    .port_info 3 /INPUT 32 "inst_i"
    .port_info 4 /OUTPUT 32 "inst_addr_o"
    .port_info 5 /OUTPUT 32 "inst_o"
v0x564f468ffb90_0 .net "clk_i", 0 0, v0x564f46905bd0_0;  alias, 1 drivers
v0x564f468ffca0_0 .net "inst_addr_i", 31 0, L_0x564f46905d30;  alias, 1 drivers
v0x564f468ffd60_0 .var "inst_addr_o", 31 0;
v0x564f468ffe30_0 .net "inst_i", 31 0, v0x564f468dc260_0;  alias, 1 drivers
v0x564f468fff00_0 .var "inst_o", 31 0;
v0x564f468ffff0_0 .net "rst_i", 0 0, v0x564f46905c70_0;  alias, 1 drivers
S_0x564f469001e0 .scope module, "mem0" "mem" 5 158, 11 5 0, S_0x564f468fbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 5 "reg_waddr_i"
    .port_info 2 /INPUT 1 "reg_we_i"
    .port_info 3 /INPUT 32 "reg_wdata_i"
    .port_info 4 /OUTPUT 5 "reg_waddr_o"
    .port_info 5 /OUTPUT 1 "reg_we_o"
    .port_info 6 /OUTPUT 32 "reg_wdata_o"
v0x564f469004a0_0 .net "reg_waddr_i", 4 0, v0x564f468fce60_0;  alias, 1 drivers
v0x564f469005b0_0 .var "reg_waddr_o", 4 0;
v0x564f46900670_0 .net "reg_wdata_i", 31 0, v0x564f468fcfc0_0;  alias, 1 drivers
v0x564f46900770_0 .var "reg_wdata_o", 31 0;
v0x564f46900830_0 .net "reg_we_i", 0 0, v0x564f468fd170_0;  alias, 1 drivers
v0x564f46900920_0 .var "reg_we_o", 0 0;
v0x564f469009c0_0 .net "rst_i", 0 0, v0x564f46905c70_0;  alias, 1 drivers
E_0x564f46900410 .event edge, v0x564f468fc800_0, v0x564f468fce60_0, v0x564f468fd170_0, v0x564f468fcfc0_0;
S_0x564f46900b80 .scope module, "mem_wb0" "mem_wb" 5 170, 12 1 0, S_0x564f468fbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /INPUT 5 "reg_waddr_i"
    .port_info 3 /INPUT 1 "reg_we_i"
    .port_info 4 /INPUT 32 "reg_wdata_i"
    .port_info 5 /OUTPUT 5 "reg_waddr_o"
    .port_info 6 /OUTPUT 1 "reg_we_o"
    .port_info 7 /OUTPUT 32 "reg_wdata_o"
v0x564f46900e70_0 .net "clk_i", 0 0, v0x564f46905bd0_0;  alias, 1 drivers
v0x564f46900f30_0 .net "reg_waddr_i", 4 0, v0x564f469005b0_0;  alias, 1 drivers
v0x564f46901020_0 .var "reg_waddr_o", 4 0;
v0x564f469010f0_0 .net "reg_wdata_i", 31 0, v0x564f46900770_0;  alias, 1 drivers
v0x564f469011e0_0 .var "reg_wdata_o", 31 0;
v0x564f469012f0_0 .net "reg_we_i", 0 0, v0x564f46900920_0;  alias, 1 drivers
v0x564f46901390_0 .var "reg_we_o", 0 0;
v0x564f46901430_0 .net "rst_i", 0 0, v0x564f46905c70_0;  alias, 1 drivers
S_0x564f46901620 .scope module, "pc_reg0" "pc_reg" 5 63, 13 5 0, S_0x564f468fbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /OUTPUT 32 "pc_o"
    .port_info 3 /OUTPUT 1 "ce_o"
v0x564f469017d0_0 .var "ce_o", 0 0;
v0x564f469018c0_0 .net "clk_i", 0 0, v0x564f46905bd0_0;  alias, 1 drivers
v0x564f469019f0_0 .var "pc_o", 31 0;
v0x564f46901ac0_0 .net "rst_i", 0 0, v0x564f46905c70_0;  alias, 1 drivers
S_0x564f46901c10 .scope module, "regfile0" "regfile" 5 100, 14 1 0, S_0x564f468fbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "we_i"
    .port_info 3 /INPUT 5 "waddr_i"
    .port_info 4 /INPUT 32 "wdata_i"
    .port_info 5 /INPUT 1 "re1_i"
    .port_info 6 /INPUT 5 "raddr1_i"
    .port_info 7 /INPUT 1 "re2_i"
    .port_info 8 /INPUT 5 "raddr2_i"
    .port_info 9 /OUTPUT 32 "rdata1_o"
    .port_info 10 /OUTPUT 32 "rdata2_o"
v0x564f469020e0_0 .net "clk_i", 0 0, v0x564f46905bd0_0;  alias, 1 drivers
v0x564f469021a0_0 .var/i "i", 31 0;
v0x564f46902280_0 .net "raddr1_i", 4 0, v0x564f468fe040_0;  alias, 1 drivers
v0x564f46902350_0 .net "raddr2_i", 4 0, v0x564f468fe2c0_0;  alias, 1 drivers
v0x564f46902420_0 .var "rdata1_o", 31 0;
v0x564f469024c0_0 .var "rdata2_o", 31 0;
v0x564f46902590_0 .net "re1_i", 0 0, v0x564f468fe200_0;  alias, 1 drivers
v0x564f46902660_0 .net "re2_i", 0 0, v0x564f468fe480_0;  alias, 1 drivers
v0x564f46902730 .array "regs", 0 31, 31 0;
v0x564f46902d30_0 .net "rst_i", 0 0, v0x564f46905c70_0;  alias, 1 drivers
v0x564f46902ee0_0 .net "waddr_i", 4 0, v0x564f46901020_0;  alias, 1 drivers
v0x564f46902fd0_0 .net "wdata_i", 31 0, v0x564f469011e0_0;  alias, 1 drivers
v0x564f469030a0_0 .net "we_i", 0 0, v0x564f46901390_0;  alias, 1 drivers
E_0x564f468e0c90/0 .event edge, v0x564f468fe2c0_0, v0x564f46901020_0, v0x564f46901390_0, v0x564f468fe480_0;
v0x564f46902730_0 .array/port v0x564f46902730, 0;
v0x564f46902730_1 .array/port v0x564f46902730, 1;
v0x564f46902730_2 .array/port v0x564f46902730, 2;
E_0x564f468e0c90/1 .event edge, v0x564f469011e0_0, v0x564f46902730_0, v0x564f46902730_1, v0x564f46902730_2;
v0x564f46902730_3 .array/port v0x564f46902730, 3;
v0x564f46902730_4 .array/port v0x564f46902730, 4;
v0x564f46902730_5 .array/port v0x564f46902730, 5;
v0x564f46902730_6 .array/port v0x564f46902730, 6;
E_0x564f468e0c90/2 .event edge, v0x564f46902730_3, v0x564f46902730_4, v0x564f46902730_5, v0x564f46902730_6;
v0x564f46902730_7 .array/port v0x564f46902730, 7;
v0x564f46902730_8 .array/port v0x564f46902730, 8;
v0x564f46902730_9 .array/port v0x564f46902730, 9;
v0x564f46902730_10 .array/port v0x564f46902730, 10;
E_0x564f468e0c90/3 .event edge, v0x564f46902730_7, v0x564f46902730_8, v0x564f46902730_9, v0x564f46902730_10;
v0x564f46902730_11 .array/port v0x564f46902730, 11;
v0x564f46902730_12 .array/port v0x564f46902730, 12;
v0x564f46902730_13 .array/port v0x564f46902730, 13;
v0x564f46902730_14 .array/port v0x564f46902730, 14;
E_0x564f468e0c90/4 .event edge, v0x564f46902730_11, v0x564f46902730_12, v0x564f46902730_13, v0x564f46902730_14;
v0x564f46902730_15 .array/port v0x564f46902730, 15;
v0x564f46902730_16 .array/port v0x564f46902730, 16;
v0x564f46902730_17 .array/port v0x564f46902730, 17;
v0x564f46902730_18 .array/port v0x564f46902730, 18;
E_0x564f468e0c90/5 .event edge, v0x564f46902730_15, v0x564f46902730_16, v0x564f46902730_17, v0x564f46902730_18;
v0x564f46902730_19 .array/port v0x564f46902730, 19;
v0x564f46902730_20 .array/port v0x564f46902730, 20;
v0x564f46902730_21 .array/port v0x564f46902730, 21;
v0x564f46902730_22 .array/port v0x564f46902730, 22;
E_0x564f468e0c90/6 .event edge, v0x564f46902730_19, v0x564f46902730_20, v0x564f46902730_21, v0x564f46902730_22;
v0x564f46902730_23 .array/port v0x564f46902730, 23;
v0x564f46902730_24 .array/port v0x564f46902730, 24;
v0x564f46902730_25 .array/port v0x564f46902730, 25;
v0x564f46902730_26 .array/port v0x564f46902730, 26;
E_0x564f468e0c90/7 .event edge, v0x564f46902730_23, v0x564f46902730_24, v0x564f46902730_25, v0x564f46902730_26;
v0x564f46902730_27 .array/port v0x564f46902730, 27;
v0x564f46902730_28 .array/port v0x564f46902730, 28;
v0x564f46902730_29 .array/port v0x564f46902730, 29;
v0x564f46902730_30 .array/port v0x564f46902730, 30;
E_0x564f468e0c90/8 .event edge, v0x564f46902730_27, v0x564f46902730_28, v0x564f46902730_29, v0x564f46902730_30;
v0x564f46902730_31 .array/port v0x564f46902730, 31;
E_0x564f468e0c90/9 .event edge, v0x564f46902730_31;
E_0x564f468e0c90 .event/or E_0x564f468e0c90/0, E_0x564f468e0c90/1, E_0x564f468e0c90/2, E_0x564f468e0c90/3, E_0x564f468e0c90/4, E_0x564f468e0c90/5, E_0x564f468e0c90/6, E_0x564f468e0c90/7, E_0x564f468e0c90/8, E_0x564f468e0c90/9;
E_0x564f46901f70/0 .event edge, v0x564f468fe040_0, v0x564f46901020_0, v0x564f46901390_0, v0x564f468fe200_0;
E_0x564f46901f70/1 .event edge, v0x564f469011e0_0, v0x564f46902730_0, v0x564f46902730_1, v0x564f46902730_2;
E_0x564f46901f70/2 .event edge, v0x564f46902730_3, v0x564f46902730_4, v0x564f46902730_5, v0x564f46902730_6;
E_0x564f46901f70/3 .event edge, v0x564f46902730_7, v0x564f46902730_8, v0x564f46902730_9, v0x564f46902730_10;
E_0x564f46901f70/4 .event edge, v0x564f46902730_11, v0x564f46902730_12, v0x564f46902730_13, v0x564f46902730_14;
E_0x564f46901f70/5 .event edge, v0x564f46902730_15, v0x564f46902730_16, v0x564f46902730_17, v0x564f46902730_18;
E_0x564f46901f70/6 .event edge, v0x564f46902730_19, v0x564f46902730_20, v0x564f46902730_21, v0x564f46902730_22;
E_0x564f46901f70/7 .event edge, v0x564f46902730_23, v0x564f46902730_24, v0x564f46902730_25, v0x564f46902730_26;
E_0x564f46901f70/8 .event edge, v0x564f46902730_27, v0x564f46902730_28, v0x564f46902730_29, v0x564f46902730_30;
E_0x564f46901f70/9 .event edge, v0x564f46902730_31;
E_0x564f46901f70 .event/or E_0x564f46901f70/0, E_0x564f46901f70/1, E_0x564f46901f70/2, E_0x564f46901f70/3, E_0x564f46901f70/4, E_0x564f46901f70/5, E_0x564f46901f70/6, E_0x564f46901f70/7, E_0x564f46901f70/8, E_0x564f46901f70/9;
    .scope S_0x564f46901620;
T_0 ;
    %wait E_0x564f4689a350;
    %load/vec4 v0x564f46901ac0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f469017d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564f469017d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564f46901620;
T_1 ;
    %wait E_0x564f4689a350;
    %load/vec4 v0x564f469017d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f469019f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x564f469019f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x564f469019f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x564f468ff920;
T_2 ;
    %wait E_0x564f4689a350;
    %load/vec4 v0x564f468ffff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468ffd60_0, 0;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x564f468fff00_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x564f468ffca0_0;
    %assign/vec4 v0x564f468ffd60_0, 0;
    %load/vec4 v0x564f468ffe30_0;
    %assign/vec4 v0x564f468fff00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x564f468fd410;
T_3 ;
    %wait E_0x564f468e0c10;
    %load/vec4 v0x564f468fe8a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x564f468fd7e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fe040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fe2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f468fe200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f468fe480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f468fe620_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fe540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468fdcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468fdda0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x564f468fde80_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564f468fe620_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fe540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fe040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f468fe200_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fe2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f468fe480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468fdcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468fdda0_0, 0;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x564f468fd7e0_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x564f468fd8e0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564f468fe620_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fe540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fe040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f468fe200_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fe2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f468fe480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468fdcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468fdda0_0, 0;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x564f468fd7e0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564f468fe620_0, 0;
    %load/vec4 v0x564f468fdf60_0;
    %assign/vec4 v0x564f468fe540_0, 0;
    %load/vec4 v0x564f468fe6e0_0;
    %assign/vec4 v0x564f468fe040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fe2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564f468fe200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f468fe480_0, 0;
    %load/vec4 v0x564f468fe120_0;
    %assign/vec4 v0x564f468fdcc0_0, 0;
    %load/vec4 v0x564f468fdb90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x564f468fdb90_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564f468fdda0_0, 0;
    %pushi/vec4 22, 0, 8;
    %assign/vec4 v0x564f468fd7e0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x564f46901c10;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564f469021a0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x564f469021a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x564f469021a0_0;
    %store/vec4a v0x564f46902730, 4, 0;
    %load/vec4 v0x564f469021a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564f469021a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x564f46901c10;
T_5 ;
    %wait E_0x564f4689a350;
    %load/vec4 v0x564f46902d30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x564f469030a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564f46902ee0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x564f46902fd0_0;
    %load/vec4 v0x564f46902ee0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564f46902730, 0, 4;
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x564f46901c10;
T_6 ;
    %wait E_0x564f46901f70;
    %load/vec4 v0x564f46902280_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f46902420_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x564f46902280_0;
    %load/vec4 v0x564f46902ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564f469030a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x564f46902590_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x564f46902fd0_0;
    %assign/vec4 v0x564f46902420_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x564f46902590_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x564f46902280_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564f46902730, 4;
    %assign/vec4 v0x564f46902420_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f46902420_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x564f46901c10;
T_7 ;
    %wait E_0x564f468e0c90;
    %load/vec4 v0x564f46902350_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f469024c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x564f46902350_0;
    %load/vec4 v0x564f46902ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564f469030a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x564f46902660_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x564f46902fd0_0;
    %assign/vec4 v0x564f469024c0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x564f46902660_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x564f46902350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564f46902730, 4;
    %assign/vec4 v0x564f469024c0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f469024c0_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x564f468feb80;
T_8 ;
    %wait E_0x564f4689a350;
    %load/vec4 v0x564f468ff7a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x564f468fef60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468ff1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468ff390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f468ff6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468ff530_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x564f468fee80_0;
    %assign/vec4 v0x564f468fef60_0, 0;
    %load/vec4 v0x564f468ff100_0;
    %assign/vec4 v0x564f468ff1d0_0, 0;
    %load/vec4 v0x564f468ff2c0_0;
    %assign/vec4 v0x564f468ff390_0, 0;
    %load/vec4 v0x564f468ff600_0;
    %assign/vec4 v0x564f468ff6d0_0, 0;
    %load/vec4 v0x564f468ff460_0;
    %assign/vec4 v0x564f468ff530_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x564f468fbee0;
T_9 ;
    %wait E_0x564f4689bbd0;
    %load/vec4 v0x564f468fc800_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fc470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468fc5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f468fc740_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x564f468ccdf0_0;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fc470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468fc5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f468fc740_0, 0;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x564f468fc390_0;
    %assign/vec4 v0x564f468fc470_0, 0;
    %load/vec4 v0x564f468d8a70_0;
    %load/vec4 v0x564f468fc2d0_0;
    %or;
    %assign/vec4 v0x564f468fc5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564f468fc740_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x564f468fc9e0;
T_10 ;
    %wait E_0x564f4689a350;
    %load/vec4 v0x564f468fd210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f468fce60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f468fd170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468fcfc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x564f468fcda0_0;
    %assign/vec4 v0x564f468fce60_0, 0;
    %load/vec4 v0x564f468fd0d0_0;
    %assign/vec4 v0x564f468fd170_0, 0;
    %load/vec4 v0x564f468fcf00_0;
    %assign/vec4 v0x564f468fcfc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x564f469001e0;
T_11 ;
    %wait E_0x564f46900410;
    %load/vec4 v0x564f469009c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f469005b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564f46900920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f46900770_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x564f469004a0_0;
    %assign/vec4 v0x564f469005b0_0, 0;
    %load/vec4 v0x564f46900830_0;
    %assign/vec4 v0x564f46900920_0, 0;
    %load/vec4 v0x564f46900670_0;
    %assign/vec4 v0x564f46900770_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x564f46900b80;
T_12 ;
    %wait E_0x564f4689a350;
    %load/vec4 v0x564f46901430_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564f46901020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564f46901390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f469011e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x564f46900f30_0;
    %assign/vec4 v0x564f46901020_0, 0;
    %load/vec4 v0x564f469012f0_0;
    %assign/vec4 v0x564f46901390_0, 0;
    %load/vec4 v0x564f469010f0_0;
    %assign/vec4 v0x564f469011e0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x564f468a1720;
T_13 ;
    %wait E_0x564f4689ad20;
    %load/vec4 v0x564f468598e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564f468dc260_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %ix/getv 4, v0x564f468d3750_0;
    %load/vec4a v0x564f4686f330, 4;
    %assign/vec4 v0x564f468dc260_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x564f4689e410;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564f46905bd0_0, 0, 1;
T_14.0 ;
    %delay 10, 0;
    %load/vec4 v0x564f46905bd0_0;
    %inv;
    %store/vec4 v0x564f46905bd0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x564f4689e410;
T_15 ;
    %vpi_call 2 11 "$readmemh", "rom.data", v0x564f4686f330 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x564f4689e410;
T_16 ;
    %vpi_call 2 15 "$dumpfile", "rv32ima_soc_tb.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564f4689e410 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564f46905c70_0, 0, 1;
    %delay 195, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564f46905c70_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "soc/rv32ima_soc_top_tb.v";
    "soc/rv32ima_soc_top.v";
    "perips/rom.v";
    "core/RV32IMA_core.v";
    "core/exe.v";
    "core/exe_mem.v";
    "core/id.v";
    "core/id_exe.v";
    "core/if_id.v";
    "core/mem.v";
    "core/mem_wb.v";
    "core/pc_reg.v";
    "core/regfile.v";
