////////////////////////////////////////////////////////////////////////////////
// File: vortex_scoreboard.svh
// Description: Scoreboard for Vortex GPGPU Verification
//
// Phase 1 Implementation (Post-Mortem Memory Comparison):
//   - Mirrors all DUT memory writes into SimX RAM via simx_write_mem()
//   - Mirrors all DCR writes into SimX via simx_dcr_write()
//   - On EBREAK: loads program via simx_load_bin(), runs simx_run(), then
//     compares the result memory region between SimX RAM and the DUT's real
//     backing store (mem_model). B2 (2026-08-07) removed the parallel "shadow
//     memory" reconstruction: mem_model is the single source of DUT values, and
//     dut_write_mask records only WHICH bytes the DUT wrote.
//   - Tracks pending MEM/AXI read transactions and compares responses
//
// Author: Vortex UVM Team
// Date: March 2026
////////////////////////////////////////////////////////////////////////////////

`ifndef VORTEX_SCOREBOARD_SV
`define VORTEX_SCOREBOARD_SV

//------------------------------------------------------------------------------
// Shared analysis imp declarations — guarded against double-declaration.
//------------------------------------------------------------------------------

//==============================================================================
class vortex_scoreboard extends uvm_scoreboard;
  `uvm_component_utils(vortex_scoreboard)

  //==========================================================================
  // Configuration
  //==========================================================================
  // Final end-of-test comparison over the configured result window.
  // This sweeps the entire 64-byte vecadd destination buffer in 8-byte
  // chunks after SimX has run to completion.
  vortex_config cfg;

  //==========================================================================
  // Analysis Exports
  //==========================================================================
  // Live AXI read-response comparison for runtime bus traffic. Only reads
  // that land inside the configured result window are compared here.
  uvm_analysis_imp_mem    #(mem_transaction,    vortex_scoreboard) mem_export;
  uvm_analysis_imp_axi    #(axi_transaction,    vortex_scoreboard) axi_export;
  uvm_analysis_imp_dcr    #(dcr_transaction,    vortex_scoreboard) dcr_export;
  uvm_analysis_imp_host   #(host_transaction,   vortex_scoreboard) host_export;
  uvm_analysis_imp_status #(status_transaction, vortex_scoreboard) status_export;

  //==========================================================================
  // Pending read-transaction queues
  //==========================================================================
  mem_transaction mem_pending_q[$];
  axi_transaction axi_pending_q[$];

  //==========================================================================
  // DUT WRITE-SET (B2) — which bytes the DUT actually stored.
  //
  // Key = byte-aligned 32-bit dword address. Bit[lane]=1 iff the DUT wrote that
  // byte. This is a SET, not a data shadow: it records WHICH locations to check,
  // never WHAT they hold. The value side is `dut_mem` (mem_model), which is the
  // DUT's real backing store — preloaded with the program image at
  // vortex_tb_top.sv:185 and then written byte-accurately by the AXI/mem
  // responders (axi_driver.sv:218, mem_driver.sv:129). The end-state check is
  // therefore real-DUT-memory vs real-SimX-memory with a single source of truth.
  //
  // The former `shadow_memory` (a parallel 64-bit reconstruction assembled from
  // snooped write transactions) was deleted: it could drift from the real memory
  // it was meant to mirror, and its value role was already superseded by dut_mem.
  //
  // The mask itself is load-bearing and must NOT be deleted with it:
  //   (1) it makes the SimX-poison gate BYTE-granular. A slot where the DUT wrote
  //       bytes 0..3 (sb/sh) and SimX left BAADF00D in bytes 4..7 is still fully
  //       compared on the written lanes; without the mask the poison gate would
  //       discard the whole slot and silently lose a real check.
  //   (2) it is what separates "DUT wrote here, compare it" (forward pass) from
  //       "DUT never wrote here" (reverse/dropped-store pass, see below).
  // For full 8-byte writes the mask is 0xFF and the compare is unrestricted.
  //==========================================================================
  bit [7:0]  dut_write_mask [bit [31:0]];
  localparam bit [31:0] RAM_BASE   = 32'h8000_0000;  // program / data / heap start
  localparam bit [31:0] DATA_LIMIT = 32'h8800_0000;  // upper bound of output region (excludes stack @0xfffd_xxxx+ and MMIO)
  localparam bit [31:0] POISON     = 32'hBAAD_F00D;  // SimX uninitialized-memory fill
  localparam bit [63:0] IO_COUT_ADDR = 64'h40;
  localparam bit [63:0] IO_COUT_SIZE = 64'd64;

  string       dut_console        = "";
  int unsigned num_console_checks = 0;
  bit          console_passed     = 0;

  //==========================================================================
  // Spawn-runtime detection
  //
  // vx_spawn_threads() overwrites MSCRATCH (csrw mscratch = 0x34079073, or any
  // csrw to 0x340) with a pointer to a STACK-RESIDENT wspawn_args struct. Spawned
  // warps read that struct back to compute their per-warp task offsets. Because
  // the struct lives in local memory (stack @ ~0xffff0000) that is written at
  // RUNTIME and is NOT staged identically into SimX, the DUT and the golden model
  // diverge on spawn-distributed outputs. Verifying such kernels requires
  // lockstep co-simulation with per-step memory equivalence — out of scope for
  // the current run-to-completion SimX backend (see VERIFICATION_PLAN.md,
  // Future Work). We therefore classify these runs UNVERIFIABLE rather than
  // emitting mismatches that look like DUT defects.
  //
  // Detection is set by the SimX decode hook when it observes a post-startup
  // csrw to MSCRATCH. (A program-kind allowlist is the cheap fallback.)
  //==========================================================================
  bit spawn_detected;

  //==========================================================================
  // State flags
  //==========================================================================
  bit simx_ran;     // Set after simx_run() completes
  bit simx_crashed; // Set when simx_run() returns a crash/halt sentinel (-3 or -4)
  bit simx_halted;  // A3: set only for -4 (GOLDEN_HALT) — refusal at a NAMED point
  bit ebreak_seen;  // Set when status monitor reports EBREAK

  // RVVI load-bus (Phase A1(e)): when the lockstep two-pass feed is armed, the
  // AUTHORITATIVE end-state memory compare must run against POST-FEED SimX (which
  // the lockstep_scoreboard produces in its check_phase pass 2). So we DEFER the
  // end-state mem compare from run_phase to report_phase — a UVM phase barrier
  // guarantees all check_phases (incl. lockstep pass 2) complete first. Then the
  // racy final word matches (fed SimX mirrors the DUT), turning the run into a
  // real end-state PASS rather than a race-induced mismatch. Console compare is
  // unaffected (deterministic). Off unless +LOCKSTEP_LOADFEED + lockstep enabled.
  bit endstate_feed_mode; // defer end-state mem compare to post-feed report_phase
  bit endstate_compared;  // guard: the end-state mem compare has run exactly once
  
  // --- Negative-test fault injection (one-sided, plusarg- or test-gated) ---
  // When enabled, corrupt exactly ONE DUT word INSIDE the comparison so the
  // DUT-vs-SimX check is forced to mismatch. One-sided by construction: only
  // the scoreboard's copy of the DUT value is flipped; SimX is never touched,
  // and the stimulus/program is never touched. This is what proves the checker
  // can FAIL. A test sets inject_fault=1, or pass +INJECT_FAULT on the cmdline.
  bit          inject_fault   = 0;   // set by negative_result_test or +INJECT_FAULT
  bit          fault_injected = 0;   // becomes 1 once we actually flip a word
  bit [31:0]   fault_addr     = 0;   // address we corrupted (for the report)
  bit          fault_detected = 0;   // set when the SPECIFIC injected word is reported as a mismatch

  // --- SB-DIR: bidirectional (dropped-store) negative injection (+DROP_STORE) ---
  // Symmetric to inject_fault but for the OTHER direction: instead of corrupting a
  // DUT-written word (caught by the forward pass), it simulates a DROPPED store — a
  // word SimX wrote that the DUT never did — by removing one matching DUT word from
  // the shadow AND resetting the DUT's real memory (mem_model) at that address to its
  // load value, so only the reverse pass can catch it. Proves the checker detects
  // silent data loss, not just wrong values.
  bit          drop_store     = 0;   // set by negative_result_test or +DROP_STORE
  bit          store_dropped  = 0;   // becomes 1 once we actually drop a word
  bit [31:0]   drop_addr      = 0;   // address whose store we dropped (for the report)
  bit          drop_detected  = 0;   // set when the reverse pass flags the dropped store

  // DUT's real memory (populated by the mem/AXI slave). Used by the reverse pass to
  // read what the DUT actually holds at result slots it never wrote.
  mem_model    dut_mem;

  //==========================================================================
  // Statistics
  //==========================================================================
  int unsigned num_transactions;
  int unsigned num_comparisons;
  int unsigned num_mem_passed;
  int unsigned num_mem_failed;
  int unsigned num_console_passed;
  int unsigned num_console_failed;
  int unsigned num_dcr_writes;
  int unsigned num_skipped;
  int unsigned num_unchecked;
  int unsigned num_data_compared;
  int unsigned num_skipped_stack;
  int unsigned num_skipped_poison;
  int unsigned num_skipped_got;     // load-time .got/relocation entries (DUT=0, SimX=ptr)
  int unsigned num_fp_tol_passed;   // matched within FP rounding/denormal tolerance

  // FP-tolerant compare: enabled only for floating-point kernels (program path
  // contains "fpu"). Lets RTL-FPU vs softfloat differ by <=FP_ULP_TOL ULP per
  // 32-bit lane or flush denormals to zero, WITHOUT relaxing integer/other tests.
  bit          fp_tolerant;
  localparam int FP_ULP_TOL = 2;

  //==========================================================================
  // Constructor
  //==========================================================================
  function new(string name = "vortex_scoreboard", uvm_component parent = null);
    super.new(name, parent);
  endfunction

  //==========================================================================
  // Build Phase
  //==========================================================================
  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);

    if (!uvm_config_db #(vortex_config)::get(this, "", "cfg", cfg))
      `uvm_fatal("SCOREBOARD", "Failed to get vortex_config from uvm_config_db")

    // DUT real-memory handle. B2 made this MANDATORY: it is now the single source
    // of truth for every DUT value the end-state compare reads (both the forward
    // and the reverse/dropped-store pass). Without it there is no DUT side to
    // compare, so failing loud here is correct — silently degrading would leave a
    // green run that checked nothing.
    if (!uvm_config_db #(mem_model)::get(this, "", "mem_model", dut_mem))
      `uvm_fatal("SCOREBOARD",
        "mem_model not in config_db — the end-state DUT-vs-SimX compare has no DUT side. Check vortex_tb_top.sv sets it.")

    mem_export    = new("mem_export",    this);
    axi_export    = new("axi_export",    this);
    dcr_export    = new("dcr_export",    this);
    host_export   = new("host_export",   this);
    status_export = new("status_export", this);

    num_transactions   = 0;    num_comparisons    = 0;
    num_mem_passed     = 0;    num_mem_failed     = 0;
    num_console_passed = 0;    num_console_failed = 0;
    num_dcr_writes     = 0;    num_unchecked      = 0;
    num_skipped        = 0;    num_data_compared  = 0;
    num_skipped_stack  = 0;    num_skipped_poison = 0;
    num_skipped_got    = 0;    num_fp_tol_passed  = 0;
    fp_tolerant        = 0;
    simx_ran           = 0;    ebreak_seen        = 0;

    // Defer end-state MEM compare to post-feed report_phase only when the RVVI
    // load-bus two-pass is actually in play (lockstep on + feed requested + SimX).
    endstate_feed_mode = cfg.simx_enable && cfg.enable_lockstep
                       && $test$plusargs("LOCKSTEP_LOADFEED");
    endstate_compared  = 0;
  endfunction : build_phase

  //==========================================================================
  // Run Phase — initialise SimX and pre-load program
  //==========================================================================
  virtual task run_phase(uvm_phase phase);
    int status;

    if ($test$plusargs("INJECT_FAULT")) inject_fault = 1;
    if ($test$plusargs("DROP_STORE"))   drop_store   = 1;

    // Enable FP-tolerant compare only for floating-point kernels (path has "fpu").
    fp_tolerant = 0;
    for (int i = 0; i + 3 <= cfg.program_path.len(); i++)
      if (cfg.program_path.substr(i, i+2) == "fpu") fp_tolerant = 1;
    if (fp_tolerant)
      `uvm_info("SCOREBOARD",
        $sformatf("FP-tolerant compare enabled (<=%0d ULP / denormal flush per f32 lane) for %s",
                  FP_ULP_TOL, cfg.program_path), UVM_MEDIUM)

    if (!cfg.simx_enable) begin
      `uvm_info("SCOREBOARD", "SimX disabled — shadow-memory checks only", UVM_MEDIUM)
      return;
    end

    `uvm_info("SCOREBOARD",
      $sformatf("Initialising SimX: cores=%0d warps=%0d threads=%0d",
                cfg.num_cores, cfg.num_warps, cfg.num_threads), UVM_MEDIUM)

    status = simx_init(cfg.num_cores, cfg.num_warps, cfg.num_threads);
    if (status != 0) begin
      `uvm_error("SCOREBOARD",
        $sformatf("simx_init() failed (status=%0d) — disabling SimX", status))
      cfg.simx_enable = 0;
      return;
    end
    `uvm_info("SCOREBOARD", "SimX initialised successfully", UVM_MEDIUM)

    // Pre-load program into SimX RAM (detect format from extension)
    if (cfg.program_path != "") begin
      string path = cfg.program_path;
      int    path_len = path.len();
      bit    is_hex;

      // Detect .hex extension (last 4 chars)
      is_hex = (path_len > 4) &&
               (path.substr(path_len-4, path_len-1) == ".hex");

        if (is_hex) begin
        // Use hex_at to force loading at 0x80000000 so it doesn't overwrite the 0x7FFFFFF0 bootstrap
        status = simx_load_hex_at(cfg.program_path, cfg.startup_addr); 
        if (status != 0)
          `uvm_error("SCOREBOARD",
            $sformatf("simx_load_hex_at('%s', 0x%0h) failed", cfg.program_path, cfg.startup_addr))
        else
          `uvm_info("SCOREBOARD",
            $sformatf("SimX: loaded hex '%s' @ 0x%0h", cfg.program_path, cfg.startup_addr), UVM_MEDIUM)
      end else begin
        status = simx_load_bin(cfg.program_path, 64'(cfg.startup_addr));
        if (status != 0)
          `uvm_error("SCOREBOARD",
            $sformatf("simx_load_bin('%s') failed", cfg.program_path))
        else
          `uvm_info("SCOREBOARD",
            $sformatf("SimX: loaded bin '%s' @ 0x%0h",
              cfg.program_path, cfg.startup_addr), UVM_MEDIUM)
      end
    end

    // Install exit-code bootstrap AFTER loading the program!
    // This ensures the load functions (simx_load_hex/bin) don't overwrite
    // the bootstrap payload or accidentally shift the program's base address.
    simx_init_exit_code_register();
  endtask : run_phase

  //==========================================================================
  // Analysis Write Methods
  //==========================================================================

  virtual function void write_mem(mem_transaction tr);
    num_transactions++;
    `uvm_info("SCOREBOARD",
      $sformatf("MEM %s  addr=0x%08h  byteen=0x%02h  tag=%0d",
                tr.rw ? "WR":"RD", tr.addr, tr.byteen, tr.tag), UVM_DEBUG)

    if (tr.rw) begin
      // Per-byte R-M-W into byte-addressed 8-byte shadow slots — mirrors write_axi.
      // mem_agent addr is a cache-line address; expand to per-byte addresses.
      begin
        bit [63:0] base_byte_addr = 64'(tr.addr) << 6;
        for (int i = 0; i < 64; i++) begin
          if (tr.byteen[i]) begin
            bit [63:0] byte_addr = base_byte_addr + i;
            bit [63:0] waddr     = {byte_addr[63:3], 3'b000};
            bit [2:0]  lane      = byte_addr[2:0];

            // IO_COUT console snoop
            if (byte_addr >= IO_COUT_ADDR && byte_addr < (IO_COUT_ADDR + IO_COUT_SIZE)) begin
              byte ch = tr.data[i*8 +: 8];
              if (ch != 0) dut_console = {dut_console, string'(ch)};
            end

            // Record the write-set only. The DATA lands in dut_mem via the mem
            // responder (mem_driver.sv:129) from this same byteen, so keeping a
            // second copy here would only create a second thing that can drift.
            dut_write_mask[waddr[31:0]][lane] = 1'b1;

            if ((waddr >= cfg.result_base_addr) && (waddr < cfg.result_base_addr + cfg.result_size_bytes))
              `uvm_info("SCOREBOARD", $sformatf(
                "MEM WR  byte[%0d]  addr=0x%08h  lane=%0d  data=0x%02h  byteen=0x%016h",
                i, waddr[31:0], lane, tr.data[i*8 +: 8], tr.byteen), UVM_MEDIUM)
          end
        end
      end
    end else begin
      // Read on the custom-mem path: tr.rsp_data is a full 512-bit cache line,
      // which was structurally incompatible with the old 64-bit shadow slot
      // (truncation made the per-read compare false-positive on any write/read
      // of a line carrying data above the low 64 bits). The end-state
      // dut_mem-vs-SimX compare plus the test-level sentinel at RESULT_ADDR
      // together verify correctness, so
      // per-read live compare is dropped here. AXI reads still go through
      // compare_axi_transaction in write_axi, which handles 8-byte slots
      // correctly.
    end
  endfunction : write_mem

  virtual function void write_axi(axi_transaction tr);
    num_transactions++;
    `uvm_info("SCOREBOARD",
      $sformatf("AXI %s  id=%0d  addr=0x%08h  len=%0d",
                tr.trans_type == axi_transaction::AXI_WRITE ? "WR":"RD",
                tr.id, tr.addr, tr.len), UVM_DEBUG)

    if (tr.trans_type == axi_transaction::AXI_WRITE) begin
      // Mirror AXI writes byte-accurately using WSTRB, matching mem_model.
      for (int beat = 0; beat <= tr.len; beat++) begin
        bit [63:0]  baddr      = tr.get_next_addr(beat);
        bit [511:0] beat_data  = (beat < tr.wdata.size()) ? tr.wdata[beat] : '0;
        bit [63:0]  beat_wstrb = (beat < tr.wstrb.size()) ? tr.wstrb[beat] : '0;

        for (int i = 0; i < 64; i++) begin
          if (beat_wstrb[i]) begin
            bit [63:0] byte_addr = baddr + i;
            bit [63:0] waddr     = {byte_addr[63:3], 3'b000};
            bit [2:0]  lane      = byte_addr[2:0];

            // Fix #3: assemble DUT console from IO_COUT writes
            if (byte_addr >= IO_COUT_ADDR && byte_addr < (IO_COUT_ADDR + IO_COUT_SIZE)) begin
              byte ch = beat_data[i*8 +: 8];
              if (ch != 0) dut_console = {dut_console, string'(ch)};
            end

            // Write-set only — the data itself lands in dut_mem via the AXI
            // responder (axi_driver.sv:218) off this same WSTRB.
            dut_write_mask[waddr[31:0]][lane] = 1'b1;

            if ((waddr >= cfg.result_base_addr) && (waddr < cfg.result_base_addr + cfg.result_size_bytes)) begin
              `uvm_info("SCOREBOARD",
                $sformatf("AXI WR  beat[%0d] byte[%0d]  addr=0x%08h  lane=%0d  data=0x%02h  wstrb=0x%016h",
                          beat, i, waddr[31:0], lane, beat_data[i*8 +: 8], beat_wstrb), UVM_MEDIUM)
            end
          end
        end
      end
    end else begin
      if (tr.completed) compare_axi_transaction(tr);
      else              axi_pending_q.push_back(tr);
    end
  endfunction : write_axi

  virtual function void write_dcr(dcr_transaction tr);
    num_transactions++;
    num_dcr_writes++;
    `uvm_info("SCOREBOARD",
      $sformatf("DCR WR  %s  addr=0x%08h  data=0x%08h",
                tr.get_dcr_name(), tr.addr, tr.data), UVM_DEBUG)
    if (cfg.simx_enable)
      simx_dcr_write(int'(tr.addr), int'(tr.data));
  endfunction : write_dcr

  virtual function void write_host(host_transaction tr);
    num_transactions++;
    `uvm_info("SCOREBOARD", $sformatf("HOST op=%s", tr.op_type.name()), UVM_DEBUG)
  endfunction : write_host

  virtual function void write_status(status_transaction tr);
    `uvm_info("SCOREBOARD",
      $sformatf("STATUS  busy=%0b  ebreak=%0b  cycles=%0d",
                tr.busy, tr.ebreak_detected, tr.cycle_count), UVM_DEBUG)
    if (tr.ebreak_detected && !ebreak_seen) begin
      ebreak_seen = 1;
      if (cfg != null && cfg.ebreak_event != null)
        cfg.ebreak_event.trigger();
      `uvm_info("SCOREBOARD",
        "EBREAK detected — running SimX and comparing results.", UVM_MEDIUM)
      run_final_comparison();
      flush_pending_queues();
    end
  endfunction : write_status

  //==========================================================================
  // run_final_comparison — runs SimX then compares result region
  //==========================================================================
  local function void run_final_comparison();
    int exitcode;
    if (!cfg.simx_enable || simx_ran) return;
    simx_ran = 1;
    `uvm_info("SCOREBOARD", "Running SimX to completion...", UVM_MEDIUM)
    exitcode = simx_run();
    `uvm_info("SCOREBOARD", $sformatf("SimX done — exit code = %0d", exitcode), UVM_MEDIUM)

    // -3 = SimX model aborted/crashed (decode/memory fault), caught in the DPI
    // so vsim survives. SimX never reached a valid end-state, so its memory is
    // meaningless — skip the comparison and classify the run UNVERIFIABLE.
    // A3: two distinct outcomes, both of which make the END-STATE image useless
    // (SimX never reached a valid final state), but which mean very different
    // things for what we may claim about the run.
    //
    //   -4 GOLDEN_HALT — the golden REFUSED at a recorded instruction. We can name
    //                    the PC, the encoding and the sub-field, so the gap is a
    //                    concrete work item, and any per-instruction lockstep
    //                    comparisons made BEFORE that point are still real
    //                    verification (the lockstep scoreboard reports them).
    //   -3 CRASH       — nothing recorded (segfault, or an abort site not yet
    //                    converted). Genuinely unknown; fully UNVERIFIABLE.
    //
    // Either way this is NOT a DUT defect, so neither passes nor fails the run.
    if (exitcode == -4) begin
      simx_crashed  = 1;   // end-state compare must still be skipped
      simx_halted   = 1;
      `uvm_warning("SCOREBOARD", $sformatf(
        {"GOLDEN_HALT: SimX refused '%s' (%s.cpp:%0d) at PC=0x%0h instr=0x%08h wid=%0d. ",
         "The golden model does not implement this case, so no END-STATE equivalence ",
         "can be claimed — but this is a NAMED gap in the reference model, not a DUT ",
         "defect and not an anonymous crash. Per-instruction lockstep results recorded ",
         "before this point remain valid."},
        simx_golden_halt_detail(), simx_golden_halt_where(), simx_golden_halt_line(),
        simx_golden_halt_pc(), simx_golden_halt_code(), simx_golden_halt_wid()))
      return;
    end

    if (exitcode == -3) begin
      simx_crashed = 1;
      `uvm_warning("SCOREBOARD",
        {"SimX crashed during run-to-completion with NO recorded reason (segfault, or an ",
         "abort site not yet converted to a GOLDEN_HALT) — run is UNVERIFIABLE (no ",
         "DUT/SimX compare)."})
      return;
    end

    // -2 CAPPED — SimX stopped GRACEFULLY at its own cycle cap without the kernel
    // signalling done (simx_dpi.cpp: "capped, not crashed"). The golden model is
    // TRUNCATED, not wrong: it holds only the writes it managed before the cap.
    //
    // This MUST skip the compare, and did not before 2026-08-12. Falling through
    // compared a complete DUT image against a partial golden one, so every address
    // the DUT wrote after the cap mismatched against 0x0 — measured on wide_stress
    // at 2CL/2C as 4,115 MEM MISMATCH errors, every single one reading SimX=0x0,
    // while the DUT had correctly retired 577,569 instructions. That is a reference
    // -model budget problem wearing the costume of a DUT data-corruption bug, and it
    // is exactly the failure mode this project has been bitten by before: a firing
    // checker is NOT evidence of a DUT defect until you establish which side is right.
    if (exitcode == -2) begin
      simx_crashed = 1;
      `uvm_warning("SCOREBOARD",
        {"SimX hit its CYCLE CAP without a clean exit — the golden memory image is ",
         "TRUNCATED, so no end-state equivalence can be claimed and the compare is ",
         "SKIPPED (run UNVERIFIABLE). This is NOT a DUT defect. Raise the cap with ",
         "SIMX_MAX_CYCLES=<n> (env, default 20000000) and re-run; the DUT-side +TIMEOUT ",
         "budget is separate and may also need raising for large programs or high ",
         "cluster/core counts."})
      return;
    end

    if (simx_is_done() != 1)
      `uvm_warning("SCOREBOARD", "simx_is_done() != 1 after simx_run()")

    // End-state MEM compare: run now UNLESS the RVVI load-bus is armed, in which
    // case defer to report_phase so it reads POST-FEED SimX (produced by the
    // lockstep pass-2). Console compare is deterministic and always runs now.
    if (!endstate_feed_mode) begin
      compare_all_written();   // memory output — every program
      endstate_compared = 1;
    end else begin
      `uvm_info("SCOREBOARD",
        "End-state MEM compare DEFERRED to post-feed report_phase (RVVI load-bus active).", UVM_MEDIUM)
    end
    compare_console();       // console output — every program
  endfunction


  //==========================================================================
  // compare_mem_transaction
  //==========================================================================
  local function void compare_mem_transaction(mem_transaction tr);
    bit [63:0] expected;
    byte rd[] = new[8];
    bit [63:0] simx_addr;
    bit [31:0] addr_32; // <--- ADD THIS DECLARATION
    int i;

    // Smoke mode: no deterministic result window is defined for this program.
    // Skip strict value checks to avoid false failures from non-deterministic
    // runtime regions while still preserving protocol checking elsewhere.
    if (cfg.result_size_bytes == 0)
      return;

    num_comparisons++;
    if (cfg.simx_enable && simx_ran) begin
      // Use unsigned 32-bit physical address (zero-extend to 64-bit)
      addr_32 = 32'(tr.addr);
      simx_addr = 64'(addr_32);
      
      simx_read_mem(simx_addr, 8, rd);
      expected = '0;
      for (i = 0; i < 8; i++) expected[i*8 +: 8] = rd[i];
    end else if (dut_write_mask.exists(tr.addr) && dut_mem != null) begin
      // SimX disabled: fall back to the DUT's own backing store. This only
      // re-checks the read path against what was stored, never architecture.
      expected = dut_mem.read_dword(64'(tr.addr));
    end else begin
      `uvm_warning("SCOREBOARD",
        $sformatf("MEM RD 0x%08h — no reference, skipping", tr.addr))
      num_skipped++; num_comparisons--;  return;
    end
    if (tr.rsp_data === expected) begin
      num_mem_passed++;
      `uvm_info("SCOREBOARD",
        $sformatf("MEM RD PASS  addr=0x%08h  data=0x%016h", tr.addr, tr.rsp_data),
        UVM_HIGH)
    end else begin
      num_mem_failed++;
      `uvm_error("SCOREBOARD",
        $sformatf("MEM RD FAIL  addr=0x%08h  DUT=0x%016h  exp=0x%016h",
                  tr.addr, tr.rsp_data, expected))
    end
  endfunction : compare_mem_transaction

  //==========================================================================
  // compare_axi_transaction
  //==========================================================================
  local function void compare_axi_transaction(axi_transaction tr);
    if (cfg.result_size_bytes == 0)
      return;

    for (int beat = 0; beat <= tr.len; beat++) begin
      bit [63:0] baddr    = tr.get_next_addr(beat);
      bit [63:0] dut_data = (beat < tr.rdata.size()) ? tr.rdata[beat] : '0;
      bit [63:0] expected;
      num_comparisons++;

      if (cfg.simx_enable && simx_ran) begin
        byte rd[];
        bit [63:0] simx_addr; // DECLARATION FIRST
        
        rd = new[8];          // STATEMENT SECOND
        // Use zero-extended 32-bit physical address when calling SimX.
        // Previous sign-extension caused reads from invalid high addresses
        // and produced spurious mismatches (seen as 0xfffe.... addresses).
        simx_addr = 64'(baddr[31:0]);
        simx_read_mem(simx_addr, 8, rd);
        expected = '0;
        for (int i = 0; i < 8; i++) expected[i*8 +: 8] = rd[i];
      end else if (dut_write_mask.exists(baddr[31:0]) && dut_mem != null) begin
        // SimX disabled: see compare_mem_transaction — read-path check only.
        expected = dut_mem.read_dword(64'(baddr[31:0]));
      end else begin
        `uvm_warning("SCOREBOARD",
          $sformatf("AXI RD beat[%0d] 0x%08h — no reference, skipping", beat, baddr[31:0]))
        num_skipped++; num_comparisons--;  continue;
      end
      if (dut_data === expected) begin
        num_mem_passed++;
        `uvm_info("SCOREBOARD",
          $sformatf("AXI RD PASS  beat[%0d] addr=0x%08h  data=0x%016h",
                    beat, baddr[31:0], dut_data), UVM_MEDIUM)
      end else begin
        num_mem_failed++;
        `uvm_error("SCOREBOARD",
          $sformatf("AXI RD FAIL  beat[%0d] addr=0x%08h  DUT=0x%016h  exp=0x%016h",
                    beat, baddr[31:0], dut_data, expected))
      end
    end
  endfunction : compare_axi_transaction

  // ---- Relocation artifact: DUT left 0 where SimX holds a program-region
  //      pointer (a load-time .got / relocation entry, not a computed output).
  //      barrier_lite: addr 0x80001e98 in .got, SimX=0x80001e88, DUT=0.
  function automatic bit is_got_reloc(bit [63:0] dut, bit [63:0] simx);
    return (dut == 0)
        && (simx[63:32] == 0)
        && (simx[31:0] >= RAM_BASE) && (simx[31:0] < DATA_LIMIT);
  endfunction

  // ---- IEEE-754 binary32 closeness for one 32-bit lane (RTL FPU vs softfloat):
  //      bit-equal, OR both subnormal/zero (denormal flush-to-zero), OR same sign
  //      and within FP_ULP_TOL ULPs (rounding). NaN/Inf/large errors still fail.
  function automatic bit f32_close(bit [31:0] a, bit [31:0] b);
    bit [7:0]    ea, eb;
    int unsigned ma, mb, d;
    if (a === b)               return 1;
    ea = a[30:23]; eb = b[30:23];
    if (ea == 0 && eb == 0)    return 1;   // both ~0 (subnormal/zero)
    if (ea == 8'hFF || eb == 8'hFF) return 0;   // NaN/Inf must match exactly
    if (a[31] != b[31])        return 0;   // opposite signs => not close
    ma = a[30:0]; mb = b[30:0];
    d  = (ma > mb) ? (ma - mb) : (mb - ma);
    return (d <= FP_ULP_TOL);
  endfunction

  function automatic bit fp_lanes_close(bit [63:0] dut, bit [63:0] simx);
    return f32_close(dut[31:0],  simx[31:0]) &&
           f32_close(dut[63:32], simx[63:32]);
  endfunction

  // Fix #2: compare every DRAM-output location the DUT wrote against SimX,
  // with two principled gates:
  //   (1) scope to the program/data region — stack & MMIO are not kernel outputs
  //   (2) skip SimX-uninitialized scratch (baadf00d poison fill)
  local function void compare_all_written();
    bit [63:0] simx_word, dut_word, simx_base;
    byte       simx_bytes[];
    simx_bytes = new[8];

    // SB-DIR drop injection: remove one genuine DUT output word from the shadow AND
    // reset the DUT's real memory there to its load value, so it looks exactly like a
    // store the DUT never performed. Only the reverse pass can then catch it. Target a
    // result-scope word that currently MATCHES SimX and is non-zero, so the resulting
    // reverse mismatch is unambiguous.
    if (drop_store && !store_dropped && dut_mem != null) begin
      foreach (dut_write_mask[a]) begin
        bit in_res = (cfg.result_size_bytes > 0)
                   ? (a >= cfg.result_base_addr && a < cfg.result_base_addr + cfg.result_size_bytes)
                   : (a >= RAM_BASE && a < DATA_LIMIT);
        if (!in_res) continue;
        simx_read_mem(64'(a), 8, simx_bytes);
        simx_word = '0;
        for (int i = 0; i < 8; i++) simx_word[i*8 +: 8] = simx_bytes[i];
        if (simx_word[31:0] == POISON || simx_word[63:32] == POISON) continue;
        if (simx_word == 0)                        continue;   // need non-zero for a clean mismatch
        // Fully-written slot only: on a partially-written slot the forward pass
        // masks the unwritten lanes, so "matches SimX" would not mean the same
        // thing there. Restricting to mask==0xFF keeps the injected scenario
        // unambiguous and picks the same candidate the pre-B2 shadow did.
        if (dut_write_mask[a] !== 8'hFF)                     continue;
        if (dut_mem.read_dword(64'(a)) !== simx_word)        continue;   // must currently match
        drop_addr = a;
        dut_write_mask.delete(a);
        for (int b = 0; b < 8; b++) dut_mem.write_byte(64'(a) + b, 8'h00);  // DUT mem := load value
        store_dropped = 1;
        `uvm_info("SCOREBOARD",
          $sformatf("[NEG-DROP] Dropped DUT store at addr=0x%08h (SimX=0x%016h); DUT memory reset to load value",
                    a, simx_word), UVM_LOW)
        break;
      end
    end

    foreach (dut_write_mask[addr]) begin
      // ---- Gate 1: choose the comparison scope ----
      //  * Regression harness staged an explicit result window
      //    (result_size_bytes > 0): compare ONLY that window — precise, avoids
      //    spawn scratch / uninitialised data outside the kernel's output.
      //  * No window declared (kernel_launch_test, riscv-dv): fall back to the
      //    whole program/data region [RAM_BASE, DATA_LIMIT) — stack (0xfffd_xxxx+),
      //    local mem and MMIO are excluded. This is the original behaviour that
      //    let plain kernels (vecadd_lite) and riscv-dv compare DUT-vs-SimX.
      bit in_result;
      if (cfg.result_size_bytes > 0)
        in_result = (addr >= cfg.result_base_addr)
                 && (addr <  cfg.result_base_addr + cfg.result_size_bytes);
      else
        in_result = (addr >= RAM_BASE) && (addr < DATA_LIMIT);
      if (!in_result) begin
        num_skipped_stack++;
        continue;
      end

      // B2: SINGLE source of truth for the DUT value — the real backing store
      // (mem_model / dut_mem). dut_write_mask supplies only the WRITE-SET (which
      // addresses and which bytes to compare). There is no second reconstruction
      // to drift out of step with it. The reverse (dropped-store) pass below
      // reads the same store, so both directions now agree by construction.
      dut_word  = dut_mem.read_dword(64'(addr));
      simx_base = 64'(addr);
      simx_read_mem(simx_base, 8, simx_bytes);
      simx_word = '0;
      for (int i = 0; i < 8; i++) simx_word[i*8 +: 8] = simx_bytes[i];

      // ---- Byte-valid gate (MUST run before POISON): compare ONLY the lanes
      //      the DUT actually wrote. Sub-word stores (sb/sh) into a slot whose
      //      other lanes SimX has never touched leave those SimX lanes at
      //      BAADF00D (SimX's uninit fill). If POISON is checked before the
      //      mask, the whole slot is dropped as "SimX uninitialised" even
      //      though the DUT-written lanes are valid and comparable. Masking
      //      first zeros the unwritten lanes on BOTH sides so the POISON test
      //      only sees the lanes we actually care about. Full 8-byte writes
      //      have mask 0xFF and this is a no-op. ----
      if (dut_write_mask.exists(addr)) begin
        for (int b = 0; b < 8; b++)
          if (!dut_write_mask[addr][b]) begin
            dut_word [b*8 +: 8] = 8'h00;
            simx_word[b*8 +: 8] = 8'h00;
          end
      end

      // ---- Gate 2: skip SimX-uninitialized poison (baadf00d in either half) ----
      if (simx_word[31:0] == POISON || simx_word[63:32] == POISON) begin
        num_skipped_poison++;
        continue;
      end

      // NEG: inject ONLY on a word that currently MATCHES, so the forced
      // mismatch is unambiguously caused by the flip — never a pre-existing
      // divergence (e.g. conform's lmem pointer at 0x80008288).
      if (inject_fault && !fault_injected && (dut_word === simx_word)) begin
        dut_word       = dut_word ^ 64'h1;   // matching value XOR 1 => guaranteed mismatch
        fault_injected = 1;
        fault_addr     = addr;
        `uvm_info("SCOREBOARD",
          $sformatf("[NEG] Fault injected at addr=0x%08h (was matching; LSB flipped) to force a mismatch",
                    addr), UVM_LOW)
      end

      // ---- Real comparison ----
      num_comparisons++;
      if (dut_word === simx_word) begin
        num_mem_passed++;
      end else begin
        // An injected fault (negative test) must ALWAYS surface as a mismatch —
        // never excused by the relocation/FP exceptions below.
        bit is_injected = (fault_injected && addr == fault_addr);

        if (!is_injected && is_got_reloc(dut_word, simx_word)) begin
          // load-time .got/relocation pointer, not a computed output — not a defect
          num_skipped_got++;
          num_comparisons--;
          `uvm_info("SCOREBOARD",
            $sformatf("RELOC/GOT skip  addr=0x%08h  DUT=0x%016h  SimX=0x%016h (program pointer)",
                      addr, dut_word, simx_word), UVM_HIGH)
        end
        else if (!is_injected && fp_tolerant && fp_lanes_close(dut_word, simx_word)) begin
          // RTL FPU vs softfloat rounding/denormal divergence within tolerance
          num_mem_passed++;
          num_fp_tol_passed++;
          `uvm_info("SCOREBOARD",
            $sformatf("FP within tolerance  addr=0x%08h  DUT=0x%016h  SimX=0x%016h (<=%0d ULP/denormal)",
                      addr, dut_word, simx_word, FP_ULP_TOL), UVM_HIGH)
        end
        else begin
          num_mem_failed++;
          if (is_injected) fault_detected = 1;  // the injected word was caught
          `uvm_error("SCOREBOARD",
            $sformatf("MEM MISMATCH  addr=0x%08h  DUT=0x%016h  SimX=0x%016h",
                      addr, dut_word, simx_word))
        end
      end
    end

    // ============= SB-DIR reverse pass: DROPPED-STORE detection =============
    // The forward loop only inspects addresses the DUT WROTE (dut_write_mask), so a
    // store the DUT dropped entirely is never compared (silent data loss). Walk the
    // DUT's real memory footprint (mem_model — bounded to touched/preloaded bytes) and,
    // for each result-scope dword the DUT did NOT write, compare DUT memory vs SimX. A
    // difference means SimX produced a value the DUT never stored -> a dropped store.
    // Gated to the AXI path, where the shadow is a COMPLETE record of DUT writes.
    if (dut_mem != null && cfg.axi_agent_enable) begin
      bit checked [bit [31:0]];
      foreach (dut_mem.memory[baddr]) begin
        bit [31:0] waddr = baddr[31:0] & 32'hFFFF_FFF8;   // dword base
        bit in_res;
        if (checked.exists(waddr)) continue;
        checked[waddr] = 1;

        if (cfg.result_size_bytes > 0)
          in_res = (waddr >= cfg.result_base_addr)
                && (waddr <  cfg.result_base_addr + cfg.result_size_bytes);
        else
          in_res = (waddr >= RAM_BASE) && (waddr < DATA_LIMIT);
        if (!in_res)                    continue;
        if (dut_write_mask.exists(waddr)) continue; // DUT wrote >=1 byte -> forward handled it

        dut_word = dut_mem.read_dword(64'(waddr));
        simx_read_mem(64'(waddr), 8, simx_bytes);
        simx_word = '0;
        for (int i = 0; i < 8; i++) simx_word[i*8 +: 8] = simx_bytes[i];

        if (simx_word[31:0] == POISON || simx_word[63:32] == POISON) continue;  // SimX uninit
        if (dut_word === simx_word)                 continue;                    // agree -> ok
        if (is_got_reloc(dut_word, simx_word))      continue;                    // program pointer

        num_comparisons++;
        num_mem_failed++;
        if (store_dropped && waddr == drop_addr) drop_detected = 1;
        `uvm_error("SCOREBOARD",
          $sformatf("DROPPED STORE  addr=0x%08h  DUT(mem)=0x%016h  SimX=0x%016h (SimX wrote, DUT never did)",
                    waddr, dut_word, simx_word))
      end
    end

    `uvm_info("SCOREBOARD",
      $sformatf("compare_all_written: data_compared=%0d  fp_tol_passed=%0d  skipped_stack/MMIO=%0d  skipped_poison=%0d  skipped_got=%0d",
                num_comparisons, num_fp_tol_passed, num_skipped_stack, num_skipped_poison, num_skipped_got), UVM_MEDIUM)
  endfunction

  // Order-independent content check: same characters, any order.
  local function bit same_multiset(string a, string b);
    int unsigned ha[256];
    int unsigned hb[256];
    foreach (ha[k]) begin ha[k] = 0; hb[k] = 0; end
    for (int i = 0; i < a.len(); i++) ha[a[i] & 8'hFF]++;
    for (int i = 0; i < b.len(); i++) hb[b[i] & 8'hFF]++;
    foreach (ha[k]) if (ha[k] != hb[k]) return 0;
    return 1;
  endfunction

  // Fix #3: compare DUT console output against SimX's.
  local function void compare_console();
    string simx_raw, d, s;
    simx_raw = simx_get_console();
    d = normalize_console(dut_console);
    s = normalize_console(simx_raw);
    if (d.len() == 0 && s.len() == 0) return;   // non-printing program

    num_console_checks++;
    if (d == s) begin
      console_passed = 1; num_console_passed++;
      `uvm_info("SCOREBOARD", $sformatf("CONSOLE PASS (exact)  len=%0d", d.len()), UVM_MEDIUM)
    end
    else if (same_multiset(d, s)) begin
      // Same printed CONTENT, different byte order — the expected signature of
      // SIMD console interleaving (DUT warp threads interleave IO_COUT bytes;
      // SimX serializes per-thread). Content verified; ordering intentionally not.
      console_passed = 1; num_console_passed++;
      `uvm_info("SCOREBOARD",
        $sformatf("CONSOLE PASS (interleaved: same content, SIMD byte-order differs)  len=%0d", d.len()),
        UVM_MEDIUM)
    end
    else begin
      console_passed = 0; num_console_failed++;
      `uvm_error("SCOREBOARD",
        $sformatf("CONSOLE FAIL  content differs\n  DUT =\"%s\"\n  SimX=\"%s\"", d, s))
    end
  endfunction

  // Canonicalize console output for semantic comparison:
  // Strip SimX-only "#<id>:" line prefixes (any digit count) + all whitespace.
  // The DUT IO_COUT stream never contains "#<id>:". Content ':' and '#' kept.
  local function string normalize_console(string in);
    string out = "";
    int n = in.len();
    int i = 0;
    while (i < n) begin
      byte c = in[i];
      if (c == "#") begin                       // possible "#<digits>:" prefix
        int j = i + 1;
        while (j < n && in[j] >= "0" && in[j] <= "9") j++;
        if (j < n && in[j] == ":") begin i = j + 1; continue; end
      end
      if (c == " " || c == "\t" || c == "\n" || c == 8'h0d) begin i++; continue; end
      out = {out, string'(c)};
      i++;
    end
    return out;
  endfunction

  //==========================================================================
  // flush_pending_queues
  //==========================================================================
  local function void flush_pending_queues();
    while (mem_pending_q.size() > 0) begin
      mem_transaction tr = mem_pending_q.pop_front();
      // Compare pending mem reads if they have response data; else just warn
      if (tr.rsp_data != '0) begin
        compare_mem_transaction(tr);
      end else begin
        num_unchecked++;
        `uvm_warning("SCOREBOARD",
          $sformatf("Pending MEM RD never completed: addr=0x%08h tag=%0d",
                    tr.addr, tr.tag))
      end
    end
    while (axi_pending_q.size() > 0) begin
      axi_transaction tr = axi_pending_q.pop_front();
      // Compare pending AXI reads if they have response data; else just warn
      if (tr.rdata.size() > 0 && tr.rdata[0] != '0) begin
        compare_axi_transaction(tr);
      end else begin
        num_unchecked++;
        `uvm_warning("SCOREBOARD",
          $sformatf("Pending AXI RD never completed: addr=0x%08h id=%0d",
                    tr.addr, tr.id))
      end
    end
  endfunction : flush_pending_queues

  //==========================================================================
  // Extract Phase — fallback if EBREAK never arrived
  //==========================================================================
  virtual function void extract_phase(uvm_phase phase);
    super.extract_phase(phase);
    if (!ebreak_seen && cfg.simx_enable && cfg.result_size_bytes > 0)
      `uvm_warning("SCOREBOARD",
        "EBREAK never observed — running final comparison at extract_phase")
    if (!ebreak_seen && cfg.simx_enable) run_final_comparison();
    if (mem_pending_q.size() > 0 || axi_pending_q.size() > 0) begin
      `uvm_warning("SCOREBOARD",
        $sformatf("%0d MEM + %0d AXI read(s) still pending at end of sim",
                  mem_pending_q.size(), axi_pending_q.size()))
      flush_pending_queues();
    end
  endfunction : extract_phase

  //==========================================================================
  // Report Phase
  //==========================================================================
  virtual function void report_phase(uvm_phase phase);
    super.report_phase(phase);
    // Deferred end-state MEM compare (RVVI load-bus): a UVM phase barrier
    // guarantees every check_phase — including the lockstep pass-2 that re-runs
    // SimX with the DUT load-bus — has completed, so SimX memory now mirrors the
    // DUT. Run the authoritative end-state compare here against that post-feed
    // state (SimX not released until final_phase). If pass 2 never ran (no racy
    // loads found), SimX is still the valid independent reference — a real
    // mismatch is caught exactly as before.
    if (endstate_feed_mode && !endstate_compared && simx_ran && !simx_crashed) begin
      `uvm_info("SCOREBOARD",
        "Running DEFERRED end-state MEM compare against POST-FEED SimX (RVVI load-bus).", UVM_MEDIUM)
      compare_all_written();
      endstate_compared = 1;
    end
    report_results();
  endfunction : report_phase

  //==========================================================================
  // Final Phase — release SimX
  //==========================================================================
  virtual function void final_phase(uvm_phase phase);
    super.final_phase(phase);
    if (cfg.simx_enable) begin
      `uvm_info("SCOREBOARD", "Cleaning up SimX", UVM_MEDIUM)
      simx_cleanup();
    end
  endfunction : final_phase

  // Called from the SimX-DECODE path (or set once via a known-spawn allowlist).
  // instr = 32-bit decoded word, pc = its PC.
  function void note_decoded_instr(bit [31:0] instr, bit [63:0] pc);
    // csrw mscratch : funct3=001(csrrw), csr=0x340 -> imm[31:20]=0x340, op=0x73
    //   0x34079073 is the a5 form; mask off rs1/rd to catch any csrrw to 0x340.
    if ((instr[31:20] == 12'h340) && (instr[14:12] == 3'b001) && (instr[6:0] == 7'h73)
        && (pc >= RAM_BASE))   // post-startup, in program image
      spawn_detected = 1;
  endfunction

  //==========================================================================
  // report_results
  //==========================================================================
  virtual function void report_results();
    int unsigned total_passed, total_failed, total_checks, total_skipped;
    real         pass_rate;

    total_passed  = num_mem_passed + num_console_passed;
    total_failed  = num_mem_failed + num_console_failed;
    total_checks  = num_comparisons + num_console_checks;
    total_skipped = num_skipped + num_skipped_stack + num_skipped_poison;
    pass_rate     = (total_checks > 0) ? (100.0 * total_passed / total_checks) : 0.0;

    `uvm_info("SCOREBOARD", {"\n",
      "╔══════════════════════════════════════════╗\n",
      "║        Vortex Scoreboard Results         ║\n",
      "╠══════════════════════════════════════════╣\n",
      $sformatf("║  Transactions       : %-19d║\n", num_transactions),
      $sformatf("║  DCR Writes         : %-19d║\n", num_dcr_writes),
      $sformatf("║  Memory checks      : %-19d║\n", num_comparisons),
      $sformatf("║    Passed           : %-19d║\n", num_mem_passed),
      $sformatf("║    Failed           : %-19d║\n", num_mem_failed),
      $sformatf("║  Console checks     : %-19d║\n", num_console_checks),
      $sformatf("║    Passed           : %-19d║\n", num_console_passed),
      $sformatf("║    Failed           : %-19d║\n", num_console_failed),
      $sformatf("║  Total Passed       : %-19d║\n", total_passed),
      $sformatf("║  Total Failed       : %-19d║\n", total_failed),
      $sformatf("║  Skipped            : %-19d║\n", total_skipped),
      $sformatf("║  Pass Rate          : %-17.2f%% ║\n", pass_rate),
      $sformatf("║  SimX Enabled       : %-19s║\n", cfg.simx_enable ? "YES":"NO"),
      $sformatf("║  SimX Ran           : %-19s║\n", simx_ran ? "YES":"NO"),
      "╚══════════════════════════════════════════╝\n"
    }, UVM_NONE)

    if (simx_halted) begin
      // A3 GOLDEN_HALT: the golden refused at a NAMED instruction. Still no
      // end-state equivalence (SimX has no valid final image), and still not a
      // DUT defect — but this is a specific, actionable reference-model gap, not
      // an anonymous failure. Report it as such so it can be closed rather than
      // accumulating in an opaque bucket.
      `uvm_warning("SCOREBOARD", $sformatf(
        {"UNVERIFIABLE (END-STATE) — GOLDEN_HALT, reference-model gap: SimX refused ",
         "'%s' at PC=0x%0h instr=0x%08h (%s.cpp:%0d, wid=%0d). The DUT is NOT implicated. ",
         "To close this, implement that case in SimX (A3). Any per-instruction lockstep ",
         "comparisons made before this point are reported separately and remain valid."},
        simx_golden_halt_detail(), simx_golden_halt_pc(), simx_golden_halt_code(),
        simx_golden_halt_where(), simx_golden_halt_line(), simx_golden_halt_wid()))
      // Intentionally NOT counted as pass or fail.
    end
    else if (simx_crashed) begin
      // SimX model could not execute this program to a valid end-state and left NO
      // recorded reason (segfault, or an abort site not yet converted to a
      // GOLDEN_HALT). Not a DUT defect — do not pass or fail.
      `uvm_warning("SCOREBOARD",
        "UNVERIFIABLE: SimX golden model crashed during run-to-completion with no recorded reason (segfault, or an unconverted abort site). No DUT/SimX equivalence could be established for this program.")
      // Intentionally NOT counted as pass or fail.
    end
    else if (spawn_detected || cfg.is_spawn_kernel) begin
      // Co-sim cannot establish memory equivalence for spawn-distributed
      // outputs (stack-resident scheduler args). Do not pass, do not fail —
      // mark UNVERIFIABLE so the result is not mistaken for a DUT defect.
      `uvm_warning("SCOREBOARD",
        $sformatf({"UNVERIFIABLE under run-to-completion co-sim: kernel invoked the spawn ",
                   "runtime (csrw MSCRATCH observed). Spawn scheduler args are stack-resident ",
                   "in local memory not staged to SimX; bit-exact DUT/SimX equivalence requires ",
                   "lockstep stepping (VERIFICATION_PLAN.md Future Work). compared=%0d (informational only)."},
                  num_comparisons))
      // Intentionally NOT counted as pass or fail.
    end
    else if (total_failed > 0)
      `uvm_error("SCOREBOARD",
        $sformatf("SIMULATION FAILED — %0d memory + %0d console check(s) did not match!",
                  num_mem_failed, num_console_failed))
    else if (num_unchecked > 0)
      `uvm_warning("SCOREBOARD",
        $sformatf("SIMULATION INCOMPLETE — %0d response(s) never received", num_unchecked))
    // Vacuous-run guard MUST run before the total_checks>0 PASS branch.
    // If a test DECLARED a memory-comparison window (result_size_bytes > 0),
    // then num_comparisons == 0 is a vacuous memory-equivalence result — the
    // DUT-vs-SimX check literally didn't run. A passing console check is NOT a
    // substitute; without this guard, any test with a vx_printf-based console
    // pass silently hides an empty memory compare (regression of pre-sync
    // Bug 5 in docs/tests/t_axi_t_fmem_report.md:96-98).
    else if (cfg.result_size_bytes > 0 && num_comparisons == 0)
      `uvm_error("SCOREBOARD",
        $sformatf("VACUOUS RUN — a result window was declared (base=0x%08h size=%0d) but 0 memory comparisons ran (%0d write(s) skipped stack/MMIO, %0d skipped poison). Console pass alone is NOT sufficient.",
                  cfg.result_base_addr, cfg.result_size_bytes,
                  num_skipped_stack, num_skipped_poison))
    else if (total_checks > 0)
      `uvm_info("SCOREBOARD", "SIMULATION PASSED — all checks matched!", UVM_NONE)
    // No declared result window (kernel_launch_test, riscv-dv, pure-arithmetic):
    // the program has no comparable data-region output — its writes are local
    // mem / stack / MMIO. DUT and SimX both ran to EBREAK, so this is a PASS on
    // liveness + co-sim completion, not a vacuous run. (The loophole stays closed
    // for the regression harness: a DECLARED window with 0 compared still FAILs.)
    else if (ebreak_seen && simx_ran && cfg.result_size_bytes == 0)
      `uvm_warning("SCOREBOARD",
        "No comparable result region — DUT and SimX both completed to EBREAK (liveness verified; kernel_launch/riscv-dv/pure-arithmetic)")
    else
      `uvm_error("SCOREBOARD",
        $sformatf("VACUOUS RUN — a result window was declared (base=0x%08h size=%0d) but %0d write(s) were skipped and 0 compared.",
                  cfg.result_base_addr, cfg.result_size_bytes,
                  num_skipped_stack + num_skipped_poison))
  endfunction : report_results

endclass : vortex_scoreboard

`endif // VORTEX_SCOREBOARD_SV