{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501777147386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501777147386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug  3 12:19:06 2017 " "Processing started: Thu Aug  3 12:19:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501777147386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777147386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777147387 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1501777147447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777147739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777147775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777147775 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "216 " "TimeQuest Timing Analyzer is analyzing 216 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148153 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 4 clk_fast port " "Ignored filter at top.sdc(4): clk_fast could not be matched with a port" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148396 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 4 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk_fast -source \[get_ports \{CLOCK_50\}\] -divide_by 40 -multiply_by 480  \[get_ports clk_fast\] " "create_generated_clock -name clk_fast -source \[get_ports \{CLOCK_50\}\] -divide_by 40 -multiply_by 480  \[get_ports clk_fast\]" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501777148396 ""}  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" 4 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 5 clk_slow_even port " "Ignored filter at top.sdc(5): clk_slow_even could not be matched with a port" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148397 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 5 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk_slow_even -source \[get_ports \{clk_fast\}\] -divide_by 2  \[get_ports clk_slow_even\] " "create_generated_clock -name clk_slow_even -source \[get_ports \{clk_fast\}\] -divide_by 2  \[get_ports clk_slow_even\]" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501777148397 ""}  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" 5 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 5 Argument -source is an empty collection " "Ignored create_generated_clock at top.sdc(5): Argument -source is an empty collection" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 6 clk_slow_odd port " "Ignored filter at top.sdc(6): clk_slow_odd could not be matched with a port" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148397 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 6 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk_slow_odd -source \[get_ports \{clk_slow_even\}\] -divide_by 1  -phase 180 \[get_ports clk_slow_odd\] " "create_generated_clock -name clk_slow_odd -source \[get_ports \{clk_slow_even\}\] -divide_by 1  -phase 180 \[get_ports clk_slow_odd\]" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501777148397 ""}  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" 6 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 6 Argument -source is an empty collection " "Ignored create_generated_clock at top.sdc(6): Argument -source is an empty collection" {  } { { "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148397 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[10\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[10].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[8\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[8].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[11\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[11].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[9\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[9\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[9\].ram_top_i\|freq_latch\[3\] ram_top:memories\[9\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[9\].ram_top_i\|freq_latch\[3\] is being clocked by ram_top:memories\[9\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[9].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[16\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[16\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[16\].ram_top_i\|freq_latch\[1\] ram_top:memories\[16\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[16\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[16\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[16].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[17\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[17\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[17\].ram_top_i\|freq_latch\[1\] ram_top:memories\[17\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[17\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[17\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[17].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[19\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[19\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[19\].ram_top_i\|freq_latch\[1\] ram_top:memories\[19\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[19\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[19\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[19].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[18\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[18].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[4\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[4].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[6\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[6].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[5\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[5\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[5\].ram_top_i\|freq_latch\[1\] ram_top:memories\[5\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[5\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[5\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[5].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[7\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[7\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[7\].ram_top_i\|freq_latch\[3\] ram_top:memories\[7\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[7\].ram_top_i\|freq_latch\[3\] is being clocked by ram_top:memories\[7\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[7].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[1\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[1\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[1\].ram_top_i\|freq_latch\[1\] ram_top:memories\[1\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[1\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[1\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[1].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[3\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[3\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[3\].ram_top_i\|freq_latch\[1\] ram_top:memories\[3\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[3\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[3\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[3].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[2\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[2\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[2\].ram_top_i\|freq_latch\[1\] ram_top:memories\[2\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[2\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[2\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148417 "|top|ram_top:memories[2].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[12\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[12\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[12\].ram_top_i\|freq_latch\[1\] ram_top:memories\[12\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[12\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[12\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148418 "|top|ram_top:memories[12].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[13\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148418 "|top|ram_top:memories[13].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[14\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148418 "|top|ram_top:memories[14].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[15\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[15\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[15\].ram_top_i\|freq_latch\[1\] ram_top:memories\[15\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[15\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[15\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148418 "|top|ram_top:memories[15].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[20\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[20\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[20\].ram_top_i\|freq_latch\[2\] ram_top:memories\[20\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[20\].ram_top_i\|freq_latch\[2\] is being clocked by ram_top:memories\[20\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148418 "|top|ram_top:memories[20].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[22\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[22\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[22\].ram_top_i\|freq_latch\[1\] ram_top:memories\[22\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[22\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[22\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148418 "|top|ram_top:memories[22].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[23\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[23\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[23\].ram_top_i\|freq_latch\[1\] ram_top:memories\[23\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[23\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[23\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148418 "|top|ram_top:memories[23].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[21\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[21\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[21\].ram_top_i\|freq_latch\[1\] ram_top:memories\[21\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[21\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[21\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148418 "|top|ram_top:memories[21].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[0\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777148418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148418 "|top|ram_top:memories[0].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501777148727 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501777148727 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501777148727 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148727 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501777148728 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501777148728 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501777148728 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501777148728 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148728 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1501777148729 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501777148753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.312 " "Worst-case setup slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLOCK_50  " "    0.312               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 CLOCK_50  " "    0.126               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.118 " "Worst-case recovery slack is 10.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.118               0.000 CLOCK_50  " "   10.118               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.999 " "Worst-case removal slack is 0.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.999               0.000 CLOCK_50  " "    0.999               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.071 " "Worst-case minimum pulse width slack is 4.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.071               0.000 CLOCK_50  " "    4.071               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777148872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777148872 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501777148992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777149024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150329 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[10\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150643 "|top|ram_top:memories[10].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[8\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150643 "|top|ram_top:memories[8].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[11\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150643 "|top|ram_top:memories[11].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[9\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[9\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[9\].ram_top_i\|freq_latch\[3\] ram_top:memories\[9\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[9\].ram_top_i\|freq_latch\[3\] is being clocked by ram_top:memories\[9\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150643 "|top|ram_top:memories[9].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[16\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[16\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[16\].ram_top_i\|freq_latch\[1\] ram_top:memories\[16\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[16\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[16\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150643 "|top|ram_top:memories[16].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[17\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[17\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[17\].ram_top_i\|freq_latch\[1\] ram_top:memories\[17\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[17\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[17\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150643 "|top|ram_top:memories[17].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[19\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[19\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[19\].ram_top_i\|freq_latch\[1\] ram_top:memories\[19\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[19\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[19\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150643 "|top|ram_top:memories[19].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[18\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150643 "|top|ram_top:memories[18].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[4\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150643 "|top|ram_top:memories[4].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[6\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150643 "|top|ram_top:memories[6].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[5\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[5\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[5\].ram_top_i\|freq_latch\[1\] ram_top:memories\[5\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[5\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[5\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150643 "|top|ram_top:memories[5].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[7\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[7\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[7\].ram_top_i\|freq_latch\[3\] ram_top:memories\[7\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[7\].ram_top_i\|freq_latch\[3\] is being clocked by ram_top:memories\[7\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150643 "|top|ram_top:memories[7].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[1\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[1\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[1\].ram_top_i\|freq_latch\[1\] ram_top:memories\[1\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[1\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[1\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150644 "|top|ram_top:memories[1].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[3\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[3\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[3\].ram_top_i\|freq_latch\[1\] ram_top:memories\[3\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[3\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[3\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150644 "|top|ram_top:memories[3].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[2\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[2\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[2\].ram_top_i\|freq_latch\[1\] ram_top:memories\[2\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[2\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[2\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150644 "|top|ram_top:memories[2].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[12\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[12\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[12\].ram_top_i\|freq_latch\[1\] ram_top:memories\[12\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[12\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[12\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150644 "|top|ram_top:memories[12].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[13\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150644 "|top|ram_top:memories[13].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[14\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150644 "|top|ram_top:memories[14].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[15\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[15\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[15\].ram_top_i\|freq_latch\[1\] ram_top:memories\[15\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[15\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[15\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150644 "|top|ram_top:memories[15].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[20\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[20\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[20\].ram_top_i\|freq_latch\[2\] ram_top:memories\[20\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[20\].ram_top_i\|freq_latch\[2\] is being clocked by ram_top:memories\[20\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150644 "|top|ram_top:memories[20].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[22\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[22\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[22\].ram_top_i\|freq_latch\[1\] ram_top:memories\[22\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[22\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[22\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150644 "|top|ram_top:memories[22].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[23\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[23\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[23\].ram_top_i\|freq_latch\[1\] ram_top:memories\[23\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[23\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[23\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150644 "|top|ram_top:memories[23].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[21\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[21\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[21\].ram_top_i\|freq_latch\[1\] ram_top:memories\[21\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[21\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[21\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150644 "|top|ram_top:memories[21].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[0\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777150644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150644 "|top|ram_top:memories[0].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501777150659 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501777150659 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501777150659 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150659 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501777150660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501777150660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501777150660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501777150660 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.755 " "Worst-case setup slack is 0.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 CLOCK_50  " "    0.755               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.058 " "Worst-case hold slack is 0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 CLOCK_50  " "    0.058               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.864 " "Worst-case recovery slack is 10.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.864               0.000 CLOCK_50  " "   10.864               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.905 " "Worst-case removal slack is 0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 CLOCK_50  " "    0.905               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.055 " "Worst-case minimum pulse width slack is 4.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.055               0.000 CLOCK_50  " "    4.055               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777150740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777150740 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501777150869 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[10\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[10\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[10].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[8\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[8\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[8].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[11\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[11\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[11].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[9\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[9\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[9\].ram_top_i\|freq_latch\[3\] ram_top:memories\[9\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[9\].ram_top_i\|freq_latch\[3\] is being clocked by ram_top:memories\[9\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[9].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[16\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[16\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[16\].ram_top_i\|freq_latch\[1\] ram_top:memories\[16\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[16\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[16\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[16].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[17\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[17\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[17\].ram_top_i\|freq_latch\[1\] ram_top:memories\[17\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[17\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[17\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[17].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[19\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[19\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[19\].ram_top_i\|freq_latch\[1\] ram_top:memories\[19\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[19\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[19\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[19].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[18\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[18\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[18].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[4\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[4\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[4].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[6\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[6\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[6].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[5\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[5\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[5\].ram_top_i\|freq_latch\[1\] ram_top:memories\[5\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[5\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[5\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[5].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[7\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[7\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[7\].ram_top_i\|freq_latch\[3\] ram_top:memories\[7\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[7\].ram_top_i\|freq_latch\[3\] is being clocked by ram_top:memories\[7\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[7].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[1\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[1\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[1\].ram_top_i\|freq_latch\[1\] ram_top:memories\[1\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[1\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[1\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[1].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[3\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[3\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[3\].ram_top_i\|freq_latch\[1\] ram_top:memories\[3\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[3\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[3\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[3].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[2\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[2\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[2\].ram_top_i\|freq_latch\[1\] ram_top:memories\[2\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[2\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[2\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[2].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[12\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[12\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[12\].ram_top_i\|freq_latch\[1\] ram_top:memories\[12\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[12\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[12\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[12].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[13\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[13\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151120 "|top|ram_top:memories[13].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[14\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[14\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151121 "|top|ram_top:memories[14].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[15\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[15\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[15\].ram_top_i\|freq_latch\[1\] ram_top:memories\[15\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[15\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[15\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151121 "|top|ram_top:memories[15].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[20\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[20\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[20\].ram_top_i\|freq_latch\[2\] ram_top:memories\[20\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[20\].ram_top_i\|freq_latch\[2\] is being clocked by ram_top:memories\[20\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151121 "|top|ram_top:memories[20].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[22\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[22\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[22\].ram_top_i\|freq_latch\[1\] ram_top:memories\[22\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[22\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[22\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151121 "|top|ram_top:memories[22].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[23\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[23\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[23\].ram_top_i\|freq_latch\[1\] ram_top:memories\[23\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[23\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[23\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151121 "|top|ram_top:memories[23].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[21\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[21\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[21\].ram_top_i\|freq_latch\[1\] ram_top:memories\[21\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[21\].ram_top_i\|freq_latch\[1\] is being clocked by ram_top:memories\[21\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151121 "|top|ram_top:memories[21].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] " "Node: ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] " "Latch ram_top:memories\[0\].ram_top_i\|freq_latch\[0\] is being clocked by ram_top:memories\[0\].ram_top_i\|freq_latch\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501777151121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151121 "|top|ram_top:memories[0].ram_top_i|freq_latch[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501777151138 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501777151138 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1501777151138 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151138 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501777151138 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501777151138 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501777151138 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1501777151138 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.256 " "Worst-case setup slack is 3.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.256               0.000 CLOCK_50  " "    3.256               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151171 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1501777151193 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.138 " "Worst-case hold slack is -0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.345 CLOCK_50  " "   -0.138              -0.345 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.766 " "Worst-case recovery slack is 14.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.766               0.000 CLOCK_50  " "   14.766               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.486 " "Worst-case removal slack is 0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 CLOCK_50  " "    0.486               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.390 " "Worst-case minimum pulse width slack is 4.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.390               0.000 CLOCK_50  " "    4.390               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501777151216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151216 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151756 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 109 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1241 " "Peak virtual memory: 1241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501777151879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug  3 12:19:11 2017 " "Processing ended: Thu Aug  3 12:19:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501777151879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501777151879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501777151879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501777151879 ""}
