

================================================================
== Vivado HLS Report for 'msn_table'
================================================================
* Date:           Mon Mar  1 13:04:22 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.075|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      26|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        5|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     174|    -|
|Register         |        0|      -|     425|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        5|      0|     425|     264|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |               Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |msn_table_dma_length_U  |msn_table_msn_table_dma_length     |        1|  0|   0|    0|   500|   32|     1|        16000|
    |msn_table_r_key_V_U     |msn_table_msn_table_dma_length     |        1|  0|   0|    0|   500|   32|     1|        16000|
    |msn_table_vaddr_V_U     |msn_table_msn_table_vaddr_V        |        2|  0|   0|    0|   500|   64|     1|        32000|
    |msn_table_msn_V_U       |state_table_state_table_req_old_1  |        1|  0|   0|    0|   500|   24|     1|        12000|
    +------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                   |        5|  0|   0|    0|  2000|  152|     4|        76000|
    +------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_83                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op16_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op62_write_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op70_write_state4    |    and   |      0|  0|   2|           1|           1|
    |tmp_45_nbreadreq_fu_104_p3        |    and   |      0|  0|   2|           1|           0|
    |tmp_46_nbreadreq_fu_118_p3        |    and   |      0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_90_p3            |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  26|          13|          11|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done                        |   9|          2|    1|          2|
    |if2msnTable_init_V_blk_n       |   9|          2|    1|          2|
    |msnTable2rxExh_rsp_V_blk_n     |   9|          2|    1|          2|
    |msnTable2txExh_rsp_V_blk_n     |   9|          2|    1|          2|
    |msn_table_dma_length_address1  |  15|          3|    9|         27|
    |msn_table_dma_length_d1        |  15|          3|   32|         96|
    |msn_table_msn_V_address0       |  15|          3|    9|         27|
    |msn_table_msn_V_address1       |  15|          3|    9|         27|
    |msn_table_msn_V_d1             |  15|          3|   24|         72|
    |msn_table_r_key_V_address0     |  15|          3|    9|         27|
    |msn_table_vaddr_V_address1     |  15|          3|    9|         27|
    |msn_table_vaddr_V_d1           |  15|          3|   64|        192|
    |rxExh2msnTable_upd_r_1_blk_n   |   9|          2|    1|          2|
    |txExh2msnTable_req_V_blk_n     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 174|         36|  171|        507|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |tmp_44_reg_407                              |   1|   0|    1|          0|
    |tmp_45_reg_411                              |   1|   0|    1|          0|
    |tmp_45_reg_411_pp0_iter2_reg                |   1|   0|    1|          0|
    |tmp_V_reg_415                               |  16|   0|   16|          0|
    |tmp_dma_length_V_loa_reg_402                |  32|   0|   32|          0|
    |tmp_dma_length_V_loa_reg_402_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_msn_V_load_new_i_reg_392                |  24|   0|   24|          0|
    |tmp_msn_V_load_new_i_reg_392_pp0_iter1_reg  |  24|   0|   24|          0|
    |tmp_reg_383                                 |   1|   0|    1|          0|
    |tmp_vaddr_V_load_new_reg_397                |  64|   0|   64|          0|
    |tmp_vaddr_V_load_new_reg_397_pp0_iter1_reg  |  64|   0|   64|          0|
    |trunc_ln321_reg_387                         |  16|   0|   16|          0|
    |trunc_ln321_reg_387_pp0_iter1_reg           |  16|   0|   16|          0|
    |tmp_44_reg_407                              |  64|  32|    1|          0|
    |tmp_reg_383                                 |  64|  32|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 425|  64|  299|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |        msn_table       | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |        msn_table       | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |        msn_table       | return value |
|ap_done                         | out |    1| ap_ctrl_hs |        msn_table       | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |        msn_table       | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |        msn_table       | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |        msn_table       | return value |
|rxExh2msnTable_upd_r_1_dout     |  in |  137|   ap_fifo  | rxExh2msnTable_upd_r_1 |    pointer   |
|rxExh2msnTable_upd_r_1_empty_n  |  in |    1|   ap_fifo  | rxExh2msnTable_upd_r_1 |    pointer   |
|rxExh2msnTable_upd_r_1_read     | out |    1|   ap_fifo  | rxExh2msnTable_upd_r_1 |    pointer   |
|txExh2msnTable_req_V_dout       |  in |   16|   ap_fifo  |  txExh2msnTable_req_V  |    pointer   |
|txExh2msnTable_req_V_empty_n    |  in |    1|   ap_fifo  |  txExh2msnTable_req_V  |    pointer   |
|txExh2msnTable_req_V_read       | out |    1|   ap_fifo  |  txExh2msnTable_req_V  |    pointer   |
|if2msnTable_init_V_dout         |  in |   48|   ap_fifo  |   if2msnTable_init_V   |    pointer   |
|if2msnTable_init_V_empty_n      |  in |    1|   ap_fifo  |   if2msnTable_init_V   |    pointer   |
|if2msnTable_init_V_read         | out |    1|   ap_fifo  |   if2msnTable_init_V   |    pointer   |
|msnTable2txExh_rsp_V_din        | out |   56|   ap_fifo  |  msnTable2txExh_rsp_V  |    pointer   |
|msnTable2txExh_rsp_V_full_n     |  in |    1|   ap_fifo  |  msnTable2txExh_rsp_V  |    pointer   |
|msnTable2txExh_rsp_V_write      | out |    1|   ap_fifo  |  msnTable2txExh_rsp_V  |    pointer   |
|msnTable2rxExh_rsp_V_din        | out |  152|   ap_fifo  |  msnTable2rxExh_rsp_V  |    pointer   |
|msnTable2rxExh_rsp_V_full_n     |  in |    1|   ap_fifo  |  msnTable2rxExh_rsp_V  |    pointer   |
|msnTable2rxExh_rsp_V_write      | out |    1|   ap_fifo  |  msnTable2rxExh_rsp_V  |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

