/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 72 64 248 216)
	(text "registers" (rect 8 136 50 148)(font "Arial" ))
	(text "inst" (rect 112 136 129 148)(font "Arial" ))
	(port
		(pt 40 0)
		(input)
		(text "RN1[4..0]" (rect -8 -8 40 4)(font "Arial" ))
		(text "RN1[4..0]" (rect 32 16 44 64)(font "Arial" )(vertical))
		(line (pt 40 0)(pt 40 16)(line_width 3))
	)
	(port
		(pt 88 0)
		(input)
		(text "RN2[4..0]" (rect -8 -8 40 4)(font "Arial" ))
		(text "RN2[4..0]" (rect 80 16 92 64)(font "Arial" )(vertical))
		(line (pt 88 0)(pt 88 16)(line_width 3))
	)
	(port
		(pt 136 0)
		(input)
		(text "WN[4..0]" (rect -8 -8 36 4)(font "Arial" ))
		(text "WN[4..0]" (rect 128 16 140 60)(font "Arial" )(vertical))
		(line (pt 136 0)(pt 136 16)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "WD[31..0]" (rect 0 -8 50 4)(font "Arial" ))
		(text "WD[31..0]" (rect 24 72 74 84)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 56 152)
		(input)
		(text "RegWrite" (rect -8 -40 38 -28)(font "Arial" ))
		(text "RegWrite" (rect 56 82 68 128)(font "Arial" )(vertical))
		(line (pt 56 152)(pt 56 136)(line_width 1))
	)
	(port
		(pt 80 152)
		(input)
		(text "reset" (rect -8 -8 16 4)(font "Arial" ))
		(text "Reset" (rect 80 96 92 125)(font "Arial" )(vertical))
		(line (pt 80 152)(pt 80 136)(line_width 1))
	)
	(port
		(pt 104 152)
		(input)
		(text "clock" (rect -8 -8 17 4)(font "Arial" ))
		(text "Clock" (rect 104 101 116 129)(font "Arial" )(vertical))
		(line (pt 104 152)(pt 104 136)(line_width 1))
	)
	(port
		(pt 176 72)
		(output)
		(text "RD1[31..0]" (rect -8 -8 46 4)(font "Arial" ))
		(text "RD1[31..0]" (rect 112 64 166 76)(font "Arial" ))
		(line (pt 176 72)(pt 160 72)(line_width 3))
	)
	(port
		(pt 176 104)
		(output)
		(text "RD2[31..0]" (rect -8 -8 46 4)(font "Arial" ))
		(text "RD2[31..0]" (rect 112 96 166 108)(font "Arial" ))
		(line (pt 176 104)(pt 160 104)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 160 136)(line_width 1))
	)
)
