// RUN: rm -rf %t
// RUN: mkdir -p %t/utils %t/bin %t/sv-tests %t/verilator %t/yosys %t/ot/hw/top_earlgrey/formal/conn_csvs
// RUN: cp %S/../../utils/run_formal_all.sh %t/utils/run_formal_all.sh
// RUN: cp %S/../../utils/select_opentitan_connectivity_cfg.py %t/utils/select_opentitan_connectivity_cfg.py
// RUN: printf '#!/usr/bin/env bash\nset -euo pipefail\n: "${OUT:?}"\n: "${LEC_CONNECTIVITY_STATUS_SUMMARY_OUT:?}"\nif [[ -n "${LEC_CONNECTIVITY_STATUS_BASELINE_FILE:-}" ]]; then\n  echo "unexpected_baseline_env=${LEC_CONNECTIVITY_STATUS_BASELINE_FILE}" >&2\n  exit 11\nfi\nprintf "PASS\\tconnectivity::chip.csv:RULE_CLK\\t%t/out/opentitan-connectivity-lec-work\\topentitan\\tCONNECTIVITY_LEC\\tEQ\\n" > "$OUT"\nprintf "rule_id\\tcase_total\\tcase_pass\\tcase_fail\\tcase_xfail\\tcase_xpass\\tcase_error\\tcase_skip\\nchip.csv:RULE_CLK\\t1\\t1\\t0\\t0\\t0\\t0\\t0\\n" > "$LEC_CONNECTIVITY_STATUS_SUMMARY_OUT"\n' > %t/utils/run_opentitan_connectivity_circt_lec.py
// RUN: printf '#!/usr/bin/env bash\nexit 0\n' > %t/bin/circt-verilog
// RUN: printf '#!/usr/bin/env bash\nexit 0\n' > %t/bin/circt-opt
// RUN: printf '#!/usr/bin/env bash\nexit 0\n' > %t/bin/circt-bmc
// RUN: printf '#!/usr/bin/env bash\nexit 0\n' > %t/bin/circt-lec
// RUN: printf '{\n  "name": "chip_earlgrey_asic",\n  "fusesoc_core": "lowrisc:systems:chip_earlgrey_asic:0.1",\n  "conn_csvs_dir": "{proj_root}/hw/top_earlgrey/formal/conn_csvs",\n  "conn_csvs": ["{conn_csvs_dir}/chip.csv"]\n}\n' > %t/ot/hw/top_earlgrey/formal/chip_conn_cfg.hjson
// RUN: printf ',NAME,SRC BLOCK,SRC SIGNAL,DEST BLOCK,DEST SIGNAL\nCONNECTION, RULE_CLK, top_earlgrey.u_src, clk_o, top_earlgrey.u_dst, clk_i\n' > %t/ot/hw/top_earlgrey/formal/conn_csvs/chip.csv
// RUN: chmod +x %t/utils/run_formal_all.sh %t/utils/select_opentitan_connectivity_cfg.py %t/utils/run_opentitan_connectivity_circt_lec.py %t/bin/circt-verilog %t/bin/circt-opt %t/bin/circt-bmc %t/bin/circt-lec
// RUN: cd %t && utils/run_formal_all.sh --out-dir %t/out --sv-tests %t/sv-tests --verilator %t/verilator --yosys %t/yosys --include-lane-regex '^opentitan/CONNECTIVITY_LEC$' --with-opentitan-connectivity-lec --opentitan %t/ot --circt-verilog %t/bin/circt-verilog --opentitan-connectivity-cfg %t/ot/hw/top_earlgrey/formal/chip_conn_cfg.hjson --opentitan-connectivity-rule-filter '^RULE_' --opentitan-connectivity-lec-status-baseline-file %t/status-baseline.tsv --update-opentitan-connectivity-lec-status-baseline
// RUN: FileCheck %s --check-prefix=SUMMARY < %t/out/summary.tsv
// RUN: FileCheck %s --check-prefix=BASELINE < %t/status-baseline.tsv
//
// SUMMARY: opentitan{{[[:space:]]+}}CONNECTIVITY_LEC{{[[:space:]]+}}1{{[[:space:]]+}}1{{[[:space:]]+}}0
// BASELINE: rule_id{{[[:space:]]+}}case_total{{[[:space:]]+}}case_pass
// BASELINE: chip.csv:RULE_CLK{{[[:space:]]+}}1{{[[:space:]]+}}1{{[[:space:]]+}}0
