{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645285919303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645285919303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 18:51:59 2022 " "Processing started: Sat Feb 19 18:51:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645285919303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285919303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FibonacciNumberGenerator -c FibonacciNumberGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off FibonacciNumberGenerator -c FibonacciNumberGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285919303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645285919747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645285919747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "adder.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645285927921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645285927922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927922 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1645285927923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645285927923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645285927924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacciadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fibonacciadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FibonacciAdder " "Found entity 1: FibonacciAdder" {  } { { "FibonacciAdder.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/FibonacciAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645285927926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapth.v 1 1 " "Found 1 design units, including 1 entities, in source file datapth.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapth " "Found entity 1: datapth" {  } { { "datapth.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/datapth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645285927926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645285927927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "TestBench.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/TestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645285927929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FibonacciAdder " "Elaborating entity \"FibonacciAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645285927958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapth datapth:dp " "Elaborating entity \"datapth\" for hierarchy \"datapth:dp\"" {  } { { "FibonacciAdder.v" "dp" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/FibonacciAdder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645285927959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg datapth:dp\|Reg:regA " "Elaborating entity \"Reg\" for hierarchy \"datapth:dp\|Reg:regA\"" {  } { { "datapth.v" "regA" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/datapth.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645285927961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder datapth:dp\|Adder:Add_AB " "Elaborating entity \"Adder\" for hierarchy \"datapth:dp\|Adder:Add_AB\"" {  } { { "datapth.v" "Add_AB" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/datapth.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645285927962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX datapth:dp\|MUX:muxA " "Elaborating entity \"MUX\" for hierarchy \"datapth:dp\|MUX:muxA\"" {  } { { "datapth.v" "muxA" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/datapth.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645285927963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapth:dp\|counter:count " "Elaborating entity \"counter\" for hierarchy \"datapth:dp\|counter:count\"" {  } { { "datapth.v" "count" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/datapth.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645285927965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "FibonacciAdder.v" "CU" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/FibonacciAdder.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645285927966 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_A ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"input_A\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645285927967 "|FibonacciAdder|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_B ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"input_B\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645285927968 "|FibonacciAdder|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selA ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"selA\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645285927968 "|FibonacciAdder|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selB ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"selB\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645285927968 "|FibonacciAdder|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enA ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"enA\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645285927968 "|FibonacciAdder|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enB ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"enB\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645285927968 "|FibonacciAdder|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645285927968 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done ControlUnit.v(47) " "Inferred latch for \"done\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927969 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enB ControlUnit.v(47) " "Inferred latch for \"enB\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927969 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enA ControlUnit.v(47) " "Inferred latch for \"enA\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927969 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selB ControlUnit.v(47) " "Inferred latch for \"selB\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927969 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selA ControlUnit.v(47) " "Inferred latch for \"selA\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927969 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[0\] ControlUnit.v(47) " "Inferred latch for \"input_B\[0\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927970 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[1\] ControlUnit.v(47) " "Inferred latch for \"input_B\[1\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927970 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[2\] ControlUnit.v(47) " "Inferred latch for \"input_B\[2\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927970 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[3\] ControlUnit.v(47) " "Inferred latch for \"input_B\[3\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927970 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[4\] ControlUnit.v(47) " "Inferred latch for \"input_B\[4\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927971 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[5\] ControlUnit.v(47) " "Inferred latch for \"input_B\[5\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927971 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[6\] ControlUnit.v(47) " "Inferred latch for \"input_B\[6\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927971 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[7\] ControlUnit.v(47) " "Inferred latch for \"input_B\[7\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927971 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[8\] ControlUnit.v(47) " "Inferred latch for \"input_B\[8\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927972 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[9\] ControlUnit.v(47) " "Inferred latch for \"input_B\[9\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927972 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[10\] ControlUnit.v(47) " "Inferred latch for \"input_B\[10\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927972 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[11\] ControlUnit.v(47) " "Inferred latch for \"input_B\[11\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927972 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[12\] ControlUnit.v(47) " "Inferred latch for \"input_B\[12\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927973 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[13\] ControlUnit.v(47) " "Inferred latch for \"input_B\[13\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927973 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[14\] ControlUnit.v(47) " "Inferred latch for \"input_B\[14\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927973 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[15\] ControlUnit.v(47) " "Inferred latch for \"input_B\[15\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927974 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[16\] ControlUnit.v(47) " "Inferred latch for \"input_B\[16\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927975 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[0\] ControlUnit.v(47) " "Inferred latch for \"input_A\[0\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927975 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[1\] ControlUnit.v(47) " "Inferred latch for \"input_A\[1\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927976 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[2\] ControlUnit.v(47) " "Inferred latch for \"input_A\[2\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927976 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[3\] ControlUnit.v(47) " "Inferred latch for \"input_A\[3\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927976 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[4\] ControlUnit.v(47) " "Inferred latch for \"input_A\[4\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927977 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[5\] ControlUnit.v(47) " "Inferred latch for \"input_A\[5\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927977 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[6\] ControlUnit.v(47) " "Inferred latch for \"input_A\[6\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927977 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[7\] ControlUnit.v(47) " "Inferred latch for \"input_A\[7\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927977 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[8\] ControlUnit.v(47) " "Inferred latch for \"input_A\[8\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927977 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[9\] ControlUnit.v(47) " "Inferred latch for \"input_A\[9\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927977 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[10\] ControlUnit.v(47) " "Inferred latch for \"input_A\[10\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927977 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[11\] ControlUnit.v(47) " "Inferred latch for \"input_A\[11\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927977 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[12\] ControlUnit.v(47) " "Inferred latch for \"input_A\[12\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927978 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[13\] ControlUnit.v(47) " "Inferred latch for \"input_A\[13\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927978 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[14\] ControlUnit.v(47) " "Inferred latch for \"input_A\[14\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927978 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[15\] ControlUnit.v(47) " "Inferred latch for \"input_A\[15\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927978 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[16\] ControlUnit.v(47) " "Inferred latch for \"input_A\[16\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285927978 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ControlUnit:CU\|selA ControlUnit:CU\|selB " "Duplicate LATCH primitive \"ControlUnit:CU\|selA\" merged with LATCH primitive \"ControlUnit:CU\|selB\"" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1645285928311 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ControlUnit:CU\|input_A\[0\] ControlUnit:CU\|enB " "Duplicate LATCH primitive \"ControlUnit:CU\|input_A\[0\]\" merged with LATCH primitive \"ControlUnit:CU\|enB\"" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1645285928311 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ControlUnit:CU\|enA ControlUnit:CU\|enB " "Duplicate LATCH primitive \"ControlUnit:CU\|enA\" merged with LATCH primitive \"ControlUnit:CU\|enB\"" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1645285928311 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1645285928311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|selB " "Latch ControlUnit:CU\|selB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|state.S0 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|state.S0" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645285928312 ""}  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645285928312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "FibonacciAdder.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/FibonacciAdder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645285928335 "|FibonacciAdder|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645285928335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645285928389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645285928764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645285928764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645285928791 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645285928791 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645285928791 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645285928791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645285928803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 19 18:52:08 2022 " "Processing ended: Sat Feb 19 18:52:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645285928803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645285928803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645285928803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645285928803 ""}
