module reg_file_tb(A, B, SA, SB, D, DA, W, rst, clk);
		reg [4:0] SA,SB,DA;
		reg [31:0] D;
		reg W, rst, clk;
		wire [31:0] A,B;
		
		reg_file boom (A, B, SA, SB, D, DA, W, rst, clk);
		
		initial begin 
		clk <= 1'b1;
		rst <=1'b1;
		D<= 32'b0;
		W <= 1'B1;
		DA<= 5'D31;
		SA<= 5'D30;
		SB<= 5'29;
		#10 rst<= 1'b0;
		#320 W<= 1'b0;
		#320 $stop;
	end 
	
	always 
		#5 clk <= ~clk;
		
	always begin 
		#10 <= {$random, $random};
		DA<= DA+5'b1;
		SA<= SA+5'b1;
		SB<= SB+5'b1;
		#10;
	end 
	end 
endmodule 