

================================================================
== Vitis HLS Report for 'bicg'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19695|    19695|  0.197 ms|  0.197 ms|  19696|  19696|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2368|     2368|        37|          -|          -|    64|        no|
        |- lp3     |    17024|    17024|       266|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 42 
39 --> 40 
40 --> 41 
41 --> 38 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/bicg.c:5]   --->   Operation 43 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 44 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add18_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add_119_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add_119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add_220_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add_220_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add_321_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add_321_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add_422_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add_422_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add_523_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add_523_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add_624_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add_624_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add_725_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add_725_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add_826_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add_826_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add_927_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add_927_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add_1028_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add_1028_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add_1129_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add_1129_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add_1230_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add_1230_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add_1331_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add_1331_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add_1432_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add_1432_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add_1533_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add_1533_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add_1634_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add_1634_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add_1735_loc = alloca i64 1"   --->   Operation 62 'alloca' 'add_1735_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add_1836_loc = alloca i64 1"   --->   Operation 63 'alloca' 'add_1836_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add_1937_loc = alloca i64 1"   --->   Operation 64 'alloca' 'add_1937_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add_2038_loc = alloca i64 1"   --->   Operation 65 'alloca' 'add_2038_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add_2139_loc = alloca i64 1"   --->   Operation 66 'alloca' 'add_2139_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add_2240_loc = alloca i64 1"   --->   Operation 67 'alloca' 'add_2240_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add_2341_loc = alloca i64 1"   --->   Operation 68 'alloca' 'add_2341_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add_2442_loc = alloca i64 1"   --->   Operation 69 'alloca' 'add_2442_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add_2543_loc = alloca i64 1"   --->   Operation 70 'alloca' 'add_2543_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add_2644_loc = alloca i64 1"   --->   Operation 71 'alloca' 'add_2644_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add_2745_loc = alloca i64 1"   --->   Operation 72 'alloca' 'add_2745_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add_2846_loc = alloca i64 1"   --->   Operation 73 'alloca' 'add_2846_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add_2947_loc = alloca i64 1"   --->   Operation 74 'alloca' 'add_2947_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add_3048_loc = alloca i64 1"   --->   Operation 75 'alloca' 'add_3048_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add_3149_loc = alloca i64 1"   --->   Operation 76 'alloca' 'add_3149_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add_3250_loc = alloca i64 1"   --->   Operation 77 'alloca' 'add_3250_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%add_3351_loc = alloca i64 1"   --->   Operation 78 'alloca' 'add_3351_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%add_3452_loc = alloca i64 1"   --->   Operation 79 'alloca' 'add_3452_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%add_3553_loc = alloca i64 1"   --->   Operation 80 'alloca' 'add_3553_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%add_3654_loc = alloca i64 1"   --->   Operation 81 'alloca' 'add_3654_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%add_3755_loc = alloca i64 1"   --->   Operation 82 'alloca' 'add_3755_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%add_3856_loc = alloca i64 1"   --->   Operation 83 'alloca' 'add_3856_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%add_3957_loc = alloca i64 1"   --->   Operation 84 'alloca' 'add_3957_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%add_4058_loc = alloca i64 1"   --->   Operation 85 'alloca' 'add_4058_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%add_4159_loc = alloca i64 1"   --->   Operation 86 'alloca' 'add_4159_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%add_4260_loc = alloca i64 1"   --->   Operation 87 'alloca' 'add_4260_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%add_4361_loc = alloca i64 1"   --->   Operation 88 'alloca' 'add_4361_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%add_4462_loc = alloca i64 1"   --->   Operation 89 'alloca' 'add_4462_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%add_4563_loc = alloca i64 1"   --->   Operation 90 'alloca' 'add_4563_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%add_4664_loc = alloca i64 1"   --->   Operation 91 'alloca' 'add_4664_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%add_4765_loc = alloca i64 1"   --->   Operation 92 'alloca' 'add_4765_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%add_4866_loc = alloca i64 1"   --->   Operation 93 'alloca' 'add_4866_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%add_4967_loc = alloca i64 1"   --->   Operation 94 'alloca' 'add_4967_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%add_5068_loc = alloca i64 1"   --->   Operation 95 'alloca' 'add_5068_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%add_5169_loc = alloca i64 1"   --->   Operation 96 'alloca' 'add_5169_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%add_5270_loc = alloca i64 1"   --->   Operation 97 'alloca' 'add_5270_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%add_5371_loc = alloca i64 1"   --->   Operation 98 'alloca' 'add_5371_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%add_5472_loc = alloca i64 1"   --->   Operation 99 'alloca' 'add_5472_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%add_5573_loc = alloca i64 1"   --->   Operation 100 'alloca' 'add_5573_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%add_5674_loc = alloca i64 1"   --->   Operation 101 'alloca' 'add_5674_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%add_5775_loc = alloca i64 1"   --->   Operation 102 'alloca' 'add_5775_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%add_5876_loc = alloca i64 1"   --->   Operation 103 'alloca' 'add_5876_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%add_5977_loc = alloca i64 1"   --->   Operation 104 'alloca' 'add_5977_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%add_6078_loc = alloca i64 1"   --->   Operation 105 'alloca' 'add_6078_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%add_6179_loc = alloca i64 1"   --->   Operation 106 'alloca' 'add_6179_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%add_6280_loc = alloca i64 1"   --->   Operation 107 'alloca' 'add_6280_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%add_6381_loc = alloca i64 1"   --->   Operation 108 'alloca' 'add_6381_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/bicg.c:3]   --->   Operation 109 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_out"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q_out"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%buff_A = alloca i64 1" [src/bicg.c:7]   --->   Operation 122 'alloca' 'buff_A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [src/bicg.c:7]   --->   Operation 123 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%buff_p = alloca i64 1" [src/bicg.c:8]   --->   Operation 124 'alloca' 'buff_p' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%buff_p_1 = alloca i64 1" [src/bicg.c:8]   --->   Operation 125 'alloca' 'buff_p_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%buff_r = alloca i64 1" [src/bicg.c:9]   --->   Operation 126 'alloca' 'buff_r' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%buff_r_1 = alloca i64 1" [src/bicg.c:9]   --->   Operation 127 'alloca' 'buff_r_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%buff_s_out = alloca i64 1" [src/bicg.c:10]   --->   Operation 128 'alloca' 'buff_s_out' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%buff_s_out_1 = alloca i64 1" [src/bicg.c:10]   --->   Operation 129 'alloca' 'buff_s_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%buff_q_out = alloca i64 1" [src/bicg.c:11]   --->   Operation 130 'alloca' 'buff_q_out' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%buff_q_out_1 = alloca i64 1" [src/bicg.c:11]   --->   Operation 131 'alloca' 'buff_q_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/bicg.c:5]   --->   Operation 132 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [src/bicg.c:13]   --->   Operation 133 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i" [src/bicg.c:13]   --->   Operation 134 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %i_3" [src/bicg.c:13]   --->   Operation 135 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.77ns)   --->   "%icmp_ln13 = icmp_eq  i7 %i_3, i7 64" [src/bicg.c:13]   --->   Operation 136 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.77ns)   --->   "%add_ln13 = add i7 %i_3, i7 1" [src/bicg.c:13]   --->   Operation 137 'add' 'add_ln13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %lprd_2.split, void %lp1" [src/bicg.c:13]   --->   Operation 138 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %i_3" [src/bicg.c:13]   --->   Operation 139 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i7 %i_3" [src/bicg.c:13]   --->   Operation 140 'trunc' 'trunc_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_3, i32 1, i32 5" [src/bicg.c:5]   --->   Operation 141 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i32 %p, i64 0, i64 %zext_ln13" [src/bicg.c:14]   --->   Operation 142 'getelementptr' 'p_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 143 [2/2] (1.23ns)   --->   "%p_load = load i6 %p_addr" [src/bicg.c:14]   --->   Operation 143 'load' 'p_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln13" [src/bicg.c:15]   --->   Operation 144 'getelementptr' 'r_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (1.23ns)   --->   "%r_load = load i6 %r_addr" [src/bicg.c:15]   --->   Operation 145 'load' 'r_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [src/bicg.c:5]   --->   Operation 146 'alloca' 'i_2' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%buff_s_out_addr = getelementptr i32 %buff_s_out, i64 0, i64 0" [src/bicg.c:25]   --->   Operation 147 'getelementptr' 'buff_s_out_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr = getelementptr i32 %buff_s_out_1, i64 0, i64 0" [src/bicg.c:25]   --->   Operation 148 'getelementptr' 'buff_s_out_1_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%buff_s_out_addr_1 = getelementptr i32 %buff_s_out, i64 0, i64 1"   --->   Operation 149 'getelementptr' 'buff_s_out_addr_1' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_1 = getelementptr i32 %buff_s_out_1, i64 0, i64 1"   --->   Operation 150 'getelementptr' 'buff_s_out_1_addr_1' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (1.23ns)   --->   "%buff_s_out_load = load i5 %buff_s_out_addr" [src/bicg.c:25]   --->   Operation 151 'load' 'buff_s_out_load' <Predicate = (icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 152 [2/2] (1.23ns)   --->   "%buff_s_out_1_load = load i5 %buff_s_out_1_addr" [src/bicg.c:25]   --->   Operation 152 'load' 'buff_s_out_1_load' <Predicate = (icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 153 [2/2] (1.23ns)   --->   "%buff_s_out_load_1 = load i5 %buff_s_out_addr_1" [src/bicg.c:25]   --->   Operation 153 'load' 'buff_s_out_load_1' <Predicate = (icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 154 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_1 = load i5 %buff_s_out_1_addr_1" [src/bicg.c:25]   --->   Operation 154 'load' 'buff_s_out_1_load_1' <Predicate = (icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i_2" [src/bicg.c:5]   --->   Operation 155 'store' 'store_ln5' <Predicate = (icmp_ln13)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/bicg.c:5]   --->   Operation 156 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/bicg.c:13]   --->   Operation 157 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %lshr_ln5" [src/bicg.c:5]   --->   Operation 158 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/2] (1.23ns)   --->   "%p_load = load i6 %p_addr" [src/bicg.c:14]   --->   Operation 159 'load' 'p_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %p_load" [src/bicg.c:14]   --->   Operation 160 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%buff_p_addr = getelementptr i32 %buff_p, i64 0, i64 %zext_ln5" [src/bicg.c:14]   --->   Operation 161 'getelementptr' 'buff_p_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%buff_p_1_addr = getelementptr i32 %buff_p_1, i64 0, i64 %zext_ln5" [src/bicg.c:14]   --->   Operation 162 'getelementptr' 'buff_p_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/2] (1.23ns)   --->   "%r_load = load i6 %r_addr" [src/bicg.c:15]   --->   Operation 163 'load' 'r_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %r_load" [src/bicg.c:15]   --->   Operation 164 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%buff_r_addr = getelementptr i32 %buff_r, i64 0, i64 %zext_ln5" [src/bicg.c:15]   --->   Operation 165 'getelementptr' 'buff_r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%buff_r_1_addr = getelementptr i32 %buff_r_1, i64 0, i64 %zext_ln5" [src/bicg.c:15]   --->   Operation 166 'getelementptr' 'buff_r_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%buff_s_out_addr_32 = getelementptr i32 %buff_s_out, i64 0, i64 %zext_ln5" [src/bicg.c:16]   --->   Operation 167 'getelementptr' 'buff_s_out_addr_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_32 = getelementptr i32 %buff_s_out_1, i64 0, i64 %zext_ln5" [src/bicg.c:16]   --->   Operation 168 'getelementptr' 'buff_s_out_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%buff_q_out_addr = getelementptr i32 %buff_q_out, i64 0, i64 %zext_ln5" [src/bicg.c:17]   --->   Operation 169 'getelementptr' 'buff_q_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%buff_q_out_1_addr = getelementptr i32 %buff_q_out_1, i64 0, i64 %zext_ln5" [src/bicg.c:17]   --->   Operation 170 'getelementptr' 'buff_q_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %trunc_ln13_1, void %arrayidx10.case.0, void %arrayidx10.case.1" [src/bicg.c:14]   --->   Operation 171 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 %bitcast_ln14, i5 %buff_p_addr" [src/bicg.c:14]   --->   Operation 172 'store' 'store_ln14' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i5 %buff_r_addr" [src/bicg.c:15]   --->   Operation 173 'store' 'store_ln15' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 174 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 0, i5 %buff_s_out_addr_32" [src/bicg.c:16]   --->   Operation 174 'store' 'store_ln16' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 175 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 0, i5 %buff_q_out_addr" [src/bicg.c:17]   --->   Operation 175 'store' 'store_ln17' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx10.exit" [src/bicg.c:17]   --->   Operation 176 'br' 'br_ln17' <Predicate = (!trunc_ln13_1)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 %bitcast_ln14, i5 %buff_p_1_addr" [src/bicg.c:14]   --->   Operation 177 'store' 'store_ln14' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 178 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i5 %buff_r_1_addr" [src/bicg.c:15]   --->   Operation 178 'store' 'store_ln15' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 179 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 0, i5 %buff_s_out_1_addr_32" [src/bicg.c:16]   --->   Operation 179 'store' 'store_ln16' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 180 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 0, i5 %buff_q_out_1_addr" [src/bicg.c:17]   --->   Operation 180 'store' 'store_ln17' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx10.exit" [src/bicg.c:17]   --->   Operation 181 'br' 'br_ln17' <Predicate = (trunc_ln13_1)> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (1.23ns)   --->   "%call_ln13 = call void @bicg_Pipeline_lprd_2, i6 %trunc_ln13, i32 %A_0, i32 %A_1, i32 %buff_A, i32 %buff_A_1" [src/bicg.c:13]   --->   Operation 182 'call' 'call_ln13' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 183 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln13, i7 %i" [src/bicg.c:5]   --->   Operation 183 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln13 = call void @bicg_Pipeline_lprd_2, i6 %trunc_ln13, i32 %A_0, i32 %A_1, i32 %buff_A, i32 %buff_A_1" [src/bicg.c:13]   --->   Operation 184 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [src/bicg.c:13]   --->   Operation 185 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.23>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%buff_s_out_addr_2 = getelementptr i32 %buff_s_out, i64 0, i64 2"   --->   Operation 186 'getelementptr' 'buff_s_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_2 = getelementptr i32 %buff_s_out_1, i64 0, i64 2"   --->   Operation 187 'getelementptr' 'buff_s_out_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%buff_s_out_addr_3 = getelementptr i32 %buff_s_out, i64 0, i64 3"   --->   Operation 188 'getelementptr' 'buff_s_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_3 = getelementptr i32 %buff_s_out_1, i64 0, i64 3"   --->   Operation 189 'getelementptr' 'buff_s_out_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/2] (1.23ns)   --->   "%buff_s_out_load = load i5 %buff_s_out_addr" [src/bicg.c:25]   --->   Operation 190 'load' 'buff_s_out_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 191 [1/2] (1.23ns)   --->   "%buff_s_out_1_load = load i5 %buff_s_out_1_addr" [src/bicg.c:25]   --->   Operation 191 'load' 'buff_s_out_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 192 [1/2] (1.23ns)   --->   "%buff_s_out_load_1 = load i5 %buff_s_out_addr_1" [src/bicg.c:25]   --->   Operation 192 'load' 'buff_s_out_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 193 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_1 = load i5 %buff_s_out_1_addr_1" [src/bicg.c:25]   --->   Operation 193 'load' 'buff_s_out_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 194 [2/2] (1.23ns)   --->   "%buff_s_out_load_2 = load i5 %buff_s_out_addr_2" [src/bicg.c:25]   --->   Operation 194 'load' 'buff_s_out_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 195 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_2 = load i5 %buff_s_out_1_addr_2" [src/bicg.c:25]   --->   Operation 195 'load' 'buff_s_out_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 196 [2/2] (1.23ns)   --->   "%buff_s_out_load_3 = load i5 %buff_s_out_addr_3" [src/bicg.c:25]   --->   Operation 196 'load' 'buff_s_out_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 197 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_3 = load i5 %buff_s_out_1_addr_3" [src/bicg.c:25]   --->   Operation 197 'load' 'buff_s_out_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 3> <Delay = 1.23>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%buff_s_out_addr_4 = getelementptr i32 %buff_s_out, i64 0, i64 4"   --->   Operation 198 'getelementptr' 'buff_s_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_4 = getelementptr i32 %buff_s_out_1, i64 0, i64 4"   --->   Operation 199 'getelementptr' 'buff_s_out_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%buff_s_out_addr_5 = getelementptr i32 %buff_s_out, i64 0, i64 5"   --->   Operation 200 'getelementptr' 'buff_s_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_5 = getelementptr i32 %buff_s_out_1, i64 0, i64 5"   --->   Operation 201 'getelementptr' 'buff_s_out_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/2] (1.23ns)   --->   "%buff_s_out_load_2 = load i5 %buff_s_out_addr_2" [src/bicg.c:25]   --->   Operation 202 'load' 'buff_s_out_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 203 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_2 = load i5 %buff_s_out_1_addr_2" [src/bicg.c:25]   --->   Operation 203 'load' 'buff_s_out_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 204 [1/2] (1.23ns)   --->   "%buff_s_out_load_3 = load i5 %buff_s_out_addr_3" [src/bicg.c:25]   --->   Operation 204 'load' 'buff_s_out_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 205 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_3 = load i5 %buff_s_out_1_addr_3" [src/bicg.c:25]   --->   Operation 205 'load' 'buff_s_out_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 206 [2/2] (1.23ns)   --->   "%buff_s_out_load_4 = load i5 %buff_s_out_addr_4" [src/bicg.c:25]   --->   Operation 206 'load' 'buff_s_out_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 207 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_4 = load i5 %buff_s_out_1_addr_4" [src/bicg.c:25]   --->   Operation 207 'load' 'buff_s_out_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 208 [2/2] (1.23ns)   --->   "%buff_s_out_load_5 = load i5 %buff_s_out_addr_5" [src/bicg.c:25]   --->   Operation 208 'load' 'buff_s_out_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 209 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_5 = load i5 %buff_s_out_1_addr_5" [src/bicg.c:25]   --->   Operation 209 'load' 'buff_s_out_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 4> <Delay = 1.23>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%buff_s_out_addr_6 = getelementptr i32 %buff_s_out, i64 0, i64 6"   --->   Operation 210 'getelementptr' 'buff_s_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_6 = getelementptr i32 %buff_s_out_1, i64 0, i64 6"   --->   Operation 211 'getelementptr' 'buff_s_out_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%buff_s_out_addr_7 = getelementptr i32 %buff_s_out, i64 0, i64 7"   --->   Operation 212 'getelementptr' 'buff_s_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_7 = getelementptr i32 %buff_s_out_1, i64 0, i64 7"   --->   Operation 213 'getelementptr' 'buff_s_out_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/2] (1.23ns)   --->   "%buff_s_out_load_4 = load i5 %buff_s_out_addr_4" [src/bicg.c:25]   --->   Operation 214 'load' 'buff_s_out_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 215 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_4 = load i5 %buff_s_out_1_addr_4" [src/bicg.c:25]   --->   Operation 215 'load' 'buff_s_out_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 216 [1/2] (1.23ns)   --->   "%buff_s_out_load_5 = load i5 %buff_s_out_addr_5" [src/bicg.c:25]   --->   Operation 216 'load' 'buff_s_out_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 217 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_5 = load i5 %buff_s_out_1_addr_5" [src/bicg.c:25]   --->   Operation 217 'load' 'buff_s_out_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 218 [2/2] (1.23ns)   --->   "%buff_s_out_load_6 = load i5 %buff_s_out_addr_6" [src/bicg.c:25]   --->   Operation 218 'load' 'buff_s_out_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 219 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_6 = load i5 %buff_s_out_1_addr_6" [src/bicg.c:25]   --->   Operation 219 'load' 'buff_s_out_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 220 [2/2] (1.23ns)   --->   "%buff_s_out_load_7 = load i5 %buff_s_out_addr_7" [src/bicg.c:25]   --->   Operation 220 'load' 'buff_s_out_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 221 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_7 = load i5 %buff_s_out_1_addr_7" [src/bicg.c:25]   --->   Operation 221 'load' 'buff_s_out_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 8 <SV = 5> <Delay = 1.23>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%buff_s_out_addr_8 = getelementptr i32 %buff_s_out, i64 0, i64 8"   --->   Operation 222 'getelementptr' 'buff_s_out_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_8 = getelementptr i32 %buff_s_out_1, i64 0, i64 8"   --->   Operation 223 'getelementptr' 'buff_s_out_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%buff_s_out_addr_9 = getelementptr i32 %buff_s_out, i64 0, i64 9"   --->   Operation 224 'getelementptr' 'buff_s_out_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_9 = getelementptr i32 %buff_s_out_1, i64 0, i64 9"   --->   Operation 225 'getelementptr' 'buff_s_out_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/2] (1.23ns)   --->   "%buff_s_out_load_6 = load i5 %buff_s_out_addr_6" [src/bicg.c:25]   --->   Operation 226 'load' 'buff_s_out_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 227 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_6 = load i5 %buff_s_out_1_addr_6" [src/bicg.c:25]   --->   Operation 227 'load' 'buff_s_out_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 228 [1/2] (1.23ns)   --->   "%buff_s_out_load_7 = load i5 %buff_s_out_addr_7" [src/bicg.c:25]   --->   Operation 228 'load' 'buff_s_out_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 229 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_7 = load i5 %buff_s_out_1_addr_7" [src/bicg.c:25]   --->   Operation 229 'load' 'buff_s_out_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 230 [2/2] (1.23ns)   --->   "%buff_s_out_load_8 = load i5 %buff_s_out_addr_8" [src/bicg.c:25]   --->   Operation 230 'load' 'buff_s_out_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 231 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_8 = load i5 %buff_s_out_1_addr_8" [src/bicg.c:25]   --->   Operation 231 'load' 'buff_s_out_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 232 [2/2] (1.23ns)   --->   "%buff_s_out_load_9 = load i5 %buff_s_out_addr_9" [src/bicg.c:25]   --->   Operation 232 'load' 'buff_s_out_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 233 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_9 = load i5 %buff_s_out_1_addr_9" [src/bicg.c:25]   --->   Operation 233 'load' 'buff_s_out_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 9 <SV = 6> <Delay = 1.23>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%buff_s_out_addr_10 = getelementptr i32 %buff_s_out, i64 0, i64 10"   --->   Operation 234 'getelementptr' 'buff_s_out_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_10 = getelementptr i32 %buff_s_out_1, i64 0, i64 10"   --->   Operation 235 'getelementptr' 'buff_s_out_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%buff_s_out_addr_11 = getelementptr i32 %buff_s_out, i64 0, i64 11"   --->   Operation 236 'getelementptr' 'buff_s_out_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_11 = getelementptr i32 %buff_s_out_1, i64 0, i64 11"   --->   Operation 237 'getelementptr' 'buff_s_out_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/2] (1.23ns)   --->   "%buff_s_out_load_8 = load i5 %buff_s_out_addr_8" [src/bicg.c:25]   --->   Operation 238 'load' 'buff_s_out_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 239 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_8 = load i5 %buff_s_out_1_addr_8" [src/bicg.c:25]   --->   Operation 239 'load' 'buff_s_out_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 240 [1/2] (1.23ns)   --->   "%buff_s_out_load_9 = load i5 %buff_s_out_addr_9" [src/bicg.c:25]   --->   Operation 240 'load' 'buff_s_out_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 241 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_9 = load i5 %buff_s_out_1_addr_9" [src/bicg.c:25]   --->   Operation 241 'load' 'buff_s_out_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 242 [2/2] (1.23ns)   --->   "%buff_s_out_load_10 = load i5 %buff_s_out_addr_10" [src/bicg.c:25]   --->   Operation 242 'load' 'buff_s_out_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 243 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_10 = load i5 %buff_s_out_1_addr_10" [src/bicg.c:25]   --->   Operation 243 'load' 'buff_s_out_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 244 [2/2] (1.23ns)   --->   "%buff_s_out_load_11 = load i5 %buff_s_out_addr_11" [src/bicg.c:25]   --->   Operation 244 'load' 'buff_s_out_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 245 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_11 = load i5 %buff_s_out_1_addr_11" [src/bicg.c:25]   --->   Operation 245 'load' 'buff_s_out_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 10 <SV = 7> <Delay = 1.23>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%buff_s_out_addr_12 = getelementptr i32 %buff_s_out, i64 0, i64 12"   --->   Operation 246 'getelementptr' 'buff_s_out_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_12 = getelementptr i32 %buff_s_out_1, i64 0, i64 12"   --->   Operation 247 'getelementptr' 'buff_s_out_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%buff_s_out_addr_13 = getelementptr i32 %buff_s_out, i64 0, i64 13"   --->   Operation 248 'getelementptr' 'buff_s_out_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_13 = getelementptr i32 %buff_s_out_1, i64 0, i64 13"   --->   Operation 249 'getelementptr' 'buff_s_out_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/2] (1.23ns)   --->   "%buff_s_out_load_10 = load i5 %buff_s_out_addr_10" [src/bicg.c:25]   --->   Operation 250 'load' 'buff_s_out_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 251 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_10 = load i5 %buff_s_out_1_addr_10" [src/bicg.c:25]   --->   Operation 251 'load' 'buff_s_out_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 252 [1/2] (1.23ns)   --->   "%buff_s_out_load_11 = load i5 %buff_s_out_addr_11" [src/bicg.c:25]   --->   Operation 252 'load' 'buff_s_out_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 253 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_11 = load i5 %buff_s_out_1_addr_11" [src/bicg.c:25]   --->   Operation 253 'load' 'buff_s_out_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 254 [2/2] (1.23ns)   --->   "%buff_s_out_load_12 = load i5 %buff_s_out_addr_12" [src/bicg.c:25]   --->   Operation 254 'load' 'buff_s_out_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 255 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_12 = load i5 %buff_s_out_1_addr_12" [src/bicg.c:25]   --->   Operation 255 'load' 'buff_s_out_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 256 [2/2] (1.23ns)   --->   "%buff_s_out_load_13 = load i5 %buff_s_out_addr_13" [src/bicg.c:25]   --->   Operation 256 'load' 'buff_s_out_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 257 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_13 = load i5 %buff_s_out_1_addr_13" [src/bicg.c:25]   --->   Operation 257 'load' 'buff_s_out_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 8> <Delay = 1.23>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%buff_s_out_addr_14 = getelementptr i32 %buff_s_out, i64 0, i64 14"   --->   Operation 258 'getelementptr' 'buff_s_out_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_14 = getelementptr i32 %buff_s_out_1, i64 0, i64 14"   --->   Operation 259 'getelementptr' 'buff_s_out_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%buff_s_out_addr_15 = getelementptr i32 %buff_s_out, i64 0, i64 15"   --->   Operation 260 'getelementptr' 'buff_s_out_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_15 = getelementptr i32 %buff_s_out_1, i64 0, i64 15"   --->   Operation 261 'getelementptr' 'buff_s_out_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/2] (1.23ns)   --->   "%buff_s_out_load_12 = load i5 %buff_s_out_addr_12" [src/bicg.c:25]   --->   Operation 262 'load' 'buff_s_out_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 263 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_12 = load i5 %buff_s_out_1_addr_12" [src/bicg.c:25]   --->   Operation 263 'load' 'buff_s_out_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 264 [1/2] (1.23ns)   --->   "%buff_s_out_load_13 = load i5 %buff_s_out_addr_13" [src/bicg.c:25]   --->   Operation 264 'load' 'buff_s_out_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 265 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_13 = load i5 %buff_s_out_1_addr_13" [src/bicg.c:25]   --->   Operation 265 'load' 'buff_s_out_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 266 [2/2] (1.23ns)   --->   "%buff_s_out_load_14 = load i5 %buff_s_out_addr_14" [src/bicg.c:25]   --->   Operation 266 'load' 'buff_s_out_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 267 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_14 = load i5 %buff_s_out_1_addr_14" [src/bicg.c:25]   --->   Operation 267 'load' 'buff_s_out_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 268 [2/2] (1.23ns)   --->   "%buff_s_out_load_15 = load i5 %buff_s_out_addr_15" [src/bicg.c:25]   --->   Operation 268 'load' 'buff_s_out_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 269 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_15 = load i5 %buff_s_out_1_addr_15" [src/bicg.c:25]   --->   Operation 269 'load' 'buff_s_out_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 9> <Delay = 1.23>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%buff_s_out_addr_16 = getelementptr i32 %buff_s_out, i64 0, i64 16"   --->   Operation 270 'getelementptr' 'buff_s_out_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_16 = getelementptr i32 %buff_s_out_1, i64 0, i64 16"   --->   Operation 271 'getelementptr' 'buff_s_out_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%buff_s_out_addr_17 = getelementptr i32 %buff_s_out, i64 0, i64 17"   --->   Operation 272 'getelementptr' 'buff_s_out_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_17 = getelementptr i32 %buff_s_out_1, i64 0, i64 17"   --->   Operation 273 'getelementptr' 'buff_s_out_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/2] (1.23ns)   --->   "%buff_s_out_load_14 = load i5 %buff_s_out_addr_14" [src/bicg.c:25]   --->   Operation 274 'load' 'buff_s_out_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 275 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_14 = load i5 %buff_s_out_1_addr_14" [src/bicg.c:25]   --->   Operation 275 'load' 'buff_s_out_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 276 [1/2] (1.23ns)   --->   "%buff_s_out_load_15 = load i5 %buff_s_out_addr_15" [src/bicg.c:25]   --->   Operation 276 'load' 'buff_s_out_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 277 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_15 = load i5 %buff_s_out_1_addr_15" [src/bicg.c:25]   --->   Operation 277 'load' 'buff_s_out_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 278 [2/2] (1.23ns)   --->   "%buff_s_out_load_16 = load i5 %buff_s_out_addr_16" [src/bicg.c:25]   --->   Operation 278 'load' 'buff_s_out_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 279 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_16 = load i5 %buff_s_out_1_addr_16" [src/bicg.c:25]   --->   Operation 279 'load' 'buff_s_out_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 280 [2/2] (1.23ns)   --->   "%buff_s_out_load_17 = load i5 %buff_s_out_addr_17" [src/bicg.c:25]   --->   Operation 280 'load' 'buff_s_out_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 281 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_17 = load i5 %buff_s_out_1_addr_17" [src/bicg.c:25]   --->   Operation 281 'load' 'buff_s_out_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 10> <Delay = 1.23>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%buff_s_out_addr_18 = getelementptr i32 %buff_s_out, i64 0, i64 18"   --->   Operation 282 'getelementptr' 'buff_s_out_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_18 = getelementptr i32 %buff_s_out_1, i64 0, i64 18"   --->   Operation 283 'getelementptr' 'buff_s_out_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%buff_s_out_addr_19 = getelementptr i32 %buff_s_out, i64 0, i64 19"   --->   Operation 284 'getelementptr' 'buff_s_out_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_19 = getelementptr i32 %buff_s_out_1, i64 0, i64 19"   --->   Operation 285 'getelementptr' 'buff_s_out_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [1/2] (1.23ns)   --->   "%buff_s_out_load_16 = load i5 %buff_s_out_addr_16" [src/bicg.c:25]   --->   Operation 286 'load' 'buff_s_out_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 287 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_16 = load i5 %buff_s_out_1_addr_16" [src/bicg.c:25]   --->   Operation 287 'load' 'buff_s_out_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 288 [1/2] (1.23ns)   --->   "%buff_s_out_load_17 = load i5 %buff_s_out_addr_17" [src/bicg.c:25]   --->   Operation 288 'load' 'buff_s_out_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 289 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_17 = load i5 %buff_s_out_1_addr_17" [src/bicg.c:25]   --->   Operation 289 'load' 'buff_s_out_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 290 [2/2] (1.23ns)   --->   "%buff_s_out_load_18 = load i5 %buff_s_out_addr_18" [src/bicg.c:25]   --->   Operation 290 'load' 'buff_s_out_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 291 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_18 = load i5 %buff_s_out_1_addr_18" [src/bicg.c:25]   --->   Operation 291 'load' 'buff_s_out_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 292 [2/2] (1.23ns)   --->   "%buff_s_out_load_19 = load i5 %buff_s_out_addr_19" [src/bicg.c:25]   --->   Operation 292 'load' 'buff_s_out_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 293 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_19 = load i5 %buff_s_out_1_addr_19" [src/bicg.c:25]   --->   Operation 293 'load' 'buff_s_out_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 11> <Delay = 1.23>
ST_14 : Operation 294 [1/1] (0.00ns)   --->   "%buff_s_out_addr_20 = getelementptr i32 %buff_s_out, i64 0, i64 20"   --->   Operation 294 'getelementptr' 'buff_s_out_addr_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_20 = getelementptr i32 %buff_s_out_1, i64 0, i64 20"   --->   Operation 295 'getelementptr' 'buff_s_out_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%buff_s_out_addr_21 = getelementptr i32 %buff_s_out, i64 0, i64 21"   --->   Operation 296 'getelementptr' 'buff_s_out_addr_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_21 = getelementptr i32 %buff_s_out_1, i64 0, i64 21"   --->   Operation 297 'getelementptr' 'buff_s_out_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 298 [1/2] (1.23ns)   --->   "%buff_s_out_load_18 = load i5 %buff_s_out_addr_18" [src/bicg.c:25]   --->   Operation 298 'load' 'buff_s_out_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 299 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_18 = load i5 %buff_s_out_1_addr_18" [src/bicg.c:25]   --->   Operation 299 'load' 'buff_s_out_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 300 [1/2] (1.23ns)   --->   "%buff_s_out_load_19 = load i5 %buff_s_out_addr_19" [src/bicg.c:25]   --->   Operation 300 'load' 'buff_s_out_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 301 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_19 = load i5 %buff_s_out_1_addr_19" [src/bicg.c:25]   --->   Operation 301 'load' 'buff_s_out_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 302 [2/2] (1.23ns)   --->   "%buff_s_out_load_20 = load i5 %buff_s_out_addr_20" [src/bicg.c:25]   --->   Operation 302 'load' 'buff_s_out_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 303 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_20 = load i5 %buff_s_out_1_addr_20" [src/bicg.c:25]   --->   Operation 303 'load' 'buff_s_out_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 304 [2/2] (1.23ns)   --->   "%buff_s_out_load_21 = load i5 %buff_s_out_addr_21" [src/bicg.c:25]   --->   Operation 304 'load' 'buff_s_out_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 305 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_21 = load i5 %buff_s_out_1_addr_21" [src/bicg.c:25]   --->   Operation 305 'load' 'buff_s_out_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 12> <Delay = 1.23>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%buff_s_out_addr_22 = getelementptr i32 %buff_s_out, i64 0, i64 22"   --->   Operation 306 'getelementptr' 'buff_s_out_addr_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_22 = getelementptr i32 %buff_s_out_1, i64 0, i64 22"   --->   Operation 307 'getelementptr' 'buff_s_out_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%buff_s_out_addr_23 = getelementptr i32 %buff_s_out, i64 0, i64 23"   --->   Operation 308 'getelementptr' 'buff_s_out_addr_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_23 = getelementptr i32 %buff_s_out_1, i64 0, i64 23"   --->   Operation 309 'getelementptr' 'buff_s_out_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 310 [1/2] (1.23ns)   --->   "%buff_s_out_load_20 = load i5 %buff_s_out_addr_20" [src/bicg.c:25]   --->   Operation 310 'load' 'buff_s_out_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 311 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_20 = load i5 %buff_s_out_1_addr_20" [src/bicg.c:25]   --->   Operation 311 'load' 'buff_s_out_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 312 [1/2] (1.23ns)   --->   "%buff_s_out_load_21 = load i5 %buff_s_out_addr_21" [src/bicg.c:25]   --->   Operation 312 'load' 'buff_s_out_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 313 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_21 = load i5 %buff_s_out_1_addr_21" [src/bicg.c:25]   --->   Operation 313 'load' 'buff_s_out_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 314 [2/2] (1.23ns)   --->   "%buff_s_out_load_22 = load i5 %buff_s_out_addr_22" [src/bicg.c:25]   --->   Operation 314 'load' 'buff_s_out_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 315 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_22 = load i5 %buff_s_out_1_addr_22" [src/bicg.c:25]   --->   Operation 315 'load' 'buff_s_out_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 316 [2/2] (1.23ns)   --->   "%buff_s_out_load_23 = load i5 %buff_s_out_addr_23" [src/bicg.c:25]   --->   Operation 316 'load' 'buff_s_out_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 317 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_23 = load i5 %buff_s_out_1_addr_23" [src/bicg.c:25]   --->   Operation 317 'load' 'buff_s_out_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 13> <Delay = 1.23>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%buff_s_out_addr_24 = getelementptr i32 %buff_s_out, i64 0, i64 24"   --->   Operation 318 'getelementptr' 'buff_s_out_addr_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 319 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_24 = getelementptr i32 %buff_s_out_1, i64 0, i64 24"   --->   Operation 319 'getelementptr' 'buff_s_out_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "%buff_s_out_addr_25 = getelementptr i32 %buff_s_out, i64 0, i64 25"   --->   Operation 320 'getelementptr' 'buff_s_out_addr_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 321 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_25 = getelementptr i32 %buff_s_out_1, i64 0, i64 25"   --->   Operation 321 'getelementptr' 'buff_s_out_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 322 [1/2] (1.23ns)   --->   "%buff_s_out_load_22 = load i5 %buff_s_out_addr_22" [src/bicg.c:25]   --->   Operation 322 'load' 'buff_s_out_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 323 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_22 = load i5 %buff_s_out_1_addr_22" [src/bicg.c:25]   --->   Operation 323 'load' 'buff_s_out_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 324 [1/2] (1.23ns)   --->   "%buff_s_out_load_23 = load i5 %buff_s_out_addr_23" [src/bicg.c:25]   --->   Operation 324 'load' 'buff_s_out_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 325 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_23 = load i5 %buff_s_out_1_addr_23" [src/bicg.c:25]   --->   Operation 325 'load' 'buff_s_out_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 326 [2/2] (1.23ns)   --->   "%buff_s_out_load_24 = load i5 %buff_s_out_addr_24" [src/bicg.c:25]   --->   Operation 326 'load' 'buff_s_out_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 327 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_24 = load i5 %buff_s_out_1_addr_24" [src/bicg.c:25]   --->   Operation 327 'load' 'buff_s_out_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 328 [2/2] (1.23ns)   --->   "%buff_s_out_load_25 = load i5 %buff_s_out_addr_25" [src/bicg.c:25]   --->   Operation 328 'load' 'buff_s_out_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 329 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_25 = load i5 %buff_s_out_1_addr_25" [src/bicg.c:25]   --->   Operation 329 'load' 'buff_s_out_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 14> <Delay = 1.23>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%buff_s_out_addr_26 = getelementptr i32 %buff_s_out, i64 0, i64 26"   --->   Operation 330 'getelementptr' 'buff_s_out_addr_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_26 = getelementptr i32 %buff_s_out_1, i64 0, i64 26"   --->   Operation 331 'getelementptr' 'buff_s_out_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%buff_s_out_addr_27 = getelementptr i32 %buff_s_out, i64 0, i64 27"   --->   Operation 332 'getelementptr' 'buff_s_out_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_27 = getelementptr i32 %buff_s_out_1, i64 0, i64 27"   --->   Operation 333 'getelementptr' 'buff_s_out_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 334 [1/2] (1.23ns)   --->   "%buff_s_out_load_24 = load i5 %buff_s_out_addr_24" [src/bicg.c:25]   --->   Operation 334 'load' 'buff_s_out_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 335 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_24 = load i5 %buff_s_out_1_addr_24" [src/bicg.c:25]   --->   Operation 335 'load' 'buff_s_out_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 336 [1/2] (1.23ns)   --->   "%buff_s_out_load_25 = load i5 %buff_s_out_addr_25" [src/bicg.c:25]   --->   Operation 336 'load' 'buff_s_out_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 337 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_25 = load i5 %buff_s_out_1_addr_25" [src/bicg.c:25]   --->   Operation 337 'load' 'buff_s_out_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 338 [2/2] (1.23ns)   --->   "%buff_s_out_load_26 = load i5 %buff_s_out_addr_26" [src/bicg.c:25]   --->   Operation 338 'load' 'buff_s_out_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 339 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_26 = load i5 %buff_s_out_1_addr_26" [src/bicg.c:25]   --->   Operation 339 'load' 'buff_s_out_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 340 [2/2] (1.23ns)   --->   "%buff_s_out_load_27 = load i5 %buff_s_out_addr_27" [src/bicg.c:25]   --->   Operation 340 'load' 'buff_s_out_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 341 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_27 = load i5 %buff_s_out_1_addr_27" [src/bicg.c:25]   --->   Operation 341 'load' 'buff_s_out_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 15> <Delay = 1.23>
ST_18 : Operation 342 [1/1] (0.00ns)   --->   "%buff_s_out_addr_28 = getelementptr i32 %buff_s_out, i64 0, i64 28"   --->   Operation 342 'getelementptr' 'buff_s_out_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 343 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_28 = getelementptr i32 %buff_s_out_1, i64 0, i64 28"   --->   Operation 343 'getelementptr' 'buff_s_out_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 344 [1/1] (0.00ns)   --->   "%buff_s_out_addr_29 = getelementptr i32 %buff_s_out, i64 0, i64 29"   --->   Operation 344 'getelementptr' 'buff_s_out_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 345 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_29 = getelementptr i32 %buff_s_out_1, i64 0, i64 29"   --->   Operation 345 'getelementptr' 'buff_s_out_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 346 [1/2] (1.23ns)   --->   "%buff_s_out_load_26 = load i5 %buff_s_out_addr_26" [src/bicg.c:25]   --->   Operation 346 'load' 'buff_s_out_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 347 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_26 = load i5 %buff_s_out_1_addr_26" [src/bicg.c:25]   --->   Operation 347 'load' 'buff_s_out_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 348 [1/2] (1.23ns)   --->   "%buff_s_out_load_27 = load i5 %buff_s_out_addr_27" [src/bicg.c:25]   --->   Operation 348 'load' 'buff_s_out_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 349 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_27 = load i5 %buff_s_out_1_addr_27" [src/bicg.c:25]   --->   Operation 349 'load' 'buff_s_out_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 350 [2/2] (1.23ns)   --->   "%buff_s_out_load_28 = load i5 %buff_s_out_addr_28" [src/bicg.c:25]   --->   Operation 350 'load' 'buff_s_out_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 351 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_28 = load i5 %buff_s_out_1_addr_28" [src/bicg.c:25]   --->   Operation 351 'load' 'buff_s_out_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 352 [2/2] (1.23ns)   --->   "%buff_s_out_load_29 = load i5 %buff_s_out_addr_29" [src/bicg.c:25]   --->   Operation 352 'load' 'buff_s_out_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 353 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_29 = load i5 %buff_s_out_1_addr_29" [src/bicg.c:25]   --->   Operation 353 'load' 'buff_s_out_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 16> <Delay = 1.23>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%buff_s_out_addr_30 = getelementptr i32 %buff_s_out, i64 0, i64 30"   --->   Operation 354 'getelementptr' 'buff_s_out_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_30 = getelementptr i32 %buff_s_out_1, i64 0, i64 30"   --->   Operation 355 'getelementptr' 'buff_s_out_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%buff_s_out_addr_31 = getelementptr i32 %buff_s_out, i64 0, i64 31"   --->   Operation 356 'getelementptr' 'buff_s_out_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr_31 = getelementptr i32 %buff_s_out_1, i64 0, i64 31"   --->   Operation 357 'getelementptr' 'buff_s_out_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 358 [1/2] (1.23ns)   --->   "%buff_s_out_load_28 = load i5 %buff_s_out_addr_28" [src/bicg.c:25]   --->   Operation 358 'load' 'buff_s_out_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 359 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_28 = load i5 %buff_s_out_1_addr_28" [src/bicg.c:25]   --->   Operation 359 'load' 'buff_s_out_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 360 [1/2] (1.23ns)   --->   "%buff_s_out_load_29 = load i5 %buff_s_out_addr_29" [src/bicg.c:25]   --->   Operation 360 'load' 'buff_s_out_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 361 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_29 = load i5 %buff_s_out_1_addr_29" [src/bicg.c:25]   --->   Operation 361 'load' 'buff_s_out_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 362 [2/2] (1.23ns)   --->   "%buff_s_out_load_30 = load i5 %buff_s_out_addr_30" [src/bicg.c:25]   --->   Operation 362 'load' 'buff_s_out_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 363 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_30 = load i5 %buff_s_out_1_addr_30" [src/bicg.c:25]   --->   Operation 363 'load' 'buff_s_out_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 364 [2/2] (1.23ns)   --->   "%buff_s_out_load_31 = load i5 %buff_s_out_addr_31" [src/bicg.c:25]   --->   Operation 364 'load' 'buff_s_out_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 365 [2/2] (1.23ns)   --->   "%buff_s_out_1_load_31 = load i5 %buff_s_out_1_addr_31" [src/bicg.c:25]   --->   Operation 365 'load' 'buff_s_out_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 17> <Delay = 1.66>
ST_20 : Operation 366 [1/2] (1.23ns)   --->   "%buff_s_out_load_30 = load i5 %buff_s_out_addr_30" [src/bicg.c:25]   --->   Operation 366 'load' 'buff_s_out_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 367 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_30 = load i5 %buff_s_out_1_addr_30" [src/bicg.c:25]   --->   Operation 367 'load' 'buff_s_out_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 368 [1/2] (1.23ns)   --->   "%buff_s_out_load_31 = load i5 %buff_s_out_addr_31" [src/bicg.c:25]   --->   Operation 368 'load' 'buff_s_out_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 369 [1/2] (1.23ns)   --->   "%buff_s_out_1_load_31 = load i5 %buff_s_out_1_addr_31" [src/bicg.c:25]   --->   Operation 369 'load' 'buff_s_out_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 370 [2/2] (0.42ns)   --->   "%call_ln25 = call void @bicg_Pipeline_lp1, i32 %buff_s_out_1_load_31, i32 %buff_s_out_load_31, i32 %buff_s_out_1_load_30, i32 %buff_s_out_load_30, i32 %buff_s_out_1_load_29, i32 %buff_s_out_load_29, i32 %buff_s_out_1_load_28, i32 %buff_s_out_load_28, i32 %buff_s_out_1_load_27, i32 %buff_s_out_load_27, i32 %buff_s_out_1_load_26, i32 %buff_s_out_load_26, i32 %buff_s_out_1_load_25, i32 %buff_s_out_load_25, i32 %buff_s_out_1_load_24, i32 %buff_s_out_load_24, i32 %buff_s_out_1_load_23, i32 %buff_s_out_load_23, i32 %buff_s_out_1_load_22, i32 %buff_s_out_load_22, i32 %buff_s_out_1_load_21, i32 %buff_s_out_load_21, i32 %buff_s_out_1_load_20, i32 %buff_s_out_load_20, i32 %buff_s_out_1_load_19, i32 %buff_s_out_load_19, i32 %buff_s_out_1_load_18, i32 %buff_s_out_load_18, i32 %buff_s_out_1_load_17, i32 %buff_s_out_load_17, i32 %buff_s_out_1_load_16, i32 %buff_s_out_load_16, i32 %buff_s_out_1_load_15, i32 %buff_s_out_load_15, i32 %buff_s_out_1_load_14, i32 %buff_s_out_load_14, i32 %buff_s_out_1_load_13, i32 %buff_s_out_load_13, i32 %buff_s_out_1_load_12, i32 %buff_s_out_load_12, i32 %buff_s_out_1_load_11, i32 %buff_s_out_load_11, i32 %buff_s_out_1_load_10, i32 %buff_s_out_load_10, i32 %buff_s_out_1_load_9, i32 %buff_s_out_load_9, i32 %buff_s_out_1_load_8, i32 %buff_s_out_load_8, i32 %buff_s_out_1_load_7, i32 %buff_s_out_load_7, i32 %buff_s_out_1_load_6, i32 %buff_s_out_load_6, i32 %buff_s_out_1_load_5, i32 %buff_s_out_load_5, i32 %buff_s_out_1_load_4, i32 %buff_s_out_load_4, i32 %buff_s_out_1_load_3, i32 %buff_s_out_load_3, i32 %buff_s_out_1_load_2, i32 %buff_s_out_load_2, i32 %buff_s_out_1_load_1, i32 %buff_s_out_load_1, i32 %buff_s_out_1_load, i32 %buff_s_out_load, i32 %buff_A, i32 %buff_A_1, i32 %buff_r, i32 %buff_r_1, i32 %add_6381_loc, i32 %add_6280_loc, i32 %add_6179_loc, i32 %add_6078_loc, i32 %add_5977_loc, i32 %add_5876_loc, i32 %add_5775_loc, i32 %add_5674_loc, i32 %add_5573_loc, i32 %add_5472_loc, i32 %add_5371_loc, i32 %add_5270_loc, i32 %add_5169_loc, i32 %add_5068_loc, i32 %add_4967_loc, i32 %add_4866_loc, i32 %add_4765_loc, i32 %add_4664_loc, i32 %add_4563_loc, i32 %add_4462_loc, i32 %add_4361_loc, i32 %add_4260_loc, i32 %add_4159_loc, i32 %add_4058_loc, i32 %add_3957_loc, i32 %add_3856_loc, i32 %add_3755_loc, i32 %add_3654_loc, i32 %add_3553_loc, i32 %add_3452_loc, i32 %add_3351_loc, i32 %add_3250_loc, i32 %add_3149_loc, i32 %add_3048_loc, i32 %add_2947_loc, i32 %add_2846_loc, i32 %add_2745_loc, i32 %add_2644_loc, i32 %add_2543_loc, i32 %add_2442_loc, i32 %add_2341_loc, i32 %add_2240_loc, i32 %add_2139_loc, i32 %add_2038_loc, i32 %add_1937_loc, i32 %add_1836_loc, i32 %add_1735_loc, i32 %add_1634_loc, i32 %add_1533_loc, i32 %add_1432_loc, i32 %add_1331_loc, i32 %add_1230_loc, i32 %add_1129_loc, i32 %add_1028_loc, i32 %add_927_loc, i32 %add_826_loc, i32 %add_725_loc, i32 %add_624_loc, i32 %add_523_loc, i32 %add_422_loc, i32 %add_321_loc, i32 %add_220_loc, i32 %add_119_loc, i32 %add18_loc" [src/bicg.c:25]   --->   Operation 370 'call' 'call_ln25' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 0.00>
ST_21 : Operation 371 [1/2] (0.00ns)   --->   "%call_ln25 = call void @bicg_Pipeline_lp1, i32 %buff_s_out_1_load_31, i32 %buff_s_out_load_31, i32 %buff_s_out_1_load_30, i32 %buff_s_out_load_30, i32 %buff_s_out_1_load_29, i32 %buff_s_out_load_29, i32 %buff_s_out_1_load_28, i32 %buff_s_out_load_28, i32 %buff_s_out_1_load_27, i32 %buff_s_out_load_27, i32 %buff_s_out_1_load_26, i32 %buff_s_out_load_26, i32 %buff_s_out_1_load_25, i32 %buff_s_out_load_25, i32 %buff_s_out_1_load_24, i32 %buff_s_out_load_24, i32 %buff_s_out_1_load_23, i32 %buff_s_out_load_23, i32 %buff_s_out_1_load_22, i32 %buff_s_out_load_22, i32 %buff_s_out_1_load_21, i32 %buff_s_out_load_21, i32 %buff_s_out_1_load_20, i32 %buff_s_out_load_20, i32 %buff_s_out_1_load_19, i32 %buff_s_out_load_19, i32 %buff_s_out_1_load_18, i32 %buff_s_out_load_18, i32 %buff_s_out_1_load_17, i32 %buff_s_out_load_17, i32 %buff_s_out_1_load_16, i32 %buff_s_out_load_16, i32 %buff_s_out_1_load_15, i32 %buff_s_out_load_15, i32 %buff_s_out_1_load_14, i32 %buff_s_out_load_14, i32 %buff_s_out_1_load_13, i32 %buff_s_out_load_13, i32 %buff_s_out_1_load_12, i32 %buff_s_out_load_12, i32 %buff_s_out_1_load_11, i32 %buff_s_out_load_11, i32 %buff_s_out_1_load_10, i32 %buff_s_out_load_10, i32 %buff_s_out_1_load_9, i32 %buff_s_out_load_9, i32 %buff_s_out_1_load_8, i32 %buff_s_out_load_8, i32 %buff_s_out_1_load_7, i32 %buff_s_out_load_7, i32 %buff_s_out_1_load_6, i32 %buff_s_out_load_6, i32 %buff_s_out_1_load_5, i32 %buff_s_out_load_5, i32 %buff_s_out_1_load_4, i32 %buff_s_out_load_4, i32 %buff_s_out_1_load_3, i32 %buff_s_out_load_3, i32 %buff_s_out_1_load_2, i32 %buff_s_out_load_2, i32 %buff_s_out_1_load_1, i32 %buff_s_out_load_1, i32 %buff_s_out_1_load, i32 %buff_s_out_load, i32 %buff_A, i32 %buff_A_1, i32 %buff_r, i32 %buff_r_1, i32 %add_6381_loc, i32 %add_6280_loc, i32 %add_6179_loc, i32 %add_6078_loc, i32 %add_5977_loc, i32 %add_5876_loc, i32 %add_5775_loc, i32 %add_5674_loc, i32 %add_5573_loc, i32 %add_5472_loc, i32 %add_5371_loc, i32 %add_5270_loc, i32 %add_5169_loc, i32 %add_5068_loc, i32 %add_4967_loc, i32 %add_4866_loc, i32 %add_4765_loc, i32 %add_4664_loc, i32 %add_4563_loc, i32 %add_4462_loc, i32 %add_4361_loc, i32 %add_4260_loc, i32 %add_4159_loc, i32 %add_4058_loc, i32 %add_3957_loc, i32 %add_3856_loc, i32 %add_3755_loc, i32 %add_3654_loc, i32 %add_3553_loc, i32 %add_3452_loc, i32 %add_3351_loc, i32 %add_3250_loc, i32 %add_3149_loc, i32 %add_3048_loc, i32 %add_2947_loc, i32 %add_2846_loc, i32 %add_2745_loc, i32 %add_2644_loc, i32 %add_2543_loc, i32 %add_2442_loc, i32 %add_2341_loc, i32 %add_2240_loc, i32 %add_2139_loc, i32 %add_2038_loc, i32 %add_1937_loc, i32 %add_1836_loc, i32 %add_1735_loc, i32 %add_1634_loc, i32 %add_1533_loc, i32 %add_1432_loc, i32 %add_1331_loc, i32 %add_1230_loc, i32 %add_1129_loc, i32 %add_1028_loc, i32 %add_927_loc, i32 %add_826_loc, i32 %add_725_loc, i32 %add_624_loc, i32 %add_523_loc, i32 %add_422_loc, i32 %add_321_loc, i32 %add_220_loc, i32 %add_119_loc, i32 %add18_loc" [src/bicg.c:25]   --->   Operation 371 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 19> <Delay = 1.23>
ST_22 : Operation 372 [1/1] (0.00ns)   --->   "%add_321_loc_load = load i32 %add_321_loc"   --->   Operation 372 'load' 'add_321_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 373 [1/1] (0.00ns)   --->   "%add_220_loc_load = load i32 %add_220_loc"   --->   Operation 373 'load' 'add_220_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 374 [1/1] (0.00ns)   --->   "%add_119_loc_load = load i32 %add_119_loc"   --->   Operation 374 'load' 'add_119_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 375 [1/1] (0.00ns)   --->   "%add18_loc_load = load i32 %add18_loc"   --->   Operation 375 'load' 'add18_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 376 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add18_loc_load, i5 %buff_s_out_addr" [src/bicg.c:25]   --->   Operation 376 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 377 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_220_loc_load, i5 %buff_s_out_addr_1" [src/bicg.c:25]   --->   Operation 377 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 378 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_119_loc_load, i5 %buff_s_out_1_addr" [src/bicg.c:25]   --->   Operation 378 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 379 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_321_loc_load, i5 %buff_s_out_1_addr_1" [src/bicg.c:25]   --->   Operation 379 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 20> <Delay = 1.23>
ST_23 : Operation 380 [1/1] (0.00ns)   --->   "%add_725_loc_load = load i32 %add_725_loc"   --->   Operation 380 'load' 'add_725_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 381 [1/1] (0.00ns)   --->   "%add_624_loc_load = load i32 %add_624_loc"   --->   Operation 381 'load' 'add_624_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 382 [1/1] (0.00ns)   --->   "%add_523_loc_load = load i32 %add_523_loc"   --->   Operation 382 'load' 'add_523_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 383 [1/1] (0.00ns)   --->   "%add_422_loc_load = load i32 %add_422_loc"   --->   Operation 383 'load' 'add_422_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 384 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_422_loc_load, i5 %buff_s_out_addr_2" [src/bicg.c:25]   --->   Operation 384 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 385 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_624_loc_load, i5 %buff_s_out_addr_3" [src/bicg.c:25]   --->   Operation 385 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 386 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_523_loc_load, i5 %buff_s_out_1_addr_2" [src/bicg.c:25]   --->   Operation 386 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 387 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_725_loc_load, i5 %buff_s_out_1_addr_3" [src/bicg.c:25]   --->   Operation 387 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 21> <Delay = 1.23>
ST_24 : Operation 388 [1/1] (0.00ns)   --->   "%add_1129_loc_load = load i32 %add_1129_loc"   --->   Operation 388 'load' 'add_1129_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 389 [1/1] (0.00ns)   --->   "%add_1028_loc_load = load i32 %add_1028_loc"   --->   Operation 389 'load' 'add_1028_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 390 [1/1] (0.00ns)   --->   "%add_927_loc_load = load i32 %add_927_loc"   --->   Operation 390 'load' 'add_927_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 391 [1/1] (0.00ns)   --->   "%add_826_loc_load = load i32 %add_826_loc"   --->   Operation 391 'load' 'add_826_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 392 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_826_loc_load, i5 %buff_s_out_addr_4" [src/bicg.c:25]   --->   Operation 392 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 393 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_1028_loc_load, i5 %buff_s_out_addr_5" [src/bicg.c:25]   --->   Operation 393 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 394 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_927_loc_load, i5 %buff_s_out_1_addr_4" [src/bicg.c:25]   --->   Operation 394 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 395 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_1129_loc_load, i5 %buff_s_out_1_addr_5" [src/bicg.c:25]   --->   Operation 395 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 25 <SV = 22> <Delay = 1.23>
ST_25 : Operation 396 [1/1] (0.00ns)   --->   "%add_1533_loc_load = load i32 %add_1533_loc"   --->   Operation 396 'load' 'add_1533_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 397 [1/1] (0.00ns)   --->   "%add_1432_loc_load = load i32 %add_1432_loc"   --->   Operation 397 'load' 'add_1432_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 398 [1/1] (0.00ns)   --->   "%add_1331_loc_load = load i32 %add_1331_loc"   --->   Operation 398 'load' 'add_1331_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 399 [1/1] (0.00ns)   --->   "%add_1230_loc_load = load i32 %add_1230_loc"   --->   Operation 399 'load' 'add_1230_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 400 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_1230_loc_load, i5 %buff_s_out_addr_6" [src/bicg.c:25]   --->   Operation 400 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 401 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_1432_loc_load, i5 %buff_s_out_addr_7" [src/bicg.c:25]   --->   Operation 401 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 402 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_1331_loc_load, i5 %buff_s_out_1_addr_6" [src/bicg.c:25]   --->   Operation 402 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 403 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_1533_loc_load, i5 %buff_s_out_1_addr_7" [src/bicg.c:25]   --->   Operation 403 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 23> <Delay = 1.23>
ST_26 : Operation 404 [1/1] (0.00ns)   --->   "%add_1937_loc_load = load i32 %add_1937_loc"   --->   Operation 404 'load' 'add_1937_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 405 [1/1] (0.00ns)   --->   "%add_1836_loc_load = load i32 %add_1836_loc"   --->   Operation 405 'load' 'add_1836_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 406 [1/1] (0.00ns)   --->   "%add_1735_loc_load = load i32 %add_1735_loc"   --->   Operation 406 'load' 'add_1735_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 407 [1/1] (0.00ns)   --->   "%add_1634_loc_load = load i32 %add_1634_loc"   --->   Operation 407 'load' 'add_1634_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 408 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_1634_loc_load, i5 %buff_s_out_addr_8" [src/bicg.c:25]   --->   Operation 408 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 409 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_1836_loc_load, i5 %buff_s_out_addr_9" [src/bicg.c:25]   --->   Operation 409 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 410 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_1735_loc_load, i5 %buff_s_out_1_addr_8" [src/bicg.c:25]   --->   Operation 410 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 411 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_1937_loc_load, i5 %buff_s_out_1_addr_9" [src/bicg.c:25]   --->   Operation 411 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 24> <Delay = 1.23>
ST_27 : Operation 412 [1/1] (0.00ns)   --->   "%add_2341_loc_load = load i32 %add_2341_loc"   --->   Operation 412 'load' 'add_2341_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 413 [1/1] (0.00ns)   --->   "%add_2240_loc_load = load i32 %add_2240_loc"   --->   Operation 413 'load' 'add_2240_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 414 [1/1] (0.00ns)   --->   "%add_2139_loc_load = load i32 %add_2139_loc"   --->   Operation 414 'load' 'add_2139_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 415 [1/1] (0.00ns)   --->   "%add_2038_loc_load = load i32 %add_2038_loc"   --->   Operation 415 'load' 'add_2038_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 416 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_2038_loc_load, i5 %buff_s_out_addr_10" [src/bicg.c:25]   --->   Operation 416 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 417 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_2240_loc_load, i5 %buff_s_out_addr_11" [src/bicg.c:25]   --->   Operation 417 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 418 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_2139_loc_load, i5 %buff_s_out_1_addr_10" [src/bicg.c:25]   --->   Operation 418 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 419 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_2341_loc_load, i5 %buff_s_out_1_addr_11" [src/bicg.c:25]   --->   Operation 419 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 25> <Delay = 1.23>
ST_28 : Operation 420 [1/1] (0.00ns)   --->   "%add_2745_loc_load = load i32 %add_2745_loc"   --->   Operation 420 'load' 'add_2745_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 421 [1/1] (0.00ns)   --->   "%add_2644_loc_load = load i32 %add_2644_loc"   --->   Operation 421 'load' 'add_2644_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 422 [1/1] (0.00ns)   --->   "%add_2543_loc_load = load i32 %add_2543_loc"   --->   Operation 422 'load' 'add_2543_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 423 [1/1] (0.00ns)   --->   "%add_2442_loc_load = load i32 %add_2442_loc"   --->   Operation 423 'load' 'add_2442_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 424 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_2442_loc_load, i5 %buff_s_out_addr_12" [src/bicg.c:25]   --->   Operation 424 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 425 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_2644_loc_load, i5 %buff_s_out_addr_13" [src/bicg.c:25]   --->   Operation 425 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 426 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_2543_loc_load, i5 %buff_s_out_1_addr_12" [src/bicg.c:25]   --->   Operation 426 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 427 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_2745_loc_load, i5 %buff_s_out_1_addr_13" [src/bicg.c:25]   --->   Operation 427 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 26> <Delay = 1.23>
ST_29 : Operation 428 [1/1] (0.00ns)   --->   "%add_3149_loc_load = load i32 %add_3149_loc"   --->   Operation 428 'load' 'add_3149_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 429 [1/1] (0.00ns)   --->   "%add_3048_loc_load = load i32 %add_3048_loc"   --->   Operation 429 'load' 'add_3048_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 430 [1/1] (0.00ns)   --->   "%add_2947_loc_load = load i32 %add_2947_loc"   --->   Operation 430 'load' 'add_2947_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 431 [1/1] (0.00ns)   --->   "%add_2846_loc_load = load i32 %add_2846_loc"   --->   Operation 431 'load' 'add_2846_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 432 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_2846_loc_load, i5 %buff_s_out_addr_14" [src/bicg.c:25]   --->   Operation 432 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 433 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_3048_loc_load, i5 %buff_s_out_addr_15" [src/bicg.c:25]   --->   Operation 433 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 434 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_2947_loc_load, i5 %buff_s_out_1_addr_14" [src/bicg.c:25]   --->   Operation 434 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 435 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_3149_loc_load, i5 %buff_s_out_1_addr_15" [src/bicg.c:25]   --->   Operation 435 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 27> <Delay = 1.23>
ST_30 : Operation 436 [1/1] (0.00ns)   --->   "%add_3553_loc_load = load i32 %add_3553_loc"   --->   Operation 436 'load' 'add_3553_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 437 [1/1] (0.00ns)   --->   "%add_3452_loc_load = load i32 %add_3452_loc"   --->   Operation 437 'load' 'add_3452_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 438 [1/1] (0.00ns)   --->   "%add_3351_loc_load = load i32 %add_3351_loc"   --->   Operation 438 'load' 'add_3351_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 439 [1/1] (0.00ns)   --->   "%add_3250_loc_load = load i32 %add_3250_loc"   --->   Operation 439 'load' 'add_3250_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 440 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_3250_loc_load, i5 %buff_s_out_addr_16" [src/bicg.c:25]   --->   Operation 440 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 441 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_3452_loc_load, i5 %buff_s_out_addr_17" [src/bicg.c:25]   --->   Operation 441 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 442 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_3351_loc_load, i5 %buff_s_out_1_addr_16" [src/bicg.c:25]   --->   Operation 442 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 443 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_3553_loc_load, i5 %buff_s_out_1_addr_17" [src/bicg.c:25]   --->   Operation 443 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 28> <Delay = 1.23>
ST_31 : Operation 444 [1/1] (0.00ns)   --->   "%add_3957_loc_load = load i32 %add_3957_loc"   --->   Operation 444 'load' 'add_3957_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 445 [1/1] (0.00ns)   --->   "%add_3856_loc_load = load i32 %add_3856_loc"   --->   Operation 445 'load' 'add_3856_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 446 [1/1] (0.00ns)   --->   "%add_3755_loc_load = load i32 %add_3755_loc"   --->   Operation 446 'load' 'add_3755_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 447 [1/1] (0.00ns)   --->   "%add_3654_loc_load = load i32 %add_3654_loc"   --->   Operation 447 'load' 'add_3654_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 448 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_3654_loc_load, i5 %buff_s_out_addr_18" [src/bicg.c:25]   --->   Operation 448 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 449 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_3856_loc_load, i5 %buff_s_out_addr_19" [src/bicg.c:25]   --->   Operation 449 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 450 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_3755_loc_load, i5 %buff_s_out_1_addr_18" [src/bicg.c:25]   --->   Operation 450 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 451 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_3957_loc_load, i5 %buff_s_out_1_addr_19" [src/bicg.c:25]   --->   Operation 451 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 29> <Delay = 1.23>
ST_32 : Operation 452 [1/1] (0.00ns)   --->   "%add_4361_loc_load = load i32 %add_4361_loc"   --->   Operation 452 'load' 'add_4361_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 453 [1/1] (0.00ns)   --->   "%add_4260_loc_load = load i32 %add_4260_loc"   --->   Operation 453 'load' 'add_4260_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 454 [1/1] (0.00ns)   --->   "%add_4159_loc_load = load i32 %add_4159_loc"   --->   Operation 454 'load' 'add_4159_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 455 [1/1] (0.00ns)   --->   "%add_4058_loc_load = load i32 %add_4058_loc"   --->   Operation 455 'load' 'add_4058_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 456 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_4058_loc_load, i5 %buff_s_out_addr_20" [src/bicg.c:25]   --->   Operation 456 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 457 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_4260_loc_load, i5 %buff_s_out_addr_21" [src/bicg.c:25]   --->   Operation 457 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 458 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_4159_loc_load, i5 %buff_s_out_1_addr_20" [src/bicg.c:25]   --->   Operation 458 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 459 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_4361_loc_load, i5 %buff_s_out_1_addr_21" [src/bicg.c:25]   --->   Operation 459 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 33 <SV = 30> <Delay = 1.23>
ST_33 : Operation 460 [1/1] (0.00ns)   --->   "%add_4765_loc_load = load i32 %add_4765_loc"   --->   Operation 460 'load' 'add_4765_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 461 [1/1] (0.00ns)   --->   "%add_4664_loc_load = load i32 %add_4664_loc"   --->   Operation 461 'load' 'add_4664_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 462 [1/1] (0.00ns)   --->   "%add_4563_loc_load = load i32 %add_4563_loc"   --->   Operation 462 'load' 'add_4563_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 463 [1/1] (0.00ns)   --->   "%add_4462_loc_load = load i32 %add_4462_loc"   --->   Operation 463 'load' 'add_4462_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 464 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_4462_loc_load, i5 %buff_s_out_addr_22" [src/bicg.c:25]   --->   Operation 464 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 465 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_4664_loc_load, i5 %buff_s_out_addr_23" [src/bicg.c:25]   --->   Operation 465 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 466 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_4563_loc_load, i5 %buff_s_out_1_addr_22" [src/bicg.c:25]   --->   Operation 466 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 467 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_4765_loc_load, i5 %buff_s_out_1_addr_23" [src/bicg.c:25]   --->   Operation 467 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 34 <SV = 31> <Delay = 1.23>
ST_34 : Operation 468 [1/1] (0.00ns)   --->   "%add_5169_loc_load = load i32 %add_5169_loc"   --->   Operation 468 'load' 'add_5169_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 469 [1/1] (0.00ns)   --->   "%add_5068_loc_load = load i32 %add_5068_loc"   --->   Operation 469 'load' 'add_5068_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 470 [1/1] (0.00ns)   --->   "%add_4967_loc_load = load i32 %add_4967_loc"   --->   Operation 470 'load' 'add_4967_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 471 [1/1] (0.00ns)   --->   "%add_4866_loc_load = load i32 %add_4866_loc"   --->   Operation 471 'load' 'add_4866_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 472 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_4866_loc_load, i5 %buff_s_out_addr_24" [src/bicg.c:25]   --->   Operation 472 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_34 : Operation 473 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_5068_loc_load, i5 %buff_s_out_addr_25" [src/bicg.c:25]   --->   Operation 473 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_34 : Operation 474 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_4967_loc_load, i5 %buff_s_out_1_addr_24" [src/bicg.c:25]   --->   Operation 474 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_34 : Operation 475 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_5169_loc_load, i5 %buff_s_out_1_addr_25" [src/bicg.c:25]   --->   Operation 475 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 35 <SV = 32> <Delay = 1.23>
ST_35 : Operation 476 [1/1] (0.00ns)   --->   "%add_5573_loc_load = load i32 %add_5573_loc"   --->   Operation 476 'load' 'add_5573_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 477 [1/1] (0.00ns)   --->   "%add_5472_loc_load = load i32 %add_5472_loc"   --->   Operation 477 'load' 'add_5472_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 478 [1/1] (0.00ns)   --->   "%add_5371_loc_load = load i32 %add_5371_loc"   --->   Operation 478 'load' 'add_5371_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 479 [1/1] (0.00ns)   --->   "%add_5270_loc_load = load i32 %add_5270_loc"   --->   Operation 479 'load' 'add_5270_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 480 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_5270_loc_load, i5 %buff_s_out_addr_26" [src/bicg.c:25]   --->   Operation 480 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 481 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_5472_loc_load, i5 %buff_s_out_addr_27" [src/bicg.c:25]   --->   Operation 481 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 482 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_5371_loc_load, i5 %buff_s_out_1_addr_26" [src/bicg.c:25]   --->   Operation 482 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 483 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_5573_loc_load, i5 %buff_s_out_1_addr_27" [src/bicg.c:25]   --->   Operation 483 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 36 <SV = 33> <Delay = 1.23>
ST_36 : Operation 484 [1/1] (0.00ns)   --->   "%add_5977_loc_load = load i32 %add_5977_loc"   --->   Operation 484 'load' 'add_5977_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 485 [1/1] (0.00ns)   --->   "%add_5876_loc_load = load i32 %add_5876_loc"   --->   Operation 485 'load' 'add_5876_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 486 [1/1] (0.00ns)   --->   "%add_5775_loc_load = load i32 %add_5775_loc"   --->   Operation 486 'load' 'add_5775_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 487 [1/1] (0.00ns)   --->   "%add_5674_loc_load = load i32 %add_5674_loc"   --->   Operation 487 'load' 'add_5674_loc_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 488 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_5674_loc_load, i5 %buff_s_out_addr_28" [src/bicg.c:25]   --->   Operation 488 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_36 : Operation 489 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_5876_loc_load, i5 %buff_s_out_addr_29" [src/bicg.c:25]   --->   Operation 489 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_36 : Operation 490 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_5775_loc_load, i5 %buff_s_out_1_addr_28" [src/bicg.c:25]   --->   Operation 490 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_36 : Operation 491 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_5977_loc_load, i5 %buff_s_out_1_addr_29" [src/bicg.c:25]   --->   Operation 491 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 37 <SV = 34> <Delay = 1.23>
ST_37 : Operation 492 [1/1] (0.00ns)   --->   "%add_6381_loc_load = load i32 %add_6381_loc"   --->   Operation 492 'load' 'add_6381_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 493 [1/1] (0.00ns)   --->   "%add_6280_loc_load = load i32 %add_6280_loc"   --->   Operation 493 'load' 'add_6280_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 494 [1/1] (0.00ns)   --->   "%add_6179_loc_load = load i32 %add_6179_loc"   --->   Operation 494 'load' 'add_6179_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 495 [1/1] (0.00ns)   --->   "%add_6078_loc_load = load i32 %add_6078_loc"   --->   Operation 495 'load' 'add_6078_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 496 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_6078_loc_load, i5 %buff_s_out_addr_30" [src/bicg.c:25]   --->   Operation 496 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 497 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_6280_loc_load, i5 %buff_s_out_addr_31" [src/bicg.c:25]   --->   Operation 497 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 498 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_6179_loc_load, i5 %buff_s_out_1_addr_30" [src/bicg.c:25]   --->   Operation 498 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 499 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %add_6381_loc_load, i5 %buff_s_out_1_addr_31" [src/bicg.c:25]   --->   Operation 499 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln29 = br void %lp4" [src/bicg.c:29]   --->   Operation 500 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 38 <SV = 35> <Delay = 1.23>
ST_38 : Operation 501 [1/1] (0.00ns)   --->   "%i_4 = load i7 %i_2" [src/bicg.c:29]   --->   Operation 501 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i7 %i_4" [src/bicg.c:29]   --->   Operation 502 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 503 [1/1] (0.77ns)   --->   "%icmp_ln29 = icmp_eq  i7 %i_4, i7 64" [src/bicg.c:29]   --->   Operation 503 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 504 [1/1] (0.77ns)   --->   "%add_ln29 = add i7 %i_4, i7 1" [src/bicg.c:29]   --->   Operation 504 'add' 'add_ln29' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %lp4.split, void %for.inc82.preheader" [src/bicg.c:29]   --->   Operation 505 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i7 %i_4" [src/bicg.c:29]   --->   Operation 506 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_38 : Operation 507 [1/1] (0.00ns)   --->   "%lshr_ln5_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_4, i32 1, i32 5" [src/bicg.c:5]   --->   Operation 507 'partselect' 'lshr_ln5_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_38 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %lshr_ln5_2" [src/bicg.c:5]   --->   Operation 508 'zext' 'zext_ln5_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_38 : Operation 509 [1/1] (0.00ns)   --->   "%buff_q_out_addr_1 = getelementptr i32 %buff_q_out, i64 0, i64 %zext_ln5_1" [src/bicg.c:5]   --->   Operation 509 'getelementptr' 'buff_q_out_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_38 : Operation 510 [1/1] (0.00ns)   --->   "%buff_q_out_1_addr_1 = getelementptr i32 %buff_q_out_1, i64 0, i64 %zext_ln5_1" [src/bicg.c:5]   --->   Operation 510 'getelementptr' 'buff_q_out_1_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_38 : Operation 511 [2/2] (1.23ns)   --->   "%buff_q_out_load = load i5 %buff_q_out_addr_1" [src/bicg.c:31]   --->   Operation 511 'load' 'buff_q_out_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 512 [2/2] (1.23ns)   --->   "%buff_q_out_1_load = load i5 %buff_q_out_1_addr_1" [src/bicg.c:31]   --->   Operation 512 'load' 'buff_q_out_1_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 513 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 513 'wait' 'empty' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_38 : Operation 514 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lpwr, i32 %buff_s_out, i32 %s_out, i32 %buff_q_out, i32 %q_out, i32 %buff_s_out_1, i32 %buff_q_out_1"   --->   Operation 514 'call' 'call_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 36> <Delay = 2.92>
ST_39 : Operation 515 [1/2] (1.23ns)   --->   "%buff_q_out_load = load i5 %buff_q_out_addr_1" [src/bicg.c:31]   --->   Operation 515 'load' 'buff_q_out_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 516 [1/2] (1.23ns)   --->   "%buff_q_out_1_load = load i5 %buff_q_out_1_addr_1" [src/bicg.c:31]   --->   Operation 516 'load' 'buff_q_out_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 517 [1/1] (0.44ns)   --->   "%select_ln31 = select i1 %trunc_ln29_1, i32 %buff_q_out_1_load, i32 %buff_q_out_load" [src/bicg.c:31]   --->   Operation 517 'select' 'select_ln31' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 518 [2/2] (1.23ns)   --->   "%call_ln31 = call void @bicg_Pipeline_lp4, i32 %select_ln31, i6 %trunc_ln29, i32 %buff_A, i32 %buff_A_1, i32 %buff_p, i32 %buff_p_1, i32 %p_loc" [src/bicg.c:31]   --->   Operation 518 'call' 'call_ln31' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 37> <Delay = 0.00>
ST_40 : Operation 519 [1/2] (0.00ns)   --->   "%call_ln31 = call void @bicg_Pipeline_lp4, i32 %select_ln31, i6 %trunc_ln29, i32 %buff_A, i32 %buff_A_1, i32 %buff_p, i32 %buff_p_1, i32 %p_loc" [src/bicg.c:31]   --->   Operation 519 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 38> <Delay = 1.23>
ST_41 : Operation 520 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/bicg.c:5]   --->   Operation 520 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 521 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/bicg.c:29]   --->   Operation 521 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 522 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 522 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %trunc_ln29_1, void %arrayidx54.case.0, void %arrayidx54.case.1" [src/bicg.c:31]   --->   Operation 523 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 524 [1/1] (1.23ns)   --->   "%store_ln31 = store i32 %p_loc_load, i5 %buff_q_out_addr_1" [src/bicg.c:31]   --->   Operation 524 'store' 'store_ln31' <Predicate = (!trunc_ln29_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_41 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx54.exit" [src/bicg.c:31]   --->   Operation 525 'br' 'br_ln31' <Predicate = (!trunc_ln29_1)> <Delay = 0.00>
ST_41 : Operation 526 [1/1] (1.23ns)   --->   "%store_ln31 = store i32 %p_loc_load, i5 %buff_q_out_1_addr_1" [src/bicg.c:31]   --->   Operation 526 'store' 'store_ln31' <Predicate = (trunc_ln29_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_41 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx54.exit" [src/bicg.c:31]   --->   Operation 527 'br' 'br_ln31' <Predicate = (trunc_ln29_1)> <Delay = 0.00>
ST_41 : Operation 528 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln29, i7 %i_2" [src/bicg.c:5]   --->   Operation 528 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_41 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln29 = br void %lp4" [src/bicg.c:29]   --->   Operation 529 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 42 <SV = 36> <Delay = 0.00>
ST_42 : Operation 530 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bicg_Pipeline_lpwr, i32 %buff_s_out, i32 %s_out, i32 %buff_q_out, i32 %q_out, i32 %buff_s_out_1, i32 %buff_q_out_1"   --->   Operation 530 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 531 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [src/bicg.c:39]   --->   Operation 531 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', src/bicg.c:5) [7]  (0.000 ns)
	'store' operation 0 bit ('store_ln5', src/bicg.c:5) of constant 0 on local variable 'i', src/bicg.c:5 [96]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 7 bit ('i', src/bicg.c:13) on local variable 'i', src/bicg.c:5 [99]  (0.000 ns)
	'getelementptr' operation 6 bit ('p_addr', src/bicg.c:14) [111]  (0.000 ns)
	'load' operation 32 bit ('p_load', src/bicg.c:14) on array 'p' [112]  (1.237 ns)

 <State 3>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('p_load', src/bicg.c:14) on array 'p' [112]  (1.237 ns)
	'store' operation 0 bit ('store_ln14', src/bicg.c:14) of variable 'bitcast_ln14', src/bicg.c:14 on array 'buff_p', src/bicg.c:8 [133]  (1.237 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [208]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_2', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [212]  (1.237 ns)

 <State 7>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_4', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [216]  (1.237 ns)

 <State 8>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_6', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [220]  (1.237 ns)

 <State 9>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_8', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [224]  (1.237 ns)

 <State 10>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_10', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [228]  (1.237 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_12', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [232]  (1.237 ns)

 <State 12>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_14', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [236]  (1.237 ns)

 <State 13>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_16', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [240]  (1.237 ns)

 <State 14>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_18', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [244]  (1.237 ns)

 <State 15>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_20', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [248]  (1.237 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_22', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [252]  (1.237 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_24', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [256]  (1.237 ns)

 <State 18>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_26', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [260]  (1.237 ns)

 <State 19>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_28', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [264]  (1.237 ns)

 <State 20>: 1.664ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_s_out_load_30', src/bicg.c:25) on array 'buff_s_out', src/bicg.c:10 [268]  (1.237 ns)
	'call' operation 0 bit ('call_ln25', src/bicg.c:25) to 'bicg_Pipeline_lp1' [272]  (0.427 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add18_loc_load') on local variable 'add18_loc' [336]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add18_loc_load' on array 'buff_s_out', src/bicg.c:10 [337]  (1.237 ns)

 <State 23>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_422_loc_load') on local variable 'add_422_loc' [332]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_422_loc_load' on array 'buff_s_out', src/bicg.c:10 [339]  (1.237 ns)

 <State 24>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_826_loc_load') on local variable 'add_826_loc' [328]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_826_loc_load' on array 'buff_s_out', src/bicg.c:10 [341]  (1.237 ns)

 <State 25>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_1230_loc_load') on local variable 'add_1230_loc' [324]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_1230_loc_load' on array 'buff_s_out', src/bicg.c:10 [343]  (1.237 ns)

 <State 26>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_1634_loc_load') on local variable 'add_1634_loc' [320]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_1634_loc_load' on array 'buff_s_out', src/bicg.c:10 [345]  (1.237 ns)

 <State 27>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_2038_loc_load') on local variable 'add_2038_loc' [316]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_2038_loc_load' on array 'buff_s_out', src/bicg.c:10 [347]  (1.237 ns)

 <State 28>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_2442_loc_load') on local variable 'add_2442_loc' [312]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_2442_loc_load' on array 'buff_s_out', src/bicg.c:10 [349]  (1.237 ns)

 <State 29>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_2846_loc_load') on local variable 'add_2846_loc' [308]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_2846_loc_load' on array 'buff_s_out', src/bicg.c:10 [351]  (1.237 ns)

 <State 30>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_3250_loc_load') on local variable 'add_3250_loc' [304]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_3250_loc_load' on array 'buff_s_out', src/bicg.c:10 [353]  (1.237 ns)

 <State 31>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_3654_loc_load') on local variable 'add_3654_loc' [300]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_3654_loc_load' on array 'buff_s_out', src/bicg.c:10 [355]  (1.237 ns)

 <State 32>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_4058_loc_load') on local variable 'add_4058_loc' [296]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_4058_loc_load' on array 'buff_s_out', src/bicg.c:10 [357]  (1.237 ns)

 <State 33>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_4462_loc_load') on local variable 'add_4462_loc' [292]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_4462_loc_load' on array 'buff_s_out', src/bicg.c:10 [359]  (1.237 ns)

 <State 34>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_4866_loc_load') on local variable 'add_4866_loc' [288]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_4866_loc_load' on array 'buff_s_out', src/bicg.c:10 [361]  (1.237 ns)

 <State 35>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_5270_loc_load') on local variable 'add_5270_loc' [284]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_5270_loc_load' on array 'buff_s_out', src/bicg.c:10 [363]  (1.237 ns)

 <State 36>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_5674_loc_load') on local variable 'add_5674_loc' [280]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_5674_loc_load' on array 'buff_s_out', src/bicg.c:10 [365]  (1.237 ns)

 <State 37>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add_6078_loc_load') on local variable 'add_6078_loc' [276]  (0.000 ns)
	'store' operation 0 bit ('store_ln25', src/bicg.c:25) of variable 'add_6078_loc_load' on array 'buff_s_out', src/bicg.c:10 [367]  (1.237 ns)

 <State 38>: 1.237ns
The critical path consists of the following:
	'load' operation 7 bit ('i', src/bicg.c:29) on local variable 'i', src/bicg.c:5 [404]  (0.000 ns)
	'getelementptr' operation 5 bit ('buff_q_out_addr_1', src/bicg.c:5) [415]  (0.000 ns)
	'load' operation 32 bit ('buff_q_out_load', src/bicg.c:31) on array 'buff_q_out', src/bicg.c:11 [417]  (1.237 ns)

 <State 39>: 2.923ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_q_out_load', src/bicg.c:31) on array 'buff_q_out', src/bicg.c:11 [417]  (1.237 ns)
	'select' operation 32 bit ('select_ln31', src/bicg.c:31) [419]  (0.449 ns)
	'call' operation 0 bit ('call_ln31', src/bicg.c:31) to 'bicg_Pipeline_lp4' [420]  (1.237 ns)

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('p_loc_load') on local variable 'p_loc' [421]  (0.000 ns)
	'store' operation 0 bit ('store_ln31', src/bicg.c:31) of variable 'p_loc_load' on array 'buff_q_out', src/bicg.c:11 [424]  (1.237 ns)

 <State 42>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
