================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Jul 16 11:28:51 -0300 2025
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         soma_arrays_in_memory
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  spartan7
    * Target device:   xc7s50-csga324-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              897
FF:               1254
DSP:              0
BRAM:             1
URAM:             0
SRL:              96


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 5.689       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------+-----+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                             | LUT | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------+-----+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                             | 897 | 1254 |     | 1    |      |     |        |      |         |          |        |
|   (inst)                         | 36  | 206  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                | 220 | 182  |     |      |      |     |        |      |         |          |        |
|   flow_control_loop_delay_pipe_U |     |      |     |      |      |     |        |      |         |          |        |
|   gmem0_m_axi_U                  | 605 | 864  |     | 1    |      |     |        |      |         |          |        |
+----------------------------------+-----+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.75%  | OK     |
| FD                                                        | 50%       | 1.92%  | OK     |
| LUTRAM+SRL                                                | 25%       | 1.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.67%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.67%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 611       | 40     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.73   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------+-------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                           | ENDPOINT PIN      | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                          |                   |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------+-------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.311 | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C | i_fu_82_reg[10]/R |            7 |         43 |          5.081 |          1.934 |        3.147 |
| Path2 | 4.311 | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C | i_fu_82_reg[11]/R |            7 |         43 |          5.081 |          1.934 |        3.147 |
| Path3 | 4.311 | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C | i_fu_82_reg[12]/R |            7 |         43 |          5.081 |          1.934 |        3.147 |
| Path4 | 4.311 | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C | i_fu_82_reg[13]/R |            7 |         43 |          5.081 |          1.934 |        3.147 |
| Path5 | 4.311 | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C | i_fu_82_reg[14]/R |            7 |         43 |          5.081 |          1.934 |        3.147 |
+-------+-------+----------------------------------------------------------+-------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------+----------------------+
    | Path1 Cells                                                | Primitive Type       |
    +------------------------------------------------------------+----------------------+
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[10]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[11]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[12]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[13]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[14]                                            | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------+----------------------+

    +------------------------------------------------------------+----------------------+
    | Path2 Cells                                                | Primitive Type       |
    +------------------------------------------------------------+----------------------+
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[10]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[11]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[12]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[13]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[14]                                            | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------+----------------------+

    +------------------------------------------------------------+----------------------+
    | Path3 Cells                                                | Primitive Type       |
    +------------------------------------------------------------+----------------------+
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[10]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[11]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[12]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[13]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[14]                                            | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------+----------------------+

    +------------------------------------------------------------+----------------------+
    | Path4 Cells                                                | Primitive Type       |
    +------------------------------------------------------------+----------------------+
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[10]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[11]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[12]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[13]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[14]                                            | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------+----------------------+

    +------------------------------------------------------------+----------------------+
    | Path5 Cells                                                | Primitive Type       |
    +------------------------------------------------------------+----------------------+
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[10]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[11]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[12]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[13]                                            | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg     | FLOP_LATCH.flop.FDRE |
    | flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21 | LUT.others.LUT3      |
    | control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34                | LUT.others.LUT5      |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12            | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3             | CARRY.others.CARRY4  |
    | control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2             | CARRY.others.CARRY4  |
    | control_s_axi_U/i_fu_82[30]_i_1                            | LUT.others.LUT5      |
    | i_fu_82_reg[14]                                            | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/array_summer_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/array_summer_failfast_synth.rpt                 |
| power                    | impl/verilog/report/array_summer_power_synth.rpt                    |
| timing                   | impl/verilog/report/array_summer_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/array_summer_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/array_summer_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/array_summer_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------+


