// Seed: 2208605808
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input wor id_2,
    input wire id_3
);
  wire id_5;
  assign id_5 = id_3;
  initial begin : LABEL_0
    if (1)
      if (1 - -1'b0) begin : LABEL_1
        disable id_6;
        wait (id_5 || -1'b0);
      end
  end
  logic id_7, id_8;
endmodule
module module_0 (
    input wand id_0,
    output tri id_1,
    input wor id_2,
    output supply0 module_1,
    input wor id_4,
    input wand id_5,
    output tri id_6
);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_2,
      id_4
  );
  assign modCall_1.id_3 = 0;
  logic id_8;
  generate
    initial $signed(90);
    ;
  endgenerate
endmodule
