<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Report Max Delay Analysis
</title>
<text>SmartTime Version 11.8.0.26</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)</text>
<text>Date: Mon Apr 03 20:40:28 2017
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>demo_top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S090TS</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>484 FBGA</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Min Operating Conditions</cell>
 <cell>BEST - 1.26 V - 0 C</cell>
</row>
<row>
 <cell>Max Operating Conditions</cell>
 <cell>WORST - 1.14 V - 85 C</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>Primary</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Period (ns)</cell>
 <cell>Frequency (MHz)</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Setup (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Min Clock-To-Out (ns)</cell>
 <cell>Max Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>5.010</cell>
 <cell>199.601</cell>
 <cell>10.000</cell>
 <cell>100.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>6.652</cell>
 <cell>11.848</cell>
</row>
<row>
 <cell>demo_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Min Delay (ns)</cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Dev_Restart_after_ISP_blk_0/TPSRAM_0/Dev_Restart_after_ISP_blk_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data[5]:EN</cell>
 <cell>4.552</cell>
 <cell>4.990</cell>
 <cell>9.867</cell>
 <cell>14.857</cell>
 <cell>0.335</cell>
 <cell>5.010</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Dev_Restart_after_ISP_blk_0/TPSRAM_0/Dev_Restart_after_ISP_blk_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data[1]:EN</cell>
 <cell>4.552</cell>
 <cell>4.993</cell>
 <cell>9.867</cell>
 <cell>14.860</cell>
 <cell>0.335</cell>
 <cell>5.007</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Dev_Restart_after_ISP_blk_0/TPSRAM_0/Dev_Restart_after_ISP_blk_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data[7]:EN</cell>
 <cell>4.552</cell>
 <cell>4.993</cell>
 <cell>9.867</cell>
 <cell>14.860</cell>
 <cell>0.335</cell>
 <cell>5.007</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Dev_Restart_after_ISP_blk_0/TPSRAM_0/Dev_Restart_after_ISP_blk_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data[3]:EN</cell>
 <cell>4.552</cell>
 <cell>4.993</cell>
 <cell>9.867</cell>
 <cell>14.860</cell>
 <cell>0.335</cell>
 <cell>5.007</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Dev_Restart_after_ISP_blk_0/TPSRAM_0/Dev_Restart_after_ISP_blk_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data[2]:EN</cell>
 <cell>4.552</cell>
 <cell>5.002</cell>
 <cell>9.867</cell>
 <cell>14.869</cell>
 <cell>0.335</cell>
 <cell>4.998</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Dev_Restart_after_ISP_blk_0/TPSRAM_0/Dev_Restart_after_ISP_blk_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data[5]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.857</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.867</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.990</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.397</cell>
 <cell>3.397</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.198</cell>
 <cell>3.595</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.177</cell>
 <cell>3.772</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_INST/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.596</cell>
 <cell>4.368</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB7:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>4.684</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/TPSRAM_0/Dev_Restart_after_ISP_blk_TPSRAM_0_TPSRAM_R0C0/FF_0:CLK</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.495</cell>
 <cell>5.179</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/TPSRAM_0/Dev_Restart_after_ISP_blk_TPSRAM_0_TPSRAM_R0C0/FF_0:IPCLKn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLK</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>5.238</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/TPSRAM_0/Dev_Restart_after_ISP_blk_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>net</cell>
 <cell>Dev_Restart_after_ISP_blk_0/TPSRAM_0/Dev_Restart_after_ISP_blk_TPSRAM_0_TPSRAM_R0C0/A_CLK_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.077</cell>
 <cell>5.315</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/TPSRAM_0/Dev_Restart_after_ISP_blk_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DOUT[3]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K18_IP</cell>
 <cell>+</cell>
 <cell>2.184</cell>
 <cell>7.499</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_1:C</cell>
 <cell>net</cell>
 <cell>Dev_Restart_after_ISP_blk_0/TPSRAM_0_RD[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.696</cell>
 <cell>8.195</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.158</cell>
 <cell>8.353</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE:C</cell>
 <cell>net</cell>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>8.548</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.270</cell>
 <cell>8.818</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_RNI0N1L1:B</cell>
 <cell>net</cell>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.367</cell>
 <cell>9.185</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_RNI0N1L1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>9.285</cell>
 <cell>8</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data[5]:EN</cell>
 <cell>net</cell>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_datae</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.582</cell>
 <cell>9.867</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.867</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.000</cell>
 <cell>10.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.397</cell>
 <cell>13.397</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.198</cell>
 <cell>13.595</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.177</cell>
 <cell>13.772</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_INST/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.595</cell>
 <cell>14.367</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>14.683</cell>
 <cell>20</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data[5]:CLK</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.509</cell>
 <cell>15.192</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data[5]:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.335</cell>
 <cell>14.857</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.857</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>BLINK_LED_0/LED1:CLK</cell>
 <cell>LED2</cell>
 <cell>6.605</cell>
 <cell></cell>
 <cell>11.848</cell>
 <cell></cell>
 <cell>11.848</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>BLINK_LED_0/LED1:CLK</cell>
 <cell>LED3</cell>
 <cell>6.575</cell>
 <cell></cell>
 <cell>11.818</cell>
 <cell></cell>
 <cell>11.818</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>BLINK_LED_0/LED1:CLK</cell>
 <cell>LED1</cell>
 <cell>6.523</cell>
 <cell></cell>
 <cell>11.766</cell>
 <cell></cell>
 <cell>11.766</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>BLINK_LED_0/LED1:CLK</cell>
 <cell>LED4</cell>
 <cell>6.118</cell>
 <cell></cell>
 <cell>11.361</cell>
 <cell></cell>
 <cell>11.361</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>demo_0/demo_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE</cell>
 <cell>MMUART_1_TXD</cell>
 <cell>4.803</cell>
 <cell></cell>
 <cell>10.228</cell>
 <cell></cell>
 <cell>10.228</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: BLINK_LED_0/LED1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: LED2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.848</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.397</cell>
 <cell>3.397</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.198</cell>
 <cell>3.595</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>3.773</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.640</cell>
 <cell>4.413</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB2:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>4.730</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLINK_LED_0/LED1:CLK</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.513</cell>
 <cell>5.243</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLINK_LED_0/LED1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>5.351</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED2_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>LED1_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.405</cell>
 <cell>8.756</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED2_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>9.099</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED2_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>LED2_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.047</cell>
 <cell>9.146</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED2_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.702</cell>
 <cell>11.848</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED2</cell>
 <cell>net</cell>
 <cell>LED2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>11.848</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.848</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.397</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>LED2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int:CLK</cell>
 <cell>BLINK_LED_0/counter[0]:ALn</cell>
 <cell>2.673</cell>
 <cell>6.986</cell>
 <cell>7.889</cell>
 <cell>14.875</cell>
 <cell>0.353</cell>
 <cell>3.014</cell>
 <cell>-0.012</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int:CLK</cell>
 <cell>BLINK_LED_0/counter[1]:ALn</cell>
 <cell>2.673</cell>
 <cell>6.986</cell>
 <cell>7.889</cell>
 <cell>14.875</cell>
 <cell>0.353</cell>
 <cell>3.014</cell>
 <cell>-0.012</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int:CLK</cell>
 <cell>BLINK_LED_0/counter[5]:ALn</cell>
 <cell>2.673</cell>
 <cell>6.986</cell>
 <cell>7.889</cell>
 <cell>14.875</cell>
 <cell>0.353</cell>
 <cell>3.014</cell>
 <cell>-0.012</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int:CLK</cell>
 <cell>BLINK_LED_0/LED1:ALn</cell>
 <cell>2.673</cell>
 <cell>6.986</cell>
 <cell>7.889</cell>
 <cell>14.875</cell>
 <cell>0.353</cell>
 <cell>3.014</cell>
 <cell>-0.012</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int:CLK</cell>
 <cell>BLINK_LED_0/counter[17]:ALn</cell>
 <cell>2.673</cell>
 <cell>6.987</cell>
 <cell>7.889</cell>
 <cell>14.876</cell>
 <cell>0.353</cell>
 <cell>3.013</cell>
 <cell>-0.013</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: demo_0/CORERESETP_0/MSS_HPMS_READY_int:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: BLINK_LED_0/counter[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.875</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.889</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.986</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.397</cell>
 <cell>3.397</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.198</cell>
 <cell>3.595</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.177</cell>
 <cell>3.772</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_INST/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.623</cell>
 <cell>4.395</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>4.711</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int:CLK</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.505</cell>
 <cell>5.216</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>5.303</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int_RNI3D75:An</cell>
 <cell>net</cell>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.735</cell>
 <cell>6.038</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int_RNI3D75:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>6.412</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int_RNI3D75/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int_RNI3D75/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.616</cell>
 <cell>7.028</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int_RNI3D75/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>7.345</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLINK_LED_0/counter[0]:ALn</cell>
 <cell>net</cell>
 <cell>demo_0/CORERESETP_0/MSS_HPMS_READY_int_RNI3D75/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.544</cell>
 <cell>7.889</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.889</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.000</cell>
 <cell>10.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.397</cell>
 <cell>13.397</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.198</cell>
 <cell>13.595</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>13.773</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.640</cell>
 <cell>14.413</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB2:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>14.730</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLINK_LED_0/counter[0]:CLK</cell>
 <cell>net</cell>
 <cell>demo_0/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.498</cell>
 <cell>15.228</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLINK_LED_0/counter[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.353</cell>
 <cell>14.875</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.875</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain demo_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
