{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 14:45:18 2019 " "Info: Processing started: Mon May 06 14:45:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4-counter_8bit -c lab4-counter_8bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4-counter_8bit -c lab4-counter_8bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Counter8Bit:inst\|value\[2\]~latch " "Warning: Node \"Counter8Bit:inst\|value\[2\]~latch\" is a latch" {  } { { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50MHz " "Info: Assuming node \"CLK_50MHz\" is an undefined clock" {  } { { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 88 632 800 104 "CLK_50MHz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 8 168 336 24 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst1\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst1\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst1\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50MHz memory newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_vn81:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst1\|LCD_Display:inst\|CHAR_COUNT\[0\] 130.94 MHz 7.637 ns Internal " "Info: Clock \"CLK_50MHz\" has Internal fmax of 130.94 MHz between source memory \"newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_vn81:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst1\|LCD_Display:inst\|CHAR_COUNT\[0\]\" (period= 7.637 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.408 ns + Longest memory register " "Info: + Longest memory to register delay is 7.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_vn81:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y34 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y34; Fanout = 8; MEM Node = 'newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_vn81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_vn81.tdf" "" { Text "C:/altera/91sp2/quartus/lab4/db/altsyncram_vn81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_vn81:auto_generated\|q_a\[3\] 2 MEM M4K_X52_Y34 2 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y34; Fanout = 2; MEM Node = 'newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_vn81:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_vn81.tdf" "" { Text "C:/altera/91sp2/quartus/lab4/db/altsyncram_vn81.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.437 ns) 4.870 ns newlcd:inst1\|LCD_Display:inst\|Equal2~0 3 COMB LCCOMB_X43_Y31_N14 1 " "Info: 3: + IC(1.440 ns) + CELL(0.437 ns) = 4.870 ns; Loc. = LCCOMB_X43_Y31_N14; Fanout = 1; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|q_a[3] newlcd:inst1|LCD_Display:inst|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.271 ns) 5.388 ns newlcd:inst1\|LCD_Display:inst\|process_1~0 4 COMB LCCOMB_X43_Y31_N10 2 " "Info: 4: + IC(0.247 ns) + CELL(0.271 ns) = 5.388 ns; Loc. = LCCOMB_X43_Y31_N10; Fanout = 2; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|process_1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { newlcd:inst1|LCD_Display:inst|Equal2~0 newlcd:inst1|LCD_Display:inst|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.788 ns newlcd:inst1\|LCD_Display:inst\|Selector15~1 5 COMB LCCOMB_X43_Y31_N0 6 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 5.788 ns; Loc. = LCCOMB_X43_Y31_N0; Fanout = 6; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Selector15~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { newlcd:inst1|LCD_Display:inst|process_1~0 newlcd:inst1|LCD_Display:inst|Selector15~1 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.150 ns) 7.324 ns newlcd:inst1\|LCD_Display:inst\|Add2~13 6 COMB LCCOMB_X56_Y32_N0 1 " "Info: 6: + IC(1.386 ns) + CELL(0.150 ns) = 7.324 ns; Loc. = LCCOMB_X56_Y32_N0; Fanout = 1; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Add2~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { newlcd:inst1|LCD_Display:inst|Selector15~1 newlcd:inst1|LCD_Display:inst|Add2~13 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.408 ns newlcd:inst1\|LCD_Display:inst\|CHAR_COUNT\[0\] 7 REG LCFF_X56_Y32_N1 10 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 7.408 ns; Loc. = LCFF_X56_Y32_N1; Fanout = 10; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst1|LCD_Display:inst|Add2~13 newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.085 ns ( 55.14 % ) " "Info: Total cell delay = 4.085 ns ( 55.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.323 ns ( 44.86 % ) " "Info: Total interconnect delay = 3.323 ns ( 44.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|q_a[3] newlcd:inst1|LCD_Display:inst|Equal2~0 newlcd:inst1|LCD_Display:inst|process_1~0 newlcd:inst1|LCD_Display:inst|Selector15~1 newlcd:inst1|LCD_Display:inst|Add2~13 newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|q_a[3] {} newlcd:inst1|LCD_Display:inst|Equal2~0 {} newlcd:inst1|LCD_Display:inst|process_1~0 {} newlcd:inst1|LCD_Display:inst|Selector15~1 {} newlcd:inst1|LCD_Display:inst|Add2~13 {} newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.440ns 0.247ns 0.250ns 1.386ns 0.000ns } { 0.000ns 2.993ns 0.437ns 0.271ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.056 ns - Smallest " "Info: - Smallest clock skew is -0.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz destination 7.365 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50MHz\" to destination register is 7.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 88 632 800 104 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.227 ns) + CELL(0.787 ns) 4.013 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X43_Y31_N3 2 " "Info: 2: + IC(2.227 ns) + CELL(0.787 ns) = 4.013 ns; Loc. = LCFF_X43_Y31_N3; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.000 ns) 5.809 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G9 44 " "Info: 3: + IC(1.796 ns) + CELL(0.000 ns) = 5.809 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 7.365 ns newlcd:inst1\|LCD_Display:inst\|CHAR_COUNT\[0\] 4 REG LCFF_X56_Y32_N1 10 " "Info: 4: + IC(1.019 ns) + CELL(0.537 ns) = 7.365 ns; Loc. = LCFF_X56_Y32_N1; Fanout = 10; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 31.54 % ) " "Info: Total cell delay = 2.323 ns ( 31.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.042 ns ( 68.46 % ) " "Info: Total interconnect delay = 5.042 ns ( 68.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.365 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.365 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 2.227ns 1.796ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz source 7.421 ns - Longest memory " "Info: - Longest clock path from clock \"CLK_50MHz\" to source memory is 7.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 88 632 800 104 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.227 ns) + CELL(0.787 ns) 4.013 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X43_Y31_N3 2 " "Info: 2: + IC(2.227 ns) + CELL(0.787 ns) = 4.013 ns; Loc. = LCFF_X43_Y31_N3; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.000 ns) 5.809 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G9 44 " "Info: 3: + IC(1.796 ns) + CELL(0.000 ns) = 5.809 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.661 ns) 7.421 ns newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_vn81:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X52_Y34 8 " "Info: 4: + IC(0.951 ns) + CELL(0.661 ns) = 7.421 ns; Loc. = M4K_X52_Y34; Fanout = 8; MEM Node = 'newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_vn81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_vn81.tdf" "" { Text "C:/altera/91sp2/quartus/lab4/db/altsyncram_vn81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 32.97 % ) " "Info: Total cell delay = 2.447 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.974 ns ( 67.03 % ) " "Info: Total interconnect delay = 4.974 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.227ns 1.796ns 0.951ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.365 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.365 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 2.227ns 1.796ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.227ns 1.796ns 0.951ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_vn81.tdf" "" { Text "C:/altera/91sp2/quartus/lab4/db/altsyncram_vn81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|q_a[3] newlcd:inst1|LCD_Display:inst|Equal2~0 newlcd:inst1|LCD_Display:inst|process_1~0 newlcd:inst1|LCD_Display:inst|Selector15~1 newlcd:inst1|LCD_Display:inst|Add2~13 newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|q_a[3] {} newlcd:inst1|LCD_Display:inst|Equal2~0 {} newlcd:inst1|LCD_Display:inst|process_1~0 {} newlcd:inst1|LCD_Display:inst|Selector15~1 {} newlcd:inst1|LCD_Display:inst|Add2~13 {} newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.440ns 0.247ns 0.250ns 1.386ns 0.000ns } { 0.000ns 2.993ns 0.437ns 0.271ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.365 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.365 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 2.227ns 1.796ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_vn81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.227ns 1.796ns 0.951ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Counter8Bit:inst\|value\[2\]~_emulated register Counter8Bit:inst\|value\[7\]~_emulated 351.49 MHz 2.845 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 351.49 MHz between source register \"Counter8Bit:inst\|value\[2\]~_emulated\" and destination register \"Counter8Bit:inst\|value\[7\]~_emulated\" (period= 2.845 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.631 ns + Longest register register " "Info: + Longest register to register delay is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter8Bit:inst\|value\[2\]~_emulated 1 REG LCFF_X55_Y32_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y32_N5; Fanout = 1; REG Node = 'Counter8Bit:inst\|value\[2\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter8Bit:inst|value[2]~_emulated } "NODE_NAME" } } { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.275 ns) 0.586 ns Counter8Bit:inst\|value\[2\]~head_lut 2 COMB LCCOMB_X55_Y32_N30 3 " "Info: 2: + IC(0.311 ns) + CELL(0.275 ns) = 0.586 ns; Loc. = LCCOMB_X55_Y32_N30; Fanout = 3; COMB Node = 'Counter8Bit:inst\|value\[2\]~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Counter8Bit:inst|value[2]~_emulated Counter8Bit:inst|value[2]~head_lut } "NODE_NAME" } } { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.393 ns) 1.239 ns Counter8Bit:inst\|Add0~3 3 COMB LCCOMB_X55_Y32_N10 2 " "Info: 3: + IC(0.260 ns) + CELL(0.393 ns) = 1.239 ns; Loc. = LCCOMB_X55_Y32_N10; Fanout = 2; COMB Node = 'Counter8Bit:inst\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Counter8Bit:inst|value[2]~head_lut Counter8Bit:inst|Add0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.310 ns Counter8Bit:inst\|Add0~5 4 COMB LCCOMB_X55_Y32_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.310 ns; Loc. = LCCOMB_X55_Y32_N12; Fanout = 2; COMB Node = 'Counter8Bit:inst\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter8Bit:inst|Add0~3 Counter8Bit:inst|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.469 ns Counter8Bit:inst\|Add0~7 5 COMB LCCOMB_X55_Y32_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.469 ns; Loc. = LCCOMB_X55_Y32_N14; Fanout = 2; COMB Node = 'Counter8Bit:inst\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter8Bit:inst|Add0~5 Counter8Bit:inst|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.540 ns Counter8Bit:inst\|Add0~9 6 COMB LCCOMB_X55_Y32_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.540 ns; Loc. = LCCOMB_X55_Y32_N16; Fanout = 2; COMB Node = 'Counter8Bit:inst\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter8Bit:inst|Add0~7 Counter8Bit:inst|Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.611 ns Counter8Bit:inst\|Add0~11 7 COMB LCCOMB_X55_Y32_N18 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.611 ns; Loc. = LCCOMB_X55_Y32_N18; Fanout = 1; COMB Node = 'Counter8Bit:inst\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter8Bit:inst|Add0~9 Counter8Bit:inst|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.021 ns Counter8Bit:inst\|Add0~12 8 COMB LCCOMB_X55_Y32_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.021 ns; Loc. = LCCOMB_X55_Y32_N20; Fanout = 1; COMB Node = 'Counter8Bit:inst\|Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter8Bit:inst|Add0~11 Counter8Bit:inst|Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 2.547 ns Counter8Bit:inst\|value\[7\]~data_lut 9 COMB LCCOMB_X55_Y32_N24 1 " "Info: 9: + IC(0.251 ns) + CELL(0.275 ns) = 2.547 ns; Loc. = LCCOMB_X55_Y32_N24; Fanout = 1; COMB Node = 'Counter8Bit:inst\|value\[7\]~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { Counter8Bit:inst|Add0~12 Counter8Bit:inst|value[7]~data_lut } "NODE_NAME" } } { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.631 ns Counter8Bit:inst\|value\[7\]~_emulated 10 REG LCFF_X55_Y32_N25 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 2.631 ns; Loc. = LCFF_X55_Y32_N25; Fanout = 1; REG Node = 'Counter8Bit:inst\|value\[7\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter8Bit:inst|value[7]~data_lut Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 68.76 % ) " "Info: Total cell delay = 1.809 ns ( 68.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.822 ns ( 31.24 % ) " "Info: Total interconnect delay = 0.822 ns ( 31.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { Counter8Bit:inst|value[2]~_emulated Counter8Bit:inst|value[2]~head_lut Counter8Bit:inst|Add0~3 Counter8Bit:inst|Add0~5 Counter8Bit:inst|Add0~7 Counter8Bit:inst|Add0~9 Counter8Bit:inst|Add0~11 Counter8Bit:inst|Add0~12 Counter8Bit:inst|value[7]~data_lut Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { Counter8Bit:inst|value[2]~_emulated {} Counter8Bit:inst|value[2]~head_lut {} Counter8Bit:inst|Add0~3 {} Counter8Bit:inst|Add0~5 {} Counter8Bit:inst|Add0~7 {} Counter8Bit:inst|Add0~9 {} Counter8Bit:inst|Add0~11 {} Counter8Bit:inst|Add0~12 {} Counter8Bit:inst|value[7]~data_lut {} Counter8Bit:inst|value[7]~_emulated {} } { 0.000ns 0.311ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns } { 0.000ns 0.275ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.612 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 8 168 336 24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { CLK CLK~clk_delay_ctrl } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 8 168 336 24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns CLK~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK~clk_delay_ctrl CLK~clkctrl } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 8 168 336 24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.612 ns Counter8Bit:inst\|value\[7\]~_emulated 4 REG LCFF_X55_Y32_N25 1 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 2.612 ns; Loc. = LCFF_X55_Y32_N25; Fanout = 1; REG Node = 'Counter8Bit:inst\|value\[7\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { CLK~clkctrl Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.73 % ) " "Info: Total cell delay = 1.534 ns ( 58.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.078 ns ( 41.27 % ) " "Info: Total interconnect delay = 1.078 ns ( 41.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} Counter8Bit:inst|value[7]~_emulated {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.033ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.612 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 8 168 336 24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { CLK CLK~clk_delay_ctrl } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 8 168 336 24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns CLK~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK~clk_delay_ctrl CLK~clkctrl } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 8 168 336 24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.612 ns Counter8Bit:inst\|value\[2\]~_emulated 4 REG LCFF_X55_Y32_N5 1 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 2.612 ns; Loc. = LCFF_X55_Y32_N5; Fanout = 1; REG Node = 'Counter8Bit:inst\|value\[2\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { CLK~clkctrl Counter8Bit:inst|value[2]~_emulated } "NODE_NAME" } } { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.73 % ) " "Info: Total cell delay = 1.534 ns ( 58.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.078 ns ( 41.27 % ) " "Info: Total interconnect delay = 1.078 ns ( 41.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl Counter8Bit:inst|value[2]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} Counter8Bit:inst|value[2]~_emulated {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.033ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} Counter8Bit:inst|value[7]~_emulated {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.033ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl Counter8Bit:inst|value[2]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} Counter8Bit:inst|value[2]~_emulated {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.033ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { Counter8Bit:inst|value[2]~_emulated Counter8Bit:inst|value[2]~head_lut Counter8Bit:inst|Add0~3 Counter8Bit:inst|Add0~5 Counter8Bit:inst|Add0~7 Counter8Bit:inst|Add0~9 Counter8Bit:inst|Add0~11 Counter8Bit:inst|Add0~12 Counter8Bit:inst|value[7]~data_lut Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { Counter8Bit:inst|value[2]~_emulated {} Counter8Bit:inst|value[2]~head_lut {} Counter8Bit:inst|Add0~3 {} Counter8Bit:inst|Add0~5 {} Counter8Bit:inst|Add0~7 {} Counter8Bit:inst|Add0~9 {} Counter8Bit:inst|Add0~11 {} Counter8Bit:inst|Add0~12 {} Counter8Bit:inst|value[7]~data_lut {} Counter8Bit:inst|value[7]~_emulated {} } { 0.000ns 0.311ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns } { 0.000ns 0.275ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} Counter8Bit:inst|value[7]~_emulated {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.033ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl Counter8Bit:inst|value[2]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} Counter8Bit:inst|value[2]~_emulated {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.033ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Counter8Bit:inst\|value\[7\]~_emulated RST CLK 7.515 ns register " "Info: tsu for register \"Counter8Bit:inst\|value\[7\]~_emulated\" (data pin = \"RST\", clock pin = \"CLK\") is 7.515 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.163 ns + Longest pin register " "Info: + Longest pin to register delay is 10.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RST 1 PIN PIN_G26 52 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 52; PIN Node = 'RST'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 40 -72 96 56 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.804 ns) + CELL(0.438 ns) 7.104 ns Counter8Bit:inst\|value\[7\]~9 2 COMB LCCOMB_X56_Y32_N4 10 " "Info: 2: + IC(5.804 ns) + CELL(0.438 ns) = 7.104 ns; Loc. = LCCOMB_X56_Y32_N4; Fanout = 10; COMB Node = 'Counter8Bit:inst\|value\[7\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.242 ns" { RST Counter8Bit:inst|value[7]~9 } "NODE_NAME" } } { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.398 ns) 8.009 ns Counter8Bit:inst\|value\[0\]~head_lut 3 COMB LCCOMB_X55_Y32_N6 4 " "Info: 3: + IC(0.507 ns) + CELL(0.398 ns) = 8.009 ns; Loc. = LCCOMB_X55_Y32_N6; Fanout = 4; COMB Node = 'Counter8Bit:inst\|value\[0\]~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Counter8Bit:inst|value[7]~9 Counter8Bit:inst|value[0]~head_lut } "NODE_NAME" } } { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.414 ns) 8.700 ns Counter8Bit:inst\|Add0~1 4 COMB LCCOMB_X55_Y32_N8 2 " "Info: 4: + IC(0.277 ns) + CELL(0.414 ns) = 8.700 ns; Loc. = LCCOMB_X55_Y32_N8; Fanout = 2; COMB Node = 'Counter8Bit:inst\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { Counter8Bit:inst|value[0]~head_lut Counter8Bit:inst|Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.771 ns Counter8Bit:inst\|Add0~3 5 COMB LCCOMB_X55_Y32_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.771 ns; Loc. = LCCOMB_X55_Y32_N10; Fanout = 2; COMB Node = 'Counter8Bit:inst\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter8Bit:inst|Add0~1 Counter8Bit:inst|Add0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.842 ns Counter8Bit:inst\|Add0~5 6 COMB LCCOMB_X55_Y32_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.842 ns; Loc. = LCCOMB_X55_Y32_N12; Fanout = 2; COMB Node = 'Counter8Bit:inst\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter8Bit:inst|Add0~3 Counter8Bit:inst|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.001 ns Counter8Bit:inst\|Add0~7 7 COMB LCCOMB_X55_Y32_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 9.001 ns; Loc. = LCCOMB_X55_Y32_N14; Fanout = 2; COMB Node = 'Counter8Bit:inst\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter8Bit:inst|Add0~5 Counter8Bit:inst|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.072 ns Counter8Bit:inst\|Add0~9 8 COMB LCCOMB_X55_Y32_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 9.072 ns; Loc. = LCCOMB_X55_Y32_N16; Fanout = 2; COMB Node = 'Counter8Bit:inst\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter8Bit:inst|Add0~7 Counter8Bit:inst|Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.143 ns Counter8Bit:inst\|Add0~11 9 COMB LCCOMB_X55_Y32_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 9.143 ns; Loc. = LCCOMB_X55_Y32_N18; Fanout = 1; COMB Node = 'Counter8Bit:inst\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter8Bit:inst|Add0~9 Counter8Bit:inst|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.553 ns Counter8Bit:inst\|Add0~12 10 COMB LCCOMB_X55_Y32_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 9.553 ns; Loc. = LCCOMB_X55_Y32_N20; Fanout = 1; COMB Node = 'Counter8Bit:inst\|Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter8Bit:inst|Add0~11 Counter8Bit:inst|Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 10.079 ns Counter8Bit:inst\|value\[7\]~data_lut 11 COMB LCCOMB_X55_Y32_N24 1 " "Info: 11: + IC(0.251 ns) + CELL(0.275 ns) = 10.079 ns; Loc. = LCCOMB_X55_Y32_N24; Fanout = 1; COMB Node = 'Counter8Bit:inst\|value\[7\]~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { Counter8Bit:inst|Add0~12 Counter8Bit:inst|value[7]~data_lut } "NODE_NAME" } } { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.163 ns Counter8Bit:inst\|value\[7\]~_emulated 12 REG LCFF_X55_Y32_N25 1 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 10.163 ns; Loc. = LCFF_X55_Y32_N25; Fanout = 1; REG Node = 'Counter8Bit:inst\|value\[7\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter8Bit:inst|value[7]~data_lut Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.324 ns ( 32.71 % ) " "Info: Total cell delay = 3.324 ns ( 32.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.839 ns ( 67.29 % ) " "Info: Total interconnect delay = 6.839 ns ( 67.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.163 ns" { RST Counter8Bit:inst|value[7]~9 Counter8Bit:inst|value[0]~head_lut Counter8Bit:inst|Add0~1 Counter8Bit:inst|Add0~3 Counter8Bit:inst|Add0~5 Counter8Bit:inst|Add0~7 Counter8Bit:inst|Add0~9 Counter8Bit:inst|Add0~11 Counter8Bit:inst|Add0~12 Counter8Bit:inst|value[7]~data_lut Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.163 ns" { RST {} RST~combout {} Counter8Bit:inst|value[7]~9 {} Counter8Bit:inst|value[0]~head_lut {} Counter8Bit:inst|Add0~1 {} Counter8Bit:inst|Add0~3 {} Counter8Bit:inst|Add0~5 {} Counter8Bit:inst|Add0~7 {} Counter8Bit:inst|Add0~9 {} Counter8Bit:inst|Add0~11 {} Counter8Bit:inst|Add0~12 {} Counter8Bit:inst|value[7]~data_lut {} Counter8Bit:inst|value[7]~_emulated {} } { 0.000ns 0.000ns 5.804ns 0.507ns 0.277ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.398ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.612 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 8 168 336 24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns CLK~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { CLK CLK~clk_delay_ctrl } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 8 168 336 24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns CLK~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK~clk_delay_ctrl CLK~clkctrl } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 8 168 336 24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.612 ns Counter8Bit:inst\|value\[7\]~_emulated 4 REG LCFF_X55_Y32_N25 1 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 2.612 ns; Loc. = LCFF_X55_Y32_N25; Fanout = 1; REG Node = 'Counter8Bit:inst\|value\[7\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { CLK~clkctrl Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "Counter8Bit.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/Counter8Bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.73 % ) " "Info: Total cell delay = 1.534 ns ( 58.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.078 ns ( 41.27 % ) " "Info: Total interconnect delay = 1.078 ns ( 41.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} Counter8Bit:inst|value[7]~_emulated {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.033ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.163 ns" { RST Counter8Bit:inst|value[7]~9 Counter8Bit:inst|value[0]~head_lut Counter8Bit:inst|Add0~1 Counter8Bit:inst|Add0~3 Counter8Bit:inst|Add0~5 Counter8Bit:inst|Add0~7 Counter8Bit:inst|Add0~9 Counter8Bit:inst|Add0~11 Counter8Bit:inst|Add0~12 Counter8Bit:inst|value[7]~data_lut Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.163 ns" { RST {} RST~combout {} Counter8Bit:inst|value[7]~9 {} Counter8Bit:inst|value[0]~head_lut {} Counter8Bit:inst|Add0~1 {} Counter8Bit:inst|Add0~3 {} Counter8Bit:inst|Add0~5 {} Counter8Bit:inst|Add0~7 {} Counter8Bit:inst|Add0~9 {} Counter8Bit:inst|Add0~11 {} Counter8Bit:inst|Add0~12 {} Counter8Bit:inst|value[7]~data_lut {} Counter8Bit:inst|value[7]~_emulated {} } { 0.000ns 0.000ns 5.804ns 0.507ns 0.277ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.398ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { CLK CLK~clk_delay_ctrl CLK~clkctrl Counter8Bit:inst|value[7]~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { CLK {} CLK~combout {} CLK~clk_delay_ctrl {} CLK~clkctrl {} Counter8Bit:inst|value[7]~_emulated {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.033ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50MHz DBUS\[1\] newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[1\] 14.563 ns register " "Info: tco from clock \"CLK_50MHz\" to destination pin \"DBUS\[1\]\" through register \"newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[1\]\" is 14.563 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz source 7.356 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50MHz\" to source register is 7.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 88 632 800 104 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.227 ns) + CELL(0.787 ns) 4.013 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X43_Y31_N3 2 " "Info: 2: + IC(2.227 ns) + CELL(0.787 ns) = 4.013 ns; Loc. = LCFF_X43_Y31_N3; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.000 ns) 5.809 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G9 44 " "Info: 3: + IC(1.796 ns) + CELL(0.000 ns) = 5.809 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 7.356 ns newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[1\] 4 REG LCFF_X51_Y33_N29 2 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 7.356 ns; Loc. = LCFF_X51_Y33_N29; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 31.58 % ) " "Info: Total cell delay = 2.323 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.033 ns ( 68.42 % ) " "Info: Total interconnect delay = 5.033 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.356 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.356 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 2.227ns 1.796ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.957 ns + Longest register pin " "Info: + Longest register to pin delay is 6.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[1\] 1 REG LCFF_X51_Y33_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y33_N29; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.315 ns) + CELL(2.642 ns) 6.957 ns DBUS\[1\] 2 PIN PIN_J2 0 " "Info: 2: + IC(4.315 ns) + CELL(2.642 ns) = 6.957 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'DBUS\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.957 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] DBUS[1] } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 152 1224 1400 168 "DBUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 37.98 % ) " "Info: Total cell delay = 2.642 ns ( 37.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.315 ns ( 62.02 % ) " "Info: Total interconnect delay = 4.315 ns ( 62.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.957 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] DBUS[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.957 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] {} DBUS[1] {} } { 0.000ns 4.315ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.356 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.356 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 2.227ns 1.796ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.957 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] DBUS[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.957 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] {} DBUS[1] {} } { 0.000ns 4.315ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "newlcd:inst1\|LCD_Display:inst\|CHAR_COUNT\[1\] RST CLK_50MHz 0.820 ns register " "Info: th for register \"newlcd:inst1\|LCD_Display:inst\|CHAR_COUNT\[1\]\" (data pin = \"RST\", clock pin = \"CLK_50MHz\") is 0.820 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz destination 7.353 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50MHz\" to destination register is 7.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 88 632 800 104 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.227 ns) + CELL(0.787 ns) 4.013 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X43_Y31_N3 2 " "Info: 2: + IC(2.227 ns) + CELL(0.787 ns) = 4.013 ns; Loc. = LCFF_X43_Y31_N3; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.000 ns) 5.809 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G9 44 " "Info: 3: + IC(1.796 ns) + CELL(0.000 ns) = 5.809 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 7.353 ns newlcd:inst1\|LCD_Display:inst\|CHAR_COUNT\[1\] 4 REG LCFF_X49_Y30_N5 6 " "Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 7.353 ns; Loc. = LCFF_X49_Y30_N5; Fanout = 6; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CHAR_COUNT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 31.59 % ) " "Info: Total cell delay = 2.323 ns ( 31.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.030 ns ( 68.41 % ) " "Info: Total interconnect delay = 5.030 ns ( 68.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.353 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.353 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1] {} } { 0.000ns 0.000ns 2.227ns 1.796ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.799 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RST 1 PIN PIN_G26 52 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 52; PIN Node = 'RST'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "lab4-counter_8bit.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-counter_8bit.bdf" { { 40 -72 96 56 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.277 ns) + CELL(0.660 ns) 6.799 ns newlcd:inst1\|LCD_Display:inst\|CHAR_COUNT\[1\] 2 REG LCFF_X49_Y30_N5 6 " "Info: 2: + IC(5.277 ns) + CELL(0.660 ns) = 6.799 ns; Loc. = LCFF_X49_Y30_N5; Fanout = 6; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CHAR_COUNT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.937 ns" { RST newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 22.39 % ) " "Info: Total cell delay = 1.522 ns ( 22.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.277 ns ( 77.61 % ) " "Info: Total interconnect delay = 5.277 ns ( 77.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { RST newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { RST {} RST~combout {} newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1] {} } { 0.000ns 0.000ns 5.277ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.353 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.353 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1] {} } { 0.000ns 0.000ns 2.227ns 1.796ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { RST newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { RST {} RST~combout {} newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1] {} } { 0.000ns 0.000ns 5.277ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 14:45:18 2019 " "Info: Processing ended: Mon May 06 14:45:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
