# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do simple_pipeline_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {simple_pipeline_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:31 on May 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." simple_pipeline_7_1200mv_100c_slow.vo 
# -- Compiling module simple_pipeline
# 
# Top level modules:
# 	simple_pipeline
# End time: 16:19:33 on May 05,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/simple_pipeline/simulation/modelsim {C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/simple_pipeline/simulation/modelsim/test1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:33 on May 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/simple_pipeline/simulation/modelsim" C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/simple_pipeline/simulation/modelsim/test1.vt 
# -- Compiling module simple_pipeline_vlg_tst
# 
# Top level modules:
# 	simple_pipeline_vlg_tst
# End time: 16:19:34 on May 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  simple_pipeline_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" simple_pipeline_vlg_tst 
# Start time: 16:19:34 on May 05,2021
# Loading work.simple_pipeline_vlg_tst
# Loading work.simple_pipeline
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from simple_pipeline_7_1200mv_100c_v_slow.sdo
# ** Warning: (vsim-3017) C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/simple_pipeline/simulation/modelsim/test1.vt(58): [TFMPC] - Too few port connections. Expected 26, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /simple_pipeline_vlg_tst/i1 File: simple_pipeline_7_1200mv_100c_slow.vo
# ** Warning: (vsim-3722) C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/simple_pipeline/simulation/modelsim/test1.vt(58): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/simple_pipeline/simulation/modelsim/test1.vt(58): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/simple_pipeline/simulation/modelsim/test1.vt(58): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/simple_pipeline/simulation/modelsim/test1.vt(58): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from simple_pipeline_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /simple_pipeline_vlg_tst File: C:/intelFPGA_lite/17.1/le3hw/simple/simple-team25/simple_pipeline/simulation/modelsim/test1.vt
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# Running testbench
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(293): $hold( posedge clk &&& sloaddata:2023 ps, asdata:2055 ps, 186 ps );
#    Time: 2055 ps  Iteration: 1  Instance: /simple_pipeline_vlg_tst/i1/\execute_p3|ar_out[6] 
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(290): $hold( posedge clk &&& nosloadsclr:2036 ps, d:2078 ps, 186 ps );
#    Time: 2078 ps  Iteration: 0  Instance: /simple_pipeline_vlg_tst/i1/\decode_p2|branch_address[5] 
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(290): $hold( posedge clk &&& nosloadsclr:2040 ps, d:2089 ps, 186 ps );
#    Time: 2089 ps  Iteration: 0  Instance: /simple_pipeline_vlg_tst/i1/\decode_p2|control_unit|cond_register[3] 
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(290): $hold( posedge clk &&& nosloadsclr:2045 ps, d:2099 ps, 186 ps );
#    Time: 2099 ps  Iteration: 0  Instance: /simple_pipeline_vlg_tst/i1/\fetch_p1|instruction_register[9] 
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(290): $hold( posedge clk &&& nosloadsclr:2035 ps, d:2100 ps, 186 ps );
#    Time: 2100 ps  Iteration: 0  Instance: /simple_pipeline_vlg_tst/i1/\execute_p3|ar_out[11] 
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(293): $hold( posedge clk &&& sloaddata:2035 ps, asdata:2123 ps, 186 ps );
#    Time: 2123 ps  Iteration: 0  Instance: /simple_pipeline_vlg_tst/i1/\decode_p2|program_counter_pre[5] 
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(290): $hold( posedge clk &&& nosloadsclr:2026 ps, d:2131 ps, 186 ps );
#    Time: 2131 ps  Iteration: 0  Instance: /simple_pipeline_vlg_tst/i1/\execute_p3|ar_out[8] 
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(290): $hold( posedge clk &&& nosloadsclr:2036 ps, d:2149 ps, 186 ps );
#    Time: 2149 ps  Iteration: 1  Instance: /simple_pipeline_vlg_tst/i1/\decode_p2|branch_address[7] 
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(293): $hold( posedge clk &&& sloaddata:2040 ps, asdata:2150 ps, 186 ps );
#    Time: 2150 ps  Iteration: 1  Instance: /simple_pipeline_vlg_tst/i1/\decode_p2|program_counter_pre[1] 
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(290): $hold( posedge clk &&& nosloadsclr:2043 ps, d:2196 ps, 186 ps );
#    Time: 2196 ps  Iteration: 0  Instance: /simple_pipeline_vlg_tst/i1/\decode_p2|rs[2] 
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(293): $hold( posedge clk &&& sloaddata:2051 ps, asdata:2235 ps, 186 ps );
#    Time: 2235 ps  Iteration: 1  Instance: /simple_pipeline_vlg_tst/i1/\decode_p2|program_counter_pre[13] 
# End time: 16:20:43 on May 05,2021, Elapsed time: 0:01:09
# Errors: 11, Warnings: 5
