

================================================================
== Vivado HLS Report for 'writeV2calc'
================================================================
* Date:           Sat Jan 11 14:24:36 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.254|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    1|  25004995|    1|  25004995|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+----------+-----------+-----------+-----------+----------+----------+
        |             |     Latency    | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |    max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+----------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |    0|  25004994| 6 ~ 10006 |          -|          -| 0 ~ 2499 |    no    |
        | + Loop 1.1  |    0|     10000|          9|          4|          1| 0 ~ 2499 |    yes   |
        +-------------+-----+----------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    113|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    350|
|Register         |        -|      -|     682|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     682|    463|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_257_p2                      |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_304_p2                      |     +    |      0|  0|  33|          26|           1|
    |Vi_idx_V_data_V_00_status          |    and   |      0|  0|   2|           1|           1|
    |Vj_idx_V_data_V_00_status          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_402                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_407                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_412                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_417                   |    and   |      0|  0|   2|           1|           1|
    |fixedData_V_data1_status           |    and   |      0|  0|   2|           1|           1|
    |processedData_V_data1_status       |    and   |      0|  0|   2|           1|           1|
    |tmp_3_i_i_fu_252_p2                |   icmp   |      0|  0|  18|          27|          27|
    |tmp_9_i_i_fu_299_p2                |   icmp   |      0|  0|  18|          27|          27|
    |ap_block_pp0_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage1_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 113|         108|          73|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |Vi_idx_V_data_V_0_blk_n           |   9|          2|    1|          2|
    |Vi_idx_V_data_V_1_blk_n           |   9|          2|    1|          2|
    |Vi_idx_V_data_V_2_blk_n           |   9|          2|    1|          2|
    |Vi_idx_V_data_V_3_blk_n           |   9|          2|    1|          2|
    |Vj_idx_V_data_V_0_blk_n           |   9|          2|    1|          2|
    |Vj_idx_V_data_V_1_blk_n           |   9|          2|    1|          2|
    |Vj_idx_V_data_V_2_blk_n           |   9|          2|    1|          2|
    |Vj_idx_V_data_V_3_blk_n           |   9|          2|    1|          2|
    |ap_NS_fsm                         |  50|         11|    1|         11|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_t_V_phi_fu_241_p4      |   9|          2|   26|         52|
    |fixedData_V_data_blk_n            |   9|          2|    1|          2|
    |fixedData_V_data_din              |  27|          5|   32|        160|
    |fixedData_V_tlast_V_blk_n         |   9|          2|    1|          2|
    |processedData_V_data_1_blk_n      |   9|          2|    1|          2|
    |processedData_V_data_1_din        |  15|          3|   32|         96|
    |processedData_V_data_2_blk_n      |   9|          2|    1|          2|
    |processedData_V_data_3_blk_n      |   9|          2|    1|          2|
    |processedData_V_data_blk_n        |   9|          2|    1|          2|
    |processedData_V_data_din          |  15|          3|   32|         96|
    |simConfig_BLOCK_NUMBERS_V_blk_n   |   9|          2|    1|          2|
    |simConfig_rowsToSimulate_V_blk_n  |   9|          2|    1|          2|
    |t_V_1_reg_226                     |   9|          2|   12|         24|
    |t_V_reg_237                       |   9|          2|   26|         52|
    |voltagesBackup_address0           |  27|          5|   14|         70|
    |voltagesBackup_address1           |  27|          5|   14|         70|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 350|         74|  207|        667|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  10|   0|   10|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |i_V_reg_355                          |  12|   0|   12|          0|
    |j_V_reg_424                          |  26|   0|   26|          0|
    |simConfig_BLOCK_NUMB_reg_342         |  27|   0|   27|          0|
    |simConfig_rowsToSimu_reg_347         |  27|   0|   27|          0|
    |t_V_1_reg_226                        |  12|   0|   12|          0|
    |t_V_reg_237                          |  26|   0|   26|          0|
    |tmp_9_i_i_reg_420                    |   1|   0|    1|          0|
    |tmp_9_i_i_reg_420_pp0_iter1_reg      |   1|   0|    1|          0|
    |tmp_data_0_V_1_reg_429               |  27|   0|   27|          0|
    |tmp_data_0_V_reg_360                 |  27|   0|   27|          0|
    |tmp_data_0_reg_459                   |  32|   0|   32|          0|
    |tmp_data_0_reg_459_pp0_iter1_reg     |  32|   0|   32|          0|
    |tmp_data_1_12_reg_464                |  32|   0|   32|          0|
    |tmp_data_1_12_reg_464_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_data_1_V_1_reg_434               |  27|   0|   27|          0|
    |tmp_data_1_V_reg_365                 |  27|   0|   27|          0|
    |tmp_data_1_reg_395                   |  32|   0|   32|          0|
    |tmp_data_2_13_reg_479                |  32|   0|   32|          0|
    |tmp_data_2_V_1_reg_439               |  27|   0|   27|          0|
    |tmp_data_2_V_reg_370                 |  27|   0|   27|          0|
    |tmp_data_2_reg_410                   |  32|   0|   32|          0|
    |tmp_data_3_14_reg_484                |  32|   0|   32|          0|
    |tmp_data_3_V_1_reg_444               |  27|   0|   27|          0|
    |tmp_data_3_V_reg_375                 |  27|   0|   27|          0|
    |tmp_data_3_reg_415                   |  32|   0|   32|          0|
    |tmp_data_reg_390                     |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 682|   0|  682|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |         writeV2calc        | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |         writeV2calc        | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |         writeV2calc        | return value |
|ap_done                             | out |    1| ap_ctrl_hs |         writeV2calc        | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs |         writeV2calc        | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |         writeV2calc        | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |         writeV2calc        | return value |
|voltagesBackup_address0             | out |   14|  ap_memory |       voltagesBackup       |     array    |
|voltagesBackup_ce0                  | out |    1|  ap_memory |       voltagesBackup       |     array    |
|voltagesBackup_q0                   |  in |   32|  ap_memory |       voltagesBackup       |     array    |
|voltagesBackup_address1             | out |   14|  ap_memory |       voltagesBackup       |     array    |
|voltagesBackup_ce1                  | out |    1|  ap_memory |       voltagesBackup       |     array    |
|voltagesBackup_q1                   |  in |   32|  ap_memory |       voltagesBackup       |     array    |
|simConfig_rowsToSimulate_V_dout     |  in |   27|   ap_fifo  | simConfig_rowsToSimulate_V |    pointer   |
|simConfig_rowsToSimulate_V_empty_n  |  in |    1|   ap_fifo  | simConfig_rowsToSimulate_V |    pointer   |
|simConfig_rowsToSimulate_V_read     | out |    1|   ap_fifo  | simConfig_rowsToSimulate_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_dout      |  in |   27|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_empty_n   |  in |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_read      | out |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V |    pointer   |
|Vi_idx_V_data_V_0_dout              |  in |   27|   ap_fifo  |      Vi_idx_V_data_V_0     |    pointer   |
|Vi_idx_V_data_V_0_empty_n           |  in |    1|   ap_fifo  |      Vi_idx_V_data_V_0     |    pointer   |
|Vi_idx_V_data_V_0_read              | out |    1|   ap_fifo  |      Vi_idx_V_data_V_0     |    pointer   |
|Vi_idx_V_data_V_1_dout              |  in |   27|   ap_fifo  |      Vi_idx_V_data_V_1     |    pointer   |
|Vi_idx_V_data_V_1_empty_n           |  in |    1|   ap_fifo  |      Vi_idx_V_data_V_1     |    pointer   |
|Vi_idx_V_data_V_1_read              | out |    1|   ap_fifo  |      Vi_idx_V_data_V_1     |    pointer   |
|Vi_idx_V_data_V_2_dout              |  in |   27|   ap_fifo  |      Vi_idx_V_data_V_2     |    pointer   |
|Vi_idx_V_data_V_2_empty_n           |  in |    1|   ap_fifo  |      Vi_idx_V_data_V_2     |    pointer   |
|Vi_idx_V_data_V_2_read              | out |    1|   ap_fifo  |      Vi_idx_V_data_V_2     |    pointer   |
|Vi_idx_V_data_V_3_dout              |  in |   27|   ap_fifo  |      Vi_idx_V_data_V_3     |    pointer   |
|Vi_idx_V_data_V_3_empty_n           |  in |    1|   ap_fifo  |      Vi_idx_V_data_V_3     |    pointer   |
|Vi_idx_V_data_V_3_read              | out |    1|   ap_fifo  |      Vi_idx_V_data_V_3     |    pointer   |
|fixedData_V_data_din                | out |   32|   ap_fifo  |      fixedData_V_data      |    pointer   |
|fixedData_V_data_full_n             |  in |    1|   ap_fifo  |      fixedData_V_data      |    pointer   |
|fixedData_V_data_write              | out |    1|   ap_fifo  |      fixedData_V_data      |    pointer   |
|fixedData_V_tlast_V_din             | out |    1|   ap_fifo  |     fixedData_V_tlast_V    |    pointer   |
|fixedData_V_tlast_V_full_n          |  in |    1|   ap_fifo  |     fixedData_V_tlast_V    |    pointer   |
|fixedData_V_tlast_V_write           | out |    1|   ap_fifo  |     fixedData_V_tlast_V    |    pointer   |
|Vj_idx_V_data_V_0_dout              |  in |   27|   ap_fifo  |      Vj_idx_V_data_V_0     |    pointer   |
|Vj_idx_V_data_V_0_empty_n           |  in |    1|   ap_fifo  |      Vj_idx_V_data_V_0     |    pointer   |
|Vj_idx_V_data_V_0_read              | out |    1|   ap_fifo  |      Vj_idx_V_data_V_0     |    pointer   |
|Vj_idx_V_data_V_1_dout              |  in |   27|   ap_fifo  |      Vj_idx_V_data_V_1     |    pointer   |
|Vj_idx_V_data_V_1_empty_n           |  in |    1|   ap_fifo  |      Vj_idx_V_data_V_1     |    pointer   |
|Vj_idx_V_data_V_1_read              | out |    1|   ap_fifo  |      Vj_idx_V_data_V_1     |    pointer   |
|Vj_idx_V_data_V_2_dout              |  in |   27|   ap_fifo  |      Vj_idx_V_data_V_2     |    pointer   |
|Vj_idx_V_data_V_2_empty_n           |  in |    1|   ap_fifo  |      Vj_idx_V_data_V_2     |    pointer   |
|Vj_idx_V_data_V_2_read              | out |    1|   ap_fifo  |      Vj_idx_V_data_V_2     |    pointer   |
|Vj_idx_V_data_V_3_dout              |  in |   27|   ap_fifo  |      Vj_idx_V_data_V_3     |    pointer   |
|Vj_idx_V_data_V_3_empty_n           |  in |    1|   ap_fifo  |      Vj_idx_V_data_V_3     |    pointer   |
|Vj_idx_V_data_V_3_read              | out |    1|   ap_fifo  |      Vj_idx_V_data_V_3     |    pointer   |
|processedData_V_data_din            | out |   32|   ap_fifo  |    processedData_V_data    |    pointer   |
|processedData_V_data_full_n         |  in |    1|   ap_fifo  |    processedData_V_data    |    pointer   |
|processedData_V_data_write          | out |    1|   ap_fifo  |    processedData_V_data    |    pointer   |
|processedData_V_data_1_din          | out |   32|   ap_fifo  |   processedData_V_data_1   |    pointer   |
|processedData_V_data_1_full_n       |  in |    1|   ap_fifo  |   processedData_V_data_1   |    pointer   |
|processedData_V_data_1_write        | out |    1|   ap_fifo  |   processedData_V_data_1   |    pointer   |
|processedData_V_data_2_din          | out |   32|   ap_fifo  |   processedData_V_data_2   |    pointer   |
|processedData_V_data_2_full_n       |  in |    1|   ap_fifo  |   processedData_V_data_2   |    pointer   |
|processedData_V_data_2_write        | out |    1|   ap_fifo  |   processedData_V_data_2   |    pointer   |
|processedData_V_data_3_din          | out |   32|   ap_fifo  |   processedData_V_data_3   |    pointer   |
|processedData_V_data_3_full_n       |  in |    1|   ap_fifo  |   processedData_V_data_3   |    pointer   |
|processedData_V_data_3_write        | out |    1|   ap_fifo  |   processedData_V_data_3   |    pointer   |
+------------------------------------+-----+-----+------------+----------------------------+--------------+

