<h4><strong>Step 1:</strong></h4><div class="answer"> <p>In the four-input pseudo-NMOS NOR gate, the worst case value, <img src="images/3657-14-11P-i1.png" /> occurs for one high input.</p> <p>The voltage <img src="images/3657-14-11P-i2.png" /> is,</p> <p> <img src="images/3657-14-11P-i3.png" /> </p> <p>Substitute <img src="images/3657-14-11P-i4.png" /> for <img src="images/3657-14-11P-i5.png" />, <img src="images/3657-14-11P-i6.png" /> for <img src="images/3657-14-11P-i7.png" />, and <img src="images/3657-14-11P-i8.png" /> for <img src="images/3657-14-11P-i9.png" /> in the equation</p> <p> <img src="images/3657-14-11P-i10.png" /> </p> <p> <img src="images/3657-14-11P-i11.png" /> </p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>Write the expression for <img src="images/3657-14-11P-i12.png" />.</p> <p> <img src="images/3657-14-11P-i13.png" /> </p> <p>Substitute <img src="images/3657-14-11P-i14.png" /> for <img src="images/3657-14-11P-i15.png" /> in the equation.</p> <p> <img src="images/3657-14-11P-i16.png" /> </p> <p>Substitute <img src="images/3657-14-11P-i17.png" />for <img src="images/3657-14-11P-i18.png" /> and <img src="images/3657-14-11P-i19.png" /> for <img src="images/3657-14-11P-i20.png" /> in the equation.</p> <p> <img src="images/3657-14-11P-i21.png" /> </p> <p>Thus, the value of <img src="images/3657-14-11P-i22.png" /> is, <img src="images/3657-14-11P-i23.png" />.</p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>The minimum width possible is <img src="images/3657-14-11P-i24.png" />. Calculate the length of channel of the PMOS transistor. </p> <p> <img src="images/3657-14-11P-i25.png" /> </p> <p>Thus, the value of <img src="images/3657-14-11P-i26.png" /> is, <img src="images/3657-14-11P-i27.png" />.</p></div>