

================================================================
== Vitis HLS Report for 'weight_quant'
================================================================
* Date:           Sun Jul 28 14:59:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Weight_quantization
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       64|       64|  0.640 us|  0.640 us|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 1
  Pipeline-0 : II = 2, D = 65, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 0" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 66 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (0.73ns)   --->   "%data = load i2 %input_0_addr" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 67 'load' 'data' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 0" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 68 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (0.73ns)   --->   "%data_1 = load i2 %input_1_addr" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 69 'load' 'data_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i32 %input_2, i64 0, i64 0" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 70 'getelementptr' 'input_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.73ns)   --->   "%data_2 = load i2 %input_2_addr" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 71 'load' 'data_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 72 'getelementptr' 'input_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.73ns)   --->   "%data_3 = load i2 %input_0_addr_1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 73 'load' 'data_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr i32 %input_1, i64 0, i64 1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 74 'getelementptr' 'input_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (0.73ns)   --->   "%data_4 = load i2 %input_1_addr_1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 75 'load' 'data_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr i32 %input_2, i64 0, i64 1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 76 'getelementptr' 'input_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (0.73ns)   --->   "%data_5 = load i2 %input_2_addr_1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 77 'load' 'data_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 78 [1/2] (0.73ns)   --->   "%data = load i2 %input_0_addr" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 78 'load' 'data' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i32 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 79 'trunc' 'trunc_ln313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (0.73ns)   --->   "%data_1 = load i2 %input_1_addr" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 80 'load' 'data_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln313_1 = trunc i32 %data_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 81 'trunc' 'trunc_ln313_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/2] (0.73ns)   --->   "%data_2 = load i2 %input_2_addr" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 82 'load' 'data_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln313_2 = trunc i32 %data_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 83 'trunc' 'trunc_ln313_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/2] (0.73ns)   --->   "%data_3 = load i2 %input_0_addr_1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 84 'load' 'data_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln313_3 = trunc i32 %data_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 85 'trunc' 'trunc_ln313_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (0.73ns)   --->   "%data_4 = load i2 %input_1_addr_1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 86 'load' 'data_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln313_4 = trunc i32 %data_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 87 'trunc' 'trunc_ln313_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/2] (0.73ns)   --->   "%data_5 = load i2 %input_2_addr_1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 88 'load' 'data_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln313_5 = trunc i32 %data_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 89 'trunc' 'trunc_ln313_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 90 'getelementptr' 'input_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (0.73ns)   --->   "%data_6 = load i2 %input_0_addr_2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 91 'load' 'data_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr i32 %input_1, i64 0, i64 2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 92 'getelementptr' 'input_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (0.73ns)   --->   "%data_7 = load i2 %input_1_addr_2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 93 'load' 'data_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%input_2_addr_2 = getelementptr i32 %input_2, i64 0, i64 2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 94 'getelementptr' 'input_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (0.73ns)   --->   "%data_8 = load i2 %input_2_addr_2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 95 'load' 'data_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 96 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln327 = bitcast i32 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 97 'bitcast' 'bitcast_ln327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [3/3] (7.29ns)   --->   "%sum = fadd i32 %bitcast_ln327, i32 0" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 98 'fadd' 'sum' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/2] (0.73ns)   --->   "%data_6 = load i2 %input_0_addr_2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 99 'load' 'data_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln313_6 = trunc i32 %data_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 100 'trunc' 'trunc_ln313_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/2] (0.73ns)   --->   "%data_7 = load i2 %input_1_addr_2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 101 'load' 'data_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln313_7 = trunc i32 %data_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 102 'trunc' 'trunc_ln313_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/2] (0.73ns)   --->   "%data_8 = load i2 %input_2_addr_2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 103 'load' 'data_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln313_8 = trunc i32 %data_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 104 'trunc' 'trunc_ln313_8' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 105 [2/3] (7.29ns)   --->   "%sum = fadd i32 %bitcast_ln327, i32 0" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 105 'fadd' 'sum' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 106 [1/3] (7.29ns)   --->   "%sum = fadd i32 %bitcast_ln327, i32 0" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 106 'fadd' 'sum' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 107 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln327_1 = bitcast i32 %t_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 108 'bitcast' 'bitcast_ln327_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [3/3] (7.29ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln327_1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 109 'fadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 110 [2/3] (7.29ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln327_1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 110 'fadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 111 [1/3] (7.29ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln327_1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 111 'fadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 112 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln327_2 = bitcast i32 %t_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 113 'bitcast' 'bitcast_ln327_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [3/3] (7.29ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln327_2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 114 'fadd' 'sum_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 115 [2/3] (7.29ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln327_2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 115 'fadd' 'sum_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 116 [1/3] (7.29ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln327_2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 116 'fadd' 'sum_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 117 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln327_3 = bitcast i32 %t_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 118 'bitcast' 'bitcast_ln327_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [3/3] (7.29ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln327_3" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 119 'fadd' 'sum_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 120 [2/3] (7.29ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln327_3" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 120 'fadd' 'sum_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 121 [1/3] (7.29ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln327_3" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 121 'fadd' 'sum_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%t_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 122 'bitconcatenate' 't_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln327_4 = bitcast i32 %t_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 123 'bitcast' 'bitcast_ln327_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [3/3] (7.29ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln327_4" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 124 'fadd' 'sum_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 125 [2/3] (7.29ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln327_4" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 125 'fadd' 'sum_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 126 [1/3] (7.29ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln327_4" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 126 'fadd' 'sum_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%t_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 127 'bitconcatenate' 't_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln327_5 = bitcast i32 %t_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 128 'bitcast' 'bitcast_ln327_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [3/3] (7.29ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %bitcast_ln327_5" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 129 'fadd' 'sum_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 130 [2/3] (7.29ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %bitcast_ln327_5" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 130 'fadd' 'sum_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 131 [1/3] (7.29ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %bitcast_ln327_5" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 131 'fadd' 'sum_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%t_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 132 'bitconcatenate' 't_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln327_6 = bitcast i32 %t_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 133 'bitcast' 'bitcast_ln327_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [3/3] (7.29ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %bitcast_ln327_6" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 134 'fadd' 'sum_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 135 [2/3] (7.29ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %bitcast_ln327_6" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 135 'fadd' 'sum_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 136 [1/3] (7.29ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %bitcast_ln327_6" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 136 'fadd' 'sum_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%t_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 137 'bitconcatenate' 't_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln327_7 = bitcast i32 %t_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 138 'bitcast' 'bitcast_ln327_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 139 [3/3] (7.29ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %bitcast_ln327_7" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 139 'fadd' 'sum_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 140 [2/3] (7.29ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %bitcast_ln327_7" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 140 'fadd' 'sum_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 141 [1/3] (7.29ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %bitcast_ln327_7" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 141 'fadd' 'sum_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 142 [1/1] (0.00ns)   --->   "%t_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 142 'bitconcatenate' 't_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln327_8 = bitcast i32 %t_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 143 'bitcast' 'bitcast_ln327_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 144 [3/3] (7.29ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %bitcast_ln327_8" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 144 'fadd' 'sum_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 145 [2/3] (7.29ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %bitcast_ln327_8" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 145 'fadd' 'sum_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 146 [1/3] (7.29ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %bitcast_ln327_8" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 146 'fadd' 'sum_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.31>
ST_30 : Operation 147 [7/7] (6.31ns)   --->   "%mean = fdiv i32 %sum_8, i32 9" [Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 147 'fdiv' 'mean' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.31>
ST_31 : Operation 148 [6/7] (6.31ns)   --->   "%mean = fdiv i32 %sum_8, i32 9" [Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 148 'fdiv' 'mean' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.31>
ST_32 : Operation 149 [5/7] (6.31ns)   --->   "%mean = fdiv i32 %sum_8, i32 9" [Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 149 'fdiv' 'mean' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.31>
ST_33 : Operation 150 [4/7] (6.31ns)   --->   "%mean = fdiv i32 %sum_8, i32 9" [Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 150 'fdiv' 'mean' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.31>
ST_34 : Operation 151 [3/7] (6.31ns)   --->   "%mean = fdiv i32 %sum_8, i32 9" [Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 151 'fdiv' 'mean' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.31>
ST_35 : Operation 152 [2/7] (6.31ns)   --->   "%mean = fdiv i32 %sum_8, i32 9" [Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 152 'fdiv' 'mean' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.31>
ST_36 : Operation 153 [1/7] (6.31ns)   --->   "%mean = fdiv i32 %sum_8, i32 9" [Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 153 'fdiv' 'mean' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.97>
ST_37 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln23_9 = bitcast i32 %mean" [Weight_quantization/src/weight_quant.h:23->Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 154 'bitcast' 'bitcast_ln23_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 155 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23_9, i32 23, i32 30" [Weight_quantization/src/weight_quant.h:23->Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 155 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %bitcast_ln23_9" [Weight_quantization/src/weight_quant.h:23->Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 156 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 157 [1/1] (0.87ns)   --->   "%icmp_ln23 = icmp_ne  i8 %tmp, i8 255" [Weight_quantization/src/weight_quant.h:23->Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 157 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 158 [1/1] (1.13ns)   --->   "%icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23 0" [Weight_quantization/src/weight_quant.h:23->Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 158 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 159 [2/2] (1.91ns)   --->   "%tmp_1 = fcmp_olt  i32 %mean, i32 1e-05" [Weight_quantization/src/weight_quant.h:23->Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 159 'fcmp' 'tmp_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 160 [1/1] (6.97ns)   --->   "%tmp_9 = fpext i32 %mean" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 160 'fpext' 'tmp_9' <Predicate = true> <Delay = 6.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.35>
ST_38 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [Weight_quantization/src/weight_quant.h:23->Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 161 'or' 'or_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 162 [1/2] (1.91ns)   --->   "%tmp_1 = fcmp_olt  i32 %mean, i32 1e-05" [Weight_quantization/src/weight_quant.h:23->Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 162 'fcmp' 'tmp_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%and_ln23 = and i1 %or_ln23, i1 %tmp_1" [Weight_quantization/src/weight_quant.h:23->Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 163 'and' 'and_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 164 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %and_ln23, i64 1e-05, i64 %tmp_9" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 164 'select' 'select_ln13' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.15>
ST_39 : Operation 165 [13/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 165 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.15>
ST_40 : Operation 166 [12/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 166 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.15>
ST_41 : Operation 167 [11/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 167 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.15>
ST_42 : Operation 168 [10/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 168 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.15>
ST_43 : Operation 169 [9/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 169 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.15>
ST_44 : Operation 170 [8/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 170 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.15>
ST_45 : Operation 171 [7/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 171 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.15>
ST_46 : Operation 172 [6/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 172 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.15>
ST_47 : Operation 173 [5/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 173 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.15>
ST_48 : Operation 174 [4/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 174 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.15>
ST_49 : Operation 175 [3/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 175 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.15>
ST_50 : Operation 176 [2/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 176 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.15>
ST_51 : Operation 177 [1/13] (7.15ns)   --->   "%div = ddiv i64 1, i64 %select_ln13" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 177 'ddiv' 'div' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.08>
ST_52 : Operation 178 [2/2] (2.08ns)   --->   "%scale = fptrunc i64 %div" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 178 'fptrunc' 'scale' <Predicate = true> <Delay = 2.08> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.08>
ST_53 : Operation 179 [1/2] (2.08ns)   --->   "%scale = fptrunc i64 %div" [Weight_quantization/src/weight_quant.cpp:13]   --->   Operation 179 'fptrunc' 'scale' <Predicate = true> <Delay = 2.08> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.91>
ST_54 : Operation 180 [1/1] (0.00ns)   --->   "%dc = bitcast i32 %data" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 180 'bitcast' 'dc' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 181 [1/1] (0.00ns)   --->   "%dc_1 = bitcast i32 %data_1" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 181 'bitcast' 'dc_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 182 [1/1] (0.00ns)   --->   "%dc_2 = bitcast i32 %data_2" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 182 'bitcast' 'dc_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 183 [1/1] (0.00ns)   --->   "%dc_3 = bitcast i32 %data_3" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 183 'bitcast' 'dc_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 184 [1/1] (0.00ns)   --->   "%dc_4 = bitcast i32 %data_4" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 184 'bitcast' 'dc_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 185 [2/2] (5.91ns)   --->   "%p_x_assign_9 = fmul i32 %dc, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 185 'fmul' 'p_x_assign_9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 186 [2/2] (5.91ns)   --->   "%p_x_assign_s = fmul i32 %dc_1, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 186 'fmul' 'p_x_assign_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 187 [2/2] (5.91ns)   --->   "%p_x_assign_1 = fmul i32 %dc_2, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 187 'fmul' 'p_x_assign_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 188 [2/2] (5.91ns)   --->   "%p_x_assign_2 = fmul i32 %dc_3, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 188 'fmul' 'p_x_assign_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 189 [2/2] (5.91ns)   --->   "%p_x_assign_3 = fmul i32 %dc_4, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 189 'fmul' 'p_x_assign_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.78>
ST_55 : Operation 190 [1/1] (0.00ns)   --->   "%dc_5 = bitcast i32 %data_5" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 190 'bitcast' 'dc_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 191 [1/1] (0.00ns)   --->   "%dc_6 = bitcast i32 %data_6" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 191 'bitcast' 'dc_6' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 192 [1/1] (0.00ns)   --->   "%dc_7 = bitcast i32 %data_7" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 192 'bitcast' 'dc_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 193 [1/1] (0.00ns)   --->   "%dc_8 = bitcast i32 %data_8" [Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12]   --->   Operation 193 'bitcast' 'dc_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 194 [1/2] (5.91ns)   --->   "%p_x_assign_9 = fmul i32 %dc, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 194 'fmul' 'p_x_assign_9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 195 [2/2] (0.87ns)   --->   "%scaled = call i32 @generic_round<float>, i32 %p_x_assign_9, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 195 'call' 'scaled' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 196 [1/2] (5.91ns)   --->   "%p_x_assign_s = fmul i32 %dc_1, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 196 'fmul' 'p_x_assign_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 197 [2/2] (0.87ns)   --->   "%scaled_2 = call i32 @generic_round<float>, i32 %p_x_assign_s, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 197 'call' 'scaled_2' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 198 [1/2] (5.91ns)   --->   "%p_x_assign_1 = fmul i32 %dc_2, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 198 'fmul' 'p_x_assign_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 199 [2/2] (0.87ns)   --->   "%scaled_4 = call i32 @generic_round<float>, i32 %p_x_assign_1, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 199 'call' 'scaled_4' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 200 [1/2] (5.91ns)   --->   "%p_x_assign_2 = fmul i32 %dc_3, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 200 'fmul' 'p_x_assign_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 201 [2/2] (0.87ns)   --->   "%scaled_6 = call i32 @generic_round<float>, i32 %p_x_assign_2, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 201 'call' 'scaled_6' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 202 [1/2] (5.91ns)   --->   "%p_x_assign_3 = fmul i32 %dc_4, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 202 'fmul' 'p_x_assign_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 203 [2/2] (0.87ns)   --->   "%scaled_8 = call i32 @generic_round<float>, i32 %p_x_assign_3, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 203 'call' 'scaled_8' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 204 [2/2] (5.91ns)   --->   "%p_x_assign_4 = fmul i32 %dc_5, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 204 'fmul' 'p_x_assign_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 205 [2/2] (5.91ns)   --->   "%p_x_assign_5 = fmul i32 %dc_6, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 205 'fmul' 'p_x_assign_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 206 [2/2] (5.91ns)   --->   "%p_x_assign_6 = fmul i32 %dc_7, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 206 'fmul' 'p_x_assign_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 207 [2/2] (5.91ns)   --->   "%p_x_assign_7 = fmul i32 %dc_8, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 207 'fmul' 'p_x_assign_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.78>
ST_56 : Operation 208 [1/2] (2.44ns)   --->   "%scaled = call i32 @generic_round<float>, i32 %p_x_assign_9, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 208 'call' 'scaled' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 209 [2/2] (1.91ns)   --->   "%tmp_3 = fcmp_ogt  i32 %scaled, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 209 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 210 [2/2] (1.91ns)   --->   "%tmp_5 = fcmp_olt  i32 %scaled, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 210 'fcmp' 'tmp_5' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 211 [1/2] (2.44ns)   --->   "%scaled_2 = call i32 @generic_round<float>, i32 %p_x_assign_s, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 211 'call' 'scaled_2' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 212 [2/2] (1.91ns)   --->   "%tmp_7 = fcmp_ogt  i32 %scaled_2, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 212 'fcmp' 'tmp_7' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 213 [2/2] (1.91ns)   --->   "%tmp_s = fcmp_olt  i32 %scaled_2, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 213 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 214 [1/2] (2.44ns)   --->   "%scaled_4 = call i32 @generic_round<float>, i32 %p_x_assign_1, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 214 'call' 'scaled_4' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 215 [2/2] (1.91ns)   --->   "%tmp_8 = fcmp_ogt  i32 %scaled_4, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 215 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 216 [2/2] (1.91ns)   --->   "%tmp_10 = fcmp_olt  i32 %scaled_4, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 216 'fcmp' 'tmp_10' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 217 [1/2] (2.44ns)   --->   "%scaled_6 = call i32 @generic_round<float>, i32 %p_x_assign_2, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 217 'call' 'scaled_6' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 218 [2/2] (1.91ns)   --->   "%tmp_12 = fcmp_ogt  i32 %scaled_6, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 218 'fcmp' 'tmp_12' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 219 [2/2] (1.91ns)   --->   "%tmp_13 = fcmp_olt  i32 %scaled_6, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 219 'fcmp' 'tmp_13' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 220 [1/2] (2.44ns)   --->   "%scaled_8 = call i32 @generic_round<float>, i32 %p_x_assign_3, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 220 'call' 'scaled_8' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 221 [2/2] (1.91ns)   --->   "%tmp_15 = fcmp_ogt  i32 %scaled_8, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 221 'fcmp' 'tmp_15' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 222 [2/2] (1.91ns)   --->   "%tmp_16 = fcmp_olt  i32 %scaled_8, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 222 'fcmp' 'tmp_16' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 223 [1/2] (5.91ns)   --->   "%p_x_assign_4 = fmul i32 %dc_5, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 223 'fmul' 'p_x_assign_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 224 [2/2] (0.87ns)   --->   "%scaled_10 = call i32 @generic_round<float>, i32 %p_x_assign_4, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 224 'call' 'scaled_10' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 225 [1/2] (5.91ns)   --->   "%p_x_assign_5 = fmul i32 %dc_6, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 225 'fmul' 'p_x_assign_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 226 [2/2] (0.87ns)   --->   "%scaled_12 = call i32 @generic_round<float>, i32 %p_x_assign_5, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 226 'call' 'scaled_12' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 227 [1/2] (5.91ns)   --->   "%p_x_assign_6 = fmul i32 %dc_7, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 227 'fmul' 'p_x_assign_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 228 [2/2] (0.87ns)   --->   "%scaled_14 = call i32 @generic_round<float>, i32 %p_x_assign_6, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 228 'call' 'scaled_14' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 229 [1/2] (5.91ns)   --->   "%p_x_assign_7 = fmul i32 %dc_8, i32 %scale" [Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 229 'fmul' 'p_x_assign_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 230 [2/2] (0.87ns)   --->   "%scaled_16 = call i32 @generic_round<float>, i32 %p_x_assign_7, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 230 'call' 'scaled_16' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 4.35>
ST_57 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %scaled" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 231 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22, i32 23, i32 30" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 232 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %bitcast_ln22" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 233 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 234 [1/1] (0.87ns)   --->   "%icmp_ln22 = icmp_ne  i8 %tmp_2, i8 255" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 234 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 235 [1/1] (1.13ns)   --->   "%icmp_ln22_1 = icmp_eq  i23 %trunc_ln22, i23 0" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 235 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 236 [1/1] (0.14ns)   --->   "%or_ln22_9 = or i1 %icmp_ln22_1, i1 %icmp_ln22" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 236 'or' 'or_ln22_9' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 237 [1/2] (1.91ns)   --->   "%tmp_3 = fcmp_ogt  i32 %scaled, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 237 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 238 [1/1] (0.14ns)   --->   "%and_ln22 = and i1 %or_ln22_9, i1 %tmp_3" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 238 'and' 'and_ln22' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 239 [1/2] (1.91ns)   --->   "%tmp_5 = fcmp_olt  i32 %scaled, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 239 'fcmp' 'tmp_5' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node scaled_1)   --->   "%and_ln22_1 = and i1 %or_ln22_9, i1 %tmp_5" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 240 'and' 'and_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node scaled_1)   --->   "%select_ln22 = select i1 %and_ln22, i32 1, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 241 'select' 'select_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node scaled_1)   --->   "%or_ln22 = or i1 %and_ln22, i1 %and_ln22_1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 242 'or' 'or_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 243 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_1 = select i1 %or_ln22, i32 %select_ln22, i32 %scaled" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 243 'select' 'scaled_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 244 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i32 %scaled_2" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 244 'bitcast' 'bitcast_ln22_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_1, i32 23, i32 30" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 245 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i32 %bitcast_ln22_1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 246 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 247 [1/1] (0.87ns)   --->   "%icmp_ln22_2 = icmp_ne  i8 %tmp_6, i8 255" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 247 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 248 [1/1] (1.13ns)   --->   "%icmp_ln22_3 = icmp_eq  i23 %trunc_ln22_1, i23 0" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 248 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 249 [1/1] (0.14ns)   --->   "%or_ln22_10 = or i1 %icmp_ln22_3, i1 %icmp_ln22_2" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 249 'or' 'or_ln22_10' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 250 [1/2] (1.91ns)   --->   "%tmp_7 = fcmp_ogt  i32 %scaled_2, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 250 'fcmp' 'tmp_7' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 251 [1/1] (0.14ns)   --->   "%and_ln22_2 = and i1 %or_ln22_10, i1 %tmp_7" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 251 'and' 'and_ln22_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 252 [1/2] (1.91ns)   --->   "%tmp_s = fcmp_olt  i32 %scaled_2, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 252 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node scaled_3)   --->   "%and_ln22_3 = and i1 %or_ln22_10, i1 %tmp_s" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 253 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node scaled_3)   --->   "%select_ln22_2 = select i1 %and_ln22_2, i32 1, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 254 'select' 'select_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node scaled_3)   --->   "%or_ln22_1 = or i1 %and_ln22_2, i1 %and_ln22_3" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 255 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 256 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_3 = select i1 %or_ln22_1, i32 %select_ln22_2, i32 %scaled_2" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 256 'select' 'scaled_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln22_2 = bitcast i32 %scaled_4" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 257 'bitcast' 'bitcast_ln22_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_2, i32 23, i32 30" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 258 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i32 %bitcast_ln22_2" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 259 'trunc' 'trunc_ln22_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 260 [1/1] (0.87ns)   --->   "%icmp_ln22_4 = icmp_ne  i8 %tmp_4, i8 255" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 260 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 261 [1/1] (1.13ns)   --->   "%icmp_ln22_5 = icmp_eq  i23 %trunc_ln22_2, i23 0" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 261 'icmp' 'icmp_ln22_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 262 [1/1] (0.14ns)   --->   "%or_ln22_11 = or i1 %icmp_ln22_5, i1 %icmp_ln22_4" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 262 'or' 'or_ln22_11' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 263 [1/2] (1.91ns)   --->   "%tmp_8 = fcmp_ogt  i32 %scaled_4, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 263 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 264 [1/1] (0.14ns)   --->   "%and_ln22_4 = and i1 %or_ln22_11, i1 %tmp_8" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 264 'and' 'and_ln22_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 265 [1/2] (1.91ns)   --->   "%tmp_10 = fcmp_olt  i32 %scaled_4, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 265 'fcmp' 'tmp_10' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node scaled_5)   --->   "%and_ln22_5 = and i1 %or_ln22_11, i1 %tmp_10" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 266 'and' 'and_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node scaled_5)   --->   "%select_ln22_4 = select i1 %and_ln22_4, i32 1, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 267 'select' 'select_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node scaled_5)   --->   "%or_ln22_2 = or i1 %and_ln22_4, i1 %and_ln22_5" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 268 'or' 'or_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 269 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_5 = select i1 %or_ln22_2, i32 %select_ln22_4, i32 %scaled_4" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 269 'select' 'scaled_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln22_3 = bitcast i32 %scaled_6" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 270 'bitcast' 'bitcast_ln22_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_3, i32 23, i32 30" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 271 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = trunc i32 %bitcast_ln22_3" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 272 'trunc' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 273 [1/1] (0.87ns)   --->   "%icmp_ln22_6 = icmp_ne  i8 %tmp_11, i8 255" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 273 'icmp' 'icmp_ln22_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 274 [1/1] (1.13ns)   --->   "%icmp_ln22_7 = icmp_eq  i23 %trunc_ln22_3, i23 0" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 274 'icmp' 'icmp_ln22_7' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 275 [1/1] (0.14ns)   --->   "%or_ln22_12 = or i1 %icmp_ln22_7, i1 %icmp_ln22_6" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 275 'or' 'or_ln22_12' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 276 [1/2] (1.91ns)   --->   "%tmp_12 = fcmp_ogt  i32 %scaled_6, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 276 'fcmp' 'tmp_12' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 277 [1/1] (0.14ns)   --->   "%and_ln22_6 = and i1 %or_ln22_12, i1 %tmp_12" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 277 'and' 'and_ln22_6' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 278 [1/2] (1.91ns)   --->   "%tmp_13 = fcmp_olt  i32 %scaled_6, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 278 'fcmp' 'tmp_13' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node scaled_7)   --->   "%and_ln22_7 = and i1 %or_ln22_12, i1 %tmp_13" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 279 'and' 'and_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node scaled_7)   --->   "%select_ln22_6 = select i1 %and_ln22_6, i32 1, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 280 'select' 'select_ln22_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node scaled_7)   --->   "%or_ln22_3 = or i1 %and_ln22_6, i1 %and_ln22_7" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 281 'or' 'or_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 282 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_7 = select i1 %or_ln22_3, i32 %select_ln22_6, i32 %scaled_6" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 282 'select' 'scaled_7' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln22_4 = bitcast i32 %scaled_8" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 283 'bitcast' 'bitcast_ln22_4' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_4, i32 23, i32 30" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 284 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = trunc i32 %bitcast_ln22_4" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 285 'trunc' 'trunc_ln22_4' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 286 [1/1] (0.87ns)   --->   "%icmp_ln22_8 = icmp_ne  i8 %tmp_14, i8 255" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 286 'icmp' 'icmp_ln22_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 287 [1/1] (1.13ns)   --->   "%icmp_ln22_9 = icmp_eq  i23 %trunc_ln22_4, i23 0" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 287 'icmp' 'icmp_ln22_9' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 288 [1/1] (0.14ns)   --->   "%or_ln22_13 = or i1 %icmp_ln22_9, i1 %icmp_ln22_8" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 288 'or' 'or_ln22_13' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 289 [1/2] (1.91ns)   --->   "%tmp_15 = fcmp_ogt  i32 %scaled_8, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 289 'fcmp' 'tmp_15' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 290 [1/1] (0.14ns)   --->   "%and_ln22_8 = and i1 %or_ln22_13, i1 %tmp_15" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 290 'and' 'and_ln22_8' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 291 [1/2] (1.91ns)   --->   "%tmp_16 = fcmp_olt  i32 %scaled_8, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 291 'fcmp' 'tmp_16' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node scaled_9)   --->   "%and_ln22_9 = and i1 %or_ln22_13, i1 %tmp_16" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 292 'and' 'and_ln22_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node scaled_9)   --->   "%select_ln22_8 = select i1 %and_ln22_8, i32 1, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 293 'select' 'select_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node scaled_9)   --->   "%or_ln22_4 = or i1 %and_ln22_8, i1 %and_ln22_9" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 294 'or' 'or_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 295 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_9 = select i1 %or_ln22_4, i32 %select_ln22_8, i32 %scaled_8" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 295 'select' 'scaled_9' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 296 [1/2] (2.44ns)   --->   "%scaled_10 = call i32 @generic_round<float>, i32 %p_x_assign_4, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 296 'call' 'scaled_10' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 297 [2/2] (1.91ns)   --->   "%tmp_18 = fcmp_ogt  i32 %scaled_10, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 297 'fcmp' 'tmp_18' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 298 [2/2] (1.91ns)   --->   "%tmp_19 = fcmp_olt  i32 %scaled_10, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 298 'fcmp' 'tmp_19' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 299 [1/2] (2.44ns)   --->   "%scaled_12 = call i32 @generic_round<float>, i32 %p_x_assign_5, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 299 'call' 'scaled_12' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 300 [2/2] (1.91ns)   --->   "%tmp_21 = fcmp_ogt  i32 %scaled_12, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 300 'fcmp' 'tmp_21' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 301 [2/2] (1.91ns)   --->   "%tmp_22 = fcmp_olt  i32 %scaled_12, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 301 'fcmp' 'tmp_22' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 302 [1/2] (2.44ns)   --->   "%scaled_14 = call i32 @generic_round<float>, i32 %p_x_assign_6, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 302 'call' 'scaled_14' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 303 [2/2] (1.91ns)   --->   "%tmp_24 = fcmp_ogt  i32 %scaled_14, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 303 'fcmp' 'tmp_24' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 304 [2/2] (1.91ns)   --->   "%tmp_25 = fcmp_olt  i32 %scaled_14, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 304 'fcmp' 'tmp_25' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 305 [1/2] (2.44ns)   --->   "%scaled_16 = call i32 @generic_round<float>, i32 %p_x_assign_7, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21]   --->   Operation 305 'call' 'scaled_16' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 306 [2/2] (1.91ns)   --->   "%tmp_27 = fcmp_ogt  i32 %scaled_16, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 306 'fcmp' 'tmp_27' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 307 [2/2] (1.91ns)   --->   "%tmp_28 = fcmp_olt  i32 %scaled_16, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 307 'fcmp' 'tmp_28' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.31>
ST_58 : Operation 308 [7/7] (6.31ns)   --->   "%div1 = fdiv i32 %scaled_1, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 308 'fdiv' 'div1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 309 [7/7] (6.31ns)   --->   "%div16_s = fdiv i32 %scaled_3, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 309 'fdiv' 'div16_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 310 [7/7] (6.31ns)   --->   "%div16_3 = fdiv i32 %scaled_5, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 310 'fdiv' 'div16_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 311 [7/7] (6.31ns)   --->   "%div16_1 = fdiv i32 %scaled_7, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 311 'fdiv' 'div16_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln22_5 = bitcast i32 %scaled_10" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 312 'bitcast' 'bitcast_ln22_5' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_5, i32 23, i32 30" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 313 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = trunc i32 %bitcast_ln22_5" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 314 'trunc' 'trunc_ln22_5' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 315 [1/1] (0.87ns)   --->   "%icmp_ln22_10 = icmp_ne  i8 %tmp_17, i8 255" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 315 'icmp' 'icmp_ln22_10' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 316 [1/1] (1.13ns)   --->   "%icmp_ln22_11 = icmp_eq  i23 %trunc_ln22_5, i23 0" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 316 'icmp' 'icmp_ln22_11' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 317 [1/1] (0.14ns)   --->   "%or_ln22_14 = or i1 %icmp_ln22_11, i1 %icmp_ln22_10" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 317 'or' 'or_ln22_14' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 318 [1/2] (1.91ns)   --->   "%tmp_18 = fcmp_ogt  i32 %scaled_10, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 318 'fcmp' 'tmp_18' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 319 [1/1] (0.14ns)   --->   "%and_ln22_10 = and i1 %or_ln22_14, i1 %tmp_18" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 319 'and' 'and_ln22_10' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 320 [1/2] (1.91ns)   --->   "%tmp_19 = fcmp_olt  i32 %scaled_10, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 320 'fcmp' 'tmp_19' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node scaled_11)   --->   "%and_ln22_11 = and i1 %or_ln22_14, i1 %tmp_19" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 321 'and' 'and_ln22_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node scaled_11)   --->   "%select_ln22_10 = select i1 %and_ln22_10, i32 1, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 322 'select' 'select_ln22_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node scaled_11)   --->   "%or_ln22_5 = or i1 %and_ln22_10, i1 %and_ln22_11" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 323 'or' 'or_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 324 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_11 = select i1 %or_ln22_5, i32 %select_ln22_10, i32 %scaled_10" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 324 'select' 'scaled_11' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln22_6 = bitcast i32 %scaled_12" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 325 'bitcast' 'bitcast_ln22_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_6, i32 23, i32 30" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 326 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = trunc i32 %bitcast_ln22_6" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 327 'trunc' 'trunc_ln22_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 328 [1/1] (0.87ns)   --->   "%icmp_ln22_12 = icmp_ne  i8 %tmp_20, i8 255" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 328 'icmp' 'icmp_ln22_12' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 329 [1/1] (1.13ns)   --->   "%icmp_ln22_13 = icmp_eq  i23 %trunc_ln22_6, i23 0" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 329 'icmp' 'icmp_ln22_13' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 330 [1/1] (0.14ns)   --->   "%or_ln22_15 = or i1 %icmp_ln22_13, i1 %icmp_ln22_12" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 330 'or' 'or_ln22_15' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 331 [1/2] (1.91ns)   --->   "%tmp_21 = fcmp_ogt  i32 %scaled_12, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 331 'fcmp' 'tmp_21' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 332 [1/1] (0.14ns)   --->   "%and_ln22_12 = and i1 %or_ln22_15, i1 %tmp_21" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 332 'and' 'and_ln22_12' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 333 [1/2] (1.91ns)   --->   "%tmp_22 = fcmp_olt  i32 %scaled_12, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 333 'fcmp' 'tmp_22' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node scaled_13)   --->   "%and_ln22_13 = and i1 %or_ln22_15, i1 %tmp_22" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 334 'and' 'and_ln22_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node scaled_13)   --->   "%select_ln22_12 = select i1 %and_ln22_12, i32 1, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 335 'select' 'select_ln22_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node scaled_13)   --->   "%or_ln22_6 = or i1 %and_ln22_12, i1 %and_ln22_13" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 336 'or' 'or_ln22_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 337 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_13 = select i1 %or_ln22_6, i32 %select_ln22_12, i32 %scaled_12" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 337 'select' 'scaled_13' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln22_7 = bitcast i32 %scaled_14" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 338 'bitcast' 'bitcast_ln22_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_7, i32 23, i32 30" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 339 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = trunc i32 %bitcast_ln22_7" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 340 'trunc' 'trunc_ln22_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 341 [1/1] (0.87ns)   --->   "%icmp_ln22_14 = icmp_ne  i8 %tmp_23, i8 255" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 341 'icmp' 'icmp_ln22_14' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 342 [1/1] (1.13ns)   --->   "%icmp_ln22_15 = icmp_eq  i23 %trunc_ln22_7, i23 0" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 342 'icmp' 'icmp_ln22_15' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 343 [1/1] (0.14ns)   --->   "%or_ln22_16 = or i1 %icmp_ln22_15, i1 %icmp_ln22_14" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 343 'or' 'or_ln22_16' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 344 [1/2] (1.91ns)   --->   "%tmp_24 = fcmp_ogt  i32 %scaled_14, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 344 'fcmp' 'tmp_24' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 345 [1/1] (0.14ns)   --->   "%and_ln22_14 = and i1 %or_ln22_16, i1 %tmp_24" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 345 'and' 'and_ln22_14' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 346 [1/2] (1.91ns)   --->   "%tmp_25 = fcmp_olt  i32 %scaled_14, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 346 'fcmp' 'tmp_25' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node scaled_15)   --->   "%and_ln22_15 = and i1 %or_ln22_16, i1 %tmp_25" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 347 'and' 'and_ln22_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node scaled_15)   --->   "%select_ln22_14 = select i1 %and_ln22_14, i32 1, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 348 'select' 'select_ln22_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node scaled_15)   --->   "%or_ln22_7 = or i1 %and_ln22_14, i1 %and_ln22_15" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 349 'or' 'or_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 350 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_15 = select i1 %or_ln22_7, i32 %select_ln22_14, i32 %scaled_14" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 350 'select' 'scaled_15' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 351 [1/1] (0.00ns)   --->   "%bitcast_ln22_8 = bitcast i32 %scaled_16" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 351 'bitcast' 'bitcast_ln22_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_8, i32 23, i32 30" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 352 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln22_8 = trunc i32 %bitcast_ln22_8" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 353 'trunc' 'trunc_ln22_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 354 [1/1] (0.87ns)   --->   "%icmp_ln22_16 = icmp_ne  i8 %tmp_26, i8 255" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 354 'icmp' 'icmp_ln22_16' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 355 [1/1] (1.13ns)   --->   "%icmp_ln22_17 = icmp_eq  i23 %trunc_ln22_8, i23 0" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 355 'icmp' 'icmp_ln22_17' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 356 [1/1] (0.14ns)   --->   "%or_ln22_17 = or i1 %icmp_ln22_17, i1 %icmp_ln22_16" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 356 'or' 'or_ln22_17' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 357 [1/2] (1.91ns)   --->   "%tmp_27 = fcmp_ogt  i32 %scaled_16, i32 1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 357 'fcmp' 'tmp_27' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 358 [1/1] (0.14ns)   --->   "%and_ln22_16 = and i1 %or_ln22_17, i1 %tmp_27" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 358 'and' 'and_ln22_16' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 359 [1/2] (1.91ns)   --->   "%tmp_28 = fcmp_olt  i32 %scaled_16, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 359 'fcmp' 'tmp_28' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node scaled_17)   --->   "%and_ln22_17 = and i1 %or_ln22_17, i1 %tmp_28" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 360 'and' 'and_ln22_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node scaled_17)   --->   "%select_ln22_16 = select i1 %and_ln22_16, i32 1, i32 -1" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 361 'select' 'select_ln22_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node scaled_17)   --->   "%or_ln22_8 = or i1 %and_ln22_16, i1 %and_ln22_17" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 362 'or' 'or_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 363 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_17 = select i1 %or_ln22_8, i32 %select_ln22_16, i32 %scaled_16" [Weight_quantization/src/weight_quant.cpp:22]   --->   Operation 363 'select' 'scaled_17' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.31>
ST_59 : Operation 364 [6/7] (6.31ns)   --->   "%div1 = fdiv i32 %scaled_1, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 364 'fdiv' 'div1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 365 [6/7] (6.31ns)   --->   "%div16_s = fdiv i32 %scaled_3, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 365 'fdiv' 'div16_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 366 [6/7] (6.31ns)   --->   "%div16_3 = fdiv i32 %scaled_5, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 366 'fdiv' 'div16_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 367 [6/7] (6.31ns)   --->   "%div16_1 = fdiv i32 %scaled_7, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 367 'fdiv' 'div16_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 368 [7/7] (6.31ns)   --->   "%div16_1_1 = fdiv i32 %scaled_9, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 368 'fdiv' 'div16_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 369 [7/7] (6.31ns)   --->   "%div16_1_2 = fdiv i32 %scaled_11, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 369 'fdiv' 'div16_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 370 [7/7] (6.31ns)   --->   "%div16_2 = fdiv i32 %scaled_13, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 370 'fdiv' 'div16_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 371 [7/7] (6.31ns)   --->   "%div16_2_1 = fdiv i32 %scaled_15, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 371 'fdiv' 'div16_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 372 [7/7] (6.31ns)   --->   "%div16_2_2 = fdiv i32 %scaled_17, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 372 'fdiv' 'div16_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.31>
ST_60 : Operation 373 [5/7] (6.31ns)   --->   "%div1 = fdiv i32 %scaled_1, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 373 'fdiv' 'div1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 374 [5/7] (6.31ns)   --->   "%div16_s = fdiv i32 %scaled_3, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 374 'fdiv' 'div16_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 375 [5/7] (6.31ns)   --->   "%div16_3 = fdiv i32 %scaled_5, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 375 'fdiv' 'div16_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 376 [5/7] (6.31ns)   --->   "%div16_1 = fdiv i32 %scaled_7, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 376 'fdiv' 'div16_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 377 [6/7] (6.31ns)   --->   "%div16_1_1 = fdiv i32 %scaled_9, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 377 'fdiv' 'div16_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 378 [6/7] (6.31ns)   --->   "%div16_1_2 = fdiv i32 %scaled_11, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 378 'fdiv' 'div16_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 379 [6/7] (6.31ns)   --->   "%div16_2 = fdiv i32 %scaled_13, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 379 'fdiv' 'div16_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 380 [6/7] (6.31ns)   --->   "%div16_2_1 = fdiv i32 %scaled_15, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 380 'fdiv' 'div16_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 381 [6/7] (6.31ns)   --->   "%div16_2_2 = fdiv i32 %scaled_17, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 381 'fdiv' 'div16_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.31>
ST_61 : Operation 382 [4/7] (6.31ns)   --->   "%div1 = fdiv i32 %scaled_1, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 382 'fdiv' 'div1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 383 [4/7] (6.31ns)   --->   "%div16_s = fdiv i32 %scaled_3, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 383 'fdiv' 'div16_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 384 [4/7] (6.31ns)   --->   "%div16_3 = fdiv i32 %scaled_5, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 384 'fdiv' 'div16_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 385 [4/7] (6.31ns)   --->   "%div16_1 = fdiv i32 %scaled_7, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 385 'fdiv' 'div16_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 386 [5/7] (6.31ns)   --->   "%div16_1_1 = fdiv i32 %scaled_9, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 386 'fdiv' 'div16_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 387 [5/7] (6.31ns)   --->   "%div16_1_2 = fdiv i32 %scaled_11, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 387 'fdiv' 'div16_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 388 [5/7] (6.31ns)   --->   "%div16_2 = fdiv i32 %scaled_13, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 388 'fdiv' 'div16_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 389 [5/7] (6.31ns)   --->   "%div16_2_1 = fdiv i32 %scaled_15, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 389 'fdiv' 'div16_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 390 [5/7] (6.31ns)   --->   "%div16_2_2 = fdiv i32 %scaled_17, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 390 'fdiv' 'div16_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.31>
ST_62 : Operation 391 [3/7] (6.31ns)   --->   "%div1 = fdiv i32 %scaled_1, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 391 'fdiv' 'div1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 392 [3/7] (6.31ns)   --->   "%div16_s = fdiv i32 %scaled_3, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 392 'fdiv' 'div16_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 393 [3/7] (6.31ns)   --->   "%div16_3 = fdiv i32 %scaled_5, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 393 'fdiv' 'div16_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 394 [3/7] (6.31ns)   --->   "%div16_1 = fdiv i32 %scaled_7, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 394 'fdiv' 'div16_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 395 [4/7] (6.31ns)   --->   "%div16_1_1 = fdiv i32 %scaled_9, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 395 'fdiv' 'div16_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 396 [4/7] (6.31ns)   --->   "%div16_1_2 = fdiv i32 %scaled_11, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 396 'fdiv' 'div16_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 397 [4/7] (6.31ns)   --->   "%div16_2 = fdiv i32 %scaled_13, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 397 'fdiv' 'div16_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 398 [4/7] (6.31ns)   --->   "%div16_2_1 = fdiv i32 %scaled_15, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 398 'fdiv' 'div16_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 399 [4/7] (6.31ns)   --->   "%div16_2_2 = fdiv i32 %scaled_17, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 399 'fdiv' 'div16_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.31>
ST_63 : Operation 400 [2/7] (6.31ns)   --->   "%div1 = fdiv i32 %scaled_1, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 400 'fdiv' 'div1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 401 [2/7] (6.31ns)   --->   "%div16_s = fdiv i32 %scaled_3, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 401 'fdiv' 'div16_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 402 [2/7] (6.31ns)   --->   "%div16_3 = fdiv i32 %scaled_5, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 402 'fdiv' 'div16_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 403 [2/7] (6.31ns)   --->   "%div16_1 = fdiv i32 %scaled_7, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 403 'fdiv' 'div16_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 404 [3/7] (6.31ns)   --->   "%div16_1_1 = fdiv i32 %scaled_9, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 404 'fdiv' 'div16_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 405 [3/7] (6.31ns)   --->   "%div16_1_2 = fdiv i32 %scaled_11, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 405 'fdiv' 'div16_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 406 [3/7] (6.31ns)   --->   "%div16_2 = fdiv i32 %scaled_13, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 406 'fdiv' 'div16_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 407 [3/7] (6.31ns)   --->   "%div16_2_1 = fdiv i32 %scaled_15, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 407 'fdiv' 'div16_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 408 [3/7] (6.31ns)   --->   "%div16_2_2 = fdiv i32 %scaled_17, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 408 'fdiv' 'div16_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.04>
ST_64 : Operation 409 [1/7] (6.31ns)   --->   "%div1 = fdiv i32 %scaled_1, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 409 'fdiv' 'div1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 410 [1/7] (6.31ns)   --->   "%div16_s = fdiv i32 %scaled_3, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 410 'fdiv' 'div16_s' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 411 [1/7] (6.31ns)   --->   "%div16_3 = fdiv i32 %scaled_5, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 411 'fdiv' 'div16_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 412 [1/7] (6.31ns)   --->   "%div16_1 = fdiv i32 %scaled_7, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 412 'fdiv' 'div16_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 413 [2/7] (6.31ns)   --->   "%div16_1_1 = fdiv i32 %scaled_9, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 413 'fdiv' 'div16_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 414 [2/7] (6.31ns)   --->   "%div16_1_2 = fdiv i32 %scaled_11, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 414 'fdiv' 'div16_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 415 [2/7] (6.31ns)   --->   "%div16_2 = fdiv i32 %scaled_13, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 415 'fdiv' 'div16_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 416 [2/7] (6.31ns)   --->   "%div16_2_1 = fdiv i32 %scaled_15, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 416 'fdiv' 'div16_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 417 [2/7] (6.31ns)   --->   "%div16_2_2 = fdiv i32 %scaled_17, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 417 'fdiv' 'div16_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 418 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %div1" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 418 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 419 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 0" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 419 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 420 [1/1] (0.73ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i2 %output_0_addr" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 420 'store' 'store_ln23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_64 : Operation 421 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i32 %div16_1" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 421 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 422 [1/1] (0.00ns)   --->   "%output_0_addr_1 = getelementptr i32 %output_0, i64 0, i64 1" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 422 'getelementptr' 'output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 423 [1/1] (0.73ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i2 %output_0_addr_1" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 423 'store' 'store_ln23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_64 : Operation 424 [1/1] (0.00ns)   --->   "%bitcast_ln23_3 = bitcast i32 %div16_s" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 424 'bitcast' 'bitcast_ln23_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 425 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 0" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 425 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 426 [1/1] (0.73ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_3, i2 %output_1_addr" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 426 'store' 'store_ln23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_64 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln23_6 = bitcast i32 %div16_3" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 427 'bitcast' 'bitcast_ln23_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 428 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 0" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 428 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 429 [1/1] (0.73ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_6, i2 %output_2_addr" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 429 'store' 'store_ln23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 65 <SV = 64> <Delay = 7.04>
ST_65 : Operation 430 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0" [Weight_quantization/src/weight_quant.cpp:10]   --->   Operation 430 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 431 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Weight_quantization/src/weight_quant.cpp:6]   --->   Operation 431 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 432 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 432 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 433 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_0"   --->   Operation 433 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 434 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 434 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 435 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_1"   --->   Operation 435 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 436 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 436 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 437 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_2"   --->   Operation 437 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 438 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 438 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 439 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_0"   --->   Operation 439 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 440 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 440 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 441 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_1"   --->   Operation 441 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 442 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 442 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 443 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_2"   --->   Operation 443 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 444 [1/7] (6.31ns)   --->   "%div16_1_1 = fdiv i32 %scaled_9, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 444 'fdiv' 'div16_1_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 445 [1/7] (6.31ns)   --->   "%div16_1_2 = fdiv i32 %scaled_11, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 445 'fdiv' 'div16_1_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 446 [1/7] (6.31ns)   --->   "%div16_2 = fdiv i32 %scaled_13, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 446 'fdiv' 'div16_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 447 [1/7] (6.31ns)   --->   "%div16_2_1 = fdiv i32 %scaled_15, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 447 'fdiv' 'div16_2_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 448 [1/7] (6.31ns)   --->   "%div16_2_2 = fdiv i32 %scaled_17, i32 %scale" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 448 'fdiv' 'div16_2_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln23_2 = bitcast i32 %div16_2" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 449 'bitcast' 'bitcast_ln23_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 450 [1/1] (0.00ns)   --->   "%output_0_addr_2 = getelementptr i32 %output_0, i64 0, i64 2" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 450 'getelementptr' 'output_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 451 [1/1] (0.73ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_2, i2 %output_0_addr_2" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 451 'store' 'store_ln23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_65 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln23_4 = bitcast i32 %div16_1_1" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 452 'bitcast' 'bitcast_ln23_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 453 [1/1] (0.00ns)   --->   "%output_1_addr_1 = getelementptr i32 %output_1, i64 0, i64 1" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 453 'getelementptr' 'output_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 454 [1/1] (0.73ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_4, i2 %output_1_addr_1" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 454 'store' 'store_ln23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_65 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln23_5 = bitcast i32 %div16_2_1" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 455 'bitcast' 'bitcast_ln23_5' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 456 [1/1] (0.00ns)   --->   "%output_1_addr_2 = getelementptr i32 %output_1, i64 0, i64 2" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 456 'getelementptr' 'output_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 457 [1/1] (0.73ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_5, i2 %output_1_addr_2" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 457 'store' 'store_ln23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_65 : Operation 458 [1/1] (0.00ns)   --->   "%bitcast_ln23_7 = bitcast i32 %div16_1_2" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 458 'bitcast' 'bitcast_ln23_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 459 [1/1] (0.00ns)   --->   "%output_2_addr_1 = getelementptr i32 %output_2, i64 0, i64 1" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 459 'getelementptr' 'output_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 460 [1/1] (0.73ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_7, i2 %output_2_addr_1" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 460 'store' 'store_ln23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_65 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln23_8 = bitcast i32 %div16_2_2" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 461 'bitcast' 'bitcast_ln23_8' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 462 [1/1] (0.00ns)   --->   "%output_2_addr_2 = getelementptr i32 %output_2, i64 0, i64 2" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 462 'getelementptr' 'output_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 463 [1/1] (0.73ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_8, i2 %output_2_addr_2" [Weight_quantization/src/weight_quant.cpp:23]   --->   Operation 463 'store' 'store_ln23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_65 : Operation 464 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [Weight_quantization/src/weight_quant.cpp:26]   --->   Operation 464 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.730ns
The critical path consists of the following:
	'getelementptr' operation 2 bit ('input_0_addr', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [23]  (0.000 ns)
	'load' operation 32 bit ('data', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) on array 'input_0' [24]  (0.730 ns)

 <State 2>: 0.730ns
The critical path consists of the following:
	'load' operation 32 bit ('data', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) on array 'input_0' [24]  (0.730 ns)

 <State 3>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [29]  (7.297 ns)

 <State 4>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [29]  (7.297 ns)

 <State 5>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [29]  (7.297 ns)

 <State 6>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [36]  (7.297 ns)

 <State 7>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [36]  (7.297 ns)

 <State 8>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [36]  (7.297 ns)

 <State 9>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [43]  (7.297 ns)

 <State 10>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [43]  (7.297 ns)

 <State 11>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [43]  (7.297 ns)

 <State 12>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [50]  (7.297 ns)

 <State 13>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [50]  (7.297 ns)

 <State 14>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [50]  (7.297 ns)

 <State 15>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [57]  (7.297 ns)

 <State 16>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [57]  (7.297 ns)

 <State 17>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [57]  (7.297 ns)

 <State 18>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [64]  (7.297 ns)

 <State 19>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [64]  (7.297 ns)

 <State 20>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [64]  (7.297 ns)

 <State 21>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [71]  (7.297 ns)

 <State 22>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [71]  (7.297 ns)

 <State 23>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [71]  (7.297 ns)

 <State 24>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [78]  (7.297 ns)

 <State 25>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [78]  (7.297 ns)

 <State 26>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [78]  (7.297 ns)

 <State 27>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [85]  (7.297 ns)

 <State 28>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [85]  (7.297 ns)

 <State 29>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Weight_quantization/src/weight_quant.h:15->Weight_quantization/src/weight_quant.cpp:12) [85]  (7.297 ns)

 <State 30>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('mean', Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12) [86]  (6.313 ns)

 <State 31>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('mean', Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12) [86]  (6.313 ns)

 <State 32>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('mean', Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12) [86]  (6.313 ns)

 <State 33>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('mean', Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12) [86]  (6.313 ns)

 <State 34>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('mean', Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12) [86]  (6.313 ns)

 <State 35>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('mean', Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12) [86]  (6.313 ns)

 <State 36>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('mean', Weight_quantization/src/weight_quant.h:17->Weight_quantization/src/weight_quant.cpp:12) [86]  (6.313 ns)

 <State 37>: 6.970ns
The critical path consists of the following:
	'fpext' operation 64 bit ('tmp_9', Weight_quantization/src/weight_quant.cpp:13) [95]  (6.970 ns)

 <State 38>: 2.351ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', Weight_quantization/src/weight_quant.h:23->Weight_quantization/src/weight_quant.cpp:13) [93]  (1.913 ns)
	'and' operation 1 bit ('and_ln23', Weight_quantization/src/weight_quant.h:23->Weight_quantization/src/weight_quant.cpp:13) [94]  (0.000 ns)
	'select' operation 64 bit ('select_ln13', Weight_quantization/src/weight_quant.cpp:13) [96]  (0.438 ns)

 <State 39>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 40>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 41>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 42>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 43>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 44>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 45>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 46>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 47>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 48>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 49>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 50>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 51>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', Weight_quantization/src/weight_quant.cpp:13) [97]  (7.158 ns)

 <State 52>: 2.087ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('scale', Weight_quantization/src/weight_quant.cpp:13) [98]  (2.087 ns)

 <State 53>: 2.087ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('scale', Weight_quantization/src/weight_quant.cpp:13) [98]  (2.087 ns)

 <State 54>: 5.914ns
The critical path consists of the following:
	'fmul' operation 32 bit ('__x', Weight_quantization/src/weight_quant.cpp:21) [99]  (5.914 ns)

 <State 55>: 6.785ns
The critical path consists of the following:
	'fmul' operation 32 bit ('__x', Weight_quantization/src/weight_quant.cpp:21) [99]  (5.914 ns)
	'call' operation 32 bit ('scaled', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21) to 'generic_round<float>' [100]  (0.871 ns)

 <State 56>: 6.785ns
The critical path consists of the following:
	'fmul' operation 32 bit ('__x', Weight_quantization/src/weight_quant.cpp:21) [179]  (5.914 ns)
	'call' operation 32 bit ('scaled', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21) to 'generic_round<float>' [180]  (0.871 ns)

 <State 57>: 4.357ns
The critical path consists of the following:
	'call' operation 32 bit ('scaled', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Weight_quantization/src/weight_quant.cpp:21) to 'generic_round<float>' [180]  (2.444 ns)
	'fcmp' operation 1 bit ('tmp_18', Weight_quantization/src/weight_quant.cpp:22) [187]  (1.913 ns)

 <State 58>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div1', Weight_quantization/src/weight_quant.cpp:23) [114]  (6.313 ns)

 <State 59>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div1', Weight_quantization/src/weight_quant.cpp:23) [114]  (6.313 ns)

 <State 60>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div1', Weight_quantization/src/weight_quant.cpp:23) [114]  (6.313 ns)

 <State 61>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div1', Weight_quantization/src/weight_quant.cpp:23) [114]  (6.313 ns)

 <State 62>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div1', Weight_quantization/src/weight_quant.cpp:23) [114]  (6.313 ns)

 <State 63>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div1', Weight_quantization/src/weight_quant.cpp:23) [114]  (6.313 ns)

 <State 64>: 7.043ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div1', Weight_quantization/src/weight_quant.cpp:23) [114]  (6.313 ns)
	'store' operation 0 bit ('store_ln23', Weight_quantization/src/weight_quant.cpp:23) of variable 'bitcast_ln23', Weight_quantization/src/weight_quant.cpp:23 on array 'output_0' [245]  (0.730 ns)

 <State 65>: 7.043ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div16_2', Weight_quantization/src/weight_quant.cpp:23) [210]  (6.313 ns)
	'store' operation 0 bit ('store_ln23', Weight_quantization/src/weight_quant.cpp:23) of variable 'bitcast_ln23_2', Weight_quantization/src/weight_quant.cpp:23 on array 'output_0' [251]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
