module tb_sci;
reg [31:0] instr;
wire [31:0] data[0:2];

register_file two(instr[25:21],data[0]);
register_file three(instr[20:16],data[1]);
aluunit four(data[0],data[1],instr[15:0],instr[31:26],data[2]); 

initial begin
  instr = 32'b00010010010100011001100000100011;
  #5;
  instr = 32'b10110110010100110000000000010000;
  #5;

end
endmodule

