// Seed: 206128029
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output wand  id_1,
    input  tri   id_2,
    output uwire id_3,
    input  tri   id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    output uwire id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  tri1  id_3,
    input  uwire id_4
);
  logic id_6 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
