/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [21:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  reg [8:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_41z;
  reg [6:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [18:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  reg [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  reg [7:0] celloutsig_1_19z;
  reg [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [28:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_75z = ~(celloutsig_0_27z & celloutsig_0_24z);
  assign celloutsig_1_10z = ~(celloutsig_1_6z & celloutsig_1_1z[0]);
  assign celloutsig_0_25z = ~(celloutsig_0_1z & celloutsig_0_5z);
  assign celloutsig_0_0z = !(in_data[22] ? in_data[94] : in_data[18]);
  assign celloutsig_1_2z = !(celloutsig_1_0z[2] ? celloutsig_1_0z[1] : celloutsig_1_0z[1]);
  assign celloutsig_0_12z = !(celloutsig_0_1z ? celloutsig_0_7z[2] : celloutsig_0_6z[16]);
  assign celloutsig_0_1z = !(in_data[60] ? celloutsig_0_0z : in_data[39]);
  assign celloutsig_0_24z = !(celloutsig_0_19z[14] ? celloutsig_0_7z[1] : celloutsig_0_17z[0]);
  assign celloutsig_0_35z = ~celloutsig_0_0z;
  assign celloutsig_0_31z = ~((celloutsig_0_28z | in_data[52]) & celloutsig_0_7z[1]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_4z) & in_data[52]);
  assign celloutsig_1_9z = ~((celloutsig_1_7z[2] | celloutsig_1_1z[5]) & celloutsig_1_6z);
  assign celloutsig_1_18z = ~((celloutsig_1_11z | celloutsig_1_9z) & celloutsig_1_15z);
  assign celloutsig_0_20z = ~((celloutsig_0_7z[1] | celloutsig_0_7z[1]) & celloutsig_0_6z[15]);
  assign celloutsig_0_6z = { in_data[29:25], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } + { celloutsig_0_2z[21:4], celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_0z } + { celloutsig_0_13z[7:2], celloutsig_0_25z };
  assign celloutsig_1_6z = in_data[111:109] >= celloutsig_1_5z[11:9];
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z } >= { celloutsig_0_2z[17:16], celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_13z[6:5], celloutsig_0_11z } >= { celloutsig_0_10z[1], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_6z[3:1], celloutsig_0_8z } >= { celloutsig_0_14z[0], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_93z = { celloutsig_0_16z, celloutsig_0_75z, celloutsig_0_4z, celloutsig_0_4z } > { celloutsig_0_41z[3:1], celloutsig_0_16z };
  assign celloutsig_0_8z = celloutsig_0_6z[10:8] > celloutsig_0_3z[7:5];
  assign celloutsig_1_4z = { celloutsig_1_1z[4:1], celloutsig_1_2z, celloutsig_1_1z } > in_data[112:102];
  assign celloutsig_1_11z = { in_data[140:117], celloutsig_1_0z } <= { celloutsig_1_5z[7:1], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_15z = celloutsig_1_12z <= celloutsig_1_12z;
  assign celloutsig_0_16z = { in_data[81:80], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z } <= { celloutsig_0_2z[13:6], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_6z[1], celloutsig_0_4z, celloutsig_0_15z } <= { celloutsig_0_2z[8], celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z } <= { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_0_4z = celloutsig_0_2z[9:6] && celloutsig_0_2z[17:14];
  assign celloutsig_0_41z = { celloutsig_0_3z[2:0], celloutsig_0_20z } % { 1'h1, celloutsig_0_6z[5:4], celloutsig_0_35z };
  assign celloutsig_1_5z = { in_data[163:156], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[178:167] };
  assign celloutsig_1_7z = in_data[140:112] % { 1'h1, in_data[126:112], celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z } % { 1'h1, in_data[169:168] };
  assign celloutsig_0_11z = { in_data[29:27], celloutsig_0_5z } % { 1'h1, celloutsig_0_3z[2:0] };
  assign celloutsig_0_17z = { celloutsig_0_10z[4:1], 1'h0 } % { 1'h1, celloutsig_0_11z };
  assign celloutsig_0_14z = in_data[8:6] % { 1'h1, celloutsig_0_2z[12], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_11z[2:0], celloutsig_0_0z, celloutsig_0_9z } % { 1'h1, celloutsig_0_6z[4:1] };
  assign celloutsig_0_19z = { celloutsig_0_6z[18:7], celloutsig_0_1z, celloutsig_0_7z } % { 1'h1, in_data[89:82], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[94:75], celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[31:16], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_28z = { celloutsig_0_2z[18:12], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_24z } != { celloutsig_0_6z[15:10], celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_7z[3:2], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_9z } - celloutsig_0_3z;
  assign celloutsig_1_0z = in_data[161:159] ^ in_data[179:177];
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_3z = in_data[74:66];
  always_latch
    if (!clkin_data[64]) celloutsig_0_43z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_43z = { celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_22z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_7z = celloutsig_0_2z[16:12];
  always_latch
    if (clkin_data[96]) celloutsig_1_1z = 6'h00;
    else if (!clkin_data[0]) celloutsig_1_1z = in_data[138:133];
  always_latch
    if (clkin_data[96]) celloutsig_1_19z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_19z = celloutsig_1_5z[11:4];
  assign celloutsig_0_10z[4:1] = celloutsig_0_3z[5:2] ^ celloutsig_0_6z[13:10];
  assign out_data[3:1] = celloutsig_0_10z[3:1] ^ celloutsig_0_43z[2:0];
  assign celloutsig_0_10z[0] = 1'h0;
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_31z };
endmodule
