
SENPROJ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020ac  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  0800227c  0800227c  0001227c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080023f4  080023f4  000123f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080023fc  080023fc  000123fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002400  08002400  00012400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08002404  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000070  20000070  08002474  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200000e0  08002474  000200e0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000e68f  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002027  00000000  00000000  0002e72f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003053  00000000  00000000  00030756  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000005e8  00000000  00000000  000337b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000006f8  00000000  00000000  00033d98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00003d73  00000000  00000000  00034490  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002909  00000000  00000000  00038203  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003ab0c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000012b0  00000000  00000000  0003ab88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002264 	.word	0x08002264

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08002264 	.word	0x08002264

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b97a 	b.w	80005bc <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	468c      	mov	ip, r1
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	9e08      	ldr	r6, [sp, #32]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d151      	bne.n	8000394 <__udivmoddi4+0xb4>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d96d      	bls.n	80003d2 <__udivmoddi4+0xf2>
 80002f6:	fab2 fe82 	clz	lr, r2
 80002fa:	f1be 0f00 	cmp.w	lr, #0
 80002fe:	d00b      	beq.n	8000318 <__udivmoddi4+0x38>
 8000300:	f1ce 0c20 	rsb	ip, lr, #32
 8000304:	fa01 f50e 	lsl.w	r5, r1, lr
 8000308:	fa20 fc0c 	lsr.w	ip, r0, ip
 800030c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000310:	ea4c 0c05 	orr.w	ip, ip, r5
 8000314:	fa00 f40e 	lsl.w	r4, r0, lr
 8000318:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800031c:	0c25      	lsrs	r5, r4, #16
 800031e:	fbbc f8fa 	udiv	r8, ip, sl
 8000322:	fa1f f987 	uxth.w	r9, r7
 8000326:	fb0a cc18 	mls	ip, sl, r8, ip
 800032a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800032e:	fb08 f309 	mul.w	r3, r8, r9
 8000332:	42ab      	cmp	r3, r5
 8000334:	d90a      	bls.n	800034c <__udivmoddi4+0x6c>
 8000336:	19ed      	adds	r5, r5, r7
 8000338:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 800033c:	f080 8123 	bcs.w	8000586 <__udivmoddi4+0x2a6>
 8000340:	42ab      	cmp	r3, r5
 8000342:	f240 8120 	bls.w	8000586 <__udivmoddi4+0x2a6>
 8000346:	f1a8 0802 	sub.w	r8, r8, #2
 800034a:	443d      	add	r5, r7
 800034c:	1aed      	subs	r5, r5, r3
 800034e:	b2a4      	uxth	r4, r4
 8000350:	fbb5 f0fa 	udiv	r0, r5, sl
 8000354:	fb0a 5510 	mls	r5, sl, r0, r5
 8000358:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800035c:	fb00 f909 	mul.w	r9, r0, r9
 8000360:	45a1      	cmp	r9, r4
 8000362:	d909      	bls.n	8000378 <__udivmoddi4+0x98>
 8000364:	19e4      	adds	r4, r4, r7
 8000366:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800036a:	f080 810a 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800036e:	45a1      	cmp	r9, r4
 8000370:	f240 8107 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000374:	3802      	subs	r0, #2
 8000376:	443c      	add	r4, r7
 8000378:	eba4 0409 	sub.w	r4, r4, r9
 800037c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000380:	2100      	movs	r1, #0
 8000382:	2e00      	cmp	r6, #0
 8000384:	d061      	beq.n	800044a <__udivmoddi4+0x16a>
 8000386:	fa24 f40e 	lsr.w	r4, r4, lr
 800038a:	2300      	movs	r3, #0
 800038c:	6034      	str	r4, [r6, #0]
 800038e:	6073      	str	r3, [r6, #4]
 8000390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000394:	428b      	cmp	r3, r1
 8000396:	d907      	bls.n	80003a8 <__udivmoddi4+0xc8>
 8000398:	2e00      	cmp	r6, #0
 800039a:	d054      	beq.n	8000446 <__udivmoddi4+0x166>
 800039c:	2100      	movs	r1, #0
 800039e:	e886 0021 	stmia.w	r6, {r0, r5}
 80003a2:	4608      	mov	r0, r1
 80003a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a8:	fab3 f183 	clz	r1, r3
 80003ac:	2900      	cmp	r1, #0
 80003ae:	f040 808e 	bne.w	80004ce <__udivmoddi4+0x1ee>
 80003b2:	42ab      	cmp	r3, r5
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xdc>
 80003b6:	4282      	cmp	r2, r0
 80003b8:	f200 80fa 	bhi.w	80005b0 <__udivmoddi4+0x2d0>
 80003bc:	1a84      	subs	r4, r0, r2
 80003be:	eb65 0503 	sbc.w	r5, r5, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	46ac      	mov	ip, r5
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d03f      	beq.n	800044a <__udivmoddi4+0x16a>
 80003ca:	e886 1010 	stmia.w	r6, {r4, ip}
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	b912      	cbnz	r2, 80003da <__udivmoddi4+0xfa>
 80003d4:	2701      	movs	r7, #1
 80003d6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003da:	fab7 fe87 	clz	lr, r7
 80003de:	f1be 0f00 	cmp.w	lr, #0
 80003e2:	d134      	bne.n	800044e <__udivmoddi4+0x16e>
 80003e4:	1beb      	subs	r3, r5, r7
 80003e6:	0c3a      	lsrs	r2, r7, #16
 80003e8:	fa1f fc87 	uxth.w	ip, r7
 80003ec:	2101      	movs	r1, #1
 80003ee:	fbb3 f8f2 	udiv	r8, r3, r2
 80003f2:	0c25      	lsrs	r5, r4, #16
 80003f4:	fb02 3318 	mls	r3, r2, r8, r3
 80003f8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003fc:	fb0c f308 	mul.w	r3, ip, r8
 8000400:	42ab      	cmp	r3, r5
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x134>
 8000404:	19ed      	adds	r5, r5, r7
 8000406:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x132>
 800040c:	42ab      	cmp	r3, r5
 800040e:	f200 80d1 	bhi.w	80005b4 <__udivmoddi4+0x2d4>
 8000412:	4680      	mov	r8, r0
 8000414:	1aed      	subs	r5, r5, r3
 8000416:	b2a3      	uxth	r3, r4
 8000418:	fbb5 f0f2 	udiv	r0, r5, r2
 800041c:	fb02 5510 	mls	r5, r2, r0, r5
 8000420:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000424:	fb0c fc00 	mul.w	ip, ip, r0
 8000428:	45a4      	cmp	ip, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x15c>
 800042c:	19e4      	adds	r4, r4, r7
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x15a>
 8000434:	45a4      	cmp	ip, r4
 8000436:	f200 80b8 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 800043a:	4618      	mov	r0, r3
 800043c:	eba4 040c 	sub.w	r4, r4, ip
 8000440:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000444:	e79d      	b.n	8000382 <__udivmoddi4+0xa2>
 8000446:	4631      	mov	r1, r6
 8000448:	4630      	mov	r0, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1ce 0420 	rsb	r4, lr, #32
 8000452:	fa05 f30e 	lsl.w	r3, r5, lr
 8000456:	fa07 f70e 	lsl.w	r7, r7, lr
 800045a:	fa20 f804 	lsr.w	r8, r0, r4
 800045e:	0c3a      	lsrs	r2, r7, #16
 8000460:	fa25 f404 	lsr.w	r4, r5, r4
 8000464:	ea48 0803 	orr.w	r8, r8, r3
 8000468:	fbb4 f1f2 	udiv	r1, r4, r2
 800046c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000470:	fb02 4411 	mls	r4, r2, r1, r4
 8000474:	fa1f fc87 	uxth.w	ip, r7
 8000478:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800047c:	fb01 f30c 	mul.w	r3, r1, ip
 8000480:	42ab      	cmp	r3, r5
 8000482:	fa00 f40e 	lsl.w	r4, r0, lr
 8000486:	d909      	bls.n	800049c <__udivmoddi4+0x1bc>
 8000488:	19ed      	adds	r5, r5, r7
 800048a:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 800048e:	f080 808a 	bcs.w	80005a6 <__udivmoddi4+0x2c6>
 8000492:	42ab      	cmp	r3, r5
 8000494:	f240 8087 	bls.w	80005a6 <__udivmoddi4+0x2c6>
 8000498:	3902      	subs	r1, #2
 800049a:	443d      	add	r5, r7
 800049c:	1aeb      	subs	r3, r5, r3
 800049e:	fa1f f588 	uxth.w	r5, r8
 80004a2:	fbb3 f0f2 	udiv	r0, r3, r2
 80004a6:	fb02 3310 	mls	r3, r2, r0, r3
 80004aa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004ae:	fb00 f30c 	mul.w	r3, r0, ip
 80004b2:	42ab      	cmp	r3, r5
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x1e6>
 80004b6:	19ed      	adds	r5, r5, r7
 80004b8:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004bc:	d26f      	bcs.n	800059e <__udivmoddi4+0x2be>
 80004be:	42ab      	cmp	r3, r5
 80004c0:	d96d      	bls.n	800059e <__udivmoddi4+0x2be>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443d      	add	r5, r7
 80004c6:	1aeb      	subs	r3, r5, r3
 80004c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004cc:	e78f      	b.n	80003ee <__udivmoddi4+0x10e>
 80004ce:	f1c1 0720 	rsb	r7, r1, #32
 80004d2:	fa22 f807 	lsr.w	r8, r2, r7
 80004d6:	408b      	lsls	r3, r1
 80004d8:	fa05 f401 	lsl.w	r4, r5, r1
 80004dc:	ea48 0303 	orr.w	r3, r8, r3
 80004e0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004e4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004e8:	40fd      	lsrs	r5, r7
 80004ea:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ee:	fbb5 f9fc 	udiv	r9, r5, ip
 80004f2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004f6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004fa:	fa1f f883 	uxth.w	r8, r3
 80004fe:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000502:	fb09 f408 	mul.w	r4, r9, r8
 8000506:	42ac      	cmp	r4, r5
 8000508:	fa02 f201 	lsl.w	r2, r2, r1
 800050c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000510:	d908      	bls.n	8000524 <__udivmoddi4+0x244>
 8000512:	18ed      	adds	r5, r5, r3
 8000514:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000518:	d243      	bcs.n	80005a2 <__udivmoddi4+0x2c2>
 800051a:	42ac      	cmp	r4, r5
 800051c:	d941      	bls.n	80005a2 <__udivmoddi4+0x2c2>
 800051e:	f1a9 0902 	sub.w	r9, r9, #2
 8000522:	441d      	add	r5, r3
 8000524:	1b2d      	subs	r5, r5, r4
 8000526:	fa1f fe8e 	uxth.w	lr, lr
 800052a:	fbb5 f0fc 	udiv	r0, r5, ip
 800052e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000532:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000536:	fb00 f808 	mul.w	r8, r0, r8
 800053a:	45a0      	cmp	r8, r4
 800053c:	d907      	bls.n	800054e <__udivmoddi4+0x26e>
 800053e:	18e4      	adds	r4, r4, r3
 8000540:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000544:	d229      	bcs.n	800059a <__udivmoddi4+0x2ba>
 8000546:	45a0      	cmp	r8, r4
 8000548:	d927      	bls.n	800059a <__udivmoddi4+0x2ba>
 800054a:	3802      	subs	r0, #2
 800054c:	441c      	add	r4, r3
 800054e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000552:	eba4 0408 	sub.w	r4, r4, r8
 8000556:	fba0 8902 	umull	r8, r9, r0, r2
 800055a:	454c      	cmp	r4, r9
 800055c:	46c6      	mov	lr, r8
 800055e:	464d      	mov	r5, r9
 8000560:	d315      	bcc.n	800058e <__udivmoddi4+0x2ae>
 8000562:	d012      	beq.n	800058a <__udivmoddi4+0x2aa>
 8000564:	b156      	cbz	r6, 800057c <__udivmoddi4+0x29c>
 8000566:	ebba 030e 	subs.w	r3, sl, lr
 800056a:	eb64 0405 	sbc.w	r4, r4, r5
 800056e:	fa04 f707 	lsl.w	r7, r4, r7
 8000572:	40cb      	lsrs	r3, r1
 8000574:	431f      	orrs	r7, r3
 8000576:	40cc      	lsrs	r4, r1
 8000578:	6037      	str	r7, [r6, #0]
 800057a:	6074      	str	r4, [r6, #4]
 800057c:	2100      	movs	r1, #0
 800057e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000582:	4618      	mov	r0, r3
 8000584:	e6f8      	b.n	8000378 <__udivmoddi4+0x98>
 8000586:	4690      	mov	r8, r2
 8000588:	e6e0      	b.n	800034c <__udivmoddi4+0x6c>
 800058a:	45c2      	cmp	sl, r8
 800058c:	d2ea      	bcs.n	8000564 <__udivmoddi4+0x284>
 800058e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000592:	eb69 0503 	sbc.w	r5, r9, r3
 8000596:	3801      	subs	r0, #1
 8000598:	e7e4      	b.n	8000564 <__udivmoddi4+0x284>
 800059a:	4628      	mov	r0, r5
 800059c:	e7d7      	b.n	800054e <__udivmoddi4+0x26e>
 800059e:	4640      	mov	r0, r8
 80005a0:	e791      	b.n	80004c6 <__udivmoddi4+0x1e6>
 80005a2:	4681      	mov	r9, r0
 80005a4:	e7be      	b.n	8000524 <__udivmoddi4+0x244>
 80005a6:	4601      	mov	r1, r0
 80005a8:	e778      	b.n	800049c <__udivmoddi4+0x1bc>
 80005aa:	3802      	subs	r0, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	e745      	b.n	800043c <__udivmoddi4+0x15c>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e708      	b.n	80003c6 <__udivmoddi4+0xe6>
 80005b4:	f1a8 0802 	sub.w	r8, r8, #2
 80005b8:	443d      	add	r5, r7
 80005ba:	e72b      	b.n	8000414 <__udivmoddi4+0x134>

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005c2:	4a0e      	ldr	r2, [pc, #56]	; (80005fc <HAL_InitTick+0x3c>)
 80005c4:	4b0e      	ldr	r3, [pc, #56]	; (8000600 <HAL_InitTick+0x40>)
{
 80005c6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005c8:	7818      	ldrb	r0, [r3, #0]
 80005ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ce:	fbb3 f3f0 	udiv	r3, r3, r0
 80005d2:	6810      	ldr	r0, [r2, #0]
 80005d4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005d8:	f000 f8a2 	bl	8000720 <HAL_SYSTICK_Config>
 80005dc:	4604      	mov	r4, r0
 80005de:	b958      	cbnz	r0, 80005f8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e0:	2d0f      	cmp	r5, #15
 80005e2:	d809      	bhi.n	80005f8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005e4:	4602      	mov	r2, r0
 80005e6:	4629      	mov	r1, r5
 80005e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005ec:	f000 f856 	bl	800069c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005f0:	4b04      	ldr	r3, [pc, #16]	; (8000604 <HAL_InitTick+0x44>)
 80005f2:	4620      	mov	r0, r4
 80005f4:	601d      	str	r5, [r3, #0]
 80005f6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005f8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005fa:	bd38      	pop	{r3, r4, r5, pc}
 80005fc:	20000008 	.word	0x20000008
 8000600:	20000000 	.word	0x20000000
 8000604:	20000004 	.word	0x20000004

08000608 <HAL_Init>:
{
 8000608:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800060a:	4b0b      	ldr	r3, [pc, #44]	; (8000638 <HAL_Init+0x30>)
 800060c:	681a      	ldr	r2, [r3, #0]
 800060e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000612:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000614:	681a      	ldr	r2, [r3, #0]
 8000616:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800061a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800061c:	681a      	ldr	r2, [r3, #0]
 800061e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000622:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000624:	2003      	movs	r0, #3
 8000626:	f000 f81b 	bl	8000660 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800062a:	2000      	movs	r0, #0
 800062c:	f7ff ffc8 	bl	80005c0 <HAL_InitTick>
  HAL_MspInit();
 8000630:	f001 f8e4 	bl	80017fc <HAL_MspInit>
}
 8000634:	2000      	movs	r0, #0
 8000636:	bd08      	pop	{r3, pc}
 8000638:	40023c00 	.word	0x40023c00

0800063c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800063c:	4a03      	ldr	r2, [pc, #12]	; (800064c <HAL_IncTick+0x10>)
 800063e:	4b04      	ldr	r3, [pc, #16]	; (8000650 <HAL_IncTick+0x14>)
 8000640:	6811      	ldr	r1, [r2, #0]
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	440b      	add	r3, r1
 8000646:	6013      	str	r3, [r2, #0]
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	20000098 	.word	0x20000098
 8000650:	20000000 	.word	0x20000000

08000654 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000654:	4b01      	ldr	r3, [pc, #4]	; (800065c <HAL_GetTick+0x8>)
 8000656:	6818      	ldr	r0, [r3, #0]
}
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	20000098 	.word	0x20000098

08000660 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000660:	1ec3      	subs	r3, r0, #3
 8000662:	2b04      	cmp	r3, #4
{
 8000664:	b510      	push	{r4, lr}
 8000666:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000668:	d903      	bls.n	8000672 <HAL_NVIC_SetPriorityGrouping+0x12>
 800066a:	21a2      	movs	r1, #162	; 0xa2
 800066c:	4809      	ldr	r0, [pc, #36]	; (8000694 <HAL_NVIC_SetPriorityGrouping+0x34>)
 800066e:	f001 f8c3 	bl	80017f8 <assert_failed>
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000672:	4a09      	ldr	r2, [pc, #36]	; (8000698 <HAL_NVIC_SetPriorityGrouping+0x38>)
 8000674:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000676:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800067a:	041b      	lsls	r3, r3, #16
 800067c:	0c1b      	lsrs	r3, r3, #16
 800067e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000682:	0224      	lsls	r4, r4, #8
 8000684:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000688:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800068c:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 800068e:	60d4      	str	r4, [r2, #12]
 8000690:	bd10      	pop	{r4, pc}
 8000692:	bf00      	nop
 8000694:	0800227c 	.word	0x0800227c
 8000698:	e000ed00 	.word	0xe000ed00

0800069c <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800069c:	2a0f      	cmp	r2, #15
{ 
 800069e:	b570      	push	{r4, r5, r6, lr}
 80006a0:	4604      	mov	r4, r0
 80006a2:	460e      	mov	r6, r1
 80006a4:	4615      	mov	r5, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80006a6:	d903      	bls.n	80006b0 <HAL_NVIC_SetPriority+0x14>
 80006a8:	21ba      	movs	r1, #186	; 0xba
 80006aa:	481a      	ldr	r0, [pc, #104]	; (8000714 <HAL_NVIC_SetPriority+0x78>)
 80006ac:	f001 f8a4 	bl	80017f8 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80006b0:	2e0f      	cmp	r6, #15
 80006b2:	d903      	bls.n	80006bc <HAL_NVIC_SetPriority+0x20>
 80006b4:	21bb      	movs	r1, #187	; 0xbb
 80006b6:	4817      	ldr	r0, [pc, #92]	; (8000714 <HAL_NVIC_SetPriority+0x78>)
 80006b8:	f001 f89e 	bl	80017f8 <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006bc:	4b16      	ldr	r3, [pc, #88]	; (8000718 <HAL_NVIC_SetPriority+0x7c>)
 80006be:	68d9      	ldr	r1, [r3, #12]
 80006c0:	f3c1 2102 	ubfx	r1, r1, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006c4:	f1c1 0307 	rsb	r3, r1, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006c8:	1d0a      	adds	r2, r1, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006ca:	2b04      	cmp	r3, #4
 80006cc:	bf28      	it	cs
 80006ce:	2304      	movcs	r3, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d0:	2001      	movs	r0, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006d2:	2a06      	cmp	r2, #6
 80006d4:	bf8c      	ite	hi
 80006d6:	3903      	subhi	r1, #3
 80006d8:	2100      	movls	r1, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006da:	fa00 f203 	lsl.w	r2, r0, r3
 80006de:	3a01      	subs	r2, #1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006e0:	4088      	lsls	r0, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e2:	4032      	ands	r2, r6
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006e4:	3801      	subs	r0, #1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e6:	408a      	lsls	r2, r1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006e8:	4005      	ands	r5, r0
  if ((int32_t)(IRQn) < 0)
 80006ea:	2c00      	cmp	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006ec:	ea42 0205 	orr.w	r2, r2, r5
 80006f0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f4:	bfaf      	iteee	ge
 80006f6:	f104 4460 	addge.w	r4, r4, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fa:	f004 040f 	andlt.w	r4, r4, #15
 80006fe:	4b07      	ldrlt	r3, [pc, #28]	; (800071c <HAL_NVIC_SetPriority+0x80>)
 8000700:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000702:	bfa5      	ittet	ge
 8000704:	f504 4461 	addge.w	r4, r4, #57600	; 0xe100
 8000708:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070a:	551a      	strblt	r2, [r3, r4]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070c:	f884 2300 	strbge.w	r2, [r4, #768]	; 0x300
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	bf00      	nop
 8000714:	0800227c 	.word	0x0800227c
 8000718:	e000ed00 	.word	0xe000ed00
 800071c:	e000ed14 	.word	0xe000ed14

08000720 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000720:	3801      	subs	r0, #1
 8000722:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000726:	d20a      	bcs.n	800073e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000728:	4b06      	ldr	r3, [pc, #24]	; (8000744 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800072a:	4a07      	ldr	r2, [pc, #28]	; (8000748 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800072c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800072e:	21f0      	movs	r1, #240	; 0xf0
 8000730:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000734:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000736:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000738:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800073e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	e000e010 	.word	0xe000e010
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <HAL_SYSTICK_CLKSourceConfig>:
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 800074c:	2804      	cmp	r0, #4
{
 800074e:	b510      	push	{r4, lr}
 8000750:	4c08      	ldr	r4, [pc, #32]	; (8000774 <HAL_SYSTICK_CLKSourceConfig+0x28>)
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8000752:	d00a      	beq.n	800076a <HAL_SYSTICK_CLKSourceConfig+0x1e>
 8000754:	b120      	cbz	r0, 8000760 <HAL_SYSTICK_CLKSourceConfig+0x14>
 8000756:	f240 11d9 	movw	r1, #473	; 0x1d9
 800075a:	4807      	ldr	r0, [pc, #28]	; (8000778 <HAL_SYSTICK_CLKSourceConfig+0x2c>)
 800075c:	f001 f84c 	bl	80017f8 <assert_failed>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000760:	6823      	ldr	r3, [r4, #0]
 8000762:	f023 0304 	bic.w	r3, r3, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000766:	6023      	str	r3, [r4, #0]
 8000768:	bd10      	pop	{r4, pc}
 800076a:	6823      	ldr	r3, [r4, #0]
 800076c:	f043 0304 	orr.w	r3, r3, #4
 8000770:	e7f9      	b.n	8000766 <HAL_SYSTICK_CLKSourceConfig+0x1a>
 8000772:	bf00      	nop
 8000774:	e000e010 	.word	0xe000e010
 8000778:	0800227c 	.word	0x0800227c

0800077c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800077c:	4770      	bx	lr

0800077e <HAL_SYSTICK_IRQHandler>:
{
 800077e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000780:	f7ff fffc 	bl	800077c <HAL_SYSTICK_Callback>
 8000784:	bd08      	pop	{r3, pc}
	...

08000788 <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8000788:	4b97      	ldr	r3, [pc, #604]	; (80009e8 <HAL_GPIO_Init+0x260>)
 800078a:	4298      	cmp	r0, r3
{
 800078c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000790:	4604      	mov	r4, r0
 8000792:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8000794:	d01f      	beq.n	80007d6 <HAL_GPIO_Init+0x4e>
 8000796:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800079a:	4298      	cmp	r0, r3
 800079c:	d01b      	beq.n	80007d6 <HAL_GPIO_Init+0x4e>
 800079e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80007a2:	4298      	cmp	r0, r3
 80007a4:	d017      	beq.n	80007d6 <HAL_GPIO_Init+0x4e>
 80007a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80007aa:	4298      	cmp	r0, r3
 80007ac:	d013      	beq.n	80007d6 <HAL_GPIO_Init+0x4e>
 80007ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80007b2:	4298      	cmp	r0, r3
 80007b4:	d00f      	beq.n	80007d6 <HAL_GPIO_Init+0x4e>
 80007b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80007ba:	4298      	cmp	r0, r3
 80007bc:	d00b      	beq.n	80007d6 <HAL_GPIO_Init+0x4e>
 80007be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80007c2:	4298      	cmp	r0, r3
 80007c4:	d007      	beq.n	80007d6 <HAL_GPIO_Init+0x4e>
 80007c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80007ca:	4298      	cmp	r0, r3
 80007cc:	d003      	beq.n	80007d6 <HAL_GPIO_Init+0x4e>
 80007ce:	21c3      	movs	r1, #195	; 0xc3
 80007d0:	4886      	ldr	r0, [pc, #536]	; (80009ec <HAL_GPIO_Init+0x264>)
 80007d2:	f001 f811 	bl	80017f8 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80007d6:	682b      	ldr	r3, [r5, #0]
 80007d8:	b29a      	uxth	r2, r3
 80007da:	b112      	cbz	r2, 80007e2 <HAL_GPIO_Init+0x5a>
 80007dc:	0c1b      	lsrs	r3, r3, #16
 80007de:	041b      	lsls	r3, r3, #16
 80007e0:	b11b      	cbz	r3, 80007ea <HAL_GPIO_Init+0x62>
 80007e2:	21c4      	movs	r1, #196	; 0xc4
 80007e4:	4881      	ldr	r0, [pc, #516]	; (80009ec <HAL_GPIO_Init+0x264>)
 80007e6:	f001 f807 	bl	80017f8 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80007ea:	686b      	ldr	r3, [r5, #4]
 80007ec:	2b03      	cmp	r3, #3
 80007ee:	d917      	bls.n	8000820 <HAL_GPIO_Init+0x98>
 80007f0:	f1a3 0211 	sub.w	r2, r3, #17
 80007f4:	2a01      	cmp	r2, #1
 80007f6:	d913      	bls.n	8000820 <HAL_GPIO_Init+0x98>
 80007f8:	497d      	ldr	r1, [pc, #500]	; (80009f0 <HAL_GPIO_Init+0x268>)
 80007fa:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80007fe:	428a      	cmp	r2, r1
 8000800:	d00e      	beq.n	8000820 <HAL_GPIO_Init+0x98>
 8000802:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8000806:	428b      	cmp	r3, r1
 8000808:	d00a      	beq.n	8000820 <HAL_GPIO_Init+0x98>
 800080a:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 800080e:	428a      	cmp	r2, r1
 8000810:	d006      	beq.n	8000820 <HAL_GPIO_Init+0x98>
 8000812:	4a78      	ldr	r2, [pc, #480]	; (80009f4 <HAL_GPIO_Init+0x26c>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d003      	beq.n	8000820 <HAL_GPIO_Init+0x98>
 8000818:	21c5      	movs	r1, #197	; 0xc5
 800081a:	4874      	ldr	r0, [pc, #464]	; (80009ec <HAL_GPIO_Init+0x264>)
 800081c:	f000 ffec 	bl	80017f8 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8000820:	68ab      	ldr	r3, [r5, #8]
 8000822:	2b02      	cmp	r3, #2
 8000824:	d903      	bls.n	800082e <HAL_GPIO_Init+0xa6>
 8000826:	21c6      	movs	r1, #198	; 0xc6
 8000828:	4870      	ldr	r0, [pc, #448]	; (80009ec <HAL_GPIO_Init+0x264>)
 800082a:	f000 ffe5 	bl	80017f8 <assert_failed>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800082e:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 80009fc <HAL_GPIO_Init+0x274>
{
 8000832:	2600      	movs	r6, #0
    ioposition = 0x01U << position;
 8000834:	2301      	movs	r3, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000836:	682a      	ldr	r2, [r5, #0]
    ioposition = 0x01U << position;
 8000838:	fa03 f706 	lsl.w	r7, r3, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800083c:	ea07 0902 	and.w	r9, r7, r2
    if(iocurrent == ioposition)
 8000840:	454f      	cmp	r7, r9
 8000842:	f040 80c0 	bne.w	80009c6 <HAL_GPIO_Init+0x23e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000846:	686a      	ldr	r2, [r5, #4]
 8000848:	f022 0210 	bic.w	r2, r2, #16
 800084c:	2a02      	cmp	r2, #2
 800084e:	d118      	bne.n	8000882 <HAL_GPIO_Init+0xfa>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8000850:	692a      	ldr	r2, [r5, #16]
 8000852:	2a0d      	cmp	r2, #13
 8000854:	d905      	bls.n	8000862 <HAL_GPIO_Init+0xda>
 8000856:	2a0f      	cmp	r2, #15
 8000858:	d003      	beq.n	8000862 <HAL_GPIO_Init+0xda>
 800085a:	21d7      	movs	r1, #215	; 0xd7
 800085c:	4863      	ldr	r0, [pc, #396]	; (80009ec <HAL_GPIO_Init+0x264>)
 800085e:	f000 ffcb 	bl	80017f8 <assert_failed>
        temp = GPIOx->AFR[position >> 3U];
 8000862:	08f1      	lsrs	r1, r6, #3
 8000864:	eb04 0181 	add.w	r1, r4, r1, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000868:	f006 0207 	and.w	r2, r6, #7
 800086c:	0090      	lsls	r0, r2, #2
        temp = GPIOx->AFR[position >> 3U];
 800086e:	6a0b      	ldr	r3, [r1, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000870:	220f      	movs	r2, #15
 8000872:	4082      	lsls	r2, r0
 8000874:	ea23 0e02 	bic.w	lr, r3, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000878:	692a      	ldr	r2, [r5, #16]
 800087a:	4082      	lsls	r2, r0
 800087c:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000880:	620a      	str	r2, [r1, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000882:	686a      	ldr	r2, [r5, #4]
      temp = GPIOx->MODER;
 8000884:	6820      	ldr	r0, [r4, #0]
 8000886:	ea4f 0b46 	mov.w	fp, r6, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800088a:	f04f 0a03 	mov.w	sl, #3
 800088e:	fa0a fa0b 	lsl.w	sl, sl, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000892:	f002 0103 	and.w	r1, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000896:	ea6f 0a0a 	mvn.w	sl, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800089a:	f022 0210 	bic.w	r2, r2, #16
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800089e:	ea00 000a 	and.w	r0, r0, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80008a2:	fa01 f10b 	lsl.w	r1, r1, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008a6:	3a01      	subs	r2, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80008a8:	4301      	orrs	r1, r0
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008aa:	2a01      	cmp	r2, #1
      GPIOx->MODER = temp;
 80008ac:	6021      	str	r1, [r4, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008ae:	d817      	bhi.n	80008e0 <HAL_GPIO_Init+0x158>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80008b0:	68ea      	ldr	r2, [r5, #12]
 80008b2:	2a03      	cmp	r2, #3
 80008b4:	d903      	bls.n	80008be <HAL_GPIO_Init+0x136>
 80008b6:	21ea      	movs	r1, #234	; 0xea
 80008b8:	484c      	ldr	r0, [pc, #304]	; (80009ec <HAL_GPIO_Init+0x264>)
 80008ba:	f000 ff9d 	bl	80017f8 <assert_failed>
        temp = GPIOx->OSPEEDR; 
 80008be:	68a1      	ldr	r1, [r4, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80008c0:	68ea      	ldr	r2, [r5, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80008c2:	686b      	ldr	r3, [r5, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80008c4:	ea0a 0101 	and.w	r1, sl, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 80008c8:	fa02 f20b 	lsl.w	r2, r2, fp
 80008cc:	430a      	orrs	r2, r1
        GPIOx->OSPEEDR = temp;
 80008ce:	60a2      	str	r2, [r4, #8]
        temp = GPIOx->OTYPER;
 80008d0:	6862      	ldr	r2, [r4, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80008d2:	f3c3 1300 	ubfx	r3, r3, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008d6:	ea22 0207 	bic.w	r2, r2, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80008da:	40b3      	lsls	r3, r6
 80008dc:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 80008de:	6063      	str	r3, [r4, #4]
      temp = GPIOx->PUPDR;
 80008e0:	68e3      	ldr	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80008e2:	6868      	ldr	r0, [r5, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80008e4:	ea0a 0a03 	and.w	sl, sl, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80008e8:	68ab      	ldr	r3, [r5, #8]
 80008ea:	fa03 f30b 	lsl.w	r3, r3, fp
 80008ee:	ea43 030a 	orr.w	r3, r3, sl
      GPIOx->PUPDR = temp;
 80008f2:	60e3      	str	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80008f4:	00c3      	lsls	r3, r0, #3
 80008f6:	d566      	bpl.n	80009c6 <HAL_GPIO_Init+0x23e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008f8:	4a3f      	ldr	r2, [pc, #252]	; (80009f8 <HAL_GPIO_Init+0x270>)
 80008fa:	2300      	movs	r3, #0
 80008fc:	9301      	str	r3, [sp, #4]
 80008fe:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8000900:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000904:	6451      	str	r1, [r2, #68]	; 0x44
 8000906:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000908:	f026 0103 	bic.w	r1, r6, #3
 800090c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8000910:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000914:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 8000918:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800091a:	f006 0e03 	and.w	lr, r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091e:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000920:	f8d1 c008 	ldr.w	ip, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000924:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000928:	220f      	movs	r2, #15
 800092a:	fa02 f20e 	lsl.w	r2, r2, lr
 800092e:	ea2c 0c02 	bic.w	ip, ip, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000932:	4a2d      	ldr	r2, [pc, #180]	; (80009e8 <HAL_GPIO_Init+0x260>)
 8000934:	4294      	cmp	r4, r2
 8000936:	d01b      	beq.n	8000970 <HAL_GPIO_Init+0x1e8>
 8000938:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800093c:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 8000940:	429c      	cmp	r4, r3
 8000942:	d047      	beq.n	80009d4 <HAL_GPIO_Init+0x24c>
 8000944:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000948:	429c      	cmp	r4, r3
 800094a:	d045      	beq.n	80009d8 <HAL_GPIO_Init+0x250>
 800094c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000950:	429c      	cmp	r4, r3
 8000952:	d043      	beq.n	80009dc <HAL_GPIO_Init+0x254>
 8000954:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000958:	429c      	cmp	r4, r3
 800095a:	d041      	beq.n	80009e0 <HAL_GPIO_Init+0x258>
 800095c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000960:	429c      	cmp	r4, r3
 8000962:	d03f      	beq.n	80009e4 <HAL_GPIO_Init+0x25c>
 8000964:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000968:	429c      	cmp	r4, r3
 800096a:	bf14      	ite	ne
 800096c:	2307      	movne	r3, #7
 800096e:	2306      	moveq	r3, #6
 8000970:	fa03 f30e 	lsl.w	r3, r3, lr
 8000974:	ea43 030c 	orr.w	r3, r3, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000978:	608b      	str	r3, [r1, #8]
        temp = EXTI->IMR;
 800097a:	f8d8 2000 	ldr.w	r2, [r8]
        temp &= ~((uint32_t)iocurrent);
 800097e:	ea6f 0109 	mvn.w	r1, r9
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000982:	03c7      	lsls	r7, r0, #15
        temp &= ~((uint32_t)iocurrent);
 8000984:	bf54      	ite	pl
 8000986:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 8000988:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->IMR = temp;
 800098c:	f8c8 2000 	str.w	r2, [r8]

        temp = EXTI->EMR;
 8000990:	f8d8 2004 	ldr.w	r2, [r8, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000994:	0383      	lsls	r3, r0, #14
        temp &= ~((uint32_t)iocurrent);
 8000996:	bf54      	ite	pl
 8000998:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 800099a:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->EMR = temp;
 800099e:	f8c8 2004 	str.w	r2, [r8, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80009a2:	f8d8 2008 	ldr.w	r2, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009a6:	02c7      	lsls	r7, r0, #11
        temp &= ~((uint32_t)iocurrent);
 80009a8:	bf54      	ite	pl
 80009aa:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 80009ac:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->RTSR = temp;
 80009b0:	f8c8 2008 	str.w	r2, [r8, #8]

        temp = EXTI->FTSR;
 80009b4:	f8d8 300c 	ldr.w	r3, [r8, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009b8:	0282      	lsls	r2, r0, #10
        temp &= ~((uint32_t)iocurrent);
 80009ba:	bf54      	ite	pl
 80009bc:	400b      	andpl	r3, r1
        {
          temp |= iocurrent;
 80009be:	ea49 0303 	orrmi.w	r3, r9, r3
        }
        EXTI->FTSR = temp;
 80009c2:	f8c8 300c 	str.w	r3, [r8, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80009c6:	3601      	adds	r6, #1
 80009c8:	2e10      	cmp	r6, #16
 80009ca:	f47f af33 	bne.w	8000834 <HAL_GPIO_Init+0xac>
      }
    }
  }
}
 80009ce:	b003      	add	sp, #12
 80009d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009d4:	2301      	movs	r3, #1
 80009d6:	e7cb      	b.n	8000970 <HAL_GPIO_Init+0x1e8>
 80009d8:	2302      	movs	r3, #2
 80009da:	e7c9      	b.n	8000970 <HAL_GPIO_Init+0x1e8>
 80009dc:	2303      	movs	r3, #3
 80009de:	e7c7      	b.n	8000970 <HAL_GPIO_Init+0x1e8>
 80009e0:	2304      	movs	r3, #4
 80009e2:	e7c5      	b.n	8000970 <HAL_GPIO_Init+0x1e8>
 80009e4:	2305      	movs	r3, #5
 80009e6:	e7c3      	b.n	8000970 <HAL_GPIO_Init+0x1e8>
 80009e8:	40020000 	.word	0x40020000
 80009ec:	080022b7 	.word	0x080022b7
 80009f0:	10110000 	.word	0x10110000
 80009f4:	10220000 	.word	0x10220000
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40013c00 	.word	0x40013c00

08000a00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a00:	b538      	push	{r3, r4, r5, lr}
 8000a02:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8000a04:	460c      	mov	r4, r1
 8000a06:	b921      	cbnz	r1, 8000a12 <HAL_GPIO_ReadPin+0x12>
 8000a08:	f44f 71c7 	mov.w	r1, #398	; 0x18e
 8000a0c:	4804      	ldr	r0, [pc, #16]	; (8000a20 <HAL_GPIO_ReadPin+0x20>)
 8000a0e:	f000 fef3 	bl	80017f8 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000a12:	692b      	ldr	r3, [r5, #16]
 8000a14:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000a16:	bf14      	ite	ne
 8000a18:	2001      	movne	r0, #1
 8000a1a:	2000      	moveq	r0, #0
 8000a1c:	bd38      	pop	{r3, r4, r5, pc}
 8000a1e:	bf00      	nop
 8000a20:	080022b7 	.word	0x080022b7

08000a24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a24:	b570      	push	{r4, r5, r6, lr}
 8000a26:	4605      	mov	r5, r0
 8000a28:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8000a2a:	460c      	mov	r4, r1
 8000a2c:	b921      	cbnz	r1, 8000a38 <HAL_GPIO_WritePin+0x14>
 8000a2e:	f240 11af 	movw	r1, #431	; 0x1af
 8000a32:	4808      	ldr	r0, [pc, #32]	; (8000a54 <HAL_GPIO_WritePin+0x30>)
 8000a34:	f000 fee0 	bl	80017f8 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8000a38:	2e01      	cmp	r6, #1
 8000a3a:	d906      	bls.n	8000a4a <HAL_GPIO_WritePin+0x26>
 8000a3c:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8000a40:	4804      	ldr	r0, [pc, #16]	; (8000a54 <HAL_GPIO_WritePin+0x30>)
 8000a42:	f000 fed9 	bl	80017f8 <assert_failed>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000a46:	61ac      	str	r4, [r5, #24]
 8000a48:	bd70      	pop	{r4, r5, r6, pc}
  if(PinState != GPIO_PIN_RESET)
 8000a4a:	2e00      	cmp	r6, #0
 8000a4c:	d1fb      	bne.n	8000a46 <HAL_GPIO_WritePin+0x22>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000a4e:	0424      	lsls	r4, r4, #16
 8000a50:	e7f9      	b.n	8000a46 <HAL_GPIO_WritePin+0x22>
 8000a52:	bf00      	nop
 8000a54:	080022b7 	.word	0x080022b7

08000a58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a5c:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000a5e:	4604      	mov	r4, r0
 8000a60:	b910      	cbnz	r0, 8000a68 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8000a62:	2001      	movs	r0, #1
 8000a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8000a68:	6803      	ldr	r3, [r0, #0]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	2b0e      	cmp	r3, #14
 8000a6e:	d904      	bls.n	8000a7a <HAL_RCC_ClockConfig+0x22>
 8000a70:	f44f 7114 	mov.w	r1, #592	; 0x250
 8000a74:	486d      	ldr	r0, [pc, #436]	; (8000c2c <HAL_RCC_ClockConfig+0x1d4>)
 8000a76:	f000 febf 	bl	80017f8 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8000a7a:	2d0f      	cmp	r5, #15
 8000a7c:	d904      	bls.n	8000a88 <HAL_RCC_ClockConfig+0x30>
 8000a7e:	f240 2151 	movw	r1, #593	; 0x251
 8000a82:	486a      	ldr	r0, [pc, #424]	; (8000c2c <HAL_RCC_ClockConfig+0x1d4>)
 8000a84:	f000 feb8 	bl	80017f8 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000a88:	4b69      	ldr	r3, [pc, #420]	; (8000c30 <HAL_RCC_ClockConfig+0x1d8>)
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	f002 020f 	and.w	r2, r2, #15
 8000a90:	4295      	cmp	r5, r2
 8000a92:	d83d      	bhi.n	8000b10 <HAL_RCC_ClockConfig+0xb8>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a94:	6822      	ldr	r2, [r4, #0]
 8000a96:	0796      	lsls	r6, r2, #30
 8000a98:	d442      	bmi.n	8000b20 <HAL_RCC_ClockConfig+0xc8>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a9a:	6823      	ldr	r3, [r4, #0]
 8000a9c:	07d9      	lsls	r1, r3, #31
 8000a9e:	d46c      	bmi.n	8000b7a <HAL_RCC_ClockConfig+0x122>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000aa0:	4b63      	ldr	r3, [pc, #396]	; (8000c30 <HAL_RCC_ClockConfig+0x1d8>)
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	f002 020f 	and.w	r2, r2, #15
 8000aa8:	4295      	cmp	r5, r2
 8000aaa:	f0c0 809c 	bcc.w	8000be6 <HAL_RCC_ClockConfig+0x18e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000aae:	6823      	ldr	r3, [r4, #0]
 8000ab0:	075a      	lsls	r2, r3, #29
 8000ab2:	f100 80a1 	bmi.w	8000bf8 <HAL_RCC_ClockConfig+0x1a0>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ab6:	6823      	ldr	r3, [r4, #0]
 8000ab8:	071b      	lsls	r3, r3, #28
 8000aba:	d518      	bpl.n	8000aee <HAL_RCC_ClockConfig+0x96>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8000abc:	6923      	ldr	r3, [r4, #16]
 8000abe:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8000ac2:	d00c      	beq.n	8000ade <HAL_RCC_ClockConfig+0x86>
 8000ac4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000ac8:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8000acc:	d007      	beq.n	8000ade <HAL_RCC_ClockConfig+0x86>
 8000ace:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8000ad2:	d004      	beq.n	8000ade <HAL_RCC_ClockConfig+0x86>
 8000ad4:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8000ad8:	4854      	ldr	r0, [pc, #336]	; (8000c2c <HAL_RCC_ClockConfig+0x1d4>)
 8000ada:	f000 fe8d 	bl	80017f8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000ade:	4a55      	ldr	r2, [pc, #340]	; (8000c34 <HAL_RCC_ClockConfig+0x1dc>)
 8000ae0:	6921      	ldr	r1, [r4, #16]
 8000ae2:	6893      	ldr	r3, [r2, #8]
 8000ae4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000ae8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000aec:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000aee:	f000 f8cd 	bl	8000c8c <HAL_RCC_GetSysClockFreq>
 8000af2:	4b50      	ldr	r3, [pc, #320]	; (8000c34 <HAL_RCC_ClockConfig+0x1dc>)
 8000af4:	4a50      	ldr	r2, [pc, #320]	; (8000c38 <HAL_RCC_ClockConfig+0x1e0>)
 8000af6:	689b      	ldr	r3, [r3, #8]
 8000af8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000afc:	5cd3      	ldrb	r3, [r2, r3]
 8000afe:	40d8      	lsrs	r0, r3
 8000b00:	4b4e      	ldr	r3, [pc, #312]	; (8000c3c <HAL_RCC_ClockConfig+0x1e4>)
 8000b02:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b04:	2000      	movs	r0, #0
 8000b06:	f7ff fd5b 	bl	80005c0 <HAL_InitTick>

  return HAL_OK;
 8000b0a:	2000      	movs	r0, #0
 8000b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b10:	b2ea      	uxtb	r2, r5
 8000b12:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f003 030f 	and.w	r3, r3, #15
 8000b1a:	429d      	cmp	r5, r3
 8000b1c:	d1a1      	bne.n	8000a62 <HAL_RCC_ClockConfig+0xa>
 8000b1e:	e7b9      	b.n	8000a94 <HAL_RCC_ClockConfig+0x3c>
 8000b20:	4b44      	ldr	r3, [pc, #272]	; (8000c34 <HAL_RCC_ClockConfig+0x1dc>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b22:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000b26:	bf1e      	ittt	ne
 8000b28:	6899      	ldrne	r1, [r3, #8]
 8000b2a:	f441 51e0 	orrne.w	r1, r1, #7168	; 0x1c00
 8000b2e:	6099      	strne	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b30:	0710      	lsls	r0, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000b32:	bf42      	ittt	mi
 8000b34:	689a      	ldrmi	r2, [r3, #8]
 8000b36:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000b3a:	609a      	strmi	r2, [r3, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8000b3c:	68a3      	ldr	r3, [r4, #8]
 8000b3e:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 8000b42:	d012      	beq.n	8000b6a <HAL_RCC_ClockConfig+0x112>
 8000b44:	f023 0220 	bic.w	r2, r3, #32
 8000b48:	2a90      	cmp	r2, #144	; 0x90
 8000b4a:	d00e      	beq.n	8000b6a <HAL_RCC_ClockConfig+0x112>
 8000b4c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000b50:	2aa0      	cmp	r2, #160	; 0xa0
 8000b52:	d00a      	beq.n	8000b6a <HAL_RCC_ClockConfig+0x112>
 8000b54:	f023 0210 	bic.w	r2, r3, #16
 8000b58:	2ac0      	cmp	r2, #192	; 0xc0
 8000b5a:	d006      	beq.n	8000b6a <HAL_RCC_ClockConfig+0x112>
 8000b5c:	2bf0      	cmp	r3, #240	; 0xf0
 8000b5e:	d004      	beq.n	8000b6a <HAL_RCC_ClockConfig+0x112>
 8000b60:	f44f 711d 	mov.w	r1, #628	; 0x274
 8000b64:	4831      	ldr	r0, [pc, #196]	; (8000c2c <HAL_RCC_ClockConfig+0x1d4>)
 8000b66:	f000 fe47 	bl	80017f8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000b6a:	4a32      	ldr	r2, [pc, #200]	; (8000c34 <HAL_RCC_ClockConfig+0x1dc>)
 8000b6c:	68a1      	ldr	r1, [r4, #8]
 8000b6e:	6893      	ldr	r3, [r2, #8]
 8000b70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000b74:	430b      	orrs	r3, r1
 8000b76:	6093      	str	r3, [r2, #8]
 8000b78:	e78f      	b.n	8000a9a <HAL_RCC_ClockConfig+0x42>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8000b7a:	6863      	ldr	r3, [r4, #4]
 8000b7c:	2b03      	cmp	r3, #3
 8000b7e:	d904      	bls.n	8000b8a <HAL_RCC_ClockConfig+0x132>
 8000b80:	f240 217b 	movw	r1, #635	; 0x27b
 8000b84:	4829      	ldr	r0, [pc, #164]	; (8000c2c <HAL_RCC_ClockConfig+0x1d4>)
 8000b86:	f000 fe37 	bl	80017f8 <assert_failed>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b8a:	6862      	ldr	r2, [r4, #4]
 8000b8c:	4b29      	ldr	r3, [pc, #164]	; (8000c34 <HAL_RCC_ClockConfig+0x1dc>)
 8000b8e:	2a01      	cmp	r2, #1
 8000b90:	d11f      	bne.n	8000bd2 <HAL_RCC_ClockConfig+0x17a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b98:	f43f af63 	beq.w	8000a62 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b9c:	4e25      	ldr	r6, [pc, #148]	; (8000c34 <HAL_RCC_ClockConfig+0x1dc>)
 8000b9e:	68b3      	ldr	r3, [r6, #8]
 8000ba0:	f023 0303 	bic.w	r3, r3, #3
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000ba8:	f7ff fd54 	bl	8000654 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bac:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000bb0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000bb2:	68b3      	ldr	r3, [r6, #8]
 8000bb4:	6862      	ldr	r2, [r4, #4]
 8000bb6:	f003 030c 	and.w	r3, r3, #12
 8000bba:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000bbe:	f43f af6f 	beq.w	8000aa0 <HAL_RCC_ClockConfig+0x48>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bc2:	f7ff fd47 	bl	8000654 <HAL_GetTick>
 8000bc6:	1bc0      	subs	r0, r0, r7
 8000bc8:	4540      	cmp	r0, r8
 8000bca:	d9f2      	bls.n	8000bb2 <HAL_RCC_ClockConfig+0x15a>
        return HAL_TIMEOUT;
 8000bcc:	2003      	movs	r0, #3
}
 8000bce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000bd2:	1e91      	subs	r1, r2, #2
 8000bd4:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bd6:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000bd8:	d802      	bhi.n	8000be0 <HAL_RCC_ClockConfig+0x188>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bda:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000bde:	e7db      	b.n	8000b98 <HAL_RCC_ClockConfig+0x140>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000be0:	f013 0f02 	tst.w	r3, #2
 8000be4:	e7d8      	b.n	8000b98 <HAL_RCC_ClockConfig+0x140>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000be6:	b2ea      	uxtb	r2, r5
 8000be8:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f003 030f 	and.w	r3, r3, #15
 8000bf0:	429d      	cmp	r5, r3
 8000bf2:	f47f af36 	bne.w	8000a62 <HAL_RCC_ClockConfig+0xa>
 8000bf6:	e75a      	b.n	8000aae <HAL_RCC_ClockConfig+0x56>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8000bf8:	68e3      	ldr	r3, [r4, #12]
 8000bfa:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8000bfe:	d00c      	beq.n	8000c1a <HAL_RCC_ClockConfig+0x1c2>
 8000c00:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000c04:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8000c08:	d007      	beq.n	8000c1a <HAL_RCC_ClockConfig+0x1c2>
 8000c0a:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8000c0e:	d004      	beq.n	8000c1a <HAL_RCC_ClockConfig+0x1c2>
 8000c10:	f240 21b9 	movw	r1, #697	; 0x2b9
 8000c14:	4805      	ldr	r0, [pc, #20]	; (8000c2c <HAL_RCC_ClockConfig+0x1d4>)
 8000c16:	f000 fdef 	bl	80017f8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000c1a:	4a06      	ldr	r2, [pc, #24]	; (8000c34 <HAL_RCC_ClockConfig+0x1dc>)
 8000c1c:	68e1      	ldr	r1, [r4, #12]
 8000c1e:	6893      	ldr	r3, [r2, #8]
 8000c20:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000c24:	430b      	orrs	r3, r1
 8000c26:	6093      	str	r3, [r2, #8]
 8000c28:	e745      	b.n	8000ab6 <HAL_RCC_ClockConfig+0x5e>
 8000c2a:	bf00      	nop
 8000c2c:	080022f0 	.word	0x080022f0
 8000c30:	40023c00 	.word	0x40023c00
 8000c34:	40023800 	.word	0x40023800
 8000c38:	080023a6 	.word	0x080023a6
 8000c3c:	20000008 	.word	0x20000008

08000c40 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000c40:	4b01      	ldr	r3, [pc, #4]	; (8000c48 <HAL_RCC_GetHCLKFreq+0x8>)
 8000c42:	6818      	ldr	r0, [r3, #0]
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	20000008 	.word	0x20000008

08000c4c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000c4c:	4b04      	ldr	r3, [pc, #16]	; (8000c60 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000c4e:	4a05      	ldr	r2, [pc, #20]	; (8000c64 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000c56:	5cd3      	ldrb	r3, [r2, r3]
 8000c58:	4a03      	ldr	r2, [pc, #12]	; (8000c68 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000c5a:	6810      	ldr	r0, [r2, #0]
}
 8000c5c:	40d8      	lsrs	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	40023800 	.word	0x40023800
 8000c64:	080023b6 	.word	0x080023b6
 8000c68:	20000008 	.word	0x20000008

08000c6c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000c6c:	4b04      	ldr	r3, [pc, #16]	; (8000c80 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000c6e:	4a05      	ldr	r2, [pc, #20]	; (8000c84 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000c70:	689b      	ldr	r3, [r3, #8]
 8000c72:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000c76:	5cd3      	ldrb	r3, [r2, r3]
 8000c78:	4a03      	ldr	r2, [pc, #12]	; (8000c88 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000c7a:	6810      	ldr	r0, [r2, #0]
}
 8000c7c:	40d8      	lsrs	r0, r3
 8000c7e:	4770      	bx	lr
 8000c80:	40023800 	.word	0x40023800
 8000c84:	080023b6 	.word	0x080023b6
 8000c88:	20000008 	.word	0x20000008

08000c8c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000c8c:	4920      	ldr	r1, [pc, #128]	; (8000d10 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8000c8e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000c90:	688b      	ldr	r3, [r1, #8]
 8000c92:	f003 030c 	and.w	r3, r3, #12
 8000c96:	2b08      	cmp	r3, #8
 8000c98:	d007      	beq.n	8000caa <HAL_RCC_GetSysClockFreq+0x1e>
 8000c9a:	2b0c      	cmp	r3, #12
 8000c9c:	d020      	beq.n	8000ce0 <HAL_RCC_GetSysClockFreq+0x54>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000c9e:	4a1d      	ldr	r2, [pc, #116]	; (8000d14 <HAL_RCC_GetSysClockFreq+0x88>)
 8000ca0:	481d      	ldr	r0, [pc, #116]	; (8000d18 <HAL_RCC_GetSysClockFreq+0x8c>)
 8000ca2:	2b04      	cmp	r3, #4
 8000ca4:	bf18      	it	ne
 8000ca6:	4610      	movne	r0, r2
 8000ca8:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000caa:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000cac:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cae:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000cb0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cb4:	bf14      	ite	ne
 8000cb6:	4818      	ldrne	r0, [pc, #96]	; (8000d18 <HAL_RCC_GetSysClockFreq+0x8c>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cb8:	4816      	ldreq	r0, [pc, #88]	; (8000d14 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cba:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000cbe:	bf18      	it	ne
 8000cc0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000cc2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cc6:	fba1 0100 	umull	r0, r1, r1, r0
 8000cca:	f7ff faf1 	bl	80002b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000cce:	4b10      	ldr	r3, [pc, #64]	; (8000d10 <HAL_RCC_GetSysClockFreq+0x84>)
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	005b      	lsls	r3, r3, #1
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);

      sysclockfreq = pllvco/pllr;
 8000cda:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000cde:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ce0:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ce2:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ce4:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ce6:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cea:	bf14      	ite	ne
 8000cec:	480a      	ldrne	r0, [pc, #40]	; (8000d18 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cee:	4809      	ldreq	r0, [pc, #36]	; (8000d14 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cf0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000cf4:	bf18      	it	ne
 8000cf6:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000cf8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cfc:	fba1 0100 	umull	r0, r1, r1, r0
 8000d00:	f7ff fad6 	bl	80002b0 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8000d04:	4b02      	ldr	r3, [pc, #8]	; (8000d10 <HAL_RCC_GetSysClockFreq+0x84>)
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8000d0c:	e7e5      	b.n	8000cda <HAL_RCC_GetSysClockFreq+0x4e>
 8000d0e:	bf00      	nop
 8000d10:	40023800 	.word	0x40023800
 8000d14:	00f42400 	.word	0x00f42400
 8000d18:	007a1200 	.word	0x007a1200

08000d1c <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8000d1c:	6803      	ldr	r3, [r0, #0]
 8000d1e:	2b0f      	cmp	r3, #15
{
 8000d20:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000d24:	4604      	mov	r4, r0
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8000d26:	d904      	bls.n	8000d32 <HAL_RCC_OscConfig+0x16>
 8000d28:	f44f 6151 	mov.w	r1, #3344	; 0xd10
 8000d2c:	48a3      	ldr	r0, [pc, #652]	; (8000fbc <HAL_RCC_OscConfig+0x2a0>)
 8000d2e:	f000 fd63 	bl	80017f8 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d32:	6823      	ldr	r3, [r4, #0]
 8000d34:	07de      	lsls	r6, r3, #31
 8000d36:	d418      	bmi.n	8000d6a <HAL_RCC_OscConfig+0x4e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d38:	6823      	ldr	r3, [r4, #0]
 8000d3a:	079d      	lsls	r5, r3, #30
 8000d3c:	d47b      	bmi.n	8000e36 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d3e:	6823      	ldr	r3, [r4, #0]
 8000d40:	0719      	lsls	r1, r3, #28
 8000d42:	f100 80d6 	bmi.w	8000ef2 <HAL_RCC_OscConfig+0x1d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d46:	6823      	ldr	r3, [r4, #0]
 8000d48:	075a      	lsls	r2, r3, #29
 8000d4a:	f100 80fc 	bmi.w	8000f46 <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8000d4e:	69a3      	ldr	r3, [r4, #24]
 8000d50:	2b02      	cmp	r3, #2
 8000d52:	d904      	bls.n	8000d5e <HAL_RCC_OscConfig+0x42>
 8000d54:	f640 6103 	movw	r1, #3587	; 0xe03
 8000d58:	4898      	ldr	r0, [pc, #608]	; (8000fbc <HAL_RCC_OscConfig+0x2a0>)
 8000d5a:	f000 fd4d 	bl	80017f8 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d5e:	69a2      	ldr	r2, [r4, #24]
 8000d60:	2a00      	cmp	r2, #0
 8000d62:	f040 816a 	bne.w	800103a <HAL_RCC_OscConfig+0x31e>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000d66:	2000      	movs	r0, #0
 8000d68:	e02a      	b.n	8000dc0 <HAL_RCC_OscConfig+0xa4>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8000d6a:	6863      	ldr	r3, [r4, #4]
 8000d6c:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8000d70:	d007      	beq.n	8000d82 <HAL_RCC_OscConfig+0x66>
 8000d72:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d76:	d004      	beq.n	8000d82 <HAL_RCC_OscConfig+0x66>
 8000d78:	f640 5115 	movw	r1, #3349	; 0xd15
 8000d7c:	488f      	ldr	r0, [pc, #572]	; (8000fbc <HAL_RCC_OscConfig+0x2a0>)
 8000d7e:	f000 fd3b 	bl	80017f8 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000d82:	4b8f      	ldr	r3, [pc, #572]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
 8000d84:	689a      	ldr	r2, [r3, #8]
 8000d86:	f002 020c 	and.w	r2, r2, #12
 8000d8a:	2a04      	cmp	r2, #4
 8000d8c:	d010      	beq.n	8000db0 <HAL_RCC_OscConfig+0x94>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000d8e:	689a      	ldr	r2, [r3, #8]
 8000d90:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000d94:	2a08      	cmp	r2, #8
 8000d96:	d102      	bne.n	8000d9e <HAL_RCC_OscConfig+0x82>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	0258      	lsls	r0, r3, #9
 8000d9c:	d408      	bmi.n	8000db0 <HAL_RCC_OscConfig+0x94>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d9e:	4b88      	ldr	r3, [pc, #544]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
 8000da0:	689a      	ldr	r2, [r3, #8]
 8000da2:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000da6:	2a0c      	cmp	r2, #12
 8000da8:	d10d      	bne.n	8000dc6 <HAL_RCC_OscConfig+0xaa>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000daa:	685a      	ldr	r2, [r3, #4]
 8000dac:	0251      	lsls	r1, r2, #9
 8000dae:	d50a      	bpl.n	8000dc6 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000db0:	4b83      	ldr	r3, [pc, #524]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	039a      	lsls	r2, r3, #14
 8000db6:	d5bf      	bpl.n	8000d38 <HAL_RCC_OscConfig+0x1c>
 8000db8:	6863      	ldr	r3, [r4, #4]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d1bc      	bne.n	8000d38 <HAL_RCC_OscConfig+0x1c>
        return HAL_ERROR;
 8000dbe:	2001      	movs	r0, #1
}
 8000dc0:	b002      	add	sp, #8
 8000dc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dc6:	6862      	ldr	r2, [r4, #4]
 8000dc8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000dcc:	d111      	bne.n	8000df2 <HAL_RCC_OscConfig+0xd6>
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000dd4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000dd6:	f7ff fc3d 	bl	8000654 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dda:	4d79      	ldr	r5, [pc, #484]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 8000ddc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dde:	682b      	ldr	r3, [r5, #0]
 8000de0:	039b      	lsls	r3, r3, #14
 8000de2:	d4a9      	bmi.n	8000d38 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000de4:	f7ff fc36 	bl	8000654 <HAL_GetTick>
 8000de8:	1b80      	subs	r0, r0, r6
 8000dea:	2864      	cmp	r0, #100	; 0x64
 8000dec:	d9f7      	bls.n	8000dde <HAL_RCC_OscConfig+0xc2>
            return HAL_TIMEOUT;
 8000dee:	2003      	movs	r0, #3
 8000df0:	e7e6      	b.n	8000dc0 <HAL_RCC_OscConfig+0xa4>
 8000df2:	4d73      	ldr	r5, [pc, #460]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000df4:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000df8:	682b      	ldr	r3, [r5, #0]
 8000dfa:	d107      	bne.n	8000e0c <HAL_RCC_OscConfig+0xf0>
 8000dfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e00:	602b      	str	r3, [r5, #0]
 8000e02:	682b      	ldr	r3, [r5, #0]
 8000e04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e08:	602b      	str	r3, [r5, #0]
 8000e0a:	e7e4      	b.n	8000dd6 <HAL_RCC_OscConfig+0xba>
 8000e0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e10:	602b      	str	r3, [r5, #0]
 8000e12:	682b      	ldr	r3, [r5, #0]
 8000e14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e18:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000e1a:	2a00      	cmp	r2, #0
 8000e1c:	d1db      	bne.n	8000dd6 <HAL_RCC_OscConfig+0xba>
        tickstart = HAL_GetTick();
 8000e1e:	f7ff fc19 	bl	8000654 <HAL_GetTick>
 8000e22:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e24:	682b      	ldr	r3, [r5, #0]
 8000e26:	039f      	lsls	r7, r3, #14
 8000e28:	d586      	bpl.n	8000d38 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e2a:	f7ff fc13 	bl	8000654 <HAL_GetTick>
 8000e2e:	1b80      	subs	r0, r0, r6
 8000e30:	2864      	cmp	r0, #100	; 0x64
 8000e32:	d9f7      	bls.n	8000e24 <HAL_RCC_OscConfig+0x108>
 8000e34:	e7db      	b.n	8000dee <HAL_RCC_OscConfig+0xd2>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8000e36:	68e3      	ldr	r3, [r4, #12]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d904      	bls.n	8000e46 <HAL_RCC_OscConfig+0x12a>
 8000e3c:	f640 514d 	movw	r1, #3405	; 0xd4d
 8000e40:	485e      	ldr	r0, [pc, #376]	; (8000fbc <HAL_RCC_OscConfig+0x2a0>)
 8000e42:	f000 fcd9 	bl	80017f8 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8000e46:	6923      	ldr	r3, [r4, #16]
 8000e48:	2b1f      	cmp	r3, #31
 8000e4a:	d904      	bls.n	8000e56 <HAL_RCC_OscConfig+0x13a>
 8000e4c:	f640 514e 	movw	r1, #3406	; 0xd4e
 8000e50:	485a      	ldr	r0, [pc, #360]	; (8000fbc <HAL_RCC_OscConfig+0x2a0>)
 8000e52:	f000 fcd1 	bl	80017f8 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000e56:	4b5a      	ldr	r3, [pc, #360]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
 8000e58:	689a      	ldr	r2, [r3, #8]
 8000e5a:	f012 0f0c 	tst.w	r2, #12
 8000e5e:	d010      	beq.n	8000e82 <HAL_RCC_OscConfig+0x166>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000e60:	689a      	ldr	r2, [r3, #8]
 8000e62:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000e66:	2a08      	cmp	r2, #8
 8000e68:	d102      	bne.n	8000e70 <HAL_RCC_OscConfig+0x154>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	0258      	lsls	r0, r3, #9
 8000e6e:	d508      	bpl.n	8000e82 <HAL_RCC_OscConfig+0x166>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e70:	4a53      	ldr	r2, [pc, #332]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
 8000e72:	6893      	ldr	r3, [r2, #8]
 8000e74:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000e78:	2b0c      	cmp	r3, #12
 8000e7a:	d111      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x184>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e7c:	6853      	ldr	r3, [r2, #4]
 8000e7e:	0259      	lsls	r1, r3, #9
 8000e80:	d40e      	bmi.n	8000ea0 <HAL_RCC_OscConfig+0x184>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e82:	4b4f      	ldr	r3, [pc, #316]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	0792      	lsls	r2, r2, #30
 8000e88:	d502      	bpl.n	8000e90 <HAL_RCC_OscConfig+0x174>
 8000e8a:	68e2      	ldr	r2, [r4, #12]
 8000e8c:	2a01      	cmp	r2, #1
 8000e8e:	d196      	bne.n	8000dbe <HAL_RCC_OscConfig+0xa2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	6921      	ldr	r1, [r4, #16]
 8000e94:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000e98:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000e9c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e9e:	e74e      	b.n	8000d3e <HAL_RCC_OscConfig+0x22>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ea0:	68e2      	ldr	r2, [r4, #12]
 8000ea2:	4b48      	ldr	r3, [pc, #288]	; (8000fc4 <HAL_RCC_OscConfig+0x2a8>)
 8000ea4:	b1b2      	cbz	r2, 8000ed4 <HAL_RCC_OscConfig+0x1b8>
        __HAL_RCC_HSI_ENABLE();
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000eaa:	f7ff fbd3 	bl	8000654 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eae:	4d44      	ldr	r5, [pc, #272]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 8000eb0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eb2:	682b      	ldr	r3, [r5, #0]
 8000eb4:	079f      	lsls	r7, r3, #30
 8000eb6:	d507      	bpl.n	8000ec8 <HAL_RCC_OscConfig+0x1ac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb8:	682b      	ldr	r3, [r5, #0]
 8000eba:	6922      	ldr	r2, [r4, #16]
 8000ebc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000ec0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000ec4:	602b      	str	r3, [r5, #0]
 8000ec6:	e73a      	b.n	8000d3e <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ec8:	f7ff fbc4 	bl	8000654 <HAL_GetTick>
 8000ecc:	1b80      	subs	r0, r0, r6
 8000ece:	2802      	cmp	r0, #2
 8000ed0:	d9ef      	bls.n	8000eb2 <HAL_RCC_OscConfig+0x196>
 8000ed2:	e78c      	b.n	8000dee <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_HSI_DISABLE();
 8000ed4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ed6:	f7ff fbbd 	bl	8000654 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eda:	4d39      	ldr	r5, [pc, #228]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 8000edc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ede:	682b      	ldr	r3, [r5, #0]
 8000ee0:	0798      	lsls	r0, r3, #30
 8000ee2:	f57f af2c 	bpl.w	8000d3e <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ee6:	f7ff fbb5 	bl	8000654 <HAL_GetTick>
 8000eea:	1b80      	subs	r0, r0, r6
 8000eec:	2802      	cmp	r0, #2
 8000eee:	d9f6      	bls.n	8000ede <HAL_RCC_OscConfig+0x1c2>
 8000ef0:	e77d      	b.n	8000dee <HAL_RCC_OscConfig+0xd2>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8000ef2:	6963      	ldr	r3, [r4, #20]
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d904      	bls.n	8000f02 <HAL_RCC_OscConfig+0x1e6>
 8000ef8:	f640 5194 	movw	r1, #3476	; 0xd94
 8000efc:	482f      	ldr	r0, [pc, #188]	; (8000fbc <HAL_RCC_OscConfig+0x2a0>)
 8000efe:	f000 fc7b 	bl	80017f8 <assert_failed>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000f02:	6962      	ldr	r2, [r4, #20]
 8000f04:	4b30      	ldr	r3, [pc, #192]	; (8000fc8 <HAL_RCC_OscConfig+0x2ac>)
 8000f06:	b17a      	cbz	r2, 8000f28 <HAL_RCC_OscConfig+0x20c>
      __HAL_RCC_LSI_ENABLE();
 8000f08:	2201      	movs	r2, #1
 8000f0a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000f0c:	f7ff fba2 	bl	8000654 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f10:	4d2b      	ldr	r5, [pc, #172]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
      tickstart = HAL_GetTick();
 8000f12:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f14:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000f16:	079b      	lsls	r3, r3, #30
 8000f18:	f53f af15 	bmi.w	8000d46 <HAL_RCC_OscConfig+0x2a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f1c:	f7ff fb9a 	bl	8000654 <HAL_GetTick>
 8000f20:	1b80      	subs	r0, r0, r6
 8000f22:	2802      	cmp	r0, #2
 8000f24:	d9f6      	bls.n	8000f14 <HAL_RCC_OscConfig+0x1f8>
 8000f26:	e762      	b.n	8000dee <HAL_RCC_OscConfig+0xd2>
      __HAL_RCC_LSI_DISABLE();
 8000f28:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000f2a:	f7ff fb93 	bl	8000654 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f2e:	4d24      	ldr	r5, [pc, #144]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
      tickstart = HAL_GetTick();
 8000f30:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f32:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000f34:	079f      	lsls	r7, r3, #30
 8000f36:	f57f af06 	bpl.w	8000d46 <HAL_RCC_OscConfig+0x2a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f3a:	f7ff fb8b 	bl	8000654 <HAL_GetTick>
 8000f3e:	1b80      	subs	r0, r0, r6
 8000f40:	2802      	cmp	r0, #2
 8000f42:	d9f6      	bls.n	8000f32 <HAL_RCC_OscConfig+0x216>
 8000f44:	e753      	b.n	8000dee <HAL_RCC_OscConfig+0xd2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8000f46:	68a3      	ldr	r3, [r4, #8]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d906      	bls.n	8000f5a <HAL_RCC_OscConfig+0x23e>
 8000f4c:	2b05      	cmp	r3, #5
 8000f4e:	d004      	beq.n	8000f5a <HAL_RCC_OscConfig+0x23e>
 8000f50:	f44f 615c 	mov.w	r1, #3520	; 0xdc0
 8000f54:	4819      	ldr	r0, [pc, #100]	; (8000fbc <HAL_RCC_OscConfig+0x2a0>)
 8000f56:	f000 fc4f 	bl	80017f8 <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f5a:	4b19      	ldr	r3, [pc, #100]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
 8000f5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f5e:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000f62:	d128      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x29a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f64:	9201      	str	r2, [sp, #4]
 8000f66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f68:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f6c:	641a      	str	r2, [r3, #64]	; 0x40
 8000f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f74:	9301      	str	r3, [sp, #4]
 8000f76:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000f78:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f7a:	4d14      	ldr	r5, [pc, #80]	; (8000fcc <HAL_RCC_OscConfig+0x2b0>)
 8000f7c:	682b      	ldr	r3, [r5, #0]
 8000f7e:	05d8      	lsls	r0, r3, #23
 8000f80:	d526      	bpl.n	8000fd0 <HAL_RCC_OscConfig+0x2b4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f82:	68a3      	ldr	r3, [r4, #8]
 8000f84:	4d0e      	ldr	r5, [pc, #56]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d132      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x2d4>
 8000f8a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f8c:	f043 0301 	orr.w	r3, r3, #1
 8000f90:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000f92:	f7ff fb5f 	bl	8000654 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f96:	4d0a      	ldr	r5, [pc, #40]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
      tickstart = HAL_GetTick();
 8000f98:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f9a:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f9e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000fa0:	079a      	lsls	r2, r3, #30
 8000fa2:	d544      	bpl.n	800102e <HAL_RCC_OscConfig+0x312>
    if(pwrclkchanged == SET)
 8000fa4:	2e00      	cmp	r6, #0
 8000fa6:	f43f aed2 	beq.w	8000d4e <HAL_RCC_OscConfig+0x32>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000faa:	4a05      	ldr	r2, [pc, #20]	; (8000fc0 <HAL_RCC_OscConfig+0x2a4>)
 8000fac:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000fae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fb2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fb4:	e6cb      	b.n	8000d4e <HAL_RCC_OscConfig+0x32>
    FlagStatus       pwrclkchanged = RESET;
 8000fb6:	2600      	movs	r6, #0
 8000fb8:	e7df      	b.n	8000f7a <HAL_RCC_OscConfig+0x25e>
 8000fba:	bf00      	nop
 8000fbc:	08002328 	.word	0x08002328
 8000fc0:	40023800 	.word	0x40023800
 8000fc4:	42470000 	.word	0x42470000
 8000fc8:	42470e80 	.word	0x42470e80
 8000fcc:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fd0:	682b      	ldr	r3, [r5, #0]
 8000fd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000fd8:	f7ff fb3c 	bl	8000654 <HAL_GetTick>
 8000fdc:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fde:	682b      	ldr	r3, [r5, #0]
 8000fe0:	05d9      	lsls	r1, r3, #23
 8000fe2:	d4ce      	bmi.n	8000f82 <HAL_RCC_OscConfig+0x266>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fe4:	f7ff fb36 	bl	8000654 <HAL_GetTick>
 8000fe8:	1bc0      	subs	r0, r0, r7
 8000fea:	2802      	cmp	r0, #2
 8000fec:	d9f7      	bls.n	8000fde <HAL_RCC_OscConfig+0x2c2>
 8000fee:	e6fe      	b.n	8000dee <HAL_RCC_OscConfig+0xd2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ff0:	2b05      	cmp	r3, #5
 8000ff2:	d104      	bne.n	8000ffe <HAL_RCC_OscConfig+0x2e2>
 8000ff4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ff6:	f043 0304 	orr.w	r3, r3, #4
 8000ffa:	672b      	str	r3, [r5, #112]	; 0x70
 8000ffc:	e7c5      	b.n	8000f8a <HAL_RCC_OscConfig+0x26e>
 8000ffe:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001000:	f022 0201 	bic.w	r2, r2, #1
 8001004:	672a      	str	r2, [r5, #112]	; 0x70
 8001006:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001008:	f022 0204 	bic.w	r2, r2, #4
 800100c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800100e:	2b00      	cmp	r3, #0
 8001010:	d1bf      	bne.n	8000f92 <HAL_RCC_OscConfig+0x276>
      tickstart = HAL_GetTick();
 8001012:	f7ff fb1f 	bl	8000654 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001016:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800101a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800101c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800101e:	079b      	lsls	r3, r3, #30
 8001020:	d5c0      	bpl.n	8000fa4 <HAL_RCC_OscConfig+0x288>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001022:	f7ff fb17 	bl	8000654 <HAL_GetTick>
 8001026:	1bc0      	subs	r0, r0, r7
 8001028:	4540      	cmp	r0, r8
 800102a:	d9f7      	bls.n	800101c <HAL_RCC_OscConfig+0x300>
 800102c:	e6df      	b.n	8000dee <HAL_RCC_OscConfig+0xd2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800102e:	f7ff fb11 	bl	8000654 <HAL_GetTick>
 8001032:	1bc0      	subs	r0, r0, r7
 8001034:	4540      	cmp	r0, r8
 8001036:	d9b2      	bls.n	8000f9e <HAL_RCC_OscConfig+0x282>
 8001038:	e6d9      	b.n	8000dee <HAL_RCC_OscConfig+0xd2>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800103a:	4e42      	ldr	r6, [pc, #264]	; (8001144 <HAL_RCC_OscConfig+0x428>)
 800103c:	68b3      	ldr	r3, [r6, #8]
 800103e:	f003 030c 	and.w	r3, r3, #12
 8001042:	2b08      	cmp	r3, #8
 8001044:	f43f aebb 	beq.w	8000dbe <HAL_RCC_OscConfig+0xa2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001048:	2a02      	cmp	r2, #2
 800104a:	4d3f      	ldr	r5, [pc, #252]	; (8001148 <HAL_RCC_OscConfig+0x42c>)
 800104c:	d16a      	bne.n	8001124 <HAL_RCC_OscConfig+0x408>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800104e:	69e3      	ldr	r3, [r4, #28]
 8001050:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8001054:	d004      	beq.n	8001060 <HAL_RCC_OscConfig+0x344>
 8001056:	f640 610c 	movw	r1, #3596	; 0xe0c
 800105a:	483c      	ldr	r0, [pc, #240]	; (800114c <HAL_RCC_OscConfig+0x430>)
 800105c:	f000 fbcc 	bl	80017f8 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8001060:	6a23      	ldr	r3, [r4, #32]
 8001062:	2b3f      	cmp	r3, #63	; 0x3f
 8001064:	d904      	bls.n	8001070 <HAL_RCC_OscConfig+0x354>
 8001066:	f640 610d 	movw	r1, #3597	; 0xe0d
 800106a:	4838      	ldr	r0, [pc, #224]	; (800114c <HAL_RCC_OscConfig+0x430>)
 800106c:	f000 fbc4 	bl	80017f8 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8001070:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001072:	3b32      	subs	r3, #50	; 0x32
 8001074:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 8001078:	d904      	bls.n	8001084 <HAL_RCC_OscConfig+0x368>
 800107a:	f640 610e 	movw	r1, #3598	; 0xe0e
 800107e:	4833      	ldr	r0, [pc, #204]	; (800114c <HAL_RCC_OscConfig+0x430>)
 8001080:	f000 fbba 	bl	80017f8 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8001084:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001086:	2a08      	cmp	r2, #8
 8001088:	d804      	bhi.n	8001094 <HAL_RCC_OscConfig+0x378>
 800108a:	f44f 73aa 	mov.w	r3, #340	; 0x154
 800108e:	40d3      	lsrs	r3, r2
 8001090:	07d8      	lsls	r0, r3, #31
 8001092:	d404      	bmi.n	800109e <HAL_RCC_OscConfig+0x382>
 8001094:	f640 610f 	movw	r1, #3599	; 0xe0f
 8001098:	482c      	ldr	r0, [pc, #176]	; (800114c <HAL_RCC_OscConfig+0x430>)
 800109a:	f000 fbad 	bl	80017f8 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800109e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80010a0:	3b02      	subs	r3, #2
 80010a2:	2b0d      	cmp	r3, #13
 80010a4:	d904      	bls.n	80010b0 <HAL_RCC_OscConfig+0x394>
 80010a6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80010aa:	4828      	ldr	r0, [pc, #160]	; (800114c <HAL_RCC_OscConfig+0x430>)
 80010ac:	f000 fba4 	bl	80017f8 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 80010b0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80010b2:	3b02      	subs	r3, #2
 80010b4:	2b05      	cmp	r3, #5
 80010b6:	d904      	bls.n	80010c2 <HAL_RCC_OscConfig+0x3a6>
 80010b8:	f640 6111 	movw	r1, #3601	; 0xe11
 80010bc:	4823      	ldr	r0, [pc, #140]	; (800114c <HAL_RCC_OscConfig+0x430>)
 80010be:	f000 fb9b 	bl	80017f8 <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80010c6:	f7ff fac5 	bl	8000654 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010ca:	4e1e      	ldr	r6, [pc, #120]	; (8001144 <HAL_RCC_OscConfig+0x428>)
        tickstart = HAL_GetTick();
 80010cc:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010ce:	6833      	ldr	r3, [r6, #0]
 80010d0:	0199      	lsls	r1, r3, #6
 80010d2:	d421      	bmi.n	8001118 <HAL_RCC_OscConfig+0x3fc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010d4:	6a22      	ldr	r2, [r4, #32]
 80010d6:	69e3      	ldr	r3, [r4, #28]
 80010d8:	4313      	orrs	r3, r2
 80010da:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80010dc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80010e0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80010e2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80010e6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80010e8:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80010ec:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010ee:	4c15      	ldr	r4, [pc, #84]	; (8001144 <HAL_RCC_OscConfig+0x428>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010f0:	0852      	lsrs	r2, r2, #1
 80010f2:	3a01      	subs	r2, #1
 80010f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010f8:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 80010fa:	2301      	movs	r3, #1
 80010fc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80010fe:	f7ff faa9 	bl	8000654 <HAL_GetTick>
 8001102:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001104:	6823      	ldr	r3, [r4, #0]
 8001106:	019a      	lsls	r2, r3, #6
 8001108:	f53f ae2d 	bmi.w	8000d66 <HAL_RCC_OscConfig+0x4a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800110c:	f7ff faa2 	bl	8000654 <HAL_GetTick>
 8001110:	1b40      	subs	r0, r0, r5
 8001112:	2802      	cmp	r0, #2
 8001114:	d9f6      	bls.n	8001104 <HAL_RCC_OscConfig+0x3e8>
 8001116:	e66a      	b.n	8000dee <HAL_RCC_OscConfig+0xd2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001118:	f7ff fa9c 	bl	8000654 <HAL_GetTick>
 800111c:	1bc0      	subs	r0, r0, r7
 800111e:	2802      	cmp	r0, #2
 8001120:	d9d5      	bls.n	80010ce <HAL_RCC_OscConfig+0x3b2>
 8001122:	e664      	b.n	8000dee <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_PLL_DISABLE();
 8001124:	2300      	movs	r3, #0
 8001126:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001128:	f7ff fa94 	bl	8000654 <HAL_GetTick>
 800112c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800112e:	6833      	ldr	r3, [r6, #0]
 8001130:	019b      	lsls	r3, r3, #6
 8001132:	f57f ae18 	bpl.w	8000d66 <HAL_RCC_OscConfig+0x4a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001136:	f7ff fa8d 	bl	8000654 <HAL_GetTick>
 800113a:	1b00      	subs	r0, r0, r4
 800113c:	2802      	cmp	r0, #2
 800113e:	d9f6      	bls.n	800112e <HAL_RCC_OscConfig+0x412>
 8001140:	e655      	b.n	8000dee <HAL_RCC_OscConfig+0xd2>
 8001142:	bf00      	nop
 8001144:	40023800 	.word	0x40023800
 8001148:	42470060 	.word	0x42470060
 800114c:	08002328 	.word	0x08002328

08001150 <UART_SetConfig>:
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8001150:	6842      	ldr	r2, [r0, #4]
 8001152:	4b9e      	ldr	r3, [pc, #632]	; (80013cc <UART_SetConfig+0x27c>)
 8001154:	429a      	cmp	r2, r3
{
 8001156:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800115a:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800115c:	d904      	bls.n	8001168 <UART_SetConfig+0x18>
 800115e:	f640 1185 	movw	r1, #2437	; 0x985
 8001162:	489b      	ldr	r0, [pc, #620]	; (80013d0 <UART_SetConfig+0x280>)
 8001164:	f000 fb48 	bl	80017f8 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8001168:	68e3      	ldr	r3, [r4, #12]
 800116a:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 800116e:	d004      	beq.n	800117a <UART_SetConfig+0x2a>
 8001170:	f640 1186 	movw	r1, #2438	; 0x986
 8001174:	4896      	ldr	r0, [pc, #600]	; (80013d0 <UART_SetConfig+0x280>)
 8001176:	f000 fb3f 	bl	80017f8 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800117a:	6923      	ldr	r3, [r4, #16]
 800117c:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8001180:	d007      	beq.n	8001192 <UART_SetConfig+0x42>
 8001182:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001186:	d004      	beq.n	8001192 <UART_SetConfig+0x42>
 8001188:	f640 1187 	movw	r1, #2439	; 0x987
 800118c:	4890      	ldr	r0, [pc, #576]	; (80013d0 <UART_SetConfig+0x280>)
 800118e:	f000 fb33 	bl	80017f8 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8001192:	6963      	ldr	r3, [r4, #20]
 8001194:	f64f 72f3 	movw	r2, #65523	; 0xfff3
 8001198:	4213      	tst	r3, r2
 800119a:	d100      	bne.n	800119e <UART_SetConfig+0x4e>
 800119c:	b923      	cbnz	r3, 80011a8 <UART_SetConfig+0x58>
 800119e:	f640 1188 	movw	r1, #2440	; 0x988
 80011a2:	488b      	ldr	r0, [pc, #556]	; (80013d0 <UART_SetConfig+0x280>)
 80011a4:	f000 fb28 	bl	80017f8 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80011a8:	6826      	ldr	r6, [r4, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80011aa:	68e2      	ldr	r2, [r4, #12]
  tmpreg = huart->Instance->CR2;
 80011ac:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80011ae:	6920      	ldr	r0, [r4, #16]
 80011b0:	69e1      	ldr	r1, [r4, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80011b2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80011b6:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80011b8:	6133      	str	r3, [r6, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80011ba:	68a3      	ldr	r3, [r4, #8]
  tmpreg = huart->Instance->CR1;
 80011bc:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80011be:	4303      	orrs	r3, r0
 80011c0:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80011c2:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80011c6:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80011c8:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80011cc:	430b      	orrs	r3, r1
 80011ce:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80011d0:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80011d2:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80011d4:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80011d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 80011da:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80011dc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80011e0:	6173      	str	r3, [r6, #20]
 80011e2:	4b7c      	ldr	r3, [pc, #496]	; (80013d4 <UART_SetConfig+0x284>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80011e4:	d17c      	bne.n	80012e0 <UART_SetConfig+0x190>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80011e6:	429e      	cmp	r6, r3
 80011e8:	d003      	beq.n	80011f2 <UART_SetConfig+0xa2>
 80011ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80011ee:	429e      	cmp	r6, r3
 80011f0:	d144      	bne.n	800127c <UART_SetConfig+0x12c>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80011f2:	f7ff fd3b 	bl	8000c6c <HAL_RCC_GetPCLK2Freq>
 80011f6:	2519      	movs	r5, #25
 80011f8:	fb05 f300 	mul.w	r3, r5, r0
 80011fc:	6860      	ldr	r0, [r4, #4]
 80011fe:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001202:	0040      	lsls	r0, r0, #1
 8001204:	fbb3 f3f0 	udiv	r3, r3, r0
 8001208:	fbb3 f3f9 	udiv	r3, r3, r9
 800120c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001210:	f7ff fd2c 	bl	8000c6c <HAL_RCC_GetPCLK2Freq>
 8001214:	6863      	ldr	r3, [r4, #4]
 8001216:	4368      	muls	r0, r5
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	fbb0 f7f3 	udiv	r7, r0, r3
 800121e:	f7ff fd25 	bl	8000c6c <HAL_RCC_GetPCLK2Freq>
 8001222:	6863      	ldr	r3, [r4, #4]
 8001224:	4368      	muls	r0, r5
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	fbb0 f3f3 	udiv	r3, r0, r3
 800122c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001230:	fb09 7313 	mls	r3, r9, r3, r7
 8001234:	00db      	lsls	r3, r3, #3
 8001236:	3332      	adds	r3, #50	; 0x32
 8001238:	fbb3 f3f9 	udiv	r3, r3, r9
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001242:	f7ff fd13 	bl	8000c6c <HAL_RCC_GetPCLK2Freq>
 8001246:	6862      	ldr	r2, [r4, #4]
 8001248:	4368      	muls	r0, r5
 800124a:	0052      	lsls	r2, r2, #1
 800124c:	fbb0 faf2 	udiv	sl, r0, r2
 8001250:	f7ff fd0c 	bl	8000c6c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001254:	6863      	ldr	r3, [r4, #4]
 8001256:	4368      	muls	r0, r5
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	fbb0 f3f3 	udiv	r3, r0, r3
 800125e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001262:	fb09 a313 	mls	r3, r9, r3, sl
 8001266:	00db      	lsls	r3, r3, #3
 8001268:	3332      	adds	r3, #50	; 0x32
 800126a:	fbb3 f3f9 	udiv	r3, r3, r9
 800126e:	f003 0307 	and.w	r3, r3, #7
 8001272:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001274:	443b      	add	r3, r7
 8001276:	60b3      	str	r3, [r6, #8]
 8001278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800127c:	f7ff fce6 	bl	8000c4c <HAL_RCC_GetPCLK1Freq>
 8001280:	2519      	movs	r5, #25
 8001282:	fb05 f300 	mul.w	r3, r5, r0
 8001286:	6860      	ldr	r0, [r4, #4]
 8001288:	f04f 0964 	mov.w	r9, #100	; 0x64
 800128c:	0040      	lsls	r0, r0, #1
 800128e:	fbb3 f3f0 	udiv	r3, r3, r0
 8001292:	fbb3 f3f9 	udiv	r3, r3, r9
 8001296:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800129a:	f7ff fcd7 	bl	8000c4c <HAL_RCC_GetPCLK1Freq>
 800129e:	6863      	ldr	r3, [r4, #4]
 80012a0:	4368      	muls	r0, r5
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	fbb0 f7f3 	udiv	r7, r0, r3
 80012a8:	f7ff fcd0 	bl	8000c4c <HAL_RCC_GetPCLK1Freq>
 80012ac:	6863      	ldr	r3, [r4, #4]
 80012ae:	4368      	muls	r0, r5
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80012b6:	fbb3 f3f9 	udiv	r3, r3, r9
 80012ba:	fb09 7313 	mls	r3, r9, r3, r7
 80012be:	00db      	lsls	r3, r3, #3
 80012c0:	3332      	adds	r3, #50	; 0x32
 80012c2:	fbb3 f3f9 	udiv	r3, r3, r9
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80012cc:	f7ff fcbe 	bl	8000c4c <HAL_RCC_GetPCLK1Freq>
 80012d0:	6862      	ldr	r2, [r4, #4]
 80012d2:	4368      	muls	r0, r5
 80012d4:	0052      	lsls	r2, r2, #1
 80012d6:	fbb0 faf2 	udiv	sl, r0, r2
 80012da:	f7ff fcb7 	bl	8000c4c <HAL_RCC_GetPCLK1Freq>
 80012de:	e7b9      	b.n	8001254 <UART_SetConfig+0x104>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80012e0:	429e      	cmp	r6, r3
 80012e2:	d002      	beq.n	80012ea <UART_SetConfig+0x19a>
 80012e4:	4b3c      	ldr	r3, [pc, #240]	; (80013d8 <UART_SetConfig+0x288>)
 80012e6:	429e      	cmp	r6, r3
 80012e8:	d140      	bne.n	800136c <UART_SetConfig+0x21c>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80012ea:	f7ff fcbf 	bl	8000c6c <HAL_RCC_GetPCLK2Freq>
 80012ee:	6867      	ldr	r7, [r4, #4]
 80012f0:	2519      	movs	r5, #25
 80012f2:	f04f 0964 	mov.w	r9, #100	; 0x64
 80012f6:	fb05 f300 	mul.w	r3, r5, r0
 80012fa:	00bf      	lsls	r7, r7, #2
 80012fc:	fbb3 f3f7 	udiv	r3, r3, r7
 8001300:	fbb3 f3f9 	udiv	r3, r3, r9
 8001304:	011f      	lsls	r7, r3, #4
 8001306:	f7ff fcb1 	bl	8000c6c <HAL_RCC_GetPCLK2Freq>
 800130a:	6863      	ldr	r3, [r4, #4]
 800130c:	4368      	muls	r0, r5
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	fbb0 f8f3 	udiv	r8, r0, r3
 8001314:	f7ff fcaa 	bl	8000c6c <HAL_RCC_GetPCLK2Freq>
 8001318:	6863      	ldr	r3, [r4, #4]
 800131a:	4368      	muls	r0, r5
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001322:	fbb3 f3f9 	udiv	r3, r3, r9
 8001326:	fb09 8313 	mls	r3, r9, r3, r8
 800132a:	011b      	lsls	r3, r3, #4
 800132c:	3332      	adds	r3, #50	; 0x32
 800132e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001332:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001336:	f7ff fc99 	bl	8000c6c <HAL_RCC_GetPCLK2Freq>
 800133a:	6862      	ldr	r2, [r4, #4]
 800133c:	4368      	muls	r0, r5
 800133e:	0092      	lsls	r2, r2, #2
 8001340:	fbb0 faf2 	udiv	sl, r0, r2
 8001344:	f7ff fc92 	bl	8000c6c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001348:	6863      	ldr	r3, [r4, #4]
 800134a:	4368      	muls	r0, r5
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001352:	fbb3 f3f9 	udiv	r3, r3, r9
 8001356:	fb09 a313 	mls	r3, r9, r3, sl
 800135a:	011b      	lsls	r3, r3, #4
 800135c:	3332      	adds	r3, #50	; 0x32
 800135e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001362:	f003 030f 	and.w	r3, r3, #15
 8001366:	ea43 0308 	orr.w	r3, r3, r8
 800136a:	e783      	b.n	8001274 <UART_SetConfig+0x124>
 800136c:	f7ff fc6e 	bl	8000c4c <HAL_RCC_GetPCLK1Freq>
 8001370:	6867      	ldr	r7, [r4, #4]
 8001372:	2519      	movs	r5, #25
 8001374:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001378:	fb05 f300 	mul.w	r3, r5, r0
 800137c:	00bf      	lsls	r7, r7, #2
 800137e:	fbb3 f3f7 	udiv	r3, r3, r7
 8001382:	fbb3 f3f9 	udiv	r3, r3, r9
 8001386:	011f      	lsls	r7, r3, #4
 8001388:	f7ff fc60 	bl	8000c4c <HAL_RCC_GetPCLK1Freq>
 800138c:	6863      	ldr	r3, [r4, #4]
 800138e:	4368      	muls	r0, r5
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	fbb0 f8f3 	udiv	r8, r0, r3
 8001396:	f7ff fc59 	bl	8000c4c <HAL_RCC_GetPCLK1Freq>
 800139a:	6863      	ldr	r3, [r4, #4]
 800139c:	4368      	muls	r0, r5
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80013a4:	fbb3 f3f9 	udiv	r3, r3, r9
 80013a8:	fb09 8313 	mls	r3, r9, r3, r8
 80013ac:	011b      	lsls	r3, r3, #4
 80013ae:	3332      	adds	r3, #50	; 0x32
 80013b0:	fbb3 f3f9 	udiv	r3, r3, r9
 80013b4:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80013b8:	f7ff fc48 	bl	8000c4c <HAL_RCC_GetPCLK1Freq>
 80013bc:	6862      	ldr	r2, [r4, #4]
 80013be:	4368      	muls	r0, r5
 80013c0:	0092      	lsls	r2, r2, #2
 80013c2:	fbb0 faf2 	udiv	sl, r0, r2
 80013c6:	f7ff fc41 	bl	8000c4c <HAL_RCC_GetPCLK1Freq>
 80013ca:	e7bd      	b.n	8001348 <UART_SetConfig+0x1f8>
 80013cc:	00a037a0 	.word	0x00a037a0
 80013d0:	08002363 	.word	0x08002363
 80013d4:	40011000 	.word	0x40011000
 80013d8:	40011400 	.word	0x40011400

080013dc <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80013dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013de:	4604      	mov	r4, r0
 80013e0:	460e      	mov	r6, r1
 80013e2:	4617      	mov	r7, r2
 80013e4:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80013e6:	6821      	ldr	r1, [r4, #0]
 80013e8:	680b      	ldr	r3, [r1, #0]
 80013ea:	ea36 0303 	bics.w	r3, r6, r3
 80013ee:	d101      	bne.n	80013f4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80013f0:	2000      	movs	r0, #0
}
 80013f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 80013f4:	1c6b      	adds	r3, r5, #1
 80013f6:	d0f7      	beq.n	80013e8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80013f8:	b995      	cbnz	r5, 8001420 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80013fa:	6823      	ldr	r3, [r4, #0]
 80013fc:	68da      	ldr	r2, [r3, #12]
 80013fe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001402:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001404:	695a      	ldr	r2, [r3, #20]
 8001406:	f022 0201 	bic.w	r2, r2, #1
 800140a:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800140c:	2320      	movs	r3, #32
 800140e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001412:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001416:	2300      	movs	r3, #0
 8001418:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 800141c:	2003      	movs	r0, #3
 800141e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001420:	f7ff f918 	bl	8000654 <HAL_GetTick>
 8001424:	1bc0      	subs	r0, r0, r7
 8001426:	4285      	cmp	r5, r0
 8001428:	d2dd      	bcs.n	80013e6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 800142a:	e7e6      	b.n	80013fa <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

0800142c <HAL_UART_Init>:
{
 800142c:	b510      	push	{r4, lr}
  if(huart == NULL)
 800142e:	4604      	mov	r4, r0
 8001430:	2800      	cmp	r0, #0
 8001432:	d074      	beq.n	800151e <HAL_UART_Init+0xf2>
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8001434:	6981      	ldr	r1, [r0, #24]
 8001436:	6803      	ldr	r3, [r0, #0]
 8001438:	4a3a      	ldr	r2, [pc, #232]	; (8001524 <HAL_UART_Init+0xf8>)
 800143a:	2900      	cmp	r1, #0
 800143c:	d057      	beq.n	80014ee <HAL_UART_Init+0xc2>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800143e:	4293      	cmp	r3, r2
 8001440:	d010      	beq.n	8001464 <HAL_UART_Init+0x38>
 8001442:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 8001446:	4293      	cmp	r3, r2
 8001448:	d00c      	beq.n	8001464 <HAL_UART_Init+0x38>
 800144a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800144e:	4293      	cmp	r3, r2
 8001450:	d008      	beq.n	8001464 <HAL_UART_Init+0x38>
 8001452:	f502 424c 	add.w	r2, r2, #52224	; 0xcc00
 8001456:	4293      	cmp	r3, r2
 8001458:	d004      	beq.n	8001464 <HAL_UART_Init+0x38>
 800145a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800145e:	4832      	ldr	r0, [pc, #200]	; (8001528 <HAL_UART_Init+0xfc>)
 8001460:	f000 f9ca 	bl	80017f8 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8001464:	69a3      	ldr	r3, [r4, #24]
 8001466:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800146a:	d004      	beq.n	8001476 <HAL_UART_Init+0x4a>
 800146c:	f240 1101 	movw	r1, #257	; 0x101
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8001470:	482d      	ldr	r0, [pc, #180]	; (8001528 <HAL_UART_Init+0xfc>)
 8001472:	f000 f9c1 	bl	80017f8 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8001476:	68a3      	ldr	r3, [r4, #8]
 8001478:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800147c:	d004      	beq.n	8001488 <HAL_UART_Init+0x5c>
 800147e:	f240 1107 	movw	r1, #263	; 0x107
 8001482:	4829      	ldr	r0, [pc, #164]	; (8001528 <HAL_UART_Init+0xfc>)
 8001484:	f000 f9b8 	bl	80017f8 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8001488:	69e3      	ldr	r3, [r4, #28]
 800148a:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 800148e:	d004      	beq.n	800149a <HAL_UART_Init+0x6e>
 8001490:	f44f 7184 	mov.w	r1, #264	; 0x108
 8001494:	4824      	ldr	r0, [pc, #144]	; (8001528 <HAL_UART_Init+0xfc>)
 8001496:	f000 f9af 	bl	80017f8 <assert_failed>
  if(huart->gState == HAL_UART_STATE_RESET)
 800149a:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800149e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80014a2:	b923      	cbnz	r3, 80014ae <HAL_UART_Init+0x82>
    huart->Lock = HAL_UNLOCKED;
 80014a4:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80014a8:	4620      	mov	r0, r4
 80014aa:	f000 f9ef 	bl	800188c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80014ae:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80014b0:	2324      	movs	r3, #36	; 0x24
 80014b2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80014b6:	68d3      	ldr	r3, [r2, #12]
 80014b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80014bc:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80014be:	4620      	mov	r0, r4
 80014c0:	f7ff fe46 	bl	8001150 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014c4:	6823      	ldr	r3, [r4, #0]
 80014c6:	691a      	ldr	r2, [r3, #16]
 80014c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80014cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80014ce:	695a      	ldr	r2, [r3, #20]
 80014d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80014d4:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80014dc:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014de:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80014e0:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014e2:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80014e4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80014e8:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80014ec:	bd10      	pop	{r4, pc}
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d0c1      	beq.n	8001476 <HAL_UART_Init+0x4a>
 80014f2:	4a0e      	ldr	r2, [pc, #56]	; (800152c <HAL_UART_Init+0x100>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d0be      	beq.n	8001476 <HAL_UART_Init+0x4a>
 80014f8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d0ba      	beq.n	8001476 <HAL_UART_Init+0x4a>
 8001500:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001504:	4293      	cmp	r3, r2
 8001506:	d0b6      	beq.n	8001476 <HAL_UART_Init+0x4a>
 8001508:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800150c:	4293      	cmp	r3, r2
 800150e:	d0b2      	beq.n	8001476 <HAL_UART_Init+0x4a>
 8001510:	f502 4244 	add.w	r2, r2, #50176	; 0xc400
 8001514:	4293      	cmp	r3, r2
 8001516:	d0ae      	beq.n	8001476 <HAL_UART_Init+0x4a>
 8001518:	f240 1105 	movw	r1, #261	; 0x105
 800151c:	e7a8      	b.n	8001470 <HAL_UART_Init+0x44>
    return HAL_ERROR;
 800151e:	2001      	movs	r0, #1
}
 8001520:	bd10      	pop	{r4, pc}
 8001522:	bf00      	nop
 8001524:	40011000 	.word	0x40011000
 8001528:	08002363 	.word	0x08002363
 800152c:	40004400 	.word	0x40004400

08001530 <HAL_UART_Transmit>:
{
 8001530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001534:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 8001536:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800153a:	2b20      	cmp	r3, #32
{
 800153c:	4604      	mov	r4, r0
 800153e:	460d      	mov	r5, r1
 8001540:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 8001542:	d14f      	bne.n	80015e4 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 8001544:	2900      	cmp	r1, #0
 8001546:	d04a      	beq.n	80015de <HAL_UART_Transmit+0xae>
 8001548:	2a00      	cmp	r2, #0
 800154a:	d048      	beq.n	80015de <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 800154c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001550:	2b01      	cmp	r3, #1
 8001552:	d047      	beq.n	80015e4 <HAL_UART_Transmit+0xb4>
 8001554:	2301      	movs	r3, #1
 8001556:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800155a:	2300      	movs	r3, #0
 800155c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800155e:	2321      	movs	r3, #33	; 0x21
 8001560:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001564:	f7ff f876 	bl	8000654 <HAL_GetTick>
    huart->TxXferSize = Size;
 8001568:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 800156c:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800156e:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001572:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001574:	b29b      	uxth	r3, r3
 8001576:	b96b      	cbnz	r3, 8001594 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001578:	463b      	mov	r3, r7
 800157a:	4632      	mov	r2, r6
 800157c:	2140      	movs	r1, #64	; 0x40
 800157e:	4620      	mov	r0, r4
 8001580:	f7ff ff2c 	bl	80013dc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001584:	b9b0      	cbnz	r0, 80015b4 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 8001586:	2320      	movs	r3, #32
 8001588:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 800158c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001594:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001596:	3b01      	subs	r3, #1
 8001598:	b29b      	uxth	r3, r3
 800159a:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800159c:	68a3      	ldr	r3, [r4, #8]
 800159e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015a2:	4632      	mov	r2, r6
 80015a4:	463b      	mov	r3, r7
 80015a6:	f04f 0180 	mov.w	r1, #128	; 0x80
 80015aa:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80015ac:	d10e      	bne.n	80015cc <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015ae:	f7ff ff15 	bl	80013dc <UART_WaitOnFlagUntilTimeout.constprop.3>
 80015b2:	b110      	cbz	r0, 80015ba <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 80015b4:	2003      	movs	r0, #3
 80015b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80015ba:	882b      	ldrh	r3, [r5, #0]
 80015bc:	6822      	ldr	r2, [r4, #0]
 80015be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015c2:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80015c4:	6923      	ldr	r3, [r4, #16]
 80015c6:	b943      	cbnz	r3, 80015da <HAL_UART_Transmit+0xaa>
          pData +=2U;
 80015c8:	3502      	adds	r5, #2
 80015ca:	e7d2      	b.n	8001572 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015cc:	f7ff ff06 	bl	80013dc <UART_WaitOnFlagUntilTimeout.constprop.3>
 80015d0:	2800      	cmp	r0, #0
 80015d2:	d1ef      	bne.n	80015b4 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80015d4:	6823      	ldr	r3, [r4, #0]
 80015d6:	782a      	ldrb	r2, [r5, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	3501      	adds	r5, #1
 80015dc:	e7c9      	b.n	8001572 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80015de:	2001      	movs	r0, #1
 80015e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80015e4:	2002      	movs	r0, #2
}
 80015e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080015ec <write_debug>:

//void write_debug(char *str, uint16_t len) {
//	HAL_UART_Transmit(&huart2, (uint8_t *) str, len, 0xFFFF);
//}

void write_debug(char *str, ...) {
 80015ec:	b40f      	push	{r0, r1, r2, r3}
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b082      	sub	sp, #8
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	f107 0310 	add.w	r3, r7, #16
	char output_str[PRINT_DEBUG_BUFFER_SIZE];
 80015f8:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
void write_debug(char *str, ...) {
 80015fc:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	va_start(args, str);
 8001600:	607b      	str	r3, [r7, #4]
	int len = vsnprintf(output_str, PRINT_DEBUG_BUFFER_SIZE, str, args);
 8001602:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001606:	4668      	mov	r0, sp
 8001608:	f000 fa26 	bl	8001a58 <vsniprintf>
	va_end (args);

	if (len >= PRINT_DEBUG_BUFFER_SIZE) {
		len = PRINT_DEBUG_BUFFER_SIZE - 1;
 800160c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8001610:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001614:	bf28      	it	cs
 8001616:	4610      	movcs	r0, r2
	}

	HAL_UART_Transmit(&huart2, (uint8_t *) output_str, len, 0xFFFF);
 8001618:	b282      	uxth	r2, r0
 800161a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800161e:	4669      	mov	r1, sp
 8001620:	4804      	ldr	r0, [pc, #16]	; (8001634 <write_debug+0x48>)
 8001622:	f7ff ff85 	bl	8001530 <HAL_UART_Transmit>
}
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800162e:	b004      	add	sp, #16
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	2000009c 	.word	0x2000009c

08001638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001638:	b530      	push	{r4, r5, lr}
 800163a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800163c:	4b29      	ldr	r3, [pc, #164]	; (80016e4 <SystemClock_Config+0xac>)
 800163e:	2100      	movs	r1, #0
 8001640:	9100      	str	r1, [sp, #0]
 8001642:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001644:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001648:	641a      	str	r2, [r3, #64]	; 0x40
 800164a:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800164c:	4a26      	ldr	r2, [pc, #152]	; (80016e8 <SystemClock_Config+0xb0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800164e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001656:	9101      	str	r1, [sp, #4]
 8001658:	6813      	ldr	r3, [r2, #0]
 800165a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800165e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	6813      	ldr	r3, [r2, #0]
 8001666:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800166a:	9301      	str	r3, [sp, #4]
 800166c:	9b01      	ldr	r3, [sp, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800166e:	2301      	movs	r3, #1
 8001670:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001672:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001676:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001678:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800167c:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800167e:	2308      	movs	r3, #8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001680:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001682:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001684:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001686:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800168a:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800168c:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 336;
 800168e:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001690:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001692:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001694:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001696:	f7ff fb41 	bl	8000d1c <HAL_RCC_OscConfig>
 800169a:	b100      	cbz	r0, 800169e <SystemClock_Config+0x66>
 800169c:	e7fe      	b.n	800169c <SystemClock_Config+0x64>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800169e:	230f      	movs	r3, #15
 80016a0:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016a2:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016a8:	9006      	str	r0, [sp, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016aa:	4621      	mov	r1, r4
 80016ac:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ae:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016b0:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016b2:	f7ff f9d1 	bl	8000a58 <HAL_RCC_ClockConfig>
 80016b6:	4604      	mov	r4, r0
 80016b8:	b100      	cbz	r0, 80016bc <SystemClock_Config+0x84>
 80016ba:	e7fe      	b.n	80016ba <SystemClock_Config+0x82>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80016bc:	f7ff fac0 	bl	8000c40 <HAL_RCC_GetHCLKFreq>
 80016c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016c4:	fbb0 f0f3 	udiv	r0, r0, r3
 80016c8:	f7ff f82a 	bl	8000720 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80016cc:	4628      	mov	r0, r5
 80016ce:	f7ff f83d 	bl	800074c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80016d2:	4622      	mov	r2, r4
 80016d4:	4621      	mov	r1, r4
 80016d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80016da:	f7fe ffdf 	bl	800069c <HAL_NVIC_SetPriority>
}
 80016de:	b015      	add	sp, #84	; 0x54
 80016e0:	bd30      	pop	{r4, r5, pc}
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800
 80016e8:	40007000 	.word	0x40007000

080016ec <main>:
{
 80016ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ee:	b08b      	sub	sp, #44	; 0x2c
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f0:	2400      	movs	r4, #0
  HAL_Init();
 80016f2:	f7fe ff89 	bl	8000608 <HAL_Init>
  SystemClock_Config();
 80016f6:	f7ff ff9f 	bl	8001638 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fa:	4b38      	ldr	r3, [pc, #224]	; (80017dc <main+0xf0>)
 80016fc:	9401      	str	r4, [sp, #4]
 80016fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001700:	4837      	ldr	r0, [pc, #220]	; (80017e0 <main+0xf4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001702:	f042 0204 	orr.w	r2, r2, #4
 8001706:	631a      	str	r2, [r3, #48]	; 0x30
 8001708:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800170a:	f002 0204 	and.w	r2, r2, #4
 800170e:	9201      	str	r2, [sp, #4]
 8001710:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001712:	9402      	str	r4, [sp, #8]
 8001714:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001716:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800171a:	631a      	str	r2, [r3, #48]	; 0x30
 800171c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800171e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001722:	9202      	str	r2, [sp, #8]
 8001724:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001726:	9403      	str	r4, [sp, #12]
 8001728:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800172a:	f042 0201 	orr.w	r2, r2, #1
 800172e:	631a      	str	r2, [r3, #48]	; 0x30
 8001730:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001732:	f002 0201 	and.w	r2, r2, #1
 8001736:	9203      	str	r2, [sp, #12]
 8001738:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800173a:	9404      	str	r4, [sp, #16]
 800173c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800173e:	f042 0202 	orr.w	r2, r2, #2
 8001742:	631a      	str	r2, [r3, #48]	; 0x30
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800174a:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800174c:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800174e:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001750:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001752:	f7ff f967 	bl	8000a24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001756:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800175a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800175c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800175e:	4b21      	ldr	r3, [pc, #132]	; (80017e4 <main+0xf8>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001760:	4821      	ldr	r0, [pc, #132]	; (80017e8 <main+0xfc>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001762:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001766:	f7ff f80f 	bl	8000788 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800176a:	2320      	movs	r3, #32
 800176c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800176e:	481c      	ldr	r0, [pc, #112]	; (80017e0 <main+0xf4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001772:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001774:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001776:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001778:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800177a:	f7ff f805 	bl	8000788 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 800177e:	481b      	ldr	r0, [pc, #108]	; (80017ec <main+0x100>)
  huart2.Init.BaudRate = 115200;
 8001780:	4a1b      	ldr	r2, [pc, #108]	; (80017f0 <main+0x104>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001782:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8001784:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001788:	e880 000c 	stmia.w	r0, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 800178c:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 800178e:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001790:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001792:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001794:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001796:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001798:	f7ff fe48 	bl	800142c <HAL_UART_Init>
 800179c:	b9b0      	cbnz	r0, 80017cc <main+0xe0>
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0) {
 800179e:	4e12      	ldr	r6, [pc, #72]	; (80017e8 <main+0xfc>)
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80017a0:	4d0f      	ldr	r5, [pc, #60]	; (80017e0 <main+0xf4>)
			  write_debug("Ahoj %d!\n", 42);
 80017a2:	4f14      	ldr	r7, [pc, #80]	; (80017f4 <main+0x108>)
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017a4:	4604      	mov	r4, r0
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0) {
 80017a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017aa:	4630      	mov	r0, r6
 80017ac:	f7ff f928 	bl	8000a00 <HAL_GPIO_ReadPin>
 80017b0:	b968      	cbnz	r0, 80017ce <main+0xe2>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80017b2:	2201      	movs	r2, #1
 80017b4:	2120      	movs	r1, #32
 80017b6:	4628      	mov	r0, r5
 80017b8:	f7ff f934 	bl	8000a24 <HAL_GPIO_WritePin>
		  if (!written) {
 80017bc:	2c00      	cmp	r4, #0
 80017be:	d1f2      	bne.n	80017a6 <main+0xba>
			  write_debug("Ahoj %d!\n", 42);
 80017c0:	212a      	movs	r1, #42	; 0x2a
 80017c2:	4638      	mov	r0, r7
 80017c4:	f7ff ff12 	bl	80015ec <write_debug>
			  written = 1;
 80017c8:	2401      	movs	r4, #1
 80017ca:	e7ec      	b.n	80017a6 <main+0xba>
 80017cc:	e7fe      	b.n	80017cc <main+0xe0>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80017ce:	2200      	movs	r2, #0
 80017d0:	2120      	movs	r1, #32
 80017d2:	4628      	mov	r0, r5
 80017d4:	f7ff f926 	bl	8000a24 <HAL_GPIO_WritePin>
		  written = 0;
 80017d8:	2400      	movs	r4, #0
 80017da:	e7e4      	b.n	80017a6 <main+0xba>
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40020000 	.word	0x40020000
 80017e4:	10210000 	.word	0x10210000
 80017e8:	40020800 	.word	0x40020800
 80017ec:	2000009c 	.word	0x2000009c
 80017f0:	40004400 	.word	0x40004400
 80017f4:	0800239c 	.word	0x0800239c

080017f8 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t* file, uint32_t line)
{ 
 80017f8:	4770      	bx	lr
	...

080017fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017fc:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fe:	4b22      	ldr	r3, [pc, #136]	; (8001888 <HAL_MspInit+0x8c>)
 8001800:	2400      	movs	r4, #0
 8001802:	9400      	str	r4, [sp, #0]
 8001804:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001806:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800180a:	645a      	str	r2, [r3, #68]	; 0x44
 800180c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800180e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001812:	9200      	str	r2, [sp, #0]
 8001814:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001816:	9401      	str	r4, [sp, #4]
 8001818:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800181a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800181e:	641a      	str	r2, [r3, #64]	; 0x40
 8001820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001822:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001826:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001828:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 800182a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800182c:	f7fe ff18 	bl	8000660 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001830:	4622      	mov	r2, r4
 8001832:	4621      	mov	r1, r4
 8001834:	f06f 000b 	mvn.w	r0, #11
 8001838:	f7fe ff30 	bl	800069c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800183c:	4622      	mov	r2, r4
 800183e:	4621      	mov	r1, r4
 8001840:	f06f 000a 	mvn.w	r0, #10
 8001844:	f7fe ff2a 	bl	800069c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001848:	4622      	mov	r2, r4
 800184a:	4621      	mov	r1, r4
 800184c:	f06f 0009 	mvn.w	r0, #9
 8001850:	f7fe ff24 	bl	800069c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001854:	4622      	mov	r2, r4
 8001856:	4621      	mov	r1, r4
 8001858:	f06f 0004 	mvn.w	r0, #4
 800185c:	f7fe ff1e 	bl	800069c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001860:	4622      	mov	r2, r4
 8001862:	4621      	mov	r1, r4
 8001864:	f06f 0003 	mvn.w	r0, #3
 8001868:	f7fe ff18 	bl	800069c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800186c:	4622      	mov	r2, r4
 800186e:	4621      	mov	r1, r4
 8001870:	f06f 0001 	mvn.w	r0, #1
 8001874:	f7fe ff12 	bl	800069c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001878:	4622      	mov	r2, r4
 800187a:	4621      	mov	r1, r4
 800187c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001880:	f7fe ff0c 	bl	800069c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001884:	b002      	add	sp, #8
 8001886:	bd10      	pop	{r4, pc}
 8001888:	40023800 	.word	0x40023800

0800188c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800188c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800188e:	6802      	ldr	r2, [r0, #0]
 8001890:	4b0f      	ldr	r3, [pc, #60]	; (80018d0 <HAL_UART_MspInit+0x44>)
 8001892:	429a      	cmp	r2, r3
 8001894:	d119      	bne.n	80018ca <HAL_UART_MspInit+0x3e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	9300      	str	r3, [sp, #0]
 800189a:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <HAL_UART_MspInit+0x48>)
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189c:	480e      	ldr	r0, [pc, #56]	; (80018d8 <HAL_UART_MspInit+0x4c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800189e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018a0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80018a4:	641a      	str	r2, [r3, #64]	; 0x40
 80018a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018b0:	230c      	movs	r3, #12
 80018b2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b4:	2302      	movs	r3, #2
 80018b6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018b8:	2301      	movs	r3, #1
 80018ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018bc:	2303      	movs	r3, #3
 80018be:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c0:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018c2:	2307      	movs	r3, #7
 80018c4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c6:	f7fe ff5f 	bl	8000788 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018ca:	b007      	add	sp, #28
 80018cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80018d0:	40004400 	.word	0x40004400
 80018d4:	40023800 	.word	0x40023800
 80018d8:	40020000 	.word	0x40020000

080018dc <NMI_Handler>:
 80018dc:	4770      	bx	lr

080018de <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80018de:	e7fe      	b.n	80018de <HardFault_Handler>

080018e0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80018e0:	e7fe      	b.n	80018e0 <MemManage_Handler>

080018e2 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80018e2:	e7fe      	b.n	80018e2 <BusFault_Handler>

080018e4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80018e4:	e7fe      	b.n	80018e4 <UsageFault_Handler>

080018e6 <SVC_Handler>:
 80018e6:	4770      	bx	lr

080018e8 <DebugMon_Handler>:
 80018e8:	4770      	bx	lr

080018ea <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80018ea:	4770      	bx	lr

080018ec <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80018ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ee:	f7fe fea5 	bl	800063c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80018f6:	f7fe bf42 	b.w	800077e <HAL_SYSTICK_IRQHandler>
	...

080018fc <_sbrk>:
{
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 80018fc:	4b04      	ldr	r3, [pc, #16]	; (8001910 <_sbrk+0x14>)
 80018fe:	6819      	ldr	r1, [r3, #0]
{
 8001900:	4602      	mov	r2, r0
	if (heap_end == 0) {
 8001902:	b909      	cbnz	r1, 8001908 <_sbrk+0xc>
		heap_end = & end;
 8001904:	4903      	ldr	r1, [pc, #12]	; (8001914 <_sbrk+0x18>)
 8001906:	6019      	str	r1, [r3, #0]
	}

	prev_heap_end = heap_end;
 8001908:	6818      	ldr	r0, [r3, #0]
	heap_end += incr;
 800190a:	4402      	add	r2, r0
 800190c:	601a      	str	r2, [r3, #0]

	return (void *) prev_heap_end;
}
 800190e:	4770      	bx	lr
 8001910:	2000008c 	.word	0x2000008c
 8001914:	200000e0 	.word	0x200000e0

08001918 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001918:	490f      	ldr	r1, [pc, #60]	; (8001958 <SystemInit+0x40>)
 800191a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800191e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001922:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001926:	4b0d      	ldr	r3, [pc, #52]	; (800195c <SystemInit+0x44>)
 8001928:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800192a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 800192c:	f042 0201 	orr.w	r2, r2, #1
 8001930:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001932:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800193a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800193e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001940:	4a07      	ldr	r2, [pc, #28]	; (8001960 <SystemInit+0x48>)
 8001942:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800194a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800194c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800194e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001952:	608b      	str	r3, [r1, #8]
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000ed00 	.word	0xe000ed00
 800195c:	40023800 	.word	0x40023800
 8001960:	24003010 	.word	0x24003010

08001964 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001964:	f8df d034 	ldr.w	sp, [pc, #52]	; 800199c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001968:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800196a:	e003      	b.n	8001974 <LoopCopyDataInit>

0800196c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800196c:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800196e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001970:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001972:	3104      	adds	r1, #4

08001974 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001974:	480b      	ldr	r0, [pc, #44]	; (80019a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001976:	4b0c      	ldr	r3, [pc, #48]	; (80019a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001978:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800197a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800197c:	d3f6      	bcc.n	800196c <CopyDataInit>
  ldr  r2, =_sbss
 800197e:	4a0b      	ldr	r2, [pc, #44]	; (80019ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001980:	e002      	b.n	8001988 <LoopFillZerobss>

08001982 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001982:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001984:	f842 3b04 	str.w	r3, [r2], #4

08001988 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001988:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800198a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800198c:	d3f9      	bcc.n	8001982 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800198e:	f7ff ffc3 	bl	8001918 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001992:	f000 f811 	bl	80019b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001996:	f7ff fea9 	bl	80016ec <main>
  bx  lr    
 800199a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800199c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80019a0:	08002404 	.word	0x08002404
  ldr  r0, =_sdata
 80019a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80019a8:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80019ac:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80019b0:	200000e0 	.word	0x200000e0

080019b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019b4:	e7fe      	b.n	80019b4 <ADC_IRQHandler>
	...

080019b8 <__libc_init_array>:
 80019b8:	b570      	push	{r4, r5, r6, lr}
 80019ba:	4e0d      	ldr	r6, [pc, #52]	; (80019f0 <__libc_init_array+0x38>)
 80019bc:	4c0d      	ldr	r4, [pc, #52]	; (80019f4 <__libc_init_array+0x3c>)
 80019be:	1ba4      	subs	r4, r4, r6
 80019c0:	10a4      	asrs	r4, r4, #2
 80019c2:	2500      	movs	r5, #0
 80019c4:	42a5      	cmp	r5, r4
 80019c6:	d109      	bne.n	80019dc <__libc_init_array+0x24>
 80019c8:	4e0b      	ldr	r6, [pc, #44]	; (80019f8 <__libc_init_array+0x40>)
 80019ca:	4c0c      	ldr	r4, [pc, #48]	; (80019fc <__libc_init_array+0x44>)
 80019cc:	f000 fc4a 	bl	8002264 <_init>
 80019d0:	1ba4      	subs	r4, r4, r6
 80019d2:	10a4      	asrs	r4, r4, #2
 80019d4:	2500      	movs	r5, #0
 80019d6:	42a5      	cmp	r5, r4
 80019d8:	d105      	bne.n	80019e6 <__libc_init_array+0x2e>
 80019da:	bd70      	pop	{r4, r5, r6, pc}
 80019dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019e0:	4798      	blx	r3
 80019e2:	3501      	adds	r5, #1
 80019e4:	e7ee      	b.n	80019c4 <__libc_init_array+0xc>
 80019e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019ea:	4798      	blx	r3
 80019ec:	3501      	adds	r5, #1
 80019ee:	e7f2      	b.n	80019d6 <__libc_init_array+0x1e>
 80019f0:	080023fc 	.word	0x080023fc
 80019f4:	080023fc 	.word	0x080023fc
 80019f8:	080023fc 	.word	0x080023fc
 80019fc:	08002400 	.word	0x08002400

08001a00 <_vsniprintf_r>:
 8001a00:	b530      	push	{r4, r5, lr}
 8001a02:	1e14      	subs	r4, r2, #0
 8001a04:	4605      	mov	r5, r0
 8001a06:	b09b      	sub	sp, #108	; 0x6c
 8001a08:	4618      	mov	r0, r3
 8001a0a:	da05      	bge.n	8001a18 <_vsniprintf_r+0x18>
 8001a0c:	238b      	movs	r3, #139	; 0x8b
 8001a0e:	602b      	str	r3, [r5, #0]
 8001a10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a14:	b01b      	add	sp, #108	; 0x6c
 8001a16:	bd30      	pop	{r4, r5, pc}
 8001a18:	f44f 7302 	mov.w	r3, #520	; 0x208
 8001a1c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8001a20:	bf14      	ite	ne
 8001a22:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8001a26:	4623      	moveq	r3, r4
 8001a28:	9302      	str	r3, [sp, #8]
 8001a2a:	9305      	str	r3, [sp, #20]
 8001a2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a30:	9100      	str	r1, [sp, #0]
 8001a32:	9104      	str	r1, [sp, #16]
 8001a34:	f8ad 300e 	strh.w	r3, [sp, #14]
 8001a38:	4602      	mov	r2, r0
 8001a3a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8001a3c:	4669      	mov	r1, sp
 8001a3e:	4628      	mov	r0, r5
 8001a40:	f000 f920 	bl	8001c84 <_svfiprintf_r>
 8001a44:	1c43      	adds	r3, r0, #1
 8001a46:	bfbc      	itt	lt
 8001a48:	238b      	movlt	r3, #139	; 0x8b
 8001a4a:	602b      	strlt	r3, [r5, #0]
 8001a4c:	2c00      	cmp	r4, #0
 8001a4e:	d0e1      	beq.n	8001a14 <_vsniprintf_r+0x14>
 8001a50:	9b00      	ldr	r3, [sp, #0]
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]
 8001a56:	e7dd      	b.n	8001a14 <_vsniprintf_r+0x14>

08001a58 <vsniprintf>:
 8001a58:	b507      	push	{r0, r1, r2, lr}
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	460a      	mov	r2, r1
 8001a60:	4601      	mov	r1, r0
 8001a62:	4803      	ldr	r0, [pc, #12]	; (8001a70 <vsniprintf+0x18>)
 8001a64:	6800      	ldr	r0, [r0, #0]
 8001a66:	f7ff ffcb 	bl	8001a00 <_vsniprintf_r>
 8001a6a:	b003      	add	sp, #12
 8001a6c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a70:	2000000c 	.word	0x2000000c

08001a74 <_free_r>:
 8001a74:	b538      	push	{r3, r4, r5, lr}
 8001a76:	4605      	mov	r5, r0
 8001a78:	2900      	cmp	r1, #0
 8001a7a:	d045      	beq.n	8001b08 <_free_r+0x94>
 8001a7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a80:	1f0c      	subs	r4, r1, #4
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	bfb8      	it	lt
 8001a86:	18e4      	addlt	r4, r4, r3
 8001a88:	f000 fbbb 	bl	8002202 <__malloc_lock>
 8001a8c:	4a1f      	ldr	r2, [pc, #124]	; (8001b0c <_free_r+0x98>)
 8001a8e:	6813      	ldr	r3, [r2, #0]
 8001a90:	4610      	mov	r0, r2
 8001a92:	b933      	cbnz	r3, 8001aa2 <_free_r+0x2e>
 8001a94:	6063      	str	r3, [r4, #4]
 8001a96:	6014      	str	r4, [r2, #0]
 8001a98:	4628      	mov	r0, r5
 8001a9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001a9e:	f000 bbb1 	b.w	8002204 <__malloc_unlock>
 8001aa2:	42a3      	cmp	r3, r4
 8001aa4:	d90c      	bls.n	8001ac0 <_free_r+0x4c>
 8001aa6:	6821      	ldr	r1, [r4, #0]
 8001aa8:	1862      	adds	r2, r4, r1
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	bf04      	itt	eq
 8001aae:	681a      	ldreq	r2, [r3, #0]
 8001ab0:	685b      	ldreq	r3, [r3, #4]
 8001ab2:	6063      	str	r3, [r4, #4]
 8001ab4:	bf04      	itt	eq
 8001ab6:	1852      	addeq	r2, r2, r1
 8001ab8:	6022      	streq	r2, [r4, #0]
 8001aba:	6004      	str	r4, [r0, #0]
 8001abc:	e7ec      	b.n	8001a98 <_free_r+0x24>
 8001abe:	4613      	mov	r3, r2
 8001ac0:	685a      	ldr	r2, [r3, #4]
 8001ac2:	b10a      	cbz	r2, 8001ac8 <_free_r+0x54>
 8001ac4:	42a2      	cmp	r2, r4
 8001ac6:	d9fa      	bls.n	8001abe <_free_r+0x4a>
 8001ac8:	6819      	ldr	r1, [r3, #0]
 8001aca:	1858      	adds	r0, r3, r1
 8001acc:	42a0      	cmp	r0, r4
 8001ace:	d10b      	bne.n	8001ae8 <_free_r+0x74>
 8001ad0:	6820      	ldr	r0, [r4, #0]
 8001ad2:	4401      	add	r1, r0
 8001ad4:	1858      	adds	r0, r3, r1
 8001ad6:	4282      	cmp	r2, r0
 8001ad8:	6019      	str	r1, [r3, #0]
 8001ada:	d1dd      	bne.n	8001a98 <_free_r+0x24>
 8001adc:	6810      	ldr	r0, [r2, #0]
 8001ade:	6852      	ldr	r2, [r2, #4]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	4401      	add	r1, r0
 8001ae4:	6019      	str	r1, [r3, #0]
 8001ae6:	e7d7      	b.n	8001a98 <_free_r+0x24>
 8001ae8:	d902      	bls.n	8001af0 <_free_r+0x7c>
 8001aea:	230c      	movs	r3, #12
 8001aec:	602b      	str	r3, [r5, #0]
 8001aee:	e7d3      	b.n	8001a98 <_free_r+0x24>
 8001af0:	6820      	ldr	r0, [r4, #0]
 8001af2:	1821      	adds	r1, r4, r0
 8001af4:	428a      	cmp	r2, r1
 8001af6:	bf04      	itt	eq
 8001af8:	6811      	ldreq	r1, [r2, #0]
 8001afa:	6852      	ldreq	r2, [r2, #4]
 8001afc:	6062      	str	r2, [r4, #4]
 8001afe:	bf04      	itt	eq
 8001b00:	1809      	addeq	r1, r1, r0
 8001b02:	6021      	streq	r1, [r4, #0]
 8001b04:	605c      	str	r4, [r3, #4]
 8001b06:	e7c7      	b.n	8001a98 <_free_r+0x24>
 8001b08:	bd38      	pop	{r3, r4, r5, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000090 	.word	0x20000090

08001b10 <_malloc_r>:
 8001b10:	b570      	push	{r4, r5, r6, lr}
 8001b12:	1ccd      	adds	r5, r1, #3
 8001b14:	f025 0503 	bic.w	r5, r5, #3
 8001b18:	3508      	adds	r5, #8
 8001b1a:	2d0c      	cmp	r5, #12
 8001b1c:	bf38      	it	cc
 8001b1e:	250c      	movcc	r5, #12
 8001b20:	2d00      	cmp	r5, #0
 8001b22:	4606      	mov	r6, r0
 8001b24:	db01      	blt.n	8001b2a <_malloc_r+0x1a>
 8001b26:	42a9      	cmp	r1, r5
 8001b28:	d903      	bls.n	8001b32 <_malloc_r+0x22>
 8001b2a:	230c      	movs	r3, #12
 8001b2c:	6033      	str	r3, [r6, #0]
 8001b2e:	2000      	movs	r0, #0
 8001b30:	bd70      	pop	{r4, r5, r6, pc}
 8001b32:	f000 fb66 	bl	8002202 <__malloc_lock>
 8001b36:	4a23      	ldr	r2, [pc, #140]	; (8001bc4 <_malloc_r+0xb4>)
 8001b38:	6814      	ldr	r4, [r2, #0]
 8001b3a:	4621      	mov	r1, r4
 8001b3c:	b991      	cbnz	r1, 8001b64 <_malloc_r+0x54>
 8001b3e:	4c22      	ldr	r4, [pc, #136]	; (8001bc8 <_malloc_r+0xb8>)
 8001b40:	6823      	ldr	r3, [r4, #0]
 8001b42:	b91b      	cbnz	r3, 8001b4c <_malloc_r+0x3c>
 8001b44:	4630      	mov	r0, r6
 8001b46:	f000 fb27 	bl	8002198 <_sbrk_r>
 8001b4a:	6020      	str	r0, [r4, #0]
 8001b4c:	4629      	mov	r1, r5
 8001b4e:	4630      	mov	r0, r6
 8001b50:	f000 fb22 	bl	8002198 <_sbrk_r>
 8001b54:	1c43      	adds	r3, r0, #1
 8001b56:	d126      	bne.n	8001ba6 <_malloc_r+0x96>
 8001b58:	230c      	movs	r3, #12
 8001b5a:	6033      	str	r3, [r6, #0]
 8001b5c:	4630      	mov	r0, r6
 8001b5e:	f000 fb51 	bl	8002204 <__malloc_unlock>
 8001b62:	e7e4      	b.n	8001b2e <_malloc_r+0x1e>
 8001b64:	680b      	ldr	r3, [r1, #0]
 8001b66:	1b5b      	subs	r3, r3, r5
 8001b68:	d41a      	bmi.n	8001ba0 <_malloc_r+0x90>
 8001b6a:	2b0b      	cmp	r3, #11
 8001b6c:	d90f      	bls.n	8001b8e <_malloc_r+0x7e>
 8001b6e:	600b      	str	r3, [r1, #0]
 8001b70:	50cd      	str	r5, [r1, r3]
 8001b72:	18cc      	adds	r4, r1, r3
 8001b74:	4630      	mov	r0, r6
 8001b76:	f000 fb45 	bl	8002204 <__malloc_unlock>
 8001b7a:	f104 000b 	add.w	r0, r4, #11
 8001b7e:	1d23      	adds	r3, r4, #4
 8001b80:	f020 0007 	bic.w	r0, r0, #7
 8001b84:	1ac3      	subs	r3, r0, r3
 8001b86:	d01b      	beq.n	8001bc0 <_malloc_r+0xb0>
 8001b88:	425a      	negs	r2, r3
 8001b8a:	50e2      	str	r2, [r4, r3]
 8001b8c:	bd70      	pop	{r4, r5, r6, pc}
 8001b8e:	428c      	cmp	r4, r1
 8001b90:	bf0d      	iteet	eq
 8001b92:	6863      	ldreq	r3, [r4, #4]
 8001b94:	684b      	ldrne	r3, [r1, #4]
 8001b96:	6063      	strne	r3, [r4, #4]
 8001b98:	6013      	streq	r3, [r2, #0]
 8001b9a:	bf18      	it	ne
 8001b9c:	460c      	movne	r4, r1
 8001b9e:	e7e9      	b.n	8001b74 <_malloc_r+0x64>
 8001ba0:	460c      	mov	r4, r1
 8001ba2:	6849      	ldr	r1, [r1, #4]
 8001ba4:	e7ca      	b.n	8001b3c <_malloc_r+0x2c>
 8001ba6:	1cc4      	adds	r4, r0, #3
 8001ba8:	f024 0403 	bic.w	r4, r4, #3
 8001bac:	42a0      	cmp	r0, r4
 8001bae:	d005      	beq.n	8001bbc <_malloc_r+0xac>
 8001bb0:	1a21      	subs	r1, r4, r0
 8001bb2:	4630      	mov	r0, r6
 8001bb4:	f000 faf0 	bl	8002198 <_sbrk_r>
 8001bb8:	3001      	adds	r0, #1
 8001bba:	d0cd      	beq.n	8001b58 <_malloc_r+0x48>
 8001bbc:	6025      	str	r5, [r4, #0]
 8001bbe:	e7d9      	b.n	8001b74 <_malloc_r+0x64>
 8001bc0:	bd70      	pop	{r4, r5, r6, pc}
 8001bc2:	bf00      	nop
 8001bc4:	20000090 	.word	0x20000090
 8001bc8:	20000094 	.word	0x20000094

08001bcc <__ssputs_r>:
 8001bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001bd0:	688e      	ldr	r6, [r1, #8]
 8001bd2:	429e      	cmp	r6, r3
 8001bd4:	4682      	mov	sl, r0
 8001bd6:	460c      	mov	r4, r1
 8001bd8:	4691      	mov	r9, r2
 8001bda:	4698      	mov	r8, r3
 8001bdc:	d835      	bhi.n	8001c4a <__ssputs_r+0x7e>
 8001bde:	898a      	ldrh	r2, [r1, #12]
 8001be0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001be4:	d031      	beq.n	8001c4a <__ssputs_r+0x7e>
 8001be6:	6825      	ldr	r5, [r4, #0]
 8001be8:	6909      	ldr	r1, [r1, #16]
 8001bea:	1a6f      	subs	r7, r5, r1
 8001bec:	6965      	ldr	r5, [r4, #20]
 8001bee:	2302      	movs	r3, #2
 8001bf0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001bf4:	fb95 f5f3 	sdiv	r5, r5, r3
 8001bf8:	f108 0301 	add.w	r3, r8, #1
 8001bfc:	443b      	add	r3, r7
 8001bfe:	429d      	cmp	r5, r3
 8001c00:	bf38      	it	cc
 8001c02:	461d      	movcc	r5, r3
 8001c04:	0553      	lsls	r3, r2, #21
 8001c06:	d531      	bpl.n	8001c6c <__ssputs_r+0xa0>
 8001c08:	4629      	mov	r1, r5
 8001c0a:	f7ff ff81 	bl	8001b10 <_malloc_r>
 8001c0e:	4606      	mov	r6, r0
 8001c10:	b950      	cbnz	r0, 8001c28 <__ssputs_r+0x5c>
 8001c12:	230c      	movs	r3, #12
 8001c14:	f8ca 3000 	str.w	r3, [sl]
 8001c18:	89a3      	ldrh	r3, [r4, #12]
 8001c1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c1e:	81a3      	strh	r3, [r4, #12]
 8001c20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c28:	463a      	mov	r2, r7
 8001c2a:	6921      	ldr	r1, [r4, #16]
 8001c2c:	f000 fac4 	bl	80021b8 <memcpy>
 8001c30:	89a3      	ldrh	r3, [r4, #12]
 8001c32:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001c36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c3a:	81a3      	strh	r3, [r4, #12]
 8001c3c:	6126      	str	r6, [r4, #16]
 8001c3e:	6165      	str	r5, [r4, #20]
 8001c40:	443e      	add	r6, r7
 8001c42:	1bed      	subs	r5, r5, r7
 8001c44:	6026      	str	r6, [r4, #0]
 8001c46:	60a5      	str	r5, [r4, #8]
 8001c48:	4646      	mov	r6, r8
 8001c4a:	4546      	cmp	r6, r8
 8001c4c:	bf28      	it	cs
 8001c4e:	4646      	movcs	r6, r8
 8001c50:	4632      	mov	r2, r6
 8001c52:	4649      	mov	r1, r9
 8001c54:	6820      	ldr	r0, [r4, #0]
 8001c56:	f000 faba 	bl	80021ce <memmove>
 8001c5a:	68a3      	ldr	r3, [r4, #8]
 8001c5c:	1b9b      	subs	r3, r3, r6
 8001c5e:	60a3      	str	r3, [r4, #8]
 8001c60:	6823      	ldr	r3, [r4, #0]
 8001c62:	441e      	add	r6, r3
 8001c64:	6026      	str	r6, [r4, #0]
 8001c66:	2000      	movs	r0, #0
 8001c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c6c:	462a      	mov	r2, r5
 8001c6e:	f000 faca 	bl	8002206 <_realloc_r>
 8001c72:	4606      	mov	r6, r0
 8001c74:	2800      	cmp	r0, #0
 8001c76:	d1e1      	bne.n	8001c3c <__ssputs_r+0x70>
 8001c78:	6921      	ldr	r1, [r4, #16]
 8001c7a:	4650      	mov	r0, sl
 8001c7c:	f7ff fefa 	bl	8001a74 <_free_r>
 8001c80:	e7c7      	b.n	8001c12 <__ssputs_r+0x46>
	...

08001c84 <_svfiprintf_r>:
 8001c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c88:	b09d      	sub	sp, #116	; 0x74
 8001c8a:	4680      	mov	r8, r0
 8001c8c:	9303      	str	r3, [sp, #12]
 8001c8e:	898b      	ldrh	r3, [r1, #12]
 8001c90:	061c      	lsls	r4, r3, #24
 8001c92:	460d      	mov	r5, r1
 8001c94:	4616      	mov	r6, r2
 8001c96:	d50f      	bpl.n	8001cb8 <_svfiprintf_r+0x34>
 8001c98:	690b      	ldr	r3, [r1, #16]
 8001c9a:	b96b      	cbnz	r3, 8001cb8 <_svfiprintf_r+0x34>
 8001c9c:	2140      	movs	r1, #64	; 0x40
 8001c9e:	f7ff ff37 	bl	8001b10 <_malloc_r>
 8001ca2:	6028      	str	r0, [r5, #0]
 8001ca4:	6128      	str	r0, [r5, #16]
 8001ca6:	b928      	cbnz	r0, 8001cb4 <_svfiprintf_r+0x30>
 8001ca8:	230c      	movs	r3, #12
 8001caa:	f8c8 3000 	str.w	r3, [r8]
 8001cae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001cb2:	e0c5      	b.n	8001e40 <_svfiprintf_r+0x1bc>
 8001cb4:	2340      	movs	r3, #64	; 0x40
 8001cb6:	616b      	str	r3, [r5, #20]
 8001cb8:	2300      	movs	r3, #0
 8001cba:	9309      	str	r3, [sp, #36]	; 0x24
 8001cbc:	2320      	movs	r3, #32
 8001cbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001cc2:	2330      	movs	r3, #48	; 0x30
 8001cc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001cc8:	f04f 0b01 	mov.w	fp, #1
 8001ccc:	4637      	mov	r7, r6
 8001cce:	463c      	mov	r4, r7
 8001cd0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d13c      	bne.n	8001d52 <_svfiprintf_r+0xce>
 8001cd8:	ebb7 0a06 	subs.w	sl, r7, r6
 8001cdc:	d00b      	beq.n	8001cf6 <_svfiprintf_r+0x72>
 8001cde:	4653      	mov	r3, sl
 8001ce0:	4632      	mov	r2, r6
 8001ce2:	4629      	mov	r1, r5
 8001ce4:	4640      	mov	r0, r8
 8001ce6:	f7ff ff71 	bl	8001bcc <__ssputs_r>
 8001cea:	3001      	adds	r0, #1
 8001cec:	f000 80a3 	beq.w	8001e36 <_svfiprintf_r+0x1b2>
 8001cf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001cf2:	4453      	add	r3, sl
 8001cf4:	9309      	str	r3, [sp, #36]	; 0x24
 8001cf6:	783b      	ldrb	r3, [r7, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	f000 809c 	beq.w	8001e36 <_svfiprintf_r+0x1b2>
 8001cfe:	2300      	movs	r3, #0
 8001d00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d04:	9304      	str	r3, [sp, #16]
 8001d06:	9307      	str	r3, [sp, #28]
 8001d08:	9205      	str	r2, [sp, #20]
 8001d0a:	9306      	str	r3, [sp, #24]
 8001d0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001d10:	931a      	str	r3, [sp, #104]	; 0x68
 8001d12:	2205      	movs	r2, #5
 8001d14:	7821      	ldrb	r1, [r4, #0]
 8001d16:	4850      	ldr	r0, [pc, #320]	; (8001e58 <_svfiprintf_r+0x1d4>)
 8001d18:	f7fe fa7a 	bl	8000210 <memchr>
 8001d1c:	1c67      	adds	r7, r4, #1
 8001d1e:	9b04      	ldr	r3, [sp, #16]
 8001d20:	b9d8      	cbnz	r0, 8001d5a <_svfiprintf_r+0xd6>
 8001d22:	06d9      	lsls	r1, r3, #27
 8001d24:	bf44      	itt	mi
 8001d26:	2220      	movmi	r2, #32
 8001d28:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001d2c:	071a      	lsls	r2, r3, #28
 8001d2e:	bf44      	itt	mi
 8001d30:	222b      	movmi	r2, #43	; 0x2b
 8001d32:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001d36:	7822      	ldrb	r2, [r4, #0]
 8001d38:	2a2a      	cmp	r2, #42	; 0x2a
 8001d3a:	d016      	beq.n	8001d6a <_svfiprintf_r+0xe6>
 8001d3c:	9a07      	ldr	r2, [sp, #28]
 8001d3e:	2100      	movs	r1, #0
 8001d40:	200a      	movs	r0, #10
 8001d42:	4627      	mov	r7, r4
 8001d44:	3401      	adds	r4, #1
 8001d46:	783b      	ldrb	r3, [r7, #0]
 8001d48:	3b30      	subs	r3, #48	; 0x30
 8001d4a:	2b09      	cmp	r3, #9
 8001d4c:	d951      	bls.n	8001df2 <_svfiprintf_r+0x16e>
 8001d4e:	b1c9      	cbz	r1, 8001d84 <_svfiprintf_r+0x100>
 8001d50:	e011      	b.n	8001d76 <_svfiprintf_r+0xf2>
 8001d52:	2b25      	cmp	r3, #37	; 0x25
 8001d54:	d0c0      	beq.n	8001cd8 <_svfiprintf_r+0x54>
 8001d56:	4627      	mov	r7, r4
 8001d58:	e7b9      	b.n	8001cce <_svfiprintf_r+0x4a>
 8001d5a:	4a3f      	ldr	r2, [pc, #252]	; (8001e58 <_svfiprintf_r+0x1d4>)
 8001d5c:	1a80      	subs	r0, r0, r2
 8001d5e:	fa0b f000 	lsl.w	r0, fp, r0
 8001d62:	4318      	orrs	r0, r3
 8001d64:	9004      	str	r0, [sp, #16]
 8001d66:	463c      	mov	r4, r7
 8001d68:	e7d3      	b.n	8001d12 <_svfiprintf_r+0x8e>
 8001d6a:	9a03      	ldr	r2, [sp, #12]
 8001d6c:	1d11      	adds	r1, r2, #4
 8001d6e:	6812      	ldr	r2, [r2, #0]
 8001d70:	9103      	str	r1, [sp, #12]
 8001d72:	2a00      	cmp	r2, #0
 8001d74:	db01      	blt.n	8001d7a <_svfiprintf_r+0xf6>
 8001d76:	9207      	str	r2, [sp, #28]
 8001d78:	e004      	b.n	8001d84 <_svfiprintf_r+0x100>
 8001d7a:	4252      	negs	r2, r2
 8001d7c:	f043 0302 	orr.w	r3, r3, #2
 8001d80:	9207      	str	r2, [sp, #28]
 8001d82:	9304      	str	r3, [sp, #16]
 8001d84:	783b      	ldrb	r3, [r7, #0]
 8001d86:	2b2e      	cmp	r3, #46	; 0x2e
 8001d88:	d10e      	bne.n	8001da8 <_svfiprintf_r+0x124>
 8001d8a:	787b      	ldrb	r3, [r7, #1]
 8001d8c:	2b2a      	cmp	r3, #42	; 0x2a
 8001d8e:	f107 0101 	add.w	r1, r7, #1
 8001d92:	d132      	bne.n	8001dfa <_svfiprintf_r+0x176>
 8001d94:	9b03      	ldr	r3, [sp, #12]
 8001d96:	1d1a      	adds	r2, r3, #4
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	9203      	str	r2, [sp, #12]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	bfb8      	it	lt
 8001da0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8001da4:	3702      	adds	r7, #2
 8001da6:	9305      	str	r3, [sp, #20]
 8001da8:	4c2c      	ldr	r4, [pc, #176]	; (8001e5c <_svfiprintf_r+0x1d8>)
 8001daa:	7839      	ldrb	r1, [r7, #0]
 8001dac:	2203      	movs	r2, #3
 8001dae:	4620      	mov	r0, r4
 8001db0:	f7fe fa2e 	bl	8000210 <memchr>
 8001db4:	b138      	cbz	r0, 8001dc6 <_svfiprintf_r+0x142>
 8001db6:	2340      	movs	r3, #64	; 0x40
 8001db8:	1b00      	subs	r0, r0, r4
 8001dba:	fa03 f000 	lsl.w	r0, r3, r0
 8001dbe:	9b04      	ldr	r3, [sp, #16]
 8001dc0:	4303      	orrs	r3, r0
 8001dc2:	9304      	str	r3, [sp, #16]
 8001dc4:	3701      	adds	r7, #1
 8001dc6:	7839      	ldrb	r1, [r7, #0]
 8001dc8:	4825      	ldr	r0, [pc, #148]	; (8001e60 <_svfiprintf_r+0x1dc>)
 8001dca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001dce:	2206      	movs	r2, #6
 8001dd0:	1c7e      	adds	r6, r7, #1
 8001dd2:	f7fe fa1d 	bl	8000210 <memchr>
 8001dd6:	2800      	cmp	r0, #0
 8001dd8:	d035      	beq.n	8001e46 <_svfiprintf_r+0x1c2>
 8001dda:	4b22      	ldr	r3, [pc, #136]	; (8001e64 <_svfiprintf_r+0x1e0>)
 8001ddc:	b9fb      	cbnz	r3, 8001e1e <_svfiprintf_r+0x19a>
 8001dde:	9b03      	ldr	r3, [sp, #12]
 8001de0:	3307      	adds	r3, #7
 8001de2:	f023 0307 	bic.w	r3, r3, #7
 8001de6:	3308      	adds	r3, #8
 8001de8:	9303      	str	r3, [sp, #12]
 8001dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001dec:	444b      	add	r3, r9
 8001dee:	9309      	str	r3, [sp, #36]	; 0x24
 8001df0:	e76c      	b.n	8001ccc <_svfiprintf_r+0x48>
 8001df2:	fb00 3202 	mla	r2, r0, r2, r3
 8001df6:	2101      	movs	r1, #1
 8001df8:	e7a3      	b.n	8001d42 <_svfiprintf_r+0xbe>
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	9305      	str	r3, [sp, #20]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	240a      	movs	r4, #10
 8001e02:	460f      	mov	r7, r1
 8001e04:	3101      	adds	r1, #1
 8001e06:	783a      	ldrb	r2, [r7, #0]
 8001e08:	3a30      	subs	r2, #48	; 0x30
 8001e0a:	2a09      	cmp	r2, #9
 8001e0c:	d903      	bls.n	8001e16 <_svfiprintf_r+0x192>
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d0ca      	beq.n	8001da8 <_svfiprintf_r+0x124>
 8001e12:	9005      	str	r0, [sp, #20]
 8001e14:	e7c8      	b.n	8001da8 <_svfiprintf_r+0x124>
 8001e16:	fb04 2000 	mla	r0, r4, r0, r2
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e7f1      	b.n	8001e02 <_svfiprintf_r+0x17e>
 8001e1e:	ab03      	add	r3, sp, #12
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	462a      	mov	r2, r5
 8001e24:	4b10      	ldr	r3, [pc, #64]	; (8001e68 <_svfiprintf_r+0x1e4>)
 8001e26:	a904      	add	r1, sp, #16
 8001e28:	4640      	mov	r0, r8
 8001e2a:	f3af 8000 	nop.w
 8001e2e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8001e32:	4681      	mov	r9, r0
 8001e34:	d1d9      	bne.n	8001dea <_svfiprintf_r+0x166>
 8001e36:	89ab      	ldrh	r3, [r5, #12]
 8001e38:	065b      	lsls	r3, r3, #25
 8001e3a:	f53f af38 	bmi.w	8001cae <_svfiprintf_r+0x2a>
 8001e3e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001e40:	b01d      	add	sp, #116	; 0x74
 8001e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e46:	ab03      	add	r3, sp, #12
 8001e48:	9300      	str	r3, [sp, #0]
 8001e4a:	462a      	mov	r2, r5
 8001e4c:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <_svfiprintf_r+0x1e4>)
 8001e4e:	a904      	add	r1, sp, #16
 8001e50:	4640      	mov	r0, r8
 8001e52:	f000 f881 	bl	8001f58 <_printf_i>
 8001e56:	e7ea      	b.n	8001e2e <_svfiprintf_r+0x1aa>
 8001e58:	080023be 	.word	0x080023be
 8001e5c:	080023c4 	.word	0x080023c4
 8001e60:	080023c8 	.word	0x080023c8
 8001e64:	00000000 	.word	0x00000000
 8001e68:	08001bcd 	.word	0x08001bcd

08001e6c <_printf_common>:
 8001e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e70:	4691      	mov	r9, r2
 8001e72:	461f      	mov	r7, r3
 8001e74:	688a      	ldr	r2, [r1, #8]
 8001e76:	690b      	ldr	r3, [r1, #16]
 8001e78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	bfb8      	it	lt
 8001e80:	4613      	movlt	r3, r2
 8001e82:	f8c9 3000 	str.w	r3, [r9]
 8001e86:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001e8a:	4606      	mov	r6, r0
 8001e8c:	460c      	mov	r4, r1
 8001e8e:	b112      	cbz	r2, 8001e96 <_printf_common+0x2a>
 8001e90:	3301      	adds	r3, #1
 8001e92:	f8c9 3000 	str.w	r3, [r9]
 8001e96:	6823      	ldr	r3, [r4, #0]
 8001e98:	0699      	lsls	r1, r3, #26
 8001e9a:	bf42      	ittt	mi
 8001e9c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001ea0:	3302      	addmi	r3, #2
 8001ea2:	f8c9 3000 	strmi.w	r3, [r9]
 8001ea6:	6825      	ldr	r5, [r4, #0]
 8001ea8:	f015 0506 	ands.w	r5, r5, #6
 8001eac:	d107      	bne.n	8001ebe <_printf_common+0x52>
 8001eae:	f104 0a19 	add.w	sl, r4, #25
 8001eb2:	68e3      	ldr	r3, [r4, #12]
 8001eb4:	f8d9 2000 	ldr.w	r2, [r9]
 8001eb8:	1a9b      	subs	r3, r3, r2
 8001eba:	429d      	cmp	r5, r3
 8001ebc:	db29      	blt.n	8001f12 <_printf_common+0xa6>
 8001ebe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001ec2:	6822      	ldr	r2, [r4, #0]
 8001ec4:	3300      	adds	r3, #0
 8001ec6:	bf18      	it	ne
 8001ec8:	2301      	movne	r3, #1
 8001eca:	0692      	lsls	r2, r2, #26
 8001ecc:	d42e      	bmi.n	8001f2c <_printf_common+0xc0>
 8001ece:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001ed2:	4639      	mov	r1, r7
 8001ed4:	4630      	mov	r0, r6
 8001ed6:	47c0      	blx	r8
 8001ed8:	3001      	adds	r0, #1
 8001eda:	d021      	beq.n	8001f20 <_printf_common+0xb4>
 8001edc:	6823      	ldr	r3, [r4, #0]
 8001ede:	68e5      	ldr	r5, [r4, #12]
 8001ee0:	f8d9 2000 	ldr.w	r2, [r9]
 8001ee4:	f003 0306 	and.w	r3, r3, #6
 8001ee8:	2b04      	cmp	r3, #4
 8001eea:	bf08      	it	eq
 8001eec:	1aad      	subeq	r5, r5, r2
 8001eee:	68a3      	ldr	r3, [r4, #8]
 8001ef0:	6922      	ldr	r2, [r4, #16]
 8001ef2:	bf0c      	ite	eq
 8001ef4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ef8:	2500      	movne	r5, #0
 8001efa:	4293      	cmp	r3, r2
 8001efc:	bfc4      	itt	gt
 8001efe:	1a9b      	subgt	r3, r3, r2
 8001f00:	18ed      	addgt	r5, r5, r3
 8001f02:	f04f 0900 	mov.w	r9, #0
 8001f06:	341a      	adds	r4, #26
 8001f08:	454d      	cmp	r5, r9
 8001f0a:	d11b      	bne.n	8001f44 <_printf_common+0xd8>
 8001f0c:	2000      	movs	r0, #0
 8001f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f12:	2301      	movs	r3, #1
 8001f14:	4652      	mov	r2, sl
 8001f16:	4639      	mov	r1, r7
 8001f18:	4630      	mov	r0, r6
 8001f1a:	47c0      	blx	r8
 8001f1c:	3001      	adds	r0, #1
 8001f1e:	d103      	bne.n	8001f28 <_printf_common+0xbc>
 8001f20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f28:	3501      	adds	r5, #1
 8001f2a:	e7c2      	b.n	8001eb2 <_printf_common+0x46>
 8001f2c:	18e1      	adds	r1, r4, r3
 8001f2e:	1c5a      	adds	r2, r3, #1
 8001f30:	2030      	movs	r0, #48	; 0x30
 8001f32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001f36:	4422      	add	r2, r4
 8001f38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001f3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001f40:	3302      	adds	r3, #2
 8001f42:	e7c4      	b.n	8001ece <_printf_common+0x62>
 8001f44:	2301      	movs	r3, #1
 8001f46:	4622      	mov	r2, r4
 8001f48:	4639      	mov	r1, r7
 8001f4a:	4630      	mov	r0, r6
 8001f4c:	47c0      	blx	r8
 8001f4e:	3001      	adds	r0, #1
 8001f50:	d0e6      	beq.n	8001f20 <_printf_common+0xb4>
 8001f52:	f109 0901 	add.w	r9, r9, #1
 8001f56:	e7d7      	b.n	8001f08 <_printf_common+0x9c>

08001f58 <_printf_i>:
 8001f58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f5c:	4617      	mov	r7, r2
 8001f5e:	7e0a      	ldrb	r2, [r1, #24]
 8001f60:	b085      	sub	sp, #20
 8001f62:	2a6e      	cmp	r2, #110	; 0x6e
 8001f64:	4698      	mov	r8, r3
 8001f66:	4606      	mov	r6, r0
 8001f68:	460c      	mov	r4, r1
 8001f6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001f6c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8001f70:	f000 80bc 	beq.w	80020ec <_printf_i+0x194>
 8001f74:	d81a      	bhi.n	8001fac <_printf_i+0x54>
 8001f76:	2a63      	cmp	r2, #99	; 0x63
 8001f78:	d02e      	beq.n	8001fd8 <_printf_i+0x80>
 8001f7a:	d80a      	bhi.n	8001f92 <_printf_i+0x3a>
 8001f7c:	2a00      	cmp	r2, #0
 8001f7e:	f000 80c8 	beq.w	8002112 <_printf_i+0x1ba>
 8001f82:	2a58      	cmp	r2, #88	; 0x58
 8001f84:	f000 808a 	beq.w	800209c <_printf_i+0x144>
 8001f88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001f8c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8001f90:	e02a      	b.n	8001fe8 <_printf_i+0x90>
 8001f92:	2a64      	cmp	r2, #100	; 0x64
 8001f94:	d001      	beq.n	8001f9a <_printf_i+0x42>
 8001f96:	2a69      	cmp	r2, #105	; 0x69
 8001f98:	d1f6      	bne.n	8001f88 <_printf_i+0x30>
 8001f9a:	6821      	ldr	r1, [r4, #0]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001fa2:	d023      	beq.n	8001fec <_printf_i+0x94>
 8001fa4:	1d11      	adds	r1, r2, #4
 8001fa6:	6019      	str	r1, [r3, #0]
 8001fa8:	6813      	ldr	r3, [r2, #0]
 8001faa:	e027      	b.n	8001ffc <_printf_i+0xa4>
 8001fac:	2a73      	cmp	r2, #115	; 0x73
 8001fae:	f000 80b4 	beq.w	800211a <_printf_i+0x1c2>
 8001fb2:	d808      	bhi.n	8001fc6 <_printf_i+0x6e>
 8001fb4:	2a6f      	cmp	r2, #111	; 0x6f
 8001fb6:	d02a      	beq.n	800200e <_printf_i+0xb6>
 8001fb8:	2a70      	cmp	r2, #112	; 0x70
 8001fba:	d1e5      	bne.n	8001f88 <_printf_i+0x30>
 8001fbc:	680a      	ldr	r2, [r1, #0]
 8001fbe:	f042 0220 	orr.w	r2, r2, #32
 8001fc2:	600a      	str	r2, [r1, #0]
 8001fc4:	e003      	b.n	8001fce <_printf_i+0x76>
 8001fc6:	2a75      	cmp	r2, #117	; 0x75
 8001fc8:	d021      	beq.n	800200e <_printf_i+0xb6>
 8001fca:	2a78      	cmp	r2, #120	; 0x78
 8001fcc:	d1dc      	bne.n	8001f88 <_printf_i+0x30>
 8001fce:	2278      	movs	r2, #120	; 0x78
 8001fd0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8001fd4:	496e      	ldr	r1, [pc, #440]	; (8002190 <_printf_i+0x238>)
 8001fd6:	e064      	b.n	80020a2 <_printf_i+0x14a>
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8001fde:	1d11      	adds	r1, r2, #4
 8001fe0:	6019      	str	r1, [r3, #0]
 8001fe2:	6813      	ldr	r3, [r2, #0]
 8001fe4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e0a3      	b.n	8002134 <_printf_i+0x1dc>
 8001fec:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001ff0:	f102 0104 	add.w	r1, r2, #4
 8001ff4:	6019      	str	r1, [r3, #0]
 8001ff6:	d0d7      	beq.n	8001fa8 <_printf_i+0x50>
 8001ff8:	f9b2 3000 	ldrsh.w	r3, [r2]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	da03      	bge.n	8002008 <_printf_i+0xb0>
 8002000:	222d      	movs	r2, #45	; 0x2d
 8002002:	425b      	negs	r3, r3
 8002004:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002008:	4962      	ldr	r1, [pc, #392]	; (8002194 <_printf_i+0x23c>)
 800200a:	220a      	movs	r2, #10
 800200c:	e017      	b.n	800203e <_printf_i+0xe6>
 800200e:	6820      	ldr	r0, [r4, #0]
 8002010:	6819      	ldr	r1, [r3, #0]
 8002012:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002016:	d003      	beq.n	8002020 <_printf_i+0xc8>
 8002018:	1d08      	adds	r0, r1, #4
 800201a:	6018      	str	r0, [r3, #0]
 800201c:	680b      	ldr	r3, [r1, #0]
 800201e:	e006      	b.n	800202e <_printf_i+0xd6>
 8002020:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002024:	f101 0004 	add.w	r0, r1, #4
 8002028:	6018      	str	r0, [r3, #0]
 800202a:	d0f7      	beq.n	800201c <_printf_i+0xc4>
 800202c:	880b      	ldrh	r3, [r1, #0]
 800202e:	4959      	ldr	r1, [pc, #356]	; (8002194 <_printf_i+0x23c>)
 8002030:	2a6f      	cmp	r2, #111	; 0x6f
 8002032:	bf14      	ite	ne
 8002034:	220a      	movne	r2, #10
 8002036:	2208      	moveq	r2, #8
 8002038:	2000      	movs	r0, #0
 800203a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800203e:	6865      	ldr	r5, [r4, #4]
 8002040:	60a5      	str	r5, [r4, #8]
 8002042:	2d00      	cmp	r5, #0
 8002044:	f2c0 809c 	blt.w	8002180 <_printf_i+0x228>
 8002048:	6820      	ldr	r0, [r4, #0]
 800204a:	f020 0004 	bic.w	r0, r0, #4
 800204e:	6020      	str	r0, [r4, #0]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d13f      	bne.n	80020d4 <_printf_i+0x17c>
 8002054:	2d00      	cmp	r5, #0
 8002056:	f040 8095 	bne.w	8002184 <_printf_i+0x22c>
 800205a:	4675      	mov	r5, lr
 800205c:	2a08      	cmp	r2, #8
 800205e:	d10b      	bne.n	8002078 <_printf_i+0x120>
 8002060:	6823      	ldr	r3, [r4, #0]
 8002062:	07da      	lsls	r2, r3, #31
 8002064:	d508      	bpl.n	8002078 <_printf_i+0x120>
 8002066:	6923      	ldr	r3, [r4, #16]
 8002068:	6862      	ldr	r2, [r4, #4]
 800206a:	429a      	cmp	r2, r3
 800206c:	bfde      	ittt	le
 800206e:	2330      	movle	r3, #48	; 0x30
 8002070:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002074:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002078:	ebae 0305 	sub.w	r3, lr, r5
 800207c:	6123      	str	r3, [r4, #16]
 800207e:	f8cd 8000 	str.w	r8, [sp]
 8002082:	463b      	mov	r3, r7
 8002084:	aa03      	add	r2, sp, #12
 8002086:	4621      	mov	r1, r4
 8002088:	4630      	mov	r0, r6
 800208a:	f7ff feef 	bl	8001e6c <_printf_common>
 800208e:	3001      	adds	r0, #1
 8002090:	d155      	bne.n	800213e <_printf_i+0x1e6>
 8002092:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002096:	b005      	add	sp, #20
 8002098:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800209c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80020a0:	493c      	ldr	r1, [pc, #240]	; (8002194 <_printf_i+0x23c>)
 80020a2:	6822      	ldr	r2, [r4, #0]
 80020a4:	6818      	ldr	r0, [r3, #0]
 80020a6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80020aa:	f100 0504 	add.w	r5, r0, #4
 80020ae:	601d      	str	r5, [r3, #0]
 80020b0:	d001      	beq.n	80020b6 <_printf_i+0x15e>
 80020b2:	6803      	ldr	r3, [r0, #0]
 80020b4:	e002      	b.n	80020bc <_printf_i+0x164>
 80020b6:	0655      	lsls	r5, r2, #25
 80020b8:	d5fb      	bpl.n	80020b2 <_printf_i+0x15a>
 80020ba:	8803      	ldrh	r3, [r0, #0]
 80020bc:	07d0      	lsls	r0, r2, #31
 80020be:	bf44      	itt	mi
 80020c0:	f042 0220 	orrmi.w	r2, r2, #32
 80020c4:	6022      	strmi	r2, [r4, #0]
 80020c6:	b91b      	cbnz	r3, 80020d0 <_printf_i+0x178>
 80020c8:	6822      	ldr	r2, [r4, #0]
 80020ca:	f022 0220 	bic.w	r2, r2, #32
 80020ce:	6022      	str	r2, [r4, #0]
 80020d0:	2210      	movs	r2, #16
 80020d2:	e7b1      	b.n	8002038 <_printf_i+0xe0>
 80020d4:	4675      	mov	r5, lr
 80020d6:	fbb3 f0f2 	udiv	r0, r3, r2
 80020da:	fb02 3310 	mls	r3, r2, r0, r3
 80020de:	5ccb      	ldrb	r3, [r1, r3]
 80020e0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80020e4:	4603      	mov	r3, r0
 80020e6:	2800      	cmp	r0, #0
 80020e8:	d1f5      	bne.n	80020d6 <_printf_i+0x17e>
 80020ea:	e7b7      	b.n	800205c <_printf_i+0x104>
 80020ec:	6808      	ldr	r0, [r1, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	6949      	ldr	r1, [r1, #20]
 80020f2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80020f6:	d004      	beq.n	8002102 <_printf_i+0x1aa>
 80020f8:	1d10      	adds	r0, r2, #4
 80020fa:	6018      	str	r0, [r3, #0]
 80020fc:	6813      	ldr	r3, [r2, #0]
 80020fe:	6019      	str	r1, [r3, #0]
 8002100:	e007      	b.n	8002112 <_printf_i+0x1ba>
 8002102:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002106:	f102 0004 	add.w	r0, r2, #4
 800210a:	6018      	str	r0, [r3, #0]
 800210c:	6813      	ldr	r3, [r2, #0]
 800210e:	d0f6      	beq.n	80020fe <_printf_i+0x1a6>
 8002110:	8019      	strh	r1, [r3, #0]
 8002112:	2300      	movs	r3, #0
 8002114:	6123      	str	r3, [r4, #16]
 8002116:	4675      	mov	r5, lr
 8002118:	e7b1      	b.n	800207e <_printf_i+0x126>
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	1d11      	adds	r1, r2, #4
 800211e:	6019      	str	r1, [r3, #0]
 8002120:	6815      	ldr	r5, [r2, #0]
 8002122:	6862      	ldr	r2, [r4, #4]
 8002124:	2100      	movs	r1, #0
 8002126:	4628      	mov	r0, r5
 8002128:	f7fe f872 	bl	8000210 <memchr>
 800212c:	b108      	cbz	r0, 8002132 <_printf_i+0x1da>
 800212e:	1b40      	subs	r0, r0, r5
 8002130:	6060      	str	r0, [r4, #4]
 8002132:	6863      	ldr	r3, [r4, #4]
 8002134:	6123      	str	r3, [r4, #16]
 8002136:	2300      	movs	r3, #0
 8002138:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800213c:	e79f      	b.n	800207e <_printf_i+0x126>
 800213e:	6923      	ldr	r3, [r4, #16]
 8002140:	462a      	mov	r2, r5
 8002142:	4639      	mov	r1, r7
 8002144:	4630      	mov	r0, r6
 8002146:	47c0      	blx	r8
 8002148:	3001      	adds	r0, #1
 800214a:	d0a2      	beq.n	8002092 <_printf_i+0x13a>
 800214c:	6823      	ldr	r3, [r4, #0]
 800214e:	079b      	lsls	r3, r3, #30
 8002150:	d507      	bpl.n	8002162 <_printf_i+0x20a>
 8002152:	2500      	movs	r5, #0
 8002154:	f104 0919 	add.w	r9, r4, #25
 8002158:	68e3      	ldr	r3, [r4, #12]
 800215a:	9a03      	ldr	r2, [sp, #12]
 800215c:	1a9b      	subs	r3, r3, r2
 800215e:	429d      	cmp	r5, r3
 8002160:	db05      	blt.n	800216e <_printf_i+0x216>
 8002162:	68e0      	ldr	r0, [r4, #12]
 8002164:	9b03      	ldr	r3, [sp, #12]
 8002166:	4298      	cmp	r0, r3
 8002168:	bfb8      	it	lt
 800216a:	4618      	movlt	r0, r3
 800216c:	e793      	b.n	8002096 <_printf_i+0x13e>
 800216e:	2301      	movs	r3, #1
 8002170:	464a      	mov	r2, r9
 8002172:	4639      	mov	r1, r7
 8002174:	4630      	mov	r0, r6
 8002176:	47c0      	blx	r8
 8002178:	3001      	adds	r0, #1
 800217a:	d08a      	beq.n	8002092 <_printf_i+0x13a>
 800217c:	3501      	adds	r5, #1
 800217e:	e7eb      	b.n	8002158 <_printf_i+0x200>
 8002180:	2b00      	cmp	r3, #0
 8002182:	d1a7      	bne.n	80020d4 <_printf_i+0x17c>
 8002184:	780b      	ldrb	r3, [r1, #0]
 8002186:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800218a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800218e:	e765      	b.n	800205c <_printf_i+0x104>
 8002190:	080023e0 	.word	0x080023e0
 8002194:	080023cf 	.word	0x080023cf

08002198 <_sbrk_r>:
 8002198:	b538      	push	{r3, r4, r5, lr}
 800219a:	4c06      	ldr	r4, [pc, #24]	; (80021b4 <_sbrk_r+0x1c>)
 800219c:	2300      	movs	r3, #0
 800219e:	4605      	mov	r5, r0
 80021a0:	4608      	mov	r0, r1
 80021a2:	6023      	str	r3, [r4, #0]
 80021a4:	f7ff fbaa 	bl	80018fc <_sbrk>
 80021a8:	1c43      	adds	r3, r0, #1
 80021aa:	d102      	bne.n	80021b2 <_sbrk_r+0x1a>
 80021ac:	6823      	ldr	r3, [r4, #0]
 80021ae:	b103      	cbz	r3, 80021b2 <_sbrk_r+0x1a>
 80021b0:	602b      	str	r3, [r5, #0]
 80021b2:	bd38      	pop	{r3, r4, r5, pc}
 80021b4:	200000dc 	.word	0x200000dc

080021b8 <memcpy>:
 80021b8:	b510      	push	{r4, lr}
 80021ba:	1e43      	subs	r3, r0, #1
 80021bc:	440a      	add	r2, r1
 80021be:	4291      	cmp	r1, r2
 80021c0:	d100      	bne.n	80021c4 <memcpy+0xc>
 80021c2:	bd10      	pop	{r4, pc}
 80021c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80021c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80021cc:	e7f7      	b.n	80021be <memcpy+0x6>

080021ce <memmove>:
 80021ce:	4288      	cmp	r0, r1
 80021d0:	b510      	push	{r4, lr}
 80021d2:	eb01 0302 	add.w	r3, r1, r2
 80021d6:	d803      	bhi.n	80021e0 <memmove+0x12>
 80021d8:	1e42      	subs	r2, r0, #1
 80021da:	4299      	cmp	r1, r3
 80021dc:	d10c      	bne.n	80021f8 <memmove+0x2a>
 80021de:	bd10      	pop	{r4, pc}
 80021e0:	4298      	cmp	r0, r3
 80021e2:	d2f9      	bcs.n	80021d8 <memmove+0xa>
 80021e4:	1881      	adds	r1, r0, r2
 80021e6:	1ad2      	subs	r2, r2, r3
 80021e8:	42d3      	cmn	r3, r2
 80021ea:	d100      	bne.n	80021ee <memmove+0x20>
 80021ec:	bd10      	pop	{r4, pc}
 80021ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80021f2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80021f6:	e7f7      	b.n	80021e8 <memmove+0x1a>
 80021f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80021fc:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002200:	e7eb      	b.n	80021da <memmove+0xc>

08002202 <__malloc_lock>:
 8002202:	4770      	bx	lr

08002204 <__malloc_unlock>:
 8002204:	4770      	bx	lr

08002206 <_realloc_r>:
 8002206:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002208:	4607      	mov	r7, r0
 800220a:	4614      	mov	r4, r2
 800220c:	460e      	mov	r6, r1
 800220e:	b921      	cbnz	r1, 800221a <_realloc_r+0x14>
 8002210:	4611      	mov	r1, r2
 8002212:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002216:	f7ff bc7b 	b.w	8001b10 <_malloc_r>
 800221a:	b922      	cbnz	r2, 8002226 <_realloc_r+0x20>
 800221c:	f7ff fc2a 	bl	8001a74 <_free_r>
 8002220:	4625      	mov	r5, r4
 8002222:	4628      	mov	r0, r5
 8002224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002226:	f000 f814 	bl	8002252 <_malloc_usable_size_r>
 800222a:	4284      	cmp	r4, r0
 800222c:	d90f      	bls.n	800224e <_realloc_r+0x48>
 800222e:	4621      	mov	r1, r4
 8002230:	4638      	mov	r0, r7
 8002232:	f7ff fc6d 	bl	8001b10 <_malloc_r>
 8002236:	4605      	mov	r5, r0
 8002238:	2800      	cmp	r0, #0
 800223a:	d0f2      	beq.n	8002222 <_realloc_r+0x1c>
 800223c:	4631      	mov	r1, r6
 800223e:	4622      	mov	r2, r4
 8002240:	f7ff ffba 	bl	80021b8 <memcpy>
 8002244:	4631      	mov	r1, r6
 8002246:	4638      	mov	r0, r7
 8002248:	f7ff fc14 	bl	8001a74 <_free_r>
 800224c:	e7e9      	b.n	8002222 <_realloc_r+0x1c>
 800224e:	4635      	mov	r5, r6
 8002250:	e7e7      	b.n	8002222 <_realloc_r+0x1c>

08002252 <_malloc_usable_size_r>:
 8002252:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002256:	2800      	cmp	r0, #0
 8002258:	f1a0 0004 	sub.w	r0, r0, #4
 800225c:	bfbc      	itt	lt
 800225e:	580b      	ldrlt	r3, [r1, r0]
 8002260:	18c0      	addlt	r0, r0, r3
 8002262:	4770      	bx	lr

08002264 <_init>:
 8002264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002266:	bf00      	nop
 8002268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800226a:	bc08      	pop	{r3}
 800226c:	469e      	mov	lr, r3
 800226e:	4770      	bx	lr

08002270 <_fini>:
 8002270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002272:	bf00      	nop
 8002274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002276:	bc08      	pop	{r3}
 8002278:	469e      	mov	lr, r3
 800227a:	4770      	bx	lr
