
uart_play.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000071e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000004  00800060  0000071e  000007b2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000007d5  00800064  00800064  000007b6  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000007b8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00000e84  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000100  00000000  00000000  00000f10  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b56  00000000  00000000  00001010  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000003f9  00000000  00000000  00001b66  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000053a  00000000  00000000  00001f5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000023c  00000000  00000000  0000249c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000042e  00000000  00000000  000026d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000006a5  00000000  00000000  00002b06  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 2d 03 	jmp	0x65a	; 0x65a <__vector_13>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 ee 02 	jmp	0x5dc	; 0x5dc <__vector_15>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ee e1       	ldi	r30, 0x1E	; 30
  68:	f7 e0       	ldi	r31, 0x07	; 7
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a4 36       	cpi	r26, 0x64	; 100
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	18 e0       	ldi	r17, 0x08	; 8
  78:	a4 e6       	ldi	r26, 0x64	; 100
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a9 33       	cpi	r26, 0x39	; 57
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 64 03 	call	0x6c8	; 0x6c8 <main>
  8a:	0c 94 8d 03 	jmp	0x71a	; 0x71a <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <dio_vidConfigChannel>:
					 direction -> MC channel direction
* \Return value:   : None                            
*******************************************************************************/
void dio_vidConfigChannel(dio_portId_t port, dio_channelId_t channel, dio_direction_t direction)
{
	switch (port)
  92:	81 30       	cpi	r24, 0x01	; 1
  94:	31 f1       	breq	.+76     	; 0xe2 <dio_vidConfigChannel+0x50>
  96:	81 30       	cpi	r24, 0x01	; 1
  98:	38 f0       	brcs	.+14     	; 0xa8 <dio_vidConfigChannel+0x16>
  9a:	82 30       	cpi	r24, 0x02	; 2
  9c:	09 f4       	brne	.+2      	; 0xa0 <dio_vidConfigChannel+0xe>
  9e:	3e c0       	rjmp	.+124    	; 0x11c <dio_vidConfigChannel+0x8a>
  a0:	83 30       	cpi	r24, 0x03	; 3
  a2:	09 f0       	breq	.+2      	; 0xa6 <dio_vidConfigChannel+0x14>
  a4:	74 c0       	rjmp	.+232    	; 0x18e <dio_vidConfigChannel+0xfc>
  a6:	57 c0       	rjmp	.+174    	; 0x156 <dio_vidConfigChannel+0xc4>
	{
	case DIO_PORTA:
		if (direction == OUTPUT)
  a8:	41 30       	cpi	r20, 0x01	; 1
  aa:	69 f4       	brne	.+26     	; 0xc6 <dio_vidConfigChannel+0x34>
		{
			SET_BIT (DIO_DDRA_REG,channel);
  ac:	2a b3       	in	r18, 0x1a	; 26
  ae:	81 e0       	ldi	r24, 0x01	; 1
  b0:	90 e0       	ldi	r25, 0x00	; 0
  b2:	ac 01       	movw	r20, r24
  b4:	02 c0       	rjmp	.+4      	; 0xba <dio_vidConfigChannel+0x28>
  b6:	44 0f       	add	r20, r20
  b8:	55 1f       	adc	r21, r21
  ba:	6a 95       	dec	r22
  bc:	e2 f7       	brpl	.-8      	; 0xb6 <dio_vidConfigChannel+0x24>
  be:	ba 01       	movw	r22, r20
  c0:	62 2b       	or	r22, r18
  c2:	6a bb       	out	0x1a, r22	; 26
  c4:	08 95       	ret
		}
		else
		{
			CLEAR_BIT (DIO_DDRA_REG,channel);
  c6:	2a b3       	in	r18, 0x1a	; 26
  c8:	81 e0       	ldi	r24, 0x01	; 1
  ca:	90 e0       	ldi	r25, 0x00	; 0
  cc:	ac 01       	movw	r20, r24
  ce:	02 c0       	rjmp	.+4      	; 0xd4 <dio_vidConfigChannel+0x42>
  d0:	44 0f       	add	r20, r20
  d2:	55 1f       	adc	r21, r21
  d4:	6a 95       	dec	r22
  d6:	e2 f7       	brpl	.-8      	; 0xd0 <dio_vidConfigChannel+0x3e>
  d8:	ba 01       	movw	r22, r20
  da:	60 95       	com	r22
  dc:	62 23       	and	r22, r18
  de:	6a bb       	out	0x1a, r22	; 26
  e0:	08 95       	ret
		}
		break;

	case DIO_PORTB:
		if (direction == OUTPUT)
  e2:	41 30       	cpi	r20, 0x01	; 1
  e4:	69 f4       	brne	.+26     	; 0x100 <dio_vidConfigChannel+0x6e>
		{
			SET_BIT (DIO_DDRB_REG,channel);
  e6:	27 b3       	in	r18, 0x17	; 23
  e8:	81 e0       	ldi	r24, 0x01	; 1
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	ac 01       	movw	r20, r24
  ee:	02 c0       	rjmp	.+4      	; 0xf4 <dio_vidConfigChannel+0x62>
  f0:	44 0f       	add	r20, r20
  f2:	55 1f       	adc	r21, r21
  f4:	6a 95       	dec	r22
  f6:	e2 f7       	brpl	.-8      	; 0xf0 <dio_vidConfigChannel+0x5e>
  f8:	ba 01       	movw	r22, r20
  fa:	62 2b       	or	r22, r18
  fc:	67 bb       	out	0x17, r22	; 23
  fe:	08 95       	ret
		}
		else
		{
			CLEAR_BIT (DIO_DDRB_REG,channel);
 100:	27 b3       	in	r18, 0x17	; 23
 102:	81 e0       	ldi	r24, 0x01	; 1
 104:	90 e0       	ldi	r25, 0x00	; 0
 106:	ac 01       	movw	r20, r24
 108:	02 c0       	rjmp	.+4      	; 0x10e <dio_vidConfigChannel+0x7c>
 10a:	44 0f       	add	r20, r20
 10c:	55 1f       	adc	r21, r21
 10e:	6a 95       	dec	r22
 110:	e2 f7       	brpl	.-8      	; 0x10a <dio_vidConfigChannel+0x78>
 112:	ba 01       	movw	r22, r20
 114:	60 95       	com	r22
 116:	62 23       	and	r22, r18
 118:	67 bb       	out	0x17, r22	; 23
 11a:	08 95       	ret
		}
		break;

	case DIO_PORTC:
		if (direction == OUTPUT)
 11c:	41 30       	cpi	r20, 0x01	; 1
 11e:	69 f4       	brne	.+26     	; 0x13a <dio_vidConfigChannel+0xa8>
		{
			SET_BIT (DIO_DDRC_REG,channel);
 120:	24 b3       	in	r18, 0x14	; 20
 122:	81 e0       	ldi	r24, 0x01	; 1
 124:	90 e0       	ldi	r25, 0x00	; 0
 126:	ac 01       	movw	r20, r24
 128:	02 c0       	rjmp	.+4      	; 0x12e <dio_vidConfigChannel+0x9c>
 12a:	44 0f       	add	r20, r20
 12c:	55 1f       	adc	r21, r21
 12e:	6a 95       	dec	r22
 130:	e2 f7       	brpl	.-8      	; 0x12a <dio_vidConfigChannel+0x98>
 132:	ba 01       	movw	r22, r20
 134:	62 2b       	or	r22, r18
 136:	64 bb       	out	0x14, r22	; 20
 138:	08 95       	ret
		}
		else
		{
			CLEAR_BIT (DIO_DDRC_REG,channel);
 13a:	24 b3       	in	r18, 0x14	; 20
 13c:	81 e0       	ldi	r24, 0x01	; 1
 13e:	90 e0       	ldi	r25, 0x00	; 0
 140:	ac 01       	movw	r20, r24
 142:	02 c0       	rjmp	.+4      	; 0x148 <dio_vidConfigChannel+0xb6>
 144:	44 0f       	add	r20, r20
 146:	55 1f       	adc	r21, r21
 148:	6a 95       	dec	r22
 14a:	e2 f7       	brpl	.-8      	; 0x144 <dio_vidConfigChannel+0xb2>
 14c:	ba 01       	movw	r22, r20
 14e:	60 95       	com	r22
 150:	62 23       	and	r22, r18
 152:	64 bb       	out	0x14, r22	; 20
 154:	08 95       	ret
		}
		break;

	case DIO_PORTD:
		if (direction == OUTPUT)
 156:	41 30       	cpi	r20, 0x01	; 1
 158:	69 f4       	brne	.+26     	; 0x174 <dio_vidConfigChannel+0xe2>
		{
			SET_BIT (DIO_DDRD_REG,channel);
 15a:	21 b3       	in	r18, 0x11	; 17
 15c:	81 e0       	ldi	r24, 0x01	; 1
 15e:	90 e0       	ldi	r25, 0x00	; 0
 160:	ac 01       	movw	r20, r24
 162:	02 c0       	rjmp	.+4      	; 0x168 <dio_vidConfigChannel+0xd6>
 164:	44 0f       	add	r20, r20
 166:	55 1f       	adc	r21, r21
 168:	6a 95       	dec	r22
 16a:	e2 f7       	brpl	.-8      	; 0x164 <dio_vidConfigChannel+0xd2>
 16c:	ba 01       	movw	r22, r20
 16e:	62 2b       	or	r22, r18
 170:	61 bb       	out	0x11, r22	; 17
 172:	08 95       	ret
		}
		else
		{
			CLEAR_BIT (DIO_DDRD_REG,channel);
 174:	21 b3       	in	r18, 0x11	; 17
 176:	81 e0       	ldi	r24, 0x01	; 1
 178:	90 e0       	ldi	r25, 0x00	; 0
 17a:	ac 01       	movw	r20, r24
 17c:	02 c0       	rjmp	.+4      	; 0x182 <dio_vidConfigChannel+0xf0>
 17e:	44 0f       	add	r20, r20
 180:	55 1f       	adc	r21, r21
 182:	6a 95       	dec	r22
 184:	e2 f7       	brpl	.-8      	; 0x17e <dio_vidConfigChannel+0xec>
 186:	ba 01       	movw	r22, r20
 188:	60 95       	com	r22
 18a:	62 23       	and	r22, r18
 18c:	61 bb       	out	0x11, r22	; 17
 18e:	08 95       	ret

00000190 <dio_vidWriteChannel>:
					 level    -> MC channel level
* \Return value:   : None                            
*******************************************************************************/
void dio_vidWriteChannel(dio_portId_t port, dio_channelId_t channel, dio_level_t level)
{
	switch (port)
 190:	81 30       	cpi	r24, 0x01	; 1
 192:	31 f1       	breq	.+76     	; 0x1e0 <dio_vidWriteChannel+0x50>
 194:	81 30       	cpi	r24, 0x01	; 1
 196:	38 f0       	brcs	.+14     	; 0x1a6 <dio_vidWriteChannel+0x16>
 198:	82 30       	cpi	r24, 0x02	; 2
 19a:	09 f4       	brne	.+2      	; 0x19e <dio_vidWriteChannel+0xe>
 19c:	3e c0       	rjmp	.+124    	; 0x21a <dio_vidWriteChannel+0x8a>
 19e:	83 30       	cpi	r24, 0x03	; 3
 1a0:	09 f0       	breq	.+2      	; 0x1a4 <dio_vidWriteChannel+0x14>
 1a2:	74 c0       	rjmp	.+232    	; 0x28c <dio_vidWriteChannel+0xfc>
 1a4:	57 c0       	rjmp	.+174    	; 0x254 <dio_vidWriteChannel+0xc4>
	{
	case DIO_PORTA:
		if (level == STD_LOW)
 1a6:	44 23       	and	r20, r20
 1a8:	71 f4       	brne	.+28     	; 0x1c6 <dio_vidWriteChannel+0x36>
		{
			CLEAR_BIT(DIO_PORTA_REG,channel);
 1aa:	2b b3       	in	r18, 0x1b	; 27
 1ac:	81 e0       	ldi	r24, 0x01	; 1
 1ae:	90 e0       	ldi	r25, 0x00	; 0
 1b0:	ac 01       	movw	r20, r24
 1b2:	02 c0       	rjmp	.+4      	; 0x1b8 <dio_vidWriteChannel+0x28>
 1b4:	44 0f       	add	r20, r20
 1b6:	55 1f       	adc	r21, r21
 1b8:	6a 95       	dec	r22
 1ba:	e2 f7       	brpl	.-8      	; 0x1b4 <dio_vidWriteChannel+0x24>
 1bc:	ba 01       	movw	r22, r20
 1be:	60 95       	com	r22
 1c0:	62 23       	and	r22, r18
 1c2:	6b bb       	out	0x1b, r22	; 27
 1c4:	08 95       	ret
		}
		else
		{
			SET_BIT(DIO_PORTA_REG,channel);
 1c6:	2b b3       	in	r18, 0x1b	; 27
 1c8:	81 e0       	ldi	r24, 0x01	; 1
 1ca:	90 e0       	ldi	r25, 0x00	; 0
 1cc:	ac 01       	movw	r20, r24
 1ce:	02 c0       	rjmp	.+4      	; 0x1d4 <dio_vidWriteChannel+0x44>
 1d0:	44 0f       	add	r20, r20
 1d2:	55 1f       	adc	r21, r21
 1d4:	6a 95       	dec	r22
 1d6:	e2 f7       	brpl	.-8      	; 0x1d0 <dio_vidWriteChannel+0x40>
 1d8:	ba 01       	movw	r22, r20
 1da:	62 2b       	or	r22, r18
 1dc:	6b bb       	out	0x1b, r22	; 27
 1de:	08 95       	ret
		}
		break;

	case DIO_PORTB:
		if (level == STD_LOW)
 1e0:	44 23       	and	r20, r20
 1e2:	71 f4       	brne	.+28     	; 0x200 <dio_vidWriteChannel+0x70>
		{
			CLEAR_BIT(DIO_PORTB_REG,channel);
 1e4:	28 b3       	in	r18, 0x18	; 24
 1e6:	81 e0       	ldi	r24, 0x01	; 1
 1e8:	90 e0       	ldi	r25, 0x00	; 0
 1ea:	ac 01       	movw	r20, r24
 1ec:	02 c0       	rjmp	.+4      	; 0x1f2 <dio_vidWriteChannel+0x62>
 1ee:	44 0f       	add	r20, r20
 1f0:	55 1f       	adc	r21, r21
 1f2:	6a 95       	dec	r22
 1f4:	e2 f7       	brpl	.-8      	; 0x1ee <dio_vidWriteChannel+0x5e>
 1f6:	ba 01       	movw	r22, r20
 1f8:	60 95       	com	r22
 1fa:	62 23       	and	r22, r18
 1fc:	68 bb       	out	0x18, r22	; 24
 1fe:	08 95       	ret
		}
		else
		{
			SET_BIT(DIO_PORTB_REG,channel);
 200:	28 b3       	in	r18, 0x18	; 24
 202:	81 e0       	ldi	r24, 0x01	; 1
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	ac 01       	movw	r20, r24
 208:	02 c0       	rjmp	.+4      	; 0x20e <dio_vidWriteChannel+0x7e>
 20a:	44 0f       	add	r20, r20
 20c:	55 1f       	adc	r21, r21
 20e:	6a 95       	dec	r22
 210:	e2 f7       	brpl	.-8      	; 0x20a <dio_vidWriteChannel+0x7a>
 212:	ba 01       	movw	r22, r20
 214:	62 2b       	or	r22, r18
 216:	68 bb       	out	0x18, r22	; 24
 218:	08 95       	ret
		}
		break;

	case DIO_PORTC:
		if (level == STD_LOW)
 21a:	44 23       	and	r20, r20
 21c:	71 f4       	brne	.+28     	; 0x23a <dio_vidWriteChannel+0xaa>
		{
			CLEAR_BIT(DIO_PORTC_REG,channel);
 21e:	25 b3       	in	r18, 0x15	; 21
 220:	81 e0       	ldi	r24, 0x01	; 1
 222:	90 e0       	ldi	r25, 0x00	; 0
 224:	ac 01       	movw	r20, r24
 226:	02 c0       	rjmp	.+4      	; 0x22c <dio_vidWriteChannel+0x9c>
 228:	44 0f       	add	r20, r20
 22a:	55 1f       	adc	r21, r21
 22c:	6a 95       	dec	r22
 22e:	e2 f7       	brpl	.-8      	; 0x228 <dio_vidWriteChannel+0x98>
 230:	ba 01       	movw	r22, r20
 232:	60 95       	com	r22
 234:	62 23       	and	r22, r18
 236:	65 bb       	out	0x15, r22	; 21
 238:	08 95       	ret
		}
		else
		{
			SET_BIT(DIO_PORTC_REG,channel);
 23a:	25 b3       	in	r18, 0x15	; 21
 23c:	81 e0       	ldi	r24, 0x01	; 1
 23e:	90 e0       	ldi	r25, 0x00	; 0
 240:	ac 01       	movw	r20, r24
 242:	02 c0       	rjmp	.+4      	; 0x248 <dio_vidWriteChannel+0xb8>
 244:	44 0f       	add	r20, r20
 246:	55 1f       	adc	r21, r21
 248:	6a 95       	dec	r22
 24a:	e2 f7       	brpl	.-8      	; 0x244 <dio_vidWriteChannel+0xb4>
 24c:	ba 01       	movw	r22, r20
 24e:	62 2b       	or	r22, r18
 250:	65 bb       	out	0x15, r22	; 21
 252:	08 95       	ret
		}
		break;

	case DIO_PORTD:
		if (level == STD_LOW)
 254:	44 23       	and	r20, r20
 256:	71 f4       	brne	.+28     	; 0x274 <dio_vidWriteChannel+0xe4>
		{
			CLEAR_BIT(DIO_PORTD_REG,channel);
 258:	22 b3       	in	r18, 0x12	; 18
 25a:	81 e0       	ldi	r24, 0x01	; 1
 25c:	90 e0       	ldi	r25, 0x00	; 0
 25e:	ac 01       	movw	r20, r24
 260:	02 c0       	rjmp	.+4      	; 0x266 <dio_vidWriteChannel+0xd6>
 262:	44 0f       	add	r20, r20
 264:	55 1f       	adc	r21, r21
 266:	6a 95       	dec	r22
 268:	e2 f7       	brpl	.-8      	; 0x262 <dio_vidWriteChannel+0xd2>
 26a:	ba 01       	movw	r22, r20
 26c:	60 95       	com	r22
 26e:	62 23       	and	r22, r18
 270:	62 bb       	out	0x12, r22	; 18
 272:	08 95       	ret
		}
		else
		{
			SET_BIT(DIO_PORTD_REG,channel);
 274:	22 b3       	in	r18, 0x12	; 18
 276:	81 e0       	ldi	r24, 0x01	; 1
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	ac 01       	movw	r20, r24
 27c:	02 c0       	rjmp	.+4      	; 0x282 <dio_vidWriteChannel+0xf2>
 27e:	44 0f       	add	r20, r20
 280:	55 1f       	adc	r21, r21
 282:	6a 95       	dec	r22
 284:	e2 f7       	brpl	.-8      	; 0x27e <dio_vidWriteChannel+0xee>
 286:	ba 01       	movw	r22, r20
 288:	62 2b       	or	r22, r18
 28a:	62 bb       	out	0x12, r22	; 18
 28c:	08 95       	ret

0000028e <dio_vidWriteChannelGroup>:
	port &= ~mask ;
	port |=  (value<<pos)&mask ;
	
	
	
}
 28e:	08 95       	ret

00000290 <dio_vidReadChannelGroup>:
u8 dio_vidReadChannelGroup(dio_portId_t port,u8 mask,u8 pos)
{
	/*	show me your code */
return (port&mask)>>pos ;
 290:	68 23       	and	r22, r24
 292:	70 e0       	ldi	r23, 0x00	; 0
 294:	cb 01       	movw	r24, r22
 296:	02 c0       	rjmp	.+4      	; 0x29c <dio_vidReadChannelGroup+0xc>
 298:	95 95       	asr	r25
 29a:	87 95       	ror	r24
 29c:	4a 95       	dec	r20
 29e:	e2 f7       	brpl	.-8      	; 0x298 <dio_vidReadChannelGroup+0x8>
	
	
	
}
 2a0:	08 95       	ret

000002a2 <dio_vidFlipChannel>:
					 channel  -> MC channel ID
* \Return value:   : None                            
*******************************************************************************/
void dio_vidFlipChannel(dio_portId_t port, dio_channelId_t channel)
{
	switch (port)
 2a2:	81 30       	cpi	r24, 0x01	; 1
 2a4:	a1 f0       	breq	.+40     	; 0x2ce <dio_vidFlipChannel+0x2c>
 2a6:	81 30       	cpi	r24, 0x01	; 1
 2a8:	28 f0       	brcs	.+10     	; 0x2b4 <dio_vidFlipChannel+0x12>
 2aa:	82 30       	cpi	r24, 0x02	; 2
 2ac:	e9 f0       	breq	.+58     	; 0x2e8 <dio_vidFlipChannel+0x46>
 2ae:	83 30       	cpi	r24, 0x03	; 3
 2b0:	a1 f5       	brne	.+104    	; 0x31a <dio_vidFlipChannel+0x78>
 2b2:	27 c0       	rjmp	.+78     	; 0x302 <dio_vidFlipChannel+0x60>
	{
	case DIO_PORTA:
		FLIP_BIT(DIO_PORTA_REG,channel);
 2b4:	2b b3       	in	r18, 0x1b	; 27
 2b6:	81 e0       	ldi	r24, 0x01	; 1
 2b8:	90 e0       	ldi	r25, 0x00	; 0
 2ba:	ac 01       	movw	r20, r24
 2bc:	02 c0       	rjmp	.+4      	; 0x2c2 <dio_vidFlipChannel+0x20>
 2be:	44 0f       	add	r20, r20
 2c0:	55 1f       	adc	r21, r21
 2c2:	6a 95       	dec	r22
 2c4:	e2 f7       	brpl	.-8      	; 0x2be <dio_vidFlipChannel+0x1c>
 2c6:	ba 01       	movw	r22, r20
 2c8:	62 27       	eor	r22, r18
 2ca:	6b bb       	out	0x1b, r22	; 27
		break;
 2cc:	08 95       	ret

	case DIO_PORTB:
		FLIP_BIT(DIO_PORTB_REG,channel);
 2ce:	28 b3       	in	r18, 0x18	; 24
 2d0:	81 e0       	ldi	r24, 0x01	; 1
 2d2:	90 e0       	ldi	r25, 0x00	; 0
 2d4:	ac 01       	movw	r20, r24
 2d6:	02 c0       	rjmp	.+4      	; 0x2dc <dio_vidFlipChannel+0x3a>
 2d8:	44 0f       	add	r20, r20
 2da:	55 1f       	adc	r21, r21
 2dc:	6a 95       	dec	r22
 2de:	e2 f7       	brpl	.-8      	; 0x2d8 <dio_vidFlipChannel+0x36>
 2e0:	ba 01       	movw	r22, r20
 2e2:	62 27       	eor	r22, r18
 2e4:	68 bb       	out	0x18, r22	; 24
		break;
 2e6:	08 95       	ret

	case DIO_PORTC:
		FLIP_BIT(DIO_PORTC_REG,channel);
 2e8:	25 b3       	in	r18, 0x15	; 21
 2ea:	81 e0       	ldi	r24, 0x01	; 1
 2ec:	90 e0       	ldi	r25, 0x00	; 0
 2ee:	ac 01       	movw	r20, r24
 2f0:	02 c0       	rjmp	.+4      	; 0x2f6 <dio_vidFlipChannel+0x54>
 2f2:	44 0f       	add	r20, r20
 2f4:	55 1f       	adc	r21, r21
 2f6:	6a 95       	dec	r22
 2f8:	e2 f7       	brpl	.-8      	; 0x2f2 <dio_vidFlipChannel+0x50>
 2fa:	ba 01       	movw	r22, r20
 2fc:	62 27       	eor	r22, r18
 2fe:	65 bb       	out	0x15, r22	; 21
		break;
 300:	08 95       	ret

	case DIO_PORTD:
		FLIP_BIT(DIO_PORTD_REG,channel);
 302:	22 b3       	in	r18, 0x12	; 18
 304:	81 e0       	ldi	r24, 0x01	; 1
 306:	90 e0       	ldi	r25, 0x00	; 0
 308:	ac 01       	movw	r20, r24
 30a:	02 c0       	rjmp	.+4      	; 0x310 <dio_vidFlipChannel+0x6e>
 30c:	44 0f       	add	r20, r20
 30e:	55 1f       	adc	r21, r21
 310:	6a 95       	dec	r22
 312:	e2 f7       	brpl	.-8      	; 0x30c <dio_vidFlipChannel+0x6a>
 314:	ba 01       	movw	r22, r20
 316:	62 27       	eor	r22, r18
 318:	62 bb       	out	0x12, r22	; 18
 31a:	08 95       	ret

0000031c <dio_dioLevelReadChannel>:
* \Return value:   : loc_pinRead   -> IO channel level                           
*******************************************************************************/
dio_level_t dio_dioLevelReadChannel(dio_portId_t port, dio_channelId_t channel)
{
	dio_level_t loc_pinRead = STD_LOW;
	switch (port)
 31c:	81 30       	cpi	r24, 0x01	; 1
 31e:	89 f0       	breq	.+34     	; 0x342 <dio_dioLevelReadChannel+0x26>
 320:	81 30       	cpi	r24, 0x01	; 1
 322:	28 f0       	brcs	.+10     	; 0x32e <dio_dioLevelReadChannel+0x12>
 324:	82 30       	cpi	r24, 0x02	; 2
 326:	b9 f0       	breq	.+46     	; 0x356 <dio_dioLevelReadChannel+0x3a>
 328:	83 30       	cpi	r24, 0x03	; 3
 32a:	49 f5       	brne	.+82     	; 0x37e <dio_dioLevelReadChannel+0x62>
 32c:	1e c0       	rjmp	.+60     	; 0x36a <dio_dioLevelReadChannel+0x4e>
	{
	 case DIO_PORTA:
		loc_pinRead = CHECK_BIT(DIO_PINA_REG, channel);
 32e:	29 b3       	in	r18, 0x19	; 25
 330:	30 e0       	ldi	r19, 0x00	; 0
 332:	c9 01       	movw	r24, r18
 334:	02 c0       	rjmp	.+4      	; 0x33a <dio_dioLevelReadChannel+0x1e>
 336:	95 95       	asr	r25
 338:	87 95       	ror	r24
 33a:	6a 95       	dec	r22
 33c:	e2 f7       	brpl	.-8      	; 0x336 <dio_dioLevelReadChannel+0x1a>
 33e:	81 70       	andi	r24, 0x01	; 1
		break;
 340:	08 95       	ret

	 case DIO_PORTB:
		loc_pinRead = CHECK_BIT(DIO_PINB_REG, channel);
 342:	26 b3       	in	r18, 0x16	; 22
 344:	30 e0       	ldi	r19, 0x00	; 0
 346:	c9 01       	movw	r24, r18
 348:	02 c0       	rjmp	.+4      	; 0x34e <dio_dioLevelReadChannel+0x32>
 34a:	95 95       	asr	r25
 34c:	87 95       	ror	r24
 34e:	6a 95       	dec	r22
 350:	e2 f7       	brpl	.-8      	; 0x34a <dio_dioLevelReadChannel+0x2e>
 352:	81 70       	andi	r24, 0x01	; 1
		break;
 354:	08 95       	ret

	 case DIO_PORTC:
		loc_pinRead = CHECK_BIT(DIO_PINC_REG, channel);
 356:	23 b3       	in	r18, 0x13	; 19
 358:	30 e0       	ldi	r19, 0x00	; 0
 35a:	c9 01       	movw	r24, r18
 35c:	02 c0       	rjmp	.+4      	; 0x362 <dio_dioLevelReadChannel+0x46>
 35e:	95 95       	asr	r25
 360:	87 95       	ror	r24
 362:	6a 95       	dec	r22
 364:	e2 f7       	brpl	.-8      	; 0x35e <dio_dioLevelReadChannel+0x42>
 366:	81 70       	andi	r24, 0x01	; 1
		break;
 368:	08 95       	ret

	 case DIO_PORTD:
		loc_pinRead = CHECK_BIT(DIO_PIND_REG, channel);
 36a:	20 b3       	in	r18, 0x10	; 16
 36c:	30 e0       	ldi	r19, 0x00	; 0
 36e:	c9 01       	movw	r24, r18
 370:	02 c0       	rjmp	.+4      	; 0x376 <dio_dioLevelReadChannel+0x5a>
 372:	95 95       	asr	r25
 374:	87 95       	ror	r24
 376:	6a 95       	dec	r22
 378:	e2 f7       	brpl	.-8      	; 0x372 <dio_dioLevelReadChannel+0x56>
 37a:	81 70       	andi	r24, 0x01	; 1
		break;
 37c:	08 95       	ret
					 channel  -> MC channel ID
* \Return value:   : loc_pinRead   -> IO channel level                           
*******************************************************************************/
dio_level_t dio_dioLevelReadChannel(dio_portId_t port, dio_channelId_t channel)
{
	dio_level_t loc_pinRead = STD_LOW;
 37e:	80 e0       	ldi	r24, 0x00	; 0
	 case DIO_PORTD:
		loc_pinRead = CHECK_BIT(DIO_PIND_REG, channel);
		break;
    }
	return loc_pinRead;
}
 380:	08 95       	ret

00000382 <dio_vidEnablePullUp>:
* \Return value:   : None                            
*******************************************************************************/
void dio_vidEnablePullUp(dio_portId_t port, dio_channelId_t channel)
{
	/*	show me your code */	
	switch (port)
 382:	81 30       	cpi	r24, 0x01	; 1
 384:	f9 f0       	breq	.+62     	; 0x3c4 <dio_vidEnablePullUp+0x42>
 386:	81 30       	cpi	r24, 0x01	; 1
 388:	30 f0       	brcs	.+12     	; 0x396 <dio_vidEnablePullUp+0x14>
 38a:	82 30       	cpi	r24, 0x02	; 2
 38c:	91 f1       	breq	.+100    	; 0x3f2 <dio_vidEnablePullUp+0x70>
 38e:	83 30       	cpi	r24, 0x03	; 3
 390:	09 f0       	breq	.+2      	; 0x394 <dio_vidEnablePullUp+0x12>
 392:	5c c0       	rjmp	.+184    	; 0x44c <dio_vidEnablePullUp+0xca>
 394:	45 c0       	rjmp	.+138    	; 0x420 <dio_vidEnablePullUp+0x9e>
	{
		case DIO_PORTA:
		if( !CHECK_BIT(DIO_DDRA_REG, channel))
 396:	8a b3       	in	r24, 0x1a	; 26
 398:	90 e0       	ldi	r25, 0x00	; 0
 39a:	06 2e       	mov	r0, r22
 39c:	02 c0       	rjmp	.+4      	; 0x3a2 <dio_vidEnablePullUp+0x20>
 39e:	95 95       	asr	r25
 3a0:	87 95       	ror	r24
 3a2:	0a 94       	dec	r0
 3a4:	e2 f7       	brpl	.-8      	; 0x39e <dio_vidEnablePullUp+0x1c>
 3a6:	80 fd       	sbrc	r24, 0
 3a8:	51 c0       	rjmp	.+162    	; 0x44c <dio_vidEnablePullUp+0xca>
		    SET_BIT(DIO_PORTA_REG, channel);
 3aa:	2b b3       	in	r18, 0x1b	; 27
 3ac:	81 e0       	ldi	r24, 0x01	; 1
 3ae:	90 e0       	ldi	r25, 0x00	; 0
 3b0:	ac 01       	movw	r20, r24
 3b2:	02 c0       	rjmp	.+4      	; 0x3b8 <dio_vidEnablePullUp+0x36>
 3b4:	44 0f       	add	r20, r20
 3b6:	55 1f       	adc	r21, r21
 3b8:	6a 95       	dec	r22
 3ba:	e2 f7       	brpl	.-8      	; 0x3b4 <dio_vidEnablePullUp+0x32>
 3bc:	ba 01       	movw	r22, r20
 3be:	62 2b       	or	r22, r18
 3c0:	6b bb       	out	0x1b, r22	; 27
 3c2:	08 95       	ret
		break;

		case DIO_PORTB:
		if( !CHECK_BIT(DIO_DDRB_REG, channel))
 3c4:	87 b3       	in	r24, 0x17	; 23
 3c6:	90 e0       	ldi	r25, 0x00	; 0
 3c8:	06 2e       	mov	r0, r22
 3ca:	02 c0       	rjmp	.+4      	; 0x3d0 <dio_vidEnablePullUp+0x4e>
 3cc:	95 95       	asr	r25
 3ce:	87 95       	ror	r24
 3d0:	0a 94       	dec	r0
 3d2:	e2 f7       	brpl	.-8      	; 0x3cc <dio_vidEnablePullUp+0x4a>
 3d4:	80 fd       	sbrc	r24, 0
 3d6:	3a c0       	rjmp	.+116    	; 0x44c <dio_vidEnablePullUp+0xca>
		SET_BIT(DIO_PORTB_REG, channel);
 3d8:	28 b3       	in	r18, 0x18	; 24
 3da:	81 e0       	ldi	r24, 0x01	; 1
 3dc:	90 e0       	ldi	r25, 0x00	; 0
 3de:	ac 01       	movw	r20, r24
 3e0:	02 c0       	rjmp	.+4      	; 0x3e6 <dio_vidEnablePullUp+0x64>
 3e2:	44 0f       	add	r20, r20
 3e4:	55 1f       	adc	r21, r21
 3e6:	6a 95       	dec	r22
 3e8:	e2 f7       	brpl	.-8      	; 0x3e2 <dio_vidEnablePullUp+0x60>
 3ea:	ba 01       	movw	r22, r20
 3ec:	62 2b       	or	r22, r18
 3ee:	68 bb       	out	0x18, r22	; 24
 3f0:	08 95       	ret
		break;

		case DIO_PORTC:
		if( !CHECK_BIT(DIO_DDRC_REG, channel))
 3f2:	84 b3       	in	r24, 0x14	; 20
 3f4:	90 e0       	ldi	r25, 0x00	; 0
 3f6:	06 2e       	mov	r0, r22
 3f8:	02 c0       	rjmp	.+4      	; 0x3fe <dio_vidEnablePullUp+0x7c>
 3fa:	95 95       	asr	r25
 3fc:	87 95       	ror	r24
 3fe:	0a 94       	dec	r0
 400:	e2 f7       	brpl	.-8      	; 0x3fa <dio_vidEnablePullUp+0x78>
 402:	80 fd       	sbrc	r24, 0
 404:	23 c0       	rjmp	.+70     	; 0x44c <dio_vidEnablePullUp+0xca>
		   SET_BIT(DIO_PORTC_REG, channel);
 406:	25 b3       	in	r18, 0x15	; 21
 408:	81 e0       	ldi	r24, 0x01	; 1
 40a:	90 e0       	ldi	r25, 0x00	; 0
 40c:	ac 01       	movw	r20, r24
 40e:	02 c0       	rjmp	.+4      	; 0x414 <dio_vidEnablePullUp+0x92>
 410:	44 0f       	add	r20, r20
 412:	55 1f       	adc	r21, r21
 414:	6a 95       	dec	r22
 416:	e2 f7       	brpl	.-8      	; 0x410 <dio_vidEnablePullUp+0x8e>
 418:	ba 01       	movw	r22, r20
 41a:	62 2b       	or	r22, r18
 41c:	65 bb       	out	0x15, r22	; 21
 41e:	08 95       	ret
		break;

		case DIO_PORTD:
		if(! CHECK_BIT(DIO_DDRD_REG, channel))
 420:	81 b3       	in	r24, 0x11	; 17
 422:	90 e0       	ldi	r25, 0x00	; 0
 424:	06 2e       	mov	r0, r22
 426:	02 c0       	rjmp	.+4      	; 0x42c <dio_vidEnablePullUp+0xaa>
 428:	95 95       	asr	r25
 42a:	87 95       	ror	r24
 42c:	0a 94       	dec	r0
 42e:	e2 f7       	brpl	.-8      	; 0x428 <dio_vidEnablePullUp+0xa6>
 430:	80 fd       	sbrc	r24, 0
 432:	0c c0       	rjmp	.+24     	; 0x44c <dio_vidEnablePullUp+0xca>
		     SET_BIT(DIO_PORTD_REG, channel);
 434:	22 b3       	in	r18, 0x12	; 18
 436:	81 e0       	ldi	r24, 0x01	; 1
 438:	90 e0       	ldi	r25, 0x00	; 0
 43a:	ac 01       	movw	r20, r24
 43c:	02 c0       	rjmp	.+4      	; 0x442 <dio_vidEnablePullUp+0xc0>
 43e:	44 0f       	add	r20, r20
 440:	55 1f       	adc	r21, r21
 442:	6a 95       	dec	r22
 444:	e2 f7       	brpl	.-8      	; 0x43e <dio_vidEnablePullUp+0xbc>
 446:	ba 01       	movw	r22, r20
 448:	62 2b       	or	r22, r18
 44a:	62 bb       	out	0x12, r22	; 18
 44c:	08 95       	ret

0000044e <GIE_Enable>:



void GIE_Enable()
{
	SET_BIT(SREG,7);
 44e:	8f b7       	in	r24, 0x3f	; 63
 450:	80 68       	ori	r24, 0x80	; 128
 452:	8f bf       	out	0x3f, r24	; 63
}
 454:	08 95       	ret

00000456 <GIE_Disable>:
void GIE_Disable()
{
	CLEAR_BIT(SREG,7);
 456:	8f b7       	in	r24, 0x3f	; 63
 458:	8f 77       	andi	r24, 0x7F	; 127
 45a:	8f bf       	out	0x3f, r24	; 63
 45c:	08 95       	ret

0000045e <led_init>:
* \Parameters (in) : parameterName   Parameter Describtion                                                                         
* \Return value:   : Std_ReturnType  E_OK
*                                    E_NOT_OK                                  
*******************************************************************************/
void led_init(void) 
{   dio_vidConfigChannel(DIO_PORTB,7,OUTPUT);
 45e:	81 e0       	ldi	r24, 0x01	; 1
 460:	67 e0       	ldi	r22, 0x07	; 7
 462:	41 e0       	ldi	r20, 0x01	; 1
 464:	0e 94 49 00 	call	0x92	; 0x92 <dio_vidConfigChannel>
	dio_vidConfigChannel(DIO_PORTA,4,OUTPUT);
 468:	80 e0       	ldi	r24, 0x00	; 0
 46a:	64 e0       	ldi	r22, 0x04	; 4
 46c:	41 e0       	ldi	r20, 0x01	; 1
 46e:	0e 94 49 00 	call	0x92	; 0x92 <dio_vidConfigChannel>
	dio_vidConfigChannel(DIO_PORTA,5,OUTPUT);
 472:	80 e0       	ldi	r24, 0x00	; 0
 474:	65 e0       	ldi	r22, 0x05	; 5
 476:	41 e0       	ldi	r20, 0x01	; 1
 478:	0e 94 49 00 	call	0x92	; 0x92 <dio_vidConfigChannel>
	dio_vidConfigChannel(DIO_PORTA,6,OUTPUT);
 47c:	80 e0       	ldi	r24, 0x00	; 0
 47e:	66 e0       	ldi	r22, 0x06	; 6
 480:	41 e0       	ldi	r20, 0x01	; 1
 482:	0e 94 49 00 	call	0x92	; 0x92 <dio_vidConfigChannel>
	
}
 486:	08 95       	ret

00000488 <led_on>:
*                                    E_NOT_OK
*******************************************************************************/

void led_on(led_ID id)
{
	switch(id)
 488:	82 30       	cpi	r24, 0x02	; 2
 48a:	81 f0       	breq	.+32     	; 0x4ac <led_on+0x24>
 48c:	83 30       	cpi	r24, 0x03	; 3
 48e:	18 f4       	brcc	.+6      	; 0x496 <led_on+0xe>
 490:	81 30       	cpi	r24, 0x01	; 1
 492:	e9 f4       	brne	.+58     	; 0x4ce <led_on+0x46>
 494:	05 c0       	rjmp	.+10     	; 0x4a0 <led_on+0x18>
 496:	83 30       	cpi	r24, 0x03	; 3
 498:	79 f0       	breq	.+30     	; 0x4b8 <led_on+0x30>
 49a:	84 30       	cpi	r24, 0x04	; 4
 49c:	c1 f4       	brne	.+48     	; 0x4ce <led_on+0x46>
 49e:	12 c0       	rjmp	.+36     	; 0x4c4 <led_on+0x3c>
	{
		case led1:
		// if(led_source)
		 dio_vidWriteChannel(DIO_PORTB,7,led1_state);
 4a0:	81 e0       	ldi	r24, 0x01	; 1
 4a2:	67 e0       	ldi	r22, 0x07	; 7
 4a4:	41 e0       	ldi	r20, 0x01	; 1
 4a6:	0e 94 c8 00 	call	0x190	; 0x190 <dio_vidWriteChannel>
		// else 
		// dio_vidWriteChannel(DIO_PORTB,7,STD_LOW);
		break ;
 4aa:	08 95       	ret
		case led2:
		//if(led_source)
		dio_vidWriteChannel(DIO_PORTA,4,led2_state);
 4ac:	80 e0       	ldi	r24, 0x00	; 0
 4ae:	64 e0       	ldi	r22, 0x04	; 4
 4b0:	41 e0       	ldi	r20, 0x01	; 1
 4b2:	0e 94 c8 00 	call	0x190	; 0x190 <dio_vidWriteChannel>
		//else
		//dio_vidWriteChannel(DIO_PORTA,4,STD_LOW);
		break ;
 4b6:	08 95       	ret
		case led3:
		//if(led_source)
		dio_vidWriteChannel(DIO_PORTA,5,led3_state);
 4b8:	80 e0       	ldi	r24, 0x00	; 0
 4ba:	65 e0       	ldi	r22, 0x05	; 5
 4bc:	41 e0       	ldi	r20, 0x01	; 1
 4be:	0e 94 c8 00 	call	0x190	; 0x190 <dio_vidWriteChannel>
		//else
		//dio_vidWriteChannel(DIO_PORTA,5,STD_LOW);
		break ;
 4c2:	08 95       	ret
		case led4:
		//if(led_source)
		dio_vidWriteChannel(DIO_PORTA,6,led4_state);
 4c4:	80 e0       	ldi	r24, 0x00	; 0
 4c6:	66 e0       	ldi	r22, 0x06	; 6
 4c8:	41 e0       	ldi	r20, 0x01	; 1
 4ca:	0e 94 c8 00 	call	0x190	; 0x190 <dio_vidWriteChannel>
 4ce:	08 95       	ret

000004d0 <led_off>:



void led_off(led_ID id)
{
	switch(id)
 4d0:	82 30       	cpi	r24, 0x02	; 2
 4d2:	81 f0       	breq	.+32     	; 0x4f4 <led_off+0x24>
 4d4:	83 30       	cpi	r24, 0x03	; 3
 4d6:	18 f4       	brcc	.+6      	; 0x4de <led_off+0xe>
 4d8:	81 30       	cpi	r24, 0x01	; 1
 4da:	e9 f4       	brne	.+58     	; 0x516 <led_off+0x46>
 4dc:	05 c0       	rjmp	.+10     	; 0x4e8 <led_off+0x18>
 4de:	83 30       	cpi	r24, 0x03	; 3
 4e0:	79 f0       	breq	.+30     	; 0x500 <led_off+0x30>
 4e2:	84 30       	cpi	r24, 0x04	; 4
 4e4:	c1 f4       	brne	.+48     	; 0x516 <led_off+0x46>
 4e6:	12 c0       	rjmp	.+36     	; 0x50c <led_off+0x3c>
	{
		case led1:
		if(led_source)
		dio_vidWriteChannel(DIO_PORTB,7,STD_LOW);
 4e8:	81 e0       	ldi	r24, 0x01	; 1
 4ea:	67 e0       	ldi	r22, 0x07	; 7
 4ec:	40 e0       	ldi	r20, 0x00	; 0
 4ee:	0e 94 c8 00 	call	0x190	; 0x190 <dio_vidWriteChannel>
		else
		dio_vidWriteChannel(DIO_PORTB,7,STD_HIGH);
		break ;
 4f2:	08 95       	ret
		case led2:
		if(led_source)
		dio_vidWriteChannel(DIO_PORTA,4,STD_LOW);
 4f4:	80 e0       	ldi	r24, 0x00	; 0
 4f6:	64 e0       	ldi	r22, 0x04	; 4
 4f8:	40 e0       	ldi	r20, 0x00	; 0
 4fa:	0e 94 c8 00 	call	0x190	; 0x190 <dio_vidWriteChannel>
		else
		dio_vidWriteChannel(DIO_PORTA,4,STD_HIGH);
		break ;
 4fe:	08 95       	ret
		case led3:
		if(led_source)
		dio_vidWriteChannel(DIO_PORTA,5,STD_LOW);
 500:	80 e0       	ldi	r24, 0x00	; 0
 502:	65 e0       	ldi	r22, 0x05	; 5
 504:	40 e0       	ldi	r20, 0x00	; 0
 506:	0e 94 c8 00 	call	0x190	; 0x190 <dio_vidWriteChannel>
		else
		dio_vidWriteChannel(DIO_PORTA,5,STD_HIGH);
		break ;
 50a:	08 95       	ret
		case led4:
		if(led_source)
		dio_vidWriteChannel(DIO_PORTA,6,STD_LOW);
 50c:	80 e0       	ldi	r24, 0x00	; 0
 50e:	66 e0       	ldi	r22, 0x06	; 6
 510:	40 e0       	ldi	r20, 0x00	; 0
 512:	0e 94 c8 00 	call	0x190	; 0x190 <dio_vidWriteChannel>
 516:	08 95       	ret

00000518 <led_toggle>:
}


void led_toggle(led_ID id)
{
	switch(id)
 518:	82 30       	cpi	r24, 0x02	; 2
 51a:	79 f0       	breq	.+30     	; 0x53a <led_toggle+0x22>
 51c:	83 30       	cpi	r24, 0x03	; 3
 51e:	18 f4       	brcc	.+6      	; 0x526 <led_toggle+0xe>
 520:	81 30       	cpi	r24, 0x01	; 1
 522:	c9 f4       	brne	.+50     	; 0x556 <led_toggle+0x3e>
 524:	05 c0       	rjmp	.+10     	; 0x530 <led_toggle+0x18>
 526:	83 30       	cpi	r24, 0x03	; 3
 528:	69 f0       	breq	.+26     	; 0x544 <led_toggle+0x2c>
 52a:	84 30       	cpi	r24, 0x04	; 4
 52c:	a1 f4       	brne	.+40     	; 0x556 <led_toggle+0x3e>
 52e:	0f c0       	rjmp	.+30     	; 0x54e <led_toggle+0x36>
	{
		case led1:
		dio_vidFlipChannel(DIO_PORTB,7);
 530:	81 e0       	ldi	r24, 0x01	; 1
 532:	67 e0       	ldi	r22, 0x07	; 7
 534:	0e 94 51 01 	call	0x2a2	; 0x2a2 <dio_vidFlipChannel>
		break ;
 538:	08 95       	ret
		case led2:
		dio_vidFlipChannel(DIO_PORTA,4);
 53a:	80 e0       	ldi	r24, 0x00	; 0
 53c:	64 e0       	ldi	r22, 0x04	; 4
 53e:	0e 94 51 01 	call	0x2a2	; 0x2a2 <dio_vidFlipChannel>
		break ;
 542:	08 95       	ret
		case led3:
		dio_vidFlipChannel(DIO_PORTA,5);
 544:	80 e0       	ldi	r24, 0x00	; 0
 546:	65 e0       	ldi	r22, 0x05	; 5
 548:	0e 94 51 01 	call	0x2a2	; 0x2a2 <dio_vidFlipChannel>
		break ;
 54c:	08 95       	ret
		case led4:
		dio_vidFlipChannel(DIO_PORTA,6);
 54e:	80 e0       	ldi	r24, 0x00	; 0
 550:	66 e0       	ldi	r22, 0x06	; 6
 552:	0e 94 51 01 	call	0x2a2	; 0x2a2 <dio_vidFlipChannel>
 556:	08 95       	ret

00000558 <UART_Init>:


void UART_Init(u16 baudRate)
{
	/* Set baud rate */
	UART_UBRRL_REG = (u8)baudRate;
 558:	89 b9       	out	0x09, r24	; 9
	UART_UBRRH_REG = (u8)(baudRate>>8);
 55a:	90 bd       	out	0x20, r25	; 32

	/* Enable receiver and transmitter */
	SET_BIT(UART_UCSRB_REG,RXEN_BIT_NO);  /* Enable Receiver*/
 55c:	54 9a       	sbi	0x0a, 4	; 10
	SET_BIT(UART_UCSRB_REG,TXEN_BIT_NO);  /* Enable Transmitter */
 55e:	53 9a       	sbi	0x0a, 3	; 10
	/* Set frame format: 8data, 1stop bit, Even Parity */
	UART_UCSRC_REG |= (1 << URSEL_BIT_NO) | UART_8_BIT_DATA | UART_EVEN_PARITY;    // (1 << URSEL_BIT_NO) to select between  UART_UCSRC_REG and  UART_UBRRH_REG
 560:	80 b5       	in	r24, 0x20	; 32
 562:	86 6a       	ori	r24, 0xA6	; 166
 564:	80 bd       	out	0x20, r24	; 32

	SET_BIT(UART_UCSRB_REG,7); /*	Enable Rx Complete Interrupt	*/
 566:	57 9a       	sbi	0x0a, 7	; 10
	SET_BIT(UART_UCSRB_REG,6); /*	Enable Tx Complete Interrupt	*/
 568:	56 9a       	sbi	0x0a, 6	; 10
}
 56a:	08 95       	ret

0000056c <UART_TransmitChr>:
* \Return value:   : None                                   
*******************************************************************************/
void UART_TransmitChr(u8 data)
{
	/* Put data into buffer*/
	while (CHECK_BIT(UART_UCSRA_REG,UDRE_BIT_NO)==0) ;
 56c:	9b b1       	in	r25, 0x0b	; 11
 56e:	95 ff       	sbrs	r25, 5
 570:	fd cf       	rjmp	.-6      	; 0x56c <UART_TransmitChr>
	UART_UDR_REG = data;
 572:	8c b9       	out	0x0c, r24	; 12
	
	
}
 574:	08 95       	ret

00000576 <UART_ReceiveChr>:
* \Parameters (in) : None                                                                    
* \Return value:   : u8     received data byte                                   
*******************************************************************************/
u8 UART_ReceiveChr(void)
{  // while (CHECK_BIT(UART_UCSRA_REG,7)==0 ) ;
	if(CHECK_BIT(UART_UCSRA_REG,7))
 576:	5f 9b       	sbis	0x0b, 7	; 11
 578:	02 c0       	rjmp	.+4      	; 0x57e <UART_ReceiveChr+0x8>
	{
		return UART_UDR_REG;
 57a:	8c b1       	in	r24, 0x0c	; 12
 57c:	08 95       	ret
	}	
	else
	{
		return 0 ;
 57e:	80 e0       	ldi	r24, 0x00	; 0
	}			
		
}
 580:	08 95       	ret

00000582 <UART_TransmitStr>:
* \Parameters (in) : None
* \Return value:   : u8     transmite data
*******************************************************************************/

void UART_TransmitStr(u8 *str)
{    
 582:	cf 93       	push	r28
 584:	df 93       	push	r29
 586:	ec 01       	movw	r28, r24
	while (*str != NULL)
 588:	88 81       	ld	r24, Y
 58a:	88 23       	and	r24, r24
 58c:	31 f0       	breq	.+12     	; 0x59a <UART_TransmitStr+0x18>
* \Reentrancy      : Non Reentrant
* \Parameters (in) : None
* \Return value:   : u8     transmite data
*******************************************************************************/

void UART_TransmitStr(u8 *str)
 58e:	21 96       	adiw	r28, 0x01	; 1
{    
	while (*str != NULL)
	{ 
		UART_TransmitChr(str[0]) ; 
 590:	0e 94 b6 02 	call	0x56c	; 0x56c <UART_TransmitChr>
* \Return value:   : u8     transmite data
*******************************************************************************/

void UART_TransmitStr(u8 *str)
{    
	while (*str != NULL)
 594:	89 91       	ld	r24, Y+
 596:	88 23       	and	r24, r24
 598:	d9 f7       	brne	.-10     	; 0x590 <UART_TransmitStr+0xe>
	{ 
		UART_TransmitChr(str[0]) ; 
		str++ ; 
	}
}
 59a:	df 91       	pop	r29
 59c:	cf 91       	pop	r28
 59e:	08 95       	ret

000005a0 <UART_TransmitStr_INTERRUPT>:
//buffer of the received data 
u8 Uart_rx_buff[Max_size];
u8 recieve_flag = 0 ;

void UART_TransmitStr_INTERRUPT(u8 *str)
{   u16 i  = 0 ;
 5a0:	dc 01       	movw	r26, r24
    byte_index =0 ;
 5a2:	10 92 68 00 	sts	0x0068, r1
 5a6:	10 92 67 00 	sts	0x0067, r1
	while (str[i] != NULL)
 5aa:	8c 91       	ld	r24, X
 5ac:	88 23       	and	r24, r24
 5ae:	61 f0       	breq	.+24     	; 0x5c8 <UART_TransmitStr_INTERRUPT+0x28>
 5b0:	e1 e5       	ldi	r30, 0x51	; 81
 5b2:	f4 e0       	ldi	r31, 0x04	; 4
u16 recieve_index = 0 ;
//buffer of the received data 
u8 Uart_rx_buff[Max_size];
u8 recieve_flag = 0 ;

void UART_TransmitStr_INTERRUPT(u8 *str)
 5b4:	11 96       	adiw	r26, 0x01	; 1
{   u16 i  = 0 ;
 5b6:	20 e0       	ldi	r18, 0x00	; 0
 5b8:	30 e0       	ldi	r19, 0x00	; 0
    byte_index =0 ;
	while (str[i] != NULL)
	{
		Uart_tx_buff[i] =  str[i]  ;
 5ba:	81 93       	st	Z+, r24
				i++ ;
 5bc:	2f 5f       	subi	r18, 0xFF	; 255
 5be:	3f 4f       	sbci	r19, 0xFF	; 255
u8 recieve_flag = 0 ;

void UART_TransmitStr_INTERRUPT(u8 *str)
{   u16 i  = 0 ;
    byte_index =0 ;
	while (str[i] != NULL)
 5c0:	8d 91       	ld	r24, X+
 5c2:	88 23       	and	r24, r24
 5c4:	d1 f7       	brne	.-12     	; 0x5ba <UART_TransmitStr_INTERRUPT+0x1a>
 5c6:	02 c0       	rjmp	.+4      	; 0x5cc <UART_TransmitStr_INTERRUPT+0x2c>
//buffer of the received data 
u8 Uart_rx_buff[Max_size];
u8 recieve_flag = 0 ;

void UART_TransmitStr_INTERRUPT(u8 *str)
{   u16 i  = 0 ;
 5c8:	20 e0       	ldi	r18, 0x00	; 0
 5ca:	30 e0       	ldi	r19, 0x00	; 0
	while (str[i] != NULL)
	{
		Uart_tx_buff[i] =  str[i]  ;
				i++ ;
	}
	Uart_tx_buff[i] = NULL ;
 5cc:	2f 5a       	subi	r18, 0xAF	; 175
 5ce:	3b 4f       	sbci	r19, 0xFB	; 251
 5d0:	f9 01       	movw	r30, r18
 5d2:	10 82       	st	Z, r1
	UART_UDR_REG = Uart_tx_buff[byte_index] ; 
 5d4:	80 91 51 04 	lds	r24, 0x0451
 5d8:	8c b9       	out	0x0c, r24	; 12
	
}
 5da:	08 95       	ret

000005dc <__vector_15>:


void __vector_15(void) __attribute__(( signal , used ));

void __vector_15(void)
{
 5dc:	1f 92       	push	r1
 5de:	0f 92       	push	r0
 5e0:	0f b6       	in	r0, 0x3f	; 63
 5e2:	0f 92       	push	r0
 5e4:	11 24       	eor	r1, r1
 5e6:	2f 93       	push	r18
 5e8:	3f 93       	push	r19
 5ea:	8f 93       	push	r24
 5ec:	9f 93       	push	r25
 5ee:	ef 93       	push	r30
 5f0:	ff 93       	push	r31
	byte_index++;
 5f2:	80 91 67 00 	lds	r24, 0x0067
 5f6:	90 91 68 00 	lds	r25, 0x0068
 5fa:	01 96       	adiw	r24, 0x01	; 1
 5fc:	90 93 68 00 	sts	0x0068, r25
 600:	80 93 67 00 	sts	0x0067, r24
	if( Uart_tx_buff[byte_index]!= NULL || byte_index>=Max_size )
 604:	fc 01       	movw	r30, r24
 606:	ef 5a       	subi	r30, 0xAF	; 175
 608:	fb 4f       	sbci	r31, 0xFB	; 251
 60a:	20 81       	ld	r18, Z
 60c:	22 23       	and	r18, r18
 60e:	21 f4       	brne	.+8      	; 0x618 <__vector_15+0x3c>
 610:	33 e0       	ldi	r19, 0x03	; 3
 612:	88 3e       	cpi	r24, 0xE8	; 232
 614:	93 07       	cpc	r25, r19
 616:	10 f0       	brcs	.+4      	; 0x61c <__vector_15+0x40>
	{
		UART_UDR_REG = Uart_tx_buff[byte_index] ;
 618:	2c b9       	out	0x0c, r18	; 12
 61a:	04 c0       	rjmp	.+8      	; 0x624 <__vector_15+0x48>
	}
	else
	{
		byte_index = 0 ;
 61c:	10 92 68 00 	sts	0x0068, r1
 620:	10 92 67 00 	sts	0x0067, r1
	}
}
 624:	ff 91       	pop	r31
 626:	ef 91       	pop	r30
 628:	9f 91       	pop	r25
 62a:	8f 91       	pop	r24
 62c:	3f 91       	pop	r19
 62e:	2f 91       	pop	r18
 630:	0f 90       	pop	r0
 632:	0f be       	out	0x3f, r0	; 63
 634:	0f 90       	pop	r0
 636:	1f 90       	pop	r1
 638:	18 95       	reti

0000063a <UART_Recieve_is_ready>:
* \Return value:   : u8    
*******************************************************************************/
u8 UART_Recieve_is_ready(void) 
{
	
	if(recieve_flag)
 63a:	80 91 64 00 	lds	r24, 0x0064
 63e:	88 23       	and	r24, r24
 640:	21 f0       	breq	.+8      	; 0x64a <UART_Recieve_is_ready+0x10>
	{   
		recieve_flag = 0 ;
 642:	10 92 64 00 	sts	0x0064, r1
		return 1 ;
 646:	81 e0       	ldi	r24, 0x01	; 1
 648:	08 95       	ret
	}
	else
	{
		return 0 ;
 64a:	80 e0       	ldi	r24, 0x00	; 0
	}
}
 64c:	08 95       	ret

0000064e <UART_RecieveStr_int>:

/* make the pointer from main to point to buffer instead of copy the data */
void UART_RecieveStr_int( u8 ** str)
{
	*str = Uart_rx_buff ;
 64e:	29 e6       	ldi	r18, 0x69	; 105
 650:	30 e0       	ldi	r19, 0x00	; 0
 652:	fc 01       	movw	r30, r24
 654:	31 83       	std	Z+1, r19	; 0x01
 656:	20 83       	st	Z, r18
	
}
 658:	08 95       	ret

0000065a <__vector_13>:


/*ISR fun of rx_recieve flag */
void __vector_13(void) __attribute__(( signal , used ));
void __vector_13(void)
{     
 65a:	1f 92       	push	r1
 65c:	0f 92       	push	r0
 65e:	0f b6       	in	r0, 0x3f	; 63
 660:	0f 92       	push	r0
 662:	11 24       	eor	r1, r1
 664:	2f 93       	push	r18
 666:	8f 93       	push	r24
 668:	9f 93       	push	r25
 66a:	ef 93       	push	r30
 66c:	ff 93       	push	r31
	Uart_rx_buff[recieve_index] = UART_UDR_REG ;
 66e:	80 91 65 00 	lds	r24, 0x0065
 672:	90 91 66 00 	lds	r25, 0x0066
 676:	2c b1       	in	r18, 0x0c	; 12
 678:	fc 01       	movw	r30, r24
 67a:	e7 59       	subi	r30, 0x97	; 151
 67c:	ff 4f       	sbci	r31, 0xFF	; 255
 67e:	20 83       	st	Z, r18
	
	 if(Uart_rx_buff[recieve_index] == LAST_KEY || recieve_index>=Max_size )    // 13 == enter in protus 
 680:	2d 30       	cpi	r18, 0x0D	; 13
 682:	21 f0       	breq	.+8      	; 0x68c <__vector_13+0x32>
 684:	23 e0       	ldi	r18, 0x03	; 3
 686:	88 3e       	cpi	r24, 0xE8	; 232
 688:	92 07       	cpc	r25, r18
 68a:	58 f0       	brcs	.+22     	; 0x6a2 <__vector_13+0x48>
	{    
        //led_on(led1) ;
		Uart_rx_buff[recieve_index] =  NULL; // insert null at last of the string 
 68c:	87 59       	subi	r24, 0x97	; 151
 68e:	9f 4f       	sbci	r25, 0xFF	; 255
 690:	fc 01       	movw	r30, r24
 692:	10 82       	st	Z, r1
		recieve_flag = 1 ;                    // raise flag 
 694:	81 e0       	ldi	r24, 0x01	; 1
 696:	80 93 64 00 	sts	0x0064, r24
		recieve_index = 0 ;                   // reset the index to start of the buffer 
 69a:	10 92 66 00 	sts	0x0066, r1
 69e:	10 92 65 00 	sts	0x0065, r1
	}
	recieve_index++ ;
 6a2:	80 91 65 00 	lds	r24, 0x0065
 6a6:	90 91 66 00 	lds	r25, 0x0066
 6aa:	01 96       	adiw	r24, 0x01	; 1
 6ac:	90 93 66 00 	sts	0x0066, r25
 6b0:	80 93 65 00 	sts	0x0065, r24
	
	
}
 6b4:	ff 91       	pop	r31
 6b6:	ef 91       	pop	r30
 6b8:	9f 91       	pop	r25
 6ba:	8f 91       	pop	r24
 6bc:	2f 91       	pop	r18
 6be:	0f 90       	pop	r0
 6c0:	0f be       	out	0x3f, r0	; 63
 6c2:	0f 90       	pop	r0
 6c4:	1f 90       	pop	r1
 6c6:	18 95       	reti

000006c8 <main>:
//#include <avr/io.h>
#include "uart.h"
#include "GIE.h"

int main(void)
{  UART_Init(UART_BAUDRATE_9600);
 6c8:	cf 93       	push	r28
 6ca:	df 93       	push	r29
 6cc:	00 d0       	rcall	.+0      	; 0x6ce <main+0x6>
 6ce:	cd b7       	in	r28, 0x3d	; 61
 6d0:	de b7       	in	r29, 0x3e	; 62
 6d2:	87 e6       	ldi	r24, 0x67	; 103
 6d4:	90 e0       	ldi	r25, 0x00	; 0
 6d6:	0e 94 ac 02 	call	0x558	; 0x558 <UART_Init>
	led_init();
 6da:	0e 94 2f 02 	call	0x45e	; 0x45e <led_init>
	GIE_Enable();
 6de:	0e 94 27 02 	call	0x44e	; 0x44e <GIE_Enable>
		} 
		
		
		if(read[1]== 'a')
		{
			UART_TransmitStr_INTERRUPT("hi\r");
 6e2:	00 e6       	ldi	r16, 0x60	; 96
 6e4:	10 e0       	ldi	r17, 0x00	; 0
	GIE_Enable();
	u8 *read ;
	
	//UART_TransmitStr_int("hello");
    while(1)
    {    if(UART_Recieve_is_ready())
 6e6:	0e 94 1d 03 	call	0x63a	; 0x63a <UART_Recieve_is_ready>
 6ea:	88 23       	and	r24, r24
 6ec:	21 f0       	breq	.+8      	; 0x6f6 <main+0x2e>
		{    
			UART_RecieveStr_int(&read);    //  read is a pointer to buffer instead of dublicate the daata 
 6ee:	ce 01       	movw	r24, r28
 6f0:	01 96       	adiw	r24, 0x01	; 1
 6f2:	0e 94 27 03 	call	0x64e	; 0x64e <UART_RecieveStr_int>
		} 
		
		
		if(read[1]== 'a')
 6f6:	e9 81       	ldd	r30, Y+1	; 0x01
 6f8:	fa 81       	ldd	r31, Y+2	; 0x02
 6fa:	81 81       	ldd	r24, Z+1	; 0x01
 6fc:	81 36       	cpi	r24, 0x61	; 97
 6fe:	19 f4       	brne	.+6      	; 0x706 <main+0x3e>
		{
			UART_TransmitStr_INTERRUPT("hi\r");
 700:	c8 01       	movw	r24, r16
 702:	0e 94 d0 02 	call	0x5a0	; 0x5a0 <UART_TransmitStr_INTERRUPT>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 706:	8f ef       	ldi	r24, 0xFF	; 255
 708:	93 ed       	ldi	r25, 0xD3	; 211
 70a:	a0 e3       	ldi	r26, 0x30	; 48
 70c:	81 50       	subi	r24, 0x01	; 1
 70e:	90 40       	sbci	r25, 0x00	; 0
 710:	a0 40       	sbci	r26, 0x00	; 0
 712:	e1 f7       	brne	.-8      	; 0x70c <main+0x44>
 714:	00 c0       	rjmp	.+0      	; 0x716 <main+0x4e>
 716:	00 00       	nop
 718:	e6 cf       	rjmp	.-52     	; 0x6e6 <main+0x1e>

0000071a <_exit>:
 71a:	f8 94       	cli

0000071c <__stop_program>:
 71c:	ff cf       	rjmp	.-2      	; 0x71c <__stop_program>
