
*** Running vivado
    with args -log main_control_axi_gpio_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_control_axi_gpio_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main_control_axi_gpio_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/firmware/XILINX/demo/test_control/ip_repo/freq_out_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/firmware/XILINX/IP_Project'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/firmware/XILINX/IP_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP main_control_axi_gpio_0_1, cache-ID = 3e96a4637ce7efe3.
INFO: [Common 17-206] Exiting Vivado at Sat Mar 28 09:09:50 2020...
