
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: src_state[2]$_DFF_PN0_ (rising edge-triggered flip-flop)
Endpoint: src_to_dst_data[0]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00 ^ src_state[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.05    0.21    0.51    0.51 ^ src_state[2]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         src_state[2] (net)
                  0.21    0.00    0.51 ^ _312_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.16    0.14    0.64 v _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _151_ (net)
                  0.16    0.00    0.64 v _459_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.03    0.11    0.22    0.86 v _459_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _188_ (net)
                  0.11    0.00    0.86 v _464_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.03    0.11    0.20    1.06 v _464_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _192_ (net)
                  0.11    0.00    1.06 v _465_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.30    0.31    1.37 v _465_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _193_ (net)
                  0.30    0.00    1.37 v _471_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi222_2)
     1    0.00    0.38    0.29    1.66 ^ _471_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi222_2)
                                         _109_ (net)
                  0.38    0.00    1.66 ^ src_to_dst_data[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.66   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.60e-03   1.49e-04   9.15e-08   1.75e-03  70.9%
Combinational          5.31e-04   1.86e-04   6.43e-08   7.17e-04  29.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.13e-03   3.35e-04   1.56e-07   2.46e-03 100.0%
                          86.4%      13.6%       0.0%
