# Vivado FIFO Non-symmetric Aspect Ratio Study

## FIFO Results (Almost Full Flag, rd_data_count, and wr_data_count were enabled)
1. Independent Clocks Block RAM, 8 bit Wr Port, 32 bit Rd Port, 64 (Vivado limits to 63) Write Depth, 16 (Vivado Limits to 15) Read Depth
2. Independent Clocks Block RAM, 8 bit Wr Port, 16 bit Rd Port, 32 (Vivado limits to 31) Write Depth, 16 (Vivado Limits to 15) Read Depth
3. Independent Clocks Block RAM, 512 bit Wr Port, 128 bit Rd Port, 16 Write Depth, 64 Read Depth
