<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_2" LaunchPart="xc7a35tcpg236-2L" LaunchTime="1651463390">
  <File Type="BITSTR-BMM" Name="fpga_Single_Cycle_SoC_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="fpga_Single_Cycle_SoC_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="fpga_Single_Cycle_SoC_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="fpga_Single_Cycle_SoC_power_routed.rpt"/>
  <File Type="PA-TCL" Name="fpga_Single_Cycle_SoC.tcl"/>
  <File Type="OPT-TIMING" Name="fpga_Single_Cycle_SoC_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="fpga_Single_Cycle_SoC_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="fpga_Single_Cycle_SoC_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="fpga_Single_Cycle_SoC_reports.tcl"/>
  <File Type="OPT-DRC" Name="fpga_Single_Cycle_SoC_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="fpga_Single_Cycle_SoC.hwdef"/>
  <File Type="PWROPT-DCP" Name="fpga_Single_Cycle_SoC_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="fpga_Single_Cycle_SoC_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="fpga_Single_Cycle_SoC_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="fpga_Single_Cycle_SoC_placed.dcp"/>
  <File Type="PLACE-IO" Name="fpga_Single_Cycle_SoC_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="fpga_Single_Cycle_SoC_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="fpga_Single_Cycle_SoC_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="fpga_Single_Cycle_SoC_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="fpga_Single_Cycle_SoC_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="fpga_Single_Cycle_SoC_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="fpga_Single_Cycle_SoC_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="fpga_Single_Cycle_SoC.bgn"/>
  <File Type="PLACE-TIMING" Name="fpga_Single_Cycle_SoC_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="fpga_Single_Cycle_SoC_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="fpga_Single_Cycle_SoC.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="fpga_Single_Cycle_SoC_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="fpga_Single_Cycle_SoC_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="fpga_Single_Cycle_SoC_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="fpga_Single_Cycle_SoC.msk"/>
  <File Type="PHYSOPT-TIMING" Name="fpga_Single_Cycle_SoC_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="fpga_Single_Cycle_SoC_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="fpga_Single_Cycle_SoC_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="fpga_Single_Cycle_SoC_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="fpga_Single_Cycle_SoC_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="fpga_Single_Cycle_SoC_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="fpga_Single_Cycle_SoC.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="fpga_Single_Cycle_SoC_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="fpga_Single_Cycle_SoC.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="fpga_Single_Cycle_SoC_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="fpga_Single_Cycle_SoC_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="fpga_Single_Cycle_SoC.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="fpga_Single_Cycle_SoC_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="fpga_Single_Cycle_SoC_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="fpga_Single_Cycle_SoC_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="fpga_Single_Cycle_SoC_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="fpga_Single_Cycle_SoC_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="fpga_Single_Cycle_SoC_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="fpga_Single_Cycle_SoC_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="fpga_Single_Cycle_SoC_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="fpga_Single_Cycle_SoC_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="fpga_Single_Cycle_SoC_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="fpga_Single_Cycle_SoC_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="fpga_Single_Cycle_SoC_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="fpga_Single_Cycle_SoC_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="fpga_Single_Cycle_SoC_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="fpga_Single_Cycle_SoC_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="fpga_Single_Cycle_SoC_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="fpga_Single_Cycle_SoC_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="fpga_Single_Cycle_SoC_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="fpga_Single_Cycle_SoC_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="fpga_Single_Cycle_SoC.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="fpga_Single_Cycle_SoC_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="fpga_Single_Cycle_SoC.rbt"/>
  <File Type="BITSTR-NKY" Name="fpga_Single_Cycle_SoC.nky"/>
  <File Type="BG-DRC" Name="fpga_Single_Cycle_SoC.drc"/>
  <File Type="RDI-RDI" Name="fpga_Single_Cycle_SoC.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/new/Ad_decoder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sources_1/new/Ad_decoder.v"/>
        <Attr Name="ImportTime" Val="1651168503"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/CMP_ERROR.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/CMP_ERROR.v"/>
        <Attr Name="ImportTime" Val="1646130549"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/CMP_GT.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/CMP_GT.v"/>
        <Attr Name="ImportTime" Val="1651170383"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/CNT.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/CNT.v"/>
        <Attr Name="ImportTime" Val="1651170371"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/CU.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/CU.v"/>
        <Attr Name="ImportTime" Val="1651170389"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/DP.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/DP.v"/>
        <Attr Name="ImportTime" Val="1651455223"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/Factorial.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/Factorial.v"/>
        <Attr Name="ImportTime" Val="1651454888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/new/Factorial_accelerator.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sources_1/new/Factorial_accelerator.v"/>
        <Attr Name="ImportTime" Val="1651454308"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/new/GPIO.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sources_1/new/GPIO.v"/>
        <Attr Name="ImportTime" Val="1651454265"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/new/Gpio_mux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sources_1/new/Gpio_mux.v"/>
        <Attr Name="ImportTime" Val="1651027738"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/HILO.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/new/HILO.v"/>
        <Attr Name="ImportTime" Val="1650155506"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/MUL.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/MUL.v"/>
        <Attr Name="ImportTime" Val="1651170373"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/MUX.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/MUX.v"/>
        <Attr Name="ImportTime" Val="1651170375"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/REG.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab1/Vivado Files/Assignment_1.srcs/sources_1/new/REG.v"/>
        <Attr Name="ImportTime" Val="1651170378"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/new/SOC_Decoder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sources_1/new/SOC_Decoder.v"/>
        <Attr Name="ImportTime" Val="1651453735"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SOC_mux4.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/new/SOC_mux4.v"/>
        <Attr Name="ImportTime" Val="1651452816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/new/SingleCycle_SOC.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sources_1/new/SingleCycle_SOC.v"/>
        <Attr Name="ImportTime" Val="1651454202"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v"/>
        <Attr Name="ImportTime" Val="1529278294"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v"/>
        <Attr Name="ImportTime" Val="1529278532"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v"/>
        <Attr Name="ImportTime" Val="1649782731"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/button_debouncer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/button_debouncer.v"/>
        <Attr Name="ImportTime" Val="1529896809"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/clk_gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/clk_gen.v"/>
        <Attr Name="ImportTime" Val="1529896827"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v"/>
        <Attr Name="ImportTime" Val="1649782933"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v"/>
        <Attr Name="ImportTime" Val="1651455245"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v"/>
        <Attr Name="ImportTime" Val="1651450395"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v"/>
        <Attr Name="ImportTime" Val="1529270952"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/fact_reg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/new/fact_reg.v"/>
        <Attr Name="ImportTime" Val="1651451438"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/new/factorial_and.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sources_1/new/factorial_and.v"/>
        <Attr Name="ImportTime" Val="1651114127"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/gpio_ad.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/new/gpio_ad.v"/>
        <Attr Name="ImportTime" Val="1651452079"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/hex_to_7seg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/hex_to_7seg.v"/>
        <Attr Name="ImportTime" Val="1529896816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/new/hiloregister.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sources_1/new/hiloregister.v"/>
        <Attr Name="ImportTime" Val="1651451477"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v"/>
        <Attr Name="ImportTime" Val="1529289436"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/led_mux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/led_mux.v"/>
        <Attr Name="ImportTime" Val="1532847256"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v"/>
        <Attr Name="ImportTime" Val="1649782743"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v"/>
        <Attr Name="ImportTime" Val="1651455229"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/multiplier.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/new/multiplier.v"/>
        <Attr Name="ImportTime" Val="1649782809"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v"/>
        <Attr Name="ImportTime" Val="1529278340"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/new/reg_factorial.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sources_1/new/reg_factorial.v"/>
        <Attr Name="ImportTime" Val="1651113271"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v"/>
        <Attr Name="ImportTime" Val="1532850504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/shifter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/new/shifter.v"/>
        <Attr Name="ImportTime" Val="1650154013"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/Assignment6/Assignment6.srcs/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v"/>
        <Attr Name="ImportTime" Val="1529278266"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/imports/spike/Downloads/Lab7_Attachment1/MIPS_single_cycle_patched/validation_wrapper/mips_fpga.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sources_1/imports/spike/Downloads/Lab7_Attachment1/MIPS_single_cycle_patched/validation_wrapper/mips_fpga.v"/>
        <Attr Name="ImportTime" Val="1651454213"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sim_1/new/Factorial_testbench.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sim_1/new/Factorial_testbench.v"/>
        <Attr Name="ImportTime" Val="1651455321"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sim_1/new/GPIO_testbench.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sim_1/new/GPIO_testbench.v"/>
        <Attr Name="ImportTime" Val="1651171158"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sim_1/new/SOC_testbench.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sim_1/new/SOC_testbench.v"/>
        <Attr Name="ImportTime" Val="1651205579"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab7/project_1/project_1.srcs/sources_1/imports/spike/Desktop/CMPE 140/Lab7/memfile.dat">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/sources_1/imports/spike/Desktop/CMPE 140/Lab7/memfile.dat"/>
        <Attr Name="ImportTime" Val="1651453385"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="fpga_Single_Cycle_SoC"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/SingleCycle_SOC.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab7/project_1/project_1.srcs/constrs_1/new/SingleCycle_SOC.xdc"/>
        <Attr Name="ImportTime" Val="1651446981"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
