<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1042" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1042{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1042{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1042{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1042{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1042{left:96px;bottom:1038px;letter-spacing:0.15px;word-spacing:-0.49px;}
#t6_1042{left:96px;bottom:1017px;letter-spacing:0.11px;}
#t7_1042{left:96px;bottom:982px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t8_1042{left:96px;bottom:923px;letter-spacing:0.2px;}
#t9_1042{left:192px;bottom:923px;letter-spacing:0.26px;}
#ta_1042{left:96px;bottom:887px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tb_1042{left:96px;bottom:866px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tc_1042{left:96px;bottom:826px;letter-spacing:0.14px;}
#td_1042{left:168px;bottom:826px;letter-spacing:0.19px;word-spacing:0.01px;}
#te_1042{left:96px;bottom:791px;letter-spacing:0.15px;word-spacing:-1.07px;}
#tf_1042{left:596px;bottom:791px;}
#tg_1042{left:602px;bottom:791px;letter-spacing:0.1px;word-spacing:-1.07px;}
#th_1042{left:96px;bottom:769px;letter-spacing:0.12px;word-spacing:-1.08px;}
#ti_1042{left:96px;bottom:748px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tj_1042{left:96px;bottom:727px;letter-spacing:0.11px;word-spacing:-0.63px;}
#tk_1042{left:96px;bottom:705px;letter-spacing:0.11px;word-spacing:-0.88px;}
#tl_1042{left:569px;bottom:705px;letter-spacing:0.14px;word-spacing:-0.91px;}
#tm_1042{left:96px;bottom:684px;letter-spacing:0.14px;}
#tn_1042{left:162px;bottom:684px;letter-spacing:0.09px;}
#to_1042{left:182px;bottom:684px;letter-spacing:0.08px;word-spacing:-0.39px;}
#tp_1042{left:508px;bottom:684px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_1042{left:96px;bottom:644px;letter-spacing:0.14px;}
#tr_1042{left:168px;bottom:644px;letter-spacing:0.12px;word-spacing:0.06px;}
#ts_1042{left:96px;bottom:609px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tt_1042{left:96px;bottom:588px;letter-spacing:0.16px;}
#tu_1042{left:96px;bottom:552px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tv_1042{left:96px;bottom:517px;letter-spacing:0.13px;word-spacing:-0.99px;}
#tw_1042{left:96px;bottom:496px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tx_1042{left:96px;bottom:474px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ty_1042{left:96px;bottom:453px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tz_1042{left:96px;bottom:418px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t10_1042{left:96px;bottom:397px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t11_1042{left:96px;bottom:361px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t12_1042{left:96px;bottom:303px;letter-spacing:0.2px;}
#t13_1042{left:192px;bottom:303px;letter-spacing:0.17px;word-spacing:0.12px;}
#t14_1042{left:96px;bottom:267px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t15_1042{left:96px;bottom:245px;letter-spacing:0.11px;word-spacing:-0.51px;}
#t16_1042{left:96px;bottom:224px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_1042{left:96px;bottom:203px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t18_1042{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1042{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1042{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1042{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1042{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1042{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1042{font-size:18px;font-family:Arial_61s;color:#000;}
.s7_1042{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_1042{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1042" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1042Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1042" style="-webkit-user-select: none;"><object width="935" height="1210" data="1042/1042.svg" type="image/svg+xml" id="pdf1042" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1042" class="t s1_1042">587 </span><span id="t2_1042" class="t s2_1042">Secure Virtual Machine </span>
<span id="t3_1042" class="t s1_1042">AMD64 Technology </span><span id="t4_1042" class="t s1_1042">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1042" class="t s3_1042">If SVM Key is zero when VM_CR.LOCK is one, VM_CR.LOCK can only be cleared by a processor </span>
<span id="t6_1042" class="t s3_1042">reset. </span>
<span id="t7_1042" class="t s3_1042">To preserve the security of the SVM key, reading the SVM_KEY MSR always returns zero. </span>
<span id="t8_1042" class="t s4_1042">15.32 </span><span id="t9_1042" class="t s4_1042">SMM-Lock </span>
<span id="ta_1042" class="t s3_1042">The SMM-Lock feature allows platform firmware to prevent System Management Interrupts (SMI) </span>
<span id="tb_1042" class="t s3_1042">from being intercepted in SVM. The SmmLock bit is located in the HWCR MSR register. </span>
<span id="tc_1042" class="t s5_1042">15.32.1 </span><span id="td_1042" class="t s5_1042">SmmLock Bit — HWCR[0] </span>
<span id="te_1042" class="t s3_1042">The SmmLock bit (bit 0) is located in the HWCR MSR (C001_0015h</span><span id="tf_1042" class="t s6_1042">)</span><span id="tg_1042" class="t s3_1042">. When SmmLock is clear, it can </span>
<span id="th_1042" class="t s3_1042">be set to one. Once set, the bit cannot be cleared by software and writes to it are ignored. SmmLock can </span>
<span id="ti_1042" class="t s3_1042">only be cleared using the SMM_KEY MSR (see Section 15.32.2), or by a processor reset. This bit is </span>
<span id="tj_1042" class="t s3_1042">not affected by INIT or SKINIT. When SmmLock is set, other SMM configuration registers cannot be </span>
<span id="tk_1042" class="t s3_1042">written. For complete information on the HWCR register, see the </span><span id="tl_1042" class="t s7_1042">BIOS and Kernel Developer’s Guide </span>
<span id="tm_1042" class="t s7_1042">(BKDG) </span><span id="tn_1042" class="t s3_1042">or </span><span id="to_1042" class="t s7_1042">Processor Programming Reference Manual </span><span id="tp_1042" class="t s3_1042">applicable to your product. </span>
<span id="tq_1042" class="t s5_1042">15.32.2 </span><span id="tr_1042" class="t s5_1042">SMM_KEY MSR (C001_0119h) </span>
<span id="ts_1042" class="t s3_1042">The write-only SMM_KEY MSR is used to create a password-protected mechanism to clear </span>
<span id="tt_1042" class="t s3_1042">SmmLock. </span>
<span id="tu_1042" class="t s3_1042">When SmmLock is zero, writes to SMM_KEY MSR set the 64-bit SMM Key value. </span>
<span id="tv_1042" class="t s3_1042">When SmmLock is one, writes to SMM_KEY MSR compare the written value to the SMM Key value; </span>
<span id="tw_1042" class="t s3_1042">if the values match and are non-zero, the SmmLock bit is cleared. If the values mismatch or the SMM </span>
<span id="tx_1042" class="t s3_1042">Key value is zero, the write to SMM_KEY is ignored, and SmmLock is unmodified. Software should </span>
<span id="ty_1042" class="t s3_1042">read SmmLock after writing SMM_KEY to determine whether the unlock succeeded. </span>
<span id="tz_1042" class="t s3_1042">If SMM_Key MSR is equal to zero when SmmLock is one, SmmLock can only be cleared by a </span>
<span id="t10_1042" class="t s3_1042">processor reset. </span>
<span id="t11_1042" class="t s3_1042">To preserve the security of the SMM key, reading SMM_KEY MSR always returns zero. </span>
<span id="t12_1042" class="t s4_1042">15.33 </span><span id="t13_1042" class="t s4_1042">Nested Virtualization </span>
<span id="t14_1042" class="t s3_1042">Hardware support for improved performance of nested virtualization, which is the act of running a </span>
<span id="t15_1042" class="t s3_1042">hypervisor as a guest under a higher-level hypervisor, is provided through the features described here. </span>
<span id="t16_1042" class="t s3_1042">These relieve the top-level hypervisor from performing certain common, high-overhead operations </span>
<span id="t17_1042" class="t s3_1042">that can occur with nested virtualization. </span>
<span id="t18_1042" class="t s8_1042">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
