Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 14 21:10:24 2025
| Host         : LAPTOP-MS0PAGLN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           13 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |              88 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           11 |
| Yes          | Yes                   | No                     |            1024 |          615 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------+----------------------------+------------------+----------------+
|            Clock Signal            |           Enable Signal           |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------------------+----------------------------+------------------+----------------+
|  fpga_clk_IBUF_BUFG                |                                   |                            |                1 |              1 |
| ~Clock/clk_generator/inst/clk_out1 |                                   |                            |                1 |              2 |
|  Tube/divclk                       |                                   | Tube/tube1[7]_i_1_n_0      |                2 |              7 |
|  Tube/divclk                       |                                   | Tube/tube0[7]_i_1_n_0      |                2 |              7 |
| ~fpga_clk_IBUF_BUFG                | IFetch/E[0]                       | Decoder/SR[0]              |                4 |             16 |
| ~Clock/clk_generator/inst/clk_out1 | IFetch/led_reg[15]_3[0]           | Decoder/SR[0]              |                7 |             16 |
|  fpga_clk_IBUF_BUFG                |                                   | Tube/divclk_cnt[0]_i_1_n_0 |                5 |             19 |
|  Tube/divclk                       |                                   | Decoder/SR[0]              |                6 |             23 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[15][31][0]   | Decoder/SR[0]              |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[16][31][0]   | Decoder/SR[0]              |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[26][31][0]   | Decoder/SR[0]              |               21 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[29][0][0]    | Decoder/SR[0]              |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[22][31][0]   | Decoder/SR[0]              |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[21][0][0]    | Decoder/SR[0]              |               21 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[19][31][0]   | Decoder/SR[0]              |               18 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[17][31][0]   | Decoder/SR[0]              |               21 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[23][31][0]   | Decoder/SR[0]              |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[28][31][0]   | Decoder/SR[0]              |               18 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[1][31][0]    | Decoder/SR[0]              |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[2][31][0]    | Decoder/SR[0]              |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[24][31][0]   | Decoder/SR[0]              |               21 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[18][31][0]   | Decoder/SR[0]              |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[30][31][0]   | Decoder/SR[0]              |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[27][0][0]    | Decoder/SR[0]              |               25 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[25][0][0]    | Decoder/SR[0]              |               21 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[8][31][0]    | Decoder/SR[0]              |               18 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[3][31][0]    | Decoder/SR[0]              |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[9][0][0]     | Decoder/SR[0]              |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[31][31]_0[0] | Decoder/SR[0]              |               21 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[4][0][0]     | Decoder/SR[0]              |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[7][31][0]    | Decoder/SR[0]              |               18 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[6][0][0]     | Decoder/SR[0]              |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[13][0][0]    | Decoder/SR[0]              |               18 |             32 |
| ~Clock/clk_generator/inst/clk_out1 |                                   | Decoder/SR[0]              |                8 |             32 |
|  Clock/clk_generator/inst/clk_out1 |                                   | Decoder/SR[0]              |                8 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[10][31][0]   | Decoder/SR[0]              |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[20][0][0]    | Decoder/SR[0]              |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[11][31][0]   | Decoder/SR[0]              |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[12][31][0]   | Decoder/SR[0]              |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[14][31][0]   | Decoder/SR[0]              |               16 |             32 |
|  fpga_clk_IBUF_BUFG                | IFetch/data_reg[31]_6[0]          | Decoder/SR[0]              |                8 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[5][0][0]     | Decoder/SR[0]              |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 |                                   |                            |               11 |             34 |
+------------------------------------+-----------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 7      |                     2 |
| 16+    |                    39 |
+--------+-----------------------+


