
FadingLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab98  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000320  0800ac58  0800ac58  0001ac58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af78  0800af78  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800af78  0800af78  0001af78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af80  0800af80  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af80  0800af80  0001af80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af84  0800af84  0001af84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800af88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008bc  20000078  0800b000  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000934  0800b000  00020934  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016af9  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033d4  00000000  00000000  00036b99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001110  00000000  00000000  00039f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001008  00000000  00000000  0003b080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000153af  00000000  00000000  0003c088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c2a  00000000  00000000  00051437  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e284  00000000  00000000  00068061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e62e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000458c  00000000  00000000  000e6338  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800ac40 	.word	0x0800ac40

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	0800ac40 	.word	0x0800ac40

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_cdrcmple>:
 8000244:	4684      	mov	ip, r0
 8000246:	1c10      	adds	r0, r2, #0
 8000248:	4662      	mov	r2, ip
 800024a:	468c      	mov	ip, r1
 800024c:	1c19      	adds	r1, r3, #0
 800024e:	4663      	mov	r3, ip
 8000250:	e000      	b.n	8000254 <__aeabi_cdcmpeq>
 8000252:	46c0      	nop			; (mov r8, r8)

08000254 <__aeabi_cdcmpeq>:
 8000254:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000256:	f001 fe63 	bl	8001f20 <__ledf2>
 800025a:	2800      	cmp	r0, #0
 800025c:	d401      	bmi.n	8000262 <__aeabi_cdcmpeq+0xe>
 800025e:	2100      	movs	r1, #0
 8000260:	42c8      	cmn	r0, r1
 8000262:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000264 <__aeabi_dcmpeq>:
 8000264:	b510      	push	{r4, lr}
 8000266:	f001 fdad 	bl	8001dc4 <__eqdf2>
 800026a:	4240      	negs	r0, r0
 800026c:	3001      	adds	r0, #1
 800026e:	bd10      	pop	{r4, pc}

08000270 <__aeabi_dcmplt>:
 8000270:	b510      	push	{r4, lr}
 8000272:	f001 fe55 	bl	8001f20 <__ledf2>
 8000276:	2800      	cmp	r0, #0
 8000278:	db01      	blt.n	800027e <__aeabi_dcmplt+0xe>
 800027a:	2000      	movs	r0, #0
 800027c:	bd10      	pop	{r4, pc}
 800027e:	2001      	movs	r0, #1
 8000280:	bd10      	pop	{r4, pc}
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_dcmple>:
 8000284:	b510      	push	{r4, lr}
 8000286:	f001 fe4b 	bl	8001f20 <__ledf2>
 800028a:	2800      	cmp	r0, #0
 800028c:	dd01      	ble.n	8000292 <__aeabi_dcmple+0xe>
 800028e:	2000      	movs	r0, #0
 8000290:	bd10      	pop	{r4, pc}
 8000292:	2001      	movs	r0, #1
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			; (mov r8, r8)

08000298 <__aeabi_dcmpgt>:
 8000298:	b510      	push	{r4, lr}
 800029a:	f001 fdcf 	bl	8001e3c <__gedf2>
 800029e:	2800      	cmp	r0, #0
 80002a0:	dc01      	bgt.n	80002a6 <__aeabi_dcmpgt+0xe>
 80002a2:	2000      	movs	r0, #0
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	2001      	movs	r0, #1
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	46c0      	nop			; (mov r8, r8)

080002ac <__aeabi_dcmpge>:
 80002ac:	b510      	push	{r4, lr}
 80002ae:	f001 fdc5 	bl	8001e3c <__gedf2>
 80002b2:	2800      	cmp	r0, #0
 80002b4:	da01      	bge.n	80002ba <__aeabi_dcmpge+0xe>
 80002b6:	2000      	movs	r0, #0
 80002b8:	bd10      	pop	{r4, pc}
 80002ba:	2001      	movs	r0, #1
 80002bc:	bd10      	pop	{r4, pc}
 80002be:	46c0      	nop			; (mov r8, r8)

080002c0 <__aeabi_uldivmod>:
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d111      	bne.n	80002e8 <__aeabi_uldivmod+0x28>
 80002c4:	2a00      	cmp	r2, #0
 80002c6:	d10f      	bne.n	80002e8 <__aeabi_uldivmod+0x28>
 80002c8:	2900      	cmp	r1, #0
 80002ca:	d100      	bne.n	80002ce <__aeabi_uldivmod+0xe>
 80002cc:	2800      	cmp	r0, #0
 80002ce:	d002      	beq.n	80002d6 <__aeabi_uldivmod+0x16>
 80002d0:	2100      	movs	r1, #0
 80002d2:	43c9      	mvns	r1, r1
 80002d4:	1c08      	adds	r0, r1, #0
 80002d6:	b407      	push	{r0, r1, r2}
 80002d8:	4802      	ldr	r0, [pc, #8]	; (80002e4 <__aeabi_uldivmod+0x24>)
 80002da:	a102      	add	r1, pc, #8	; (adr r1, 80002e4 <__aeabi_uldivmod+0x24>)
 80002dc:	1840      	adds	r0, r0, r1
 80002de:	9002      	str	r0, [sp, #8]
 80002e0:	bd03      	pop	{r0, r1, pc}
 80002e2:	46c0      	nop			; (mov r8, r8)
 80002e4:	ffffff5d 	.word	0xffffff5d
 80002e8:	b403      	push	{r0, r1}
 80002ea:	4668      	mov	r0, sp
 80002ec:	b501      	push	{r0, lr}
 80002ee:	9802      	ldr	r0, [sp, #8]
 80002f0:	f000 f864 	bl	80003bc <__udivmoddi4>
 80002f4:	9b01      	ldr	r3, [sp, #4]
 80002f6:	469e      	mov	lr, r3
 80002f8:	b002      	add	sp, #8
 80002fa:	bc0c      	pop	{r2, r3}
 80002fc:	4770      	bx	lr
 80002fe:	46c0      	nop			; (mov r8, r8)

08000300 <__aeabi_lmul>:
 8000300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000302:	0415      	lsls	r5, r2, #16
 8000304:	0c2d      	lsrs	r5, r5, #16
 8000306:	000f      	movs	r7, r1
 8000308:	0001      	movs	r1, r0
 800030a:	002e      	movs	r6, r5
 800030c:	46c6      	mov	lr, r8
 800030e:	4684      	mov	ip, r0
 8000310:	0400      	lsls	r0, r0, #16
 8000312:	0c14      	lsrs	r4, r2, #16
 8000314:	0c00      	lsrs	r0, r0, #16
 8000316:	0c09      	lsrs	r1, r1, #16
 8000318:	4346      	muls	r6, r0
 800031a:	434d      	muls	r5, r1
 800031c:	4360      	muls	r0, r4
 800031e:	4361      	muls	r1, r4
 8000320:	1940      	adds	r0, r0, r5
 8000322:	0c34      	lsrs	r4, r6, #16
 8000324:	1824      	adds	r4, r4, r0
 8000326:	b500      	push	{lr}
 8000328:	42a5      	cmp	r5, r4
 800032a:	d903      	bls.n	8000334 <__aeabi_lmul+0x34>
 800032c:	2080      	movs	r0, #128	; 0x80
 800032e:	0240      	lsls	r0, r0, #9
 8000330:	4680      	mov	r8, r0
 8000332:	4441      	add	r1, r8
 8000334:	0c25      	lsrs	r5, r4, #16
 8000336:	186d      	adds	r5, r5, r1
 8000338:	4661      	mov	r1, ip
 800033a:	4359      	muls	r1, r3
 800033c:	437a      	muls	r2, r7
 800033e:	0430      	lsls	r0, r6, #16
 8000340:	1949      	adds	r1, r1, r5
 8000342:	0424      	lsls	r4, r4, #16
 8000344:	0c00      	lsrs	r0, r0, #16
 8000346:	1820      	adds	r0, r4, r0
 8000348:	1889      	adds	r1, r1, r2
 800034a:	bc80      	pop	{r7}
 800034c:	46b8      	mov	r8, r7
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000350 <__aeabi_f2uiz>:
 8000350:	219e      	movs	r1, #158	; 0x9e
 8000352:	b510      	push	{r4, lr}
 8000354:	05c9      	lsls	r1, r1, #23
 8000356:	1c04      	adds	r4, r0, #0
 8000358:	f002 fd04 	bl	8002d64 <__aeabi_fcmpge>
 800035c:	2800      	cmp	r0, #0
 800035e:	d103      	bne.n	8000368 <__aeabi_f2uiz+0x18>
 8000360:	1c20      	adds	r0, r4, #0
 8000362:	f000 fe81 	bl	8001068 <__aeabi_f2iz>
 8000366:	bd10      	pop	{r4, pc}
 8000368:	219e      	movs	r1, #158	; 0x9e
 800036a:	1c20      	adds	r0, r4, #0
 800036c:	05c9      	lsls	r1, r1, #23
 800036e:	f000 fcb3 	bl	8000cd8 <__aeabi_fsub>
 8000372:	f000 fe79 	bl	8001068 <__aeabi_f2iz>
 8000376:	2380      	movs	r3, #128	; 0x80
 8000378:	061b      	lsls	r3, r3, #24
 800037a:	469c      	mov	ip, r3
 800037c:	4460      	add	r0, ip
 800037e:	e7f2      	b.n	8000366 <__aeabi_f2uiz+0x16>

08000380 <__aeabi_d2uiz>:
 8000380:	b570      	push	{r4, r5, r6, lr}
 8000382:	2200      	movs	r2, #0
 8000384:	4b0c      	ldr	r3, [pc, #48]	; (80003b8 <__aeabi_d2uiz+0x38>)
 8000386:	0004      	movs	r4, r0
 8000388:	000d      	movs	r5, r1
 800038a:	f7ff ff8f 	bl	80002ac <__aeabi_dcmpge>
 800038e:	2800      	cmp	r0, #0
 8000390:	d104      	bne.n	800039c <__aeabi_d2uiz+0x1c>
 8000392:	0020      	movs	r0, r4
 8000394:	0029      	movs	r1, r5
 8000396:	f002 fc4f 	bl	8002c38 <__aeabi_d2iz>
 800039a:	bd70      	pop	{r4, r5, r6, pc}
 800039c:	4b06      	ldr	r3, [pc, #24]	; (80003b8 <__aeabi_d2uiz+0x38>)
 800039e:	2200      	movs	r2, #0
 80003a0:	0020      	movs	r0, r4
 80003a2:	0029      	movs	r1, r5
 80003a4:	f002 f898 	bl	80024d8 <__aeabi_dsub>
 80003a8:	f002 fc46 	bl	8002c38 <__aeabi_d2iz>
 80003ac:	2380      	movs	r3, #128	; 0x80
 80003ae:	061b      	lsls	r3, r3, #24
 80003b0:	469c      	mov	ip, r3
 80003b2:	4460      	add	r0, ip
 80003b4:	e7f1      	b.n	800039a <__aeabi_d2uiz+0x1a>
 80003b6:	46c0      	nop			; (mov r8, r8)
 80003b8:	41e00000 	.word	0x41e00000

080003bc <__udivmoddi4>:
 80003bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003be:	4657      	mov	r7, sl
 80003c0:	464e      	mov	r6, r9
 80003c2:	4645      	mov	r5, r8
 80003c4:	46de      	mov	lr, fp
 80003c6:	b5e0      	push	{r5, r6, r7, lr}
 80003c8:	0004      	movs	r4, r0
 80003ca:	000d      	movs	r5, r1
 80003cc:	4692      	mov	sl, r2
 80003ce:	4699      	mov	r9, r3
 80003d0:	b083      	sub	sp, #12
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d830      	bhi.n	8000438 <__udivmoddi4+0x7c>
 80003d6:	d02d      	beq.n	8000434 <__udivmoddi4+0x78>
 80003d8:	4649      	mov	r1, r9
 80003da:	4650      	mov	r0, sl
 80003dc:	f002 fcea 	bl	8002db4 <__clzdi2>
 80003e0:	0029      	movs	r1, r5
 80003e2:	0006      	movs	r6, r0
 80003e4:	0020      	movs	r0, r4
 80003e6:	f002 fce5 	bl	8002db4 <__clzdi2>
 80003ea:	1a33      	subs	r3, r6, r0
 80003ec:	4698      	mov	r8, r3
 80003ee:	3b20      	subs	r3, #32
 80003f0:	469b      	mov	fp, r3
 80003f2:	d433      	bmi.n	800045c <__udivmoddi4+0xa0>
 80003f4:	465a      	mov	r2, fp
 80003f6:	4653      	mov	r3, sl
 80003f8:	4093      	lsls	r3, r2
 80003fa:	4642      	mov	r2, r8
 80003fc:	001f      	movs	r7, r3
 80003fe:	4653      	mov	r3, sl
 8000400:	4093      	lsls	r3, r2
 8000402:	001e      	movs	r6, r3
 8000404:	42af      	cmp	r7, r5
 8000406:	d83a      	bhi.n	800047e <__udivmoddi4+0xc2>
 8000408:	42af      	cmp	r7, r5
 800040a:	d100      	bne.n	800040e <__udivmoddi4+0x52>
 800040c:	e078      	b.n	8000500 <__udivmoddi4+0x144>
 800040e:	465b      	mov	r3, fp
 8000410:	1ba4      	subs	r4, r4, r6
 8000412:	41bd      	sbcs	r5, r7
 8000414:	2b00      	cmp	r3, #0
 8000416:	da00      	bge.n	800041a <__udivmoddi4+0x5e>
 8000418:	e075      	b.n	8000506 <__udivmoddi4+0x14a>
 800041a:	2200      	movs	r2, #0
 800041c:	2300      	movs	r3, #0
 800041e:	9200      	str	r2, [sp, #0]
 8000420:	9301      	str	r3, [sp, #4]
 8000422:	2301      	movs	r3, #1
 8000424:	465a      	mov	r2, fp
 8000426:	4093      	lsls	r3, r2
 8000428:	9301      	str	r3, [sp, #4]
 800042a:	2301      	movs	r3, #1
 800042c:	4642      	mov	r2, r8
 800042e:	4093      	lsls	r3, r2
 8000430:	9300      	str	r3, [sp, #0]
 8000432:	e028      	b.n	8000486 <__udivmoddi4+0xca>
 8000434:	4282      	cmp	r2, r0
 8000436:	d9cf      	bls.n	80003d8 <__udivmoddi4+0x1c>
 8000438:	2200      	movs	r2, #0
 800043a:	2300      	movs	r3, #0
 800043c:	9200      	str	r2, [sp, #0]
 800043e:	9301      	str	r3, [sp, #4]
 8000440:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <__udivmoddi4+0x8e>
 8000446:	601c      	str	r4, [r3, #0]
 8000448:	605d      	str	r5, [r3, #4]
 800044a:	9800      	ldr	r0, [sp, #0]
 800044c:	9901      	ldr	r1, [sp, #4]
 800044e:	b003      	add	sp, #12
 8000450:	bcf0      	pop	{r4, r5, r6, r7}
 8000452:	46bb      	mov	fp, r7
 8000454:	46b2      	mov	sl, r6
 8000456:	46a9      	mov	r9, r5
 8000458:	46a0      	mov	r8, r4
 800045a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800045c:	4642      	mov	r2, r8
 800045e:	2320      	movs	r3, #32
 8000460:	1a9b      	subs	r3, r3, r2
 8000462:	4652      	mov	r2, sl
 8000464:	40da      	lsrs	r2, r3
 8000466:	4641      	mov	r1, r8
 8000468:	0013      	movs	r3, r2
 800046a:	464a      	mov	r2, r9
 800046c:	408a      	lsls	r2, r1
 800046e:	0017      	movs	r7, r2
 8000470:	4642      	mov	r2, r8
 8000472:	431f      	orrs	r7, r3
 8000474:	4653      	mov	r3, sl
 8000476:	4093      	lsls	r3, r2
 8000478:	001e      	movs	r6, r3
 800047a:	42af      	cmp	r7, r5
 800047c:	d9c4      	bls.n	8000408 <__udivmoddi4+0x4c>
 800047e:	2200      	movs	r2, #0
 8000480:	2300      	movs	r3, #0
 8000482:	9200      	str	r2, [sp, #0]
 8000484:	9301      	str	r3, [sp, #4]
 8000486:	4643      	mov	r3, r8
 8000488:	2b00      	cmp	r3, #0
 800048a:	d0d9      	beq.n	8000440 <__udivmoddi4+0x84>
 800048c:	07fb      	lsls	r3, r7, #31
 800048e:	0872      	lsrs	r2, r6, #1
 8000490:	431a      	orrs	r2, r3
 8000492:	4646      	mov	r6, r8
 8000494:	087b      	lsrs	r3, r7, #1
 8000496:	e00e      	b.n	80004b6 <__udivmoddi4+0xfa>
 8000498:	42ab      	cmp	r3, r5
 800049a:	d101      	bne.n	80004a0 <__udivmoddi4+0xe4>
 800049c:	42a2      	cmp	r2, r4
 800049e:	d80c      	bhi.n	80004ba <__udivmoddi4+0xfe>
 80004a0:	1aa4      	subs	r4, r4, r2
 80004a2:	419d      	sbcs	r5, r3
 80004a4:	2001      	movs	r0, #1
 80004a6:	1924      	adds	r4, r4, r4
 80004a8:	416d      	adcs	r5, r5
 80004aa:	2100      	movs	r1, #0
 80004ac:	3e01      	subs	r6, #1
 80004ae:	1824      	adds	r4, r4, r0
 80004b0:	414d      	adcs	r5, r1
 80004b2:	2e00      	cmp	r6, #0
 80004b4:	d006      	beq.n	80004c4 <__udivmoddi4+0x108>
 80004b6:	42ab      	cmp	r3, r5
 80004b8:	d9ee      	bls.n	8000498 <__udivmoddi4+0xdc>
 80004ba:	3e01      	subs	r6, #1
 80004bc:	1924      	adds	r4, r4, r4
 80004be:	416d      	adcs	r5, r5
 80004c0:	2e00      	cmp	r6, #0
 80004c2:	d1f8      	bne.n	80004b6 <__udivmoddi4+0xfa>
 80004c4:	9800      	ldr	r0, [sp, #0]
 80004c6:	9901      	ldr	r1, [sp, #4]
 80004c8:	465b      	mov	r3, fp
 80004ca:	1900      	adds	r0, r0, r4
 80004cc:	4169      	adcs	r1, r5
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	db24      	blt.n	800051c <__udivmoddi4+0x160>
 80004d2:	002b      	movs	r3, r5
 80004d4:	465a      	mov	r2, fp
 80004d6:	4644      	mov	r4, r8
 80004d8:	40d3      	lsrs	r3, r2
 80004da:	002a      	movs	r2, r5
 80004dc:	40e2      	lsrs	r2, r4
 80004de:	001c      	movs	r4, r3
 80004e0:	465b      	mov	r3, fp
 80004e2:	0015      	movs	r5, r2
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	db2a      	blt.n	800053e <__udivmoddi4+0x182>
 80004e8:	0026      	movs	r6, r4
 80004ea:	409e      	lsls	r6, r3
 80004ec:	0033      	movs	r3, r6
 80004ee:	0026      	movs	r6, r4
 80004f0:	4647      	mov	r7, r8
 80004f2:	40be      	lsls	r6, r7
 80004f4:	0032      	movs	r2, r6
 80004f6:	1a80      	subs	r0, r0, r2
 80004f8:	4199      	sbcs	r1, r3
 80004fa:	9000      	str	r0, [sp, #0]
 80004fc:	9101      	str	r1, [sp, #4]
 80004fe:	e79f      	b.n	8000440 <__udivmoddi4+0x84>
 8000500:	42a3      	cmp	r3, r4
 8000502:	d8bc      	bhi.n	800047e <__udivmoddi4+0xc2>
 8000504:	e783      	b.n	800040e <__udivmoddi4+0x52>
 8000506:	4642      	mov	r2, r8
 8000508:	2320      	movs	r3, #32
 800050a:	2100      	movs	r1, #0
 800050c:	1a9b      	subs	r3, r3, r2
 800050e:	2200      	movs	r2, #0
 8000510:	9100      	str	r1, [sp, #0]
 8000512:	9201      	str	r2, [sp, #4]
 8000514:	2201      	movs	r2, #1
 8000516:	40da      	lsrs	r2, r3
 8000518:	9201      	str	r2, [sp, #4]
 800051a:	e786      	b.n	800042a <__udivmoddi4+0x6e>
 800051c:	4642      	mov	r2, r8
 800051e:	2320      	movs	r3, #32
 8000520:	1a9b      	subs	r3, r3, r2
 8000522:	002a      	movs	r2, r5
 8000524:	4646      	mov	r6, r8
 8000526:	409a      	lsls	r2, r3
 8000528:	0023      	movs	r3, r4
 800052a:	40f3      	lsrs	r3, r6
 800052c:	4644      	mov	r4, r8
 800052e:	4313      	orrs	r3, r2
 8000530:	002a      	movs	r2, r5
 8000532:	40e2      	lsrs	r2, r4
 8000534:	001c      	movs	r4, r3
 8000536:	465b      	mov	r3, fp
 8000538:	0015      	movs	r5, r2
 800053a:	2b00      	cmp	r3, #0
 800053c:	dad4      	bge.n	80004e8 <__udivmoddi4+0x12c>
 800053e:	4642      	mov	r2, r8
 8000540:	002f      	movs	r7, r5
 8000542:	2320      	movs	r3, #32
 8000544:	0026      	movs	r6, r4
 8000546:	4097      	lsls	r7, r2
 8000548:	1a9b      	subs	r3, r3, r2
 800054a:	40de      	lsrs	r6, r3
 800054c:	003b      	movs	r3, r7
 800054e:	4333      	orrs	r3, r6
 8000550:	e7cd      	b.n	80004ee <__udivmoddi4+0x132>
 8000552:	46c0      	nop			; (mov r8, r8)

08000554 <__aeabi_fadd>:
 8000554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000556:	4646      	mov	r6, r8
 8000558:	46d6      	mov	lr, sl
 800055a:	464f      	mov	r7, r9
 800055c:	024d      	lsls	r5, r1, #9
 800055e:	0242      	lsls	r2, r0, #9
 8000560:	b5c0      	push	{r6, r7, lr}
 8000562:	0a52      	lsrs	r2, r2, #9
 8000564:	0a6e      	lsrs	r6, r5, #9
 8000566:	0047      	lsls	r7, r0, #1
 8000568:	46b0      	mov	r8, r6
 800056a:	0e3f      	lsrs	r7, r7, #24
 800056c:	004e      	lsls	r6, r1, #1
 800056e:	0fc4      	lsrs	r4, r0, #31
 8000570:	00d0      	lsls	r0, r2, #3
 8000572:	4694      	mov	ip, r2
 8000574:	003b      	movs	r3, r7
 8000576:	4682      	mov	sl, r0
 8000578:	0e36      	lsrs	r6, r6, #24
 800057a:	0fc9      	lsrs	r1, r1, #31
 800057c:	09ad      	lsrs	r5, r5, #6
 800057e:	428c      	cmp	r4, r1
 8000580:	d06d      	beq.n	800065e <__aeabi_fadd+0x10a>
 8000582:	1bb8      	subs	r0, r7, r6
 8000584:	4681      	mov	r9, r0
 8000586:	2800      	cmp	r0, #0
 8000588:	dd4d      	ble.n	8000626 <__aeabi_fadd+0xd2>
 800058a:	2e00      	cmp	r6, #0
 800058c:	d100      	bne.n	8000590 <__aeabi_fadd+0x3c>
 800058e:	e088      	b.n	80006a2 <__aeabi_fadd+0x14e>
 8000590:	2fff      	cmp	r7, #255	; 0xff
 8000592:	d05a      	beq.n	800064a <__aeabi_fadd+0xf6>
 8000594:	2380      	movs	r3, #128	; 0x80
 8000596:	04db      	lsls	r3, r3, #19
 8000598:	431d      	orrs	r5, r3
 800059a:	464b      	mov	r3, r9
 800059c:	2201      	movs	r2, #1
 800059e:	2b1b      	cmp	r3, #27
 80005a0:	dc0a      	bgt.n	80005b8 <__aeabi_fadd+0x64>
 80005a2:	002b      	movs	r3, r5
 80005a4:	464a      	mov	r2, r9
 80005a6:	4649      	mov	r1, r9
 80005a8:	40d3      	lsrs	r3, r2
 80005aa:	2220      	movs	r2, #32
 80005ac:	1a52      	subs	r2, r2, r1
 80005ae:	4095      	lsls	r5, r2
 80005b0:	002a      	movs	r2, r5
 80005b2:	1e55      	subs	r5, r2, #1
 80005b4:	41aa      	sbcs	r2, r5
 80005b6:	431a      	orrs	r2, r3
 80005b8:	4653      	mov	r3, sl
 80005ba:	1a9a      	subs	r2, r3, r2
 80005bc:	0153      	lsls	r3, r2, #5
 80005be:	d400      	bmi.n	80005c2 <__aeabi_fadd+0x6e>
 80005c0:	e0b9      	b.n	8000736 <__aeabi_fadd+0x1e2>
 80005c2:	0192      	lsls	r2, r2, #6
 80005c4:	0996      	lsrs	r6, r2, #6
 80005c6:	0030      	movs	r0, r6
 80005c8:	f002 fbd6 	bl	8002d78 <__clzsi2>
 80005cc:	3805      	subs	r0, #5
 80005ce:	4086      	lsls	r6, r0
 80005d0:	4287      	cmp	r7, r0
 80005d2:	dd00      	ble.n	80005d6 <__aeabi_fadd+0x82>
 80005d4:	e0d4      	b.n	8000780 <__aeabi_fadd+0x22c>
 80005d6:	0033      	movs	r3, r6
 80005d8:	1bc7      	subs	r7, r0, r7
 80005da:	2020      	movs	r0, #32
 80005dc:	3701      	adds	r7, #1
 80005de:	40fb      	lsrs	r3, r7
 80005e0:	1bc7      	subs	r7, r0, r7
 80005e2:	40be      	lsls	r6, r7
 80005e4:	0032      	movs	r2, r6
 80005e6:	1e56      	subs	r6, r2, #1
 80005e8:	41b2      	sbcs	r2, r6
 80005ea:	2700      	movs	r7, #0
 80005ec:	431a      	orrs	r2, r3
 80005ee:	0753      	lsls	r3, r2, #29
 80005f0:	d004      	beq.n	80005fc <__aeabi_fadd+0xa8>
 80005f2:	230f      	movs	r3, #15
 80005f4:	4013      	ands	r3, r2
 80005f6:	2b04      	cmp	r3, #4
 80005f8:	d000      	beq.n	80005fc <__aeabi_fadd+0xa8>
 80005fa:	3204      	adds	r2, #4
 80005fc:	0153      	lsls	r3, r2, #5
 80005fe:	d400      	bmi.n	8000602 <__aeabi_fadd+0xae>
 8000600:	e09c      	b.n	800073c <__aeabi_fadd+0x1e8>
 8000602:	1c7b      	adds	r3, r7, #1
 8000604:	2ffe      	cmp	r7, #254	; 0xfe
 8000606:	d100      	bne.n	800060a <__aeabi_fadd+0xb6>
 8000608:	e09a      	b.n	8000740 <__aeabi_fadd+0x1ec>
 800060a:	0192      	lsls	r2, r2, #6
 800060c:	0a52      	lsrs	r2, r2, #9
 800060e:	4694      	mov	ip, r2
 8000610:	b2db      	uxtb	r3, r3
 8000612:	05d8      	lsls	r0, r3, #23
 8000614:	4663      	mov	r3, ip
 8000616:	07e4      	lsls	r4, r4, #31
 8000618:	4318      	orrs	r0, r3
 800061a:	4320      	orrs	r0, r4
 800061c:	bce0      	pop	{r5, r6, r7}
 800061e:	46ba      	mov	sl, r7
 8000620:	46b1      	mov	r9, r6
 8000622:	46a8      	mov	r8, r5
 8000624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000626:	2800      	cmp	r0, #0
 8000628:	d049      	beq.n	80006be <__aeabi_fadd+0x16a>
 800062a:	1bf3      	subs	r3, r6, r7
 800062c:	2f00      	cmp	r7, #0
 800062e:	d000      	beq.n	8000632 <__aeabi_fadd+0xde>
 8000630:	e0b6      	b.n	80007a0 <__aeabi_fadd+0x24c>
 8000632:	4652      	mov	r2, sl
 8000634:	2a00      	cmp	r2, #0
 8000636:	d060      	beq.n	80006fa <__aeabi_fadd+0x1a6>
 8000638:	3b01      	subs	r3, #1
 800063a:	2b00      	cmp	r3, #0
 800063c:	d100      	bne.n	8000640 <__aeabi_fadd+0xec>
 800063e:	e0fc      	b.n	800083a <__aeabi_fadd+0x2e6>
 8000640:	2eff      	cmp	r6, #255	; 0xff
 8000642:	d000      	beq.n	8000646 <__aeabi_fadd+0xf2>
 8000644:	e0b4      	b.n	80007b0 <__aeabi_fadd+0x25c>
 8000646:	000c      	movs	r4, r1
 8000648:	4642      	mov	r2, r8
 800064a:	2a00      	cmp	r2, #0
 800064c:	d078      	beq.n	8000740 <__aeabi_fadd+0x1ec>
 800064e:	2080      	movs	r0, #128	; 0x80
 8000650:	03c0      	lsls	r0, r0, #15
 8000652:	4310      	orrs	r0, r2
 8000654:	0242      	lsls	r2, r0, #9
 8000656:	0a53      	lsrs	r3, r2, #9
 8000658:	469c      	mov	ip, r3
 800065a:	23ff      	movs	r3, #255	; 0xff
 800065c:	e7d9      	b.n	8000612 <__aeabi_fadd+0xbe>
 800065e:	1bb9      	subs	r1, r7, r6
 8000660:	2900      	cmp	r1, #0
 8000662:	dd71      	ble.n	8000748 <__aeabi_fadd+0x1f4>
 8000664:	2e00      	cmp	r6, #0
 8000666:	d03f      	beq.n	80006e8 <__aeabi_fadd+0x194>
 8000668:	2fff      	cmp	r7, #255	; 0xff
 800066a:	d0ee      	beq.n	800064a <__aeabi_fadd+0xf6>
 800066c:	2380      	movs	r3, #128	; 0x80
 800066e:	04db      	lsls	r3, r3, #19
 8000670:	431d      	orrs	r5, r3
 8000672:	2201      	movs	r2, #1
 8000674:	291b      	cmp	r1, #27
 8000676:	dc07      	bgt.n	8000688 <__aeabi_fadd+0x134>
 8000678:	002a      	movs	r2, r5
 800067a:	2320      	movs	r3, #32
 800067c:	40ca      	lsrs	r2, r1
 800067e:	1a59      	subs	r1, r3, r1
 8000680:	408d      	lsls	r5, r1
 8000682:	1e6b      	subs	r3, r5, #1
 8000684:	419d      	sbcs	r5, r3
 8000686:	432a      	orrs	r2, r5
 8000688:	4452      	add	r2, sl
 800068a:	0153      	lsls	r3, r2, #5
 800068c:	d553      	bpl.n	8000736 <__aeabi_fadd+0x1e2>
 800068e:	3701      	adds	r7, #1
 8000690:	2fff      	cmp	r7, #255	; 0xff
 8000692:	d055      	beq.n	8000740 <__aeabi_fadd+0x1ec>
 8000694:	2301      	movs	r3, #1
 8000696:	497b      	ldr	r1, [pc, #492]	; (8000884 <__aeabi_fadd+0x330>)
 8000698:	4013      	ands	r3, r2
 800069a:	0852      	lsrs	r2, r2, #1
 800069c:	400a      	ands	r2, r1
 800069e:	431a      	orrs	r2, r3
 80006a0:	e7a5      	b.n	80005ee <__aeabi_fadd+0x9a>
 80006a2:	2d00      	cmp	r5, #0
 80006a4:	d02c      	beq.n	8000700 <__aeabi_fadd+0x1ac>
 80006a6:	2301      	movs	r3, #1
 80006a8:	425b      	negs	r3, r3
 80006aa:	469c      	mov	ip, r3
 80006ac:	44e1      	add	r9, ip
 80006ae:	464b      	mov	r3, r9
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d100      	bne.n	80006b6 <__aeabi_fadd+0x162>
 80006b4:	e0ad      	b.n	8000812 <__aeabi_fadd+0x2be>
 80006b6:	2fff      	cmp	r7, #255	; 0xff
 80006b8:	d000      	beq.n	80006bc <__aeabi_fadd+0x168>
 80006ba:	e76e      	b.n	800059a <__aeabi_fadd+0x46>
 80006bc:	e7c5      	b.n	800064a <__aeabi_fadd+0xf6>
 80006be:	20fe      	movs	r0, #254	; 0xfe
 80006c0:	1c7e      	adds	r6, r7, #1
 80006c2:	4230      	tst	r0, r6
 80006c4:	d160      	bne.n	8000788 <__aeabi_fadd+0x234>
 80006c6:	2f00      	cmp	r7, #0
 80006c8:	d000      	beq.n	80006cc <__aeabi_fadd+0x178>
 80006ca:	e093      	b.n	80007f4 <__aeabi_fadd+0x2a0>
 80006cc:	4652      	mov	r2, sl
 80006ce:	2a00      	cmp	r2, #0
 80006d0:	d100      	bne.n	80006d4 <__aeabi_fadd+0x180>
 80006d2:	e0b6      	b.n	8000842 <__aeabi_fadd+0x2ee>
 80006d4:	2d00      	cmp	r5, #0
 80006d6:	d09c      	beq.n	8000612 <__aeabi_fadd+0xbe>
 80006d8:	1b52      	subs	r2, r2, r5
 80006da:	0150      	lsls	r0, r2, #5
 80006dc:	d400      	bmi.n	80006e0 <__aeabi_fadd+0x18c>
 80006de:	e0c3      	b.n	8000868 <__aeabi_fadd+0x314>
 80006e0:	4653      	mov	r3, sl
 80006e2:	000c      	movs	r4, r1
 80006e4:	1aea      	subs	r2, r5, r3
 80006e6:	e782      	b.n	80005ee <__aeabi_fadd+0x9a>
 80006e8:	2d00      	cmp	r5, #0
 80006ea:	d009      	beq.n	8000700 <__aeabi_fadd+0x1ac>
 80006ec:	3901      	subs	r1, #1
 80006ee:	2900      	cmp	r1, #0
 80006f0:	d100      	bne.n	80006f4 <__aeabi_fadd+0x1a0>
 80006f2:	e08b      	b.n	800080c <__aeabi_fadd+0x2b8>
 80006f4:	2fff      	cmp	r7, #255	; 0xff
 80006f6:	d1bc      	bne.n	8000672 <__aeabi_fadd+0x11e>
 80006f8:	e7a7      	b.n	800064a <__aeabi_fadd+0xf6>
 80006fa:	000c      	movs	r4, r1
 80006fc:	4642      	mov	r2, r8
 80006fe:	0037      	movs	r7, r6
 8000700:	2fff      	cmp	r7, #255	; 0xff
 8000702:	d0a2      	beq.n	800064a <__aeabi_fadd+0xf6>
 8000704:	0252      	lsls	r2, r2, #9
 8000706:	0a53      	lsrs	r3, r2, #9
 8000708:	469c      	mov	ip, r3
 800070a:	b2fb      	uxtb	r3, r7
 800070c:	e781      	b.n	8000612 <__aeabi_fadd+0xbe>
 800070e:	21fe      	movs	r1, #254	; 0xfe
 8000710:	3701      	adds	r7, #1
 8000712:	4239      	tst	r1, r7
 8000714:	d165      	bne.n	80007e2 <__aeabi_fadd+0x28e>
 8000716:	2b00      	cmp	r3, #0
 8000718:	d17e      	bne.n	8000818 <__aeabi_fadd+0x2c4>
 800071a:	2800      	cmp	r0, #0
 800071c:	d100      	bne.n	8000720 <__aeabi_fadd+0x1cc>
 800071e:	e0aa      	b.n	8000876 <__aeabi_fadd+0x322>
 8000720:	2d00      	cmp	r5, #0
 8000722:	d100      	bne.n	8000726 <__aeabi_fadd+0x1d2>
 8000724:	e775      	b.n	8000612 <__aeabi_fadd+0xbe>
 8000726:	002a      	movs	r2, r5
 8000728:	4452      	add	r2, sl
 800072a:	2700      	movs	r7, #0
 800072c:	0153      	lsls	r3, r2, #5
 800072e:	d502      	bpl.n	8000736 <__aeabi_fadd+0x1e2>
 8000730:	4b55      	ldr	r3, [pc, #340]	; (8000888 <__aeabi_fadd+0x334>)
 8000732:	3701      	adds	r7, #1
 8000734:	401a      	ands	r2, r3
 8000736:	0753      	lsls	r3, r2, #29
 8000738:	d000      	beq.n	800073c <__aeabi_fadd+0x1e8>
 800073a:	e75a      	b.n	80005f2 <__aeabi_fadd+0x9e>
 800073c:	08d2      	lsrs	r2, r2, #3
 800073e:	e7df      	b.n	8000700 <__aeabi_fadd+0x1ac>
 8000740:	2200      	movs	r2, #0
 8000742:	23ff      	movs	r3, #255	; 0xff
 8000744:	4694      	mov	ip, r2
 8000746:	e764      	b.n	8000612 <__aeabi_fadd+0xbe>
 8000748:	2900      	cmp	r1, #0
 800074a:	d0e0      	beq.n	800070e <__aeabi_fadd+0x1ba>
 800074c:	1bf3      	subs	r3, r6, r7
 800074e:	2f00      	cmp	r7, #0
 8000750:	d03e      	beq.n	80007d0 <__aeabi_fadd+0x27c>
 8000752:	2eff      	cmp	r6, #255	; 0xff
 8000754:	d100      	bne.n	8000758 <__aeabi_fadd+0x204>
 8000756:	e777      	b.n	8000648 <__aeabi_fadd+0xf4>
 8000758:	2280      	movs	r2, #128	; 0x80
 800075a:	0001      	movs	r1, r0
 800075c:	04d2      	lsls	r2, r2, #19
 800075e:	4311      	orrs	r1, r2
 8000760:	468a      	mov	sl, r1
 8000762:	2201      	movs	r2, #1
 8000764:	2b1b      	cmp	r3, #27
 8000766:	dc08      	bgt.n	800077a <__aeabi_fadd+0x226>
 8000768:	4652      	mov	r2, sl
 800076a:	2120      	movs	r1, #32
 800076c:	4650      	mov	r0, sl
 800076e:	40da      	lsrs	r2, r3
 8000770:	1acb      	subs	r3, r1, r3
 8000772:	4098      	lsls	r0, r3
 8000774:	1e43      	subs	r3, r0, #1
 8000776:	4198      	sbcs	r0, r3
 8000778:	4302      	orrs	r2, r0
 800077a:	0037      	movs	r7, r6
 800077c:	1952      	adds	r2, r2, r5
 800077e:	e784      	b.n	800068a <__aeabi_fadd+0x136>
 8000780:	4a41      	ldr	r2, [pc, #260]	; (8000888 <__aeabi_fadd+0x334>)
 8000782:	1a3f      	subs	r7, r7, r0
 8000784:	4032      	ands	r2, r6
 8000786:	e732      	b.n	80005ee <__aeabi_fadd+0x9a>
 8000788:	4653      	mov	r3, sl
 800078a:	1b5e      	subs	r6, r3, r5
 800078c:	0173      	lsls	r3, r6, #5
 800078e:	d42d      	bmi.n	80007ec <__aeabi_fadd+0x298>
 8000790:	2e00      	cmp	r6, #0
 8000792:	d000      	beq.n	8000796 <__aeabi_fadd+0x242>
 8000794:	e717      	b.n	80005c6 <__aeabi_fadd+0x72>
 8000796:	2200      	movs	r2, #0
 8000798:	2400      	movs	r4, #0
 800079a:	2300      	movs	r3, #0
 800079c:	4694      	mov	ip, r2
 800079e:	e738      	b.n	8000612 <__aeabi_fadd+0xbe>
 80007a0:	2eff      	cmp	r6, #255	; 0xff
 80007a2:	d100      	bne.n	80007a6 <__aeabi_fadd+0x252>
 80007a4:	e74f      	b.n	8000646 <__aeabi_fadd+0xf2>
 80007a6:	2280      	movs	r2, #128	; 0x80
 80007a8:	4650      	mov	r0, sl
 80007aa:	04d2      	lsls	r2, r2, #19
 80007ac:	4310      	orrs	r0, r2
 80007ae:	4682      	mov	sl, r0
 80007b0:	2201      	movs	r2, #1
 80007b2:	2b1b      	cmp	r3, #27
 80007b4:	dc08      	bgt.n	80007c8 <__aeabi_fadd+0x274>
 80007b6:	4652      	mov	r2, sl
 80007b8:	2420      	movs	r4, #32
 80007ba:	4650      	mov	r0, sl
 80007bc:	40da      	lsrs	r2, r3
 80007be:	1ae3      	subs	r3, r4, r3
 80007c0:	4098      	lsls	r0, r3
 80007c2:	1e43      	subs	r3, r0, #1
 80007c4:	4198      	sbcs	r0, r3
 80007c6:	4302      	orrs	r2, r0
 80007c8:	000c      	movs	r4, r1
 80007ca:	0037      	movs	r7, r6
 80007cc:	1aaa      	subs	r2, r5, r2
 80007ce:	e6f5      	b.n	80005bc <__aeabi_fadd+0x68>
 80007d0:	2800      	cmp	r0, #0
 80007d2:	d093      	beq.n	80006fc <__aeabi_fadd+0x1a8>
 80007d4:	3b01      	subs	r3, #1
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d04f      	beq.n	800087a <__aeabi_fadd+0x326>
 80007da:	2eff      	cmp	r6, #255	; 0xff
 80007dc:	d1c1      	bne.n	8000762 <__aeabi_fadd+0x20e>
 80007de:	4642      	mov	r2, r8
 80007e0:	e733      	b.n	800064a <__aeabi_fadd+0xf6>
 80007e2:	2fff      	cmp	r7, #255	; 0xff
 80007e4:	d0ac      	beq.n	8000740 <__aeabi_fadd+0x1ec>
 80007e6:	4455      	add	r5, sl
 80007e8:	086a      	lsrs	r2, r5, #1
 80007ea:	e7a4      	b.n	8000736 <__aeabi_fadd+0x1e2>
 80007ec:	4653      	mov	r3, sl
 80007ee:	000c      	movs	r4, r1
 80007f0:	1aee      	subs	r6, r5, r3
 80007f2:	e6e8      	b.n	80005c6 <__aeabi_fadd+0x72>
 80007f4:	4653      	mov	r3, sl
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d128      	bne.n	800084c <__aeabi_fadd+0x2f8>
 80007fa:	2d00      	cmp	r5, #0
 80007fc:	d000      	beq.n	8000800 <__aeabi_fadd+0x2ac>
 80007fe:	e722      	b.n	8000646 <__aeabi_fadd+0xf2>
 8000800:	2380      	movs	r3, #128	; 0x80
 8000802:	03db      	lsls	r3, r3, #15
 8000804:	469c      	mov	ip, r3
 8000806:	2400      	movs	r4, #0
 8000808:	23ff      	movs	r3, #255	; 0xff
 800080a:	e702      	b.n	8000612 <__aeabi_fadd+0xbe>
 800080c:	002a      	movs	r2, r5
 800080e:	4452      	add	r2, sl
 8000810:	e73b      	b.n	800068a <__aeabi_fadd+0x136>
 8000812:	4653      	mov	r3, sl
 8000814:	1b5a      	subs	r2, r3, r5
 8000816:	e6d1      	b.n	80005bc <__aeabi_fadd+0x68>
 8000818:	2800      	cmp	r0, #0
 800081a:	d100      	bne.n	800081e <__aeabi_fadd+0x2ca>
 800081c:	e714      	b.n	8000648 <__aeabi_fadd+0xf4>
 800081e:	2d00      	cmp	r5, #0
 8000820:	d100      	bne.n	8000824 <__aeabi_fadd+0x2d0>
 8000822:	e712      	b.n	800064a <__aeabi_fadd+0xf6>
 8000824:	2380      	movs	r3, #128	; 0x80
 8000826:	03db      	lsls	r3, r3, #15
 8000828:	421a      	tst	r2, r3
 800082a:	d100      	bne.n	800082e <__aeabi_fadd+0x2da>
 800082c:	e70d      	b.n	800064a <__aeabi_fadd+0xf6>
 800082e:	4641      	mov	r1, r8
 8000830:	4219      	tst	r1, r3
 8000832:	d000      	beq.n	8000836 <__aeabi_fadd+0x2e2>
 8000834:	e709      	b.n	800064a <__aeabi_fadd+0xf6>
 8000836:	4642      	mov	r2, r8
 8000838:	e707      	b.n	800064a <__aeabi_fadd+0xf6>
 800083a:	000c      	movs	r4, r1
 800083c:	0037      	movs	r7, r6
 800083e:	1aaa      	subs	r2, r5, r2
 8000840:	e6bc      	b.n	80005bc <__aeabi_fadd+0x68>
 8000842:	2d00      	cmp	r5, #0
 8000844:	d013      	beq.n	800086e <__aeabi_fadd+0x31a>
 8000846:	000c      	movs	r4, r1
 8000848:	46c4      	mov	ip, r8
 800084a:	e6e2      	b.n	8000612 <__aeabi_fadd+0xbe>
 800084c:	2d00      	cmp	r5, #0
 800084e:	d100      	bne.n	8000852 <__aeabi_fadd+0x2fe>
 8000850:	e6fb      	b.n	800064a <__aeabi_fadd+0xf6>
 8000852:	2380      	movs	r3, #128	; 0x80
 8000854:	03db      	lsls	r3, r3, #15
 8000856:	421a      	tst	r2, r3
 8000858:	d100      	bne.n	800085c <__aeabi_fadd+0x308>
 800085a:	e6f6      	b.n	800064a <__aeabi_fadd+0xf6>
 800085c:	4640      	mov	r0, r8
 800085e:	4218      	tst	r0, r3
 8000860:	d000      	beq.n	8000864 <__aeabi_fadd+0x310>
 8000862:	e6f2      	b.n	800064a <__aeabi_fadd+0xf6>
 8000864:	000c      	movs	r4, r1
 8000866:	e6ef      	b.n	8000648 <__aeabi_fadd+0xf4>
 8000868:	2a00      	cmp	r2, #0
 800086a:	d000      	beq.n	800086e <__aeabi_fadd+0x31a>
 800086c:	e763      	b.n	8000736 <__aeabi_fadd+0x1e2>
 800086e:	2200      	movs	r2, #0
 8000870:	2400      	movs	r4, #0
 8000872:	4694      	mov	ip, r2
 8000874:	e6cd      	b.n	8000612 <__aeabi_fadd+0xbe>
 8000876:	46c4      	mov	ip, r8
 8000878:	e6cb      	b.n	8000612 <__aeabi_fadd+0xbe>
 800087a:	002a      	movs	r2, r5
 800087c:	0037      	movs	r7, r6
 800087e:	4452      	add	r2, sl
 8000880:	e703      	b.n	800068a <__aeabi_fadd+0x136>
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	7dffffff 	.word	0x7dffffff
 8000888:	fbffffff 	.word	0xfbffffff

0800088c <__aeabi_fdiv>:
 800088c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800088e:	464f      	mov	r7, r9
 8000890:	4646      	mov	r6, r8
 8000892:	46d6      	mov	lr, sl
 8000894:	0245      	lsls	r5, r0, #9
 8000896:	b5c0      	push	{r6, r7, lr}
 8000898:	0047      	lsls	r7, r0, #1
 800089a:	1c0c      	adds	r4, r1, #0
 800089c:	0a6d      	lsrs	r5, r5, #9
 800089e:	0e3f      	lsrs	r7, r7, #24
 80008a0:	0fc6      	lsrs	r6, r0, #31
 80008a2:	2f00      	cmp	r7, #0
 80008a4:	d066      	beq.n	8000974 <__aeabi_fdiv+0xe8>
 80008a6:	2fff      	cmp	r7, #255	; 0xff
 80008a8:	d06c      	beq.n	8000984 <__aeabi_fdiv+0xf8>
 80008aa:	2300      	movs	r3, #0
 80008ac:	00ea      	lsls	r2, r5, #3
 80008ae:	2580      	movs	r5, #128	; 0x80
 80008b0:	4699      	mov	r9, r3
 80008b2:	469a      	mov	sl, r3
 80008b4:	04ed      	lsls	r5, r5, #19
 80008b6:	4315      	orrs	r5, r2
 80008b8:	3f7f      	subs	r7, #127	; 0x7f
 80008ba:	0260      	lsls	r0, r4, #9
 80008bc:	0061      	lsls	r1, r4, #1
 80008be:	0a43      	lsrs	r3, r0, #9
 80008c0:	4698      	mov	r8, r3
 80008c2:	0e09      	lsrs	r1, r1, #24
 80008c4:	0fe4      	lsrs	r4, r4, #31
 80008c6:	2900      	cmp	r1, #0
 80008c8:	d048      	beq.n	800095c <__aeabi_fdiv+0xd0>
 80008ca:	29ff      	cmp	r1, #255	; 0xff
 80008cc:	d010      	beq.n	80008f0 <__aeabi_fdiv+0x64>
 80008ce:	2280      	movs	r2, #128	; 0x80
 80008d0:	00d8      	lsls	r0, r3, #3
 80008d2:	04d2      	lsls	r2, r2, #19
 80008d4:	4302      	orrs	r2, r0
 80008d6:	4690      	mov	r8, r2
 80008d8:	2000      	movs	r0, #0
 80008da:	397f      	subs	r1, #127	; 0x7f
 80008dc:	464a      	mov	r2, r9
 80008de:	0033      	movs	r3, r6
 80008e0:	1a7f      	subs	r7, r7, r1
 80008e2:	4302      	orrs	r2, r0
 80008e4:	496c      	ldr	r1, [pc, #432]	; (8000a98 <__aeabi_fdiv+0x20c>)
 80008e6:	0092      	lsls	r2, r2, #2
 80008e8:	588a      	ldr	r2, [r1, r2]
 80008ea:	4063      	eors	r3, r4
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	4697      	mov	pc, r2
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d16d      	bne.n	80009d0 <__aeabi_fdiv+0x144>
 80008f4:	2002      	movs	r0, #2
 80008f6:	3fff      	subs	r7, #255	; 0xff
 80008f8:	e033      	b.n	8000962 <__aeabi_fdiv+0xd6>
 80008fa:	2300      	movs	r3, #0
 80008fc:	4698      	mov	r8, r3
 80008fe:	0026      	movs	r6, r4
 8000900:	4645      	mov	r5, r8
 8000902:	4682      	mov	sl, r0
 8000904:	4653      	mov	r3, sl
 8000906:	2b02      	cmp	r3, #2
 8000908:	d100      	bne.n	800090c <__aeabi_fdiv+0x80>
 800090a:	e07f      	b.n	8000a0c <__aeabi_fdiv+0x180>
 800090c:	2b03      	cmp	r3, #3
 800090e:	d100      	bne.n	8000912 <__aeabi_fdiv+0x86>
 8000910:	e094      	b.n	8000a3c <__aeabi_fdiv+0x1b0>
 8000912:	2b01      	cmp	r3, #1
 8000914:	d017      	beq.n	8000946 <__aeabi_fdiv+0xba>
 8000916:	0038      	movs	r0, r7
 8000918:	307f      	adds	r0, #127	; 0x7f
 800091a:	2800      	cmp	r0, #0
 800091c:	dd5f      	ble.n	80009de <__aeabi_fdiv+0x152>
 800091e:	076b      	lsls	r3, r5, #29
 8000920:	d004      	beq.n	800092c <__aeabi_fdiv+0xa0>
 8000922:	230f      	movs	r3, #15
 8000924:	402b      	ands	r3, r5
 8000926:	2b04      	cmp	r3, #4
 8000928:	d000      	beq.n	800092c <__aeabi_fdiv+0xa0>
 800092a:	3504      	adds	r5, #4
 800092c:	012b      	lsls	r3, r5, #4
 800092e:	d503      	bpl.n	8000938 <__aeabi_fdiv+0xac>
 8000930:	0038      	movs	r0, r7
 8000932:	4b5a      	ldr	r3, [pc, #360]	; (8000a9c <__aeabi_fdiv+0x210>)
 8000934:	3080      	adds	r0, #128	; 0x80
 8000936:	401d      	ands	r5, r3
 8000938:	28fe      	cmp	r0, #254	; 0xfe
 800093a:	dc67      	bgt.n	8000a0c <__aeabi_fdiv+0x180>
 800093c:	01ad      	lsls	r5, r5, #6
 800093e:	0a6d      	lsrs	r5, r5, #9
 8000940:	b2c0      	uxtb	r0, r0
 8000942:	e002      	b.n	800094a <__aeabi_fdiv+0xbe>
 8000944:	001e      	movs	r6, r3
 8000946:	2000      	movs	r0, #0
 8000948:	2500      	movs	r5, #0
 800094a:	05c0      	lsls	r0, r0, #23
 800094c:	4328      	orrs	r0, r5
 800094e:	07f6      	lsls	r6, r6, #31
 8000950:	4330      	orrs	r0, r6
 8000952:	bce0      	pop	{r5, r6, r7}
 8000954:	46ba      	mov	sl, r7
 8000956:	46b1      	mov	r9, r6
 8000958:	46a8      	mov	r8, r5
 800095a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800095c:	2b00      	cmp	r3, #0
 800095e:	d12b      	bne.n	80009b8 <__aeabi_fdiv+0x12c>
 8000960:	2001      	movs	r0, #1
 8000962:	464a      	mov	r2, r9
 8000964:	0033      	movs	r3, r6
 8000966:	494e      	ldr	r1, [pc, #312]	; (8000aa0 <__aeabi_fdiv+0x214>)
 8000968:	4302      	orrs	r2, r0
 800096a:	0092      	lsls	r2, r2, #2
 800096c:	588a      	ldr	r2, [r1, r2]
 800096e:	4063      	eors	r3, r4
 8000970:	b2db      	uxtb	r3, r3
 8000972:	4697      	mov	pc, r2
 8000974:	2d00      	cmp	r5, #0
 8000976:	d113      	bne.n	80009a0 <__aeabi_fdiv+0x114>
 8000978:	2304      	movs	r3, #4
 800097a:	4699      	mov	r9, r3
 800097c:	3b03      	subs	r3, #3
 800097e:	2700      	movs	r7, #0
 8000980:	469a      	mov	sl, r3
 8000982:	e79a      	b.n	80008ba <__aeabi_fdiv+0x2e>
 8000984:	2d00      	cmp	r5, #0
 8000986:	d105      	bne.n	8000994 <__aeabi_fdiv+0x108>
 8000988:	2308      	movs	r3, #8
 800098a:	4699      	mov	r9, r3
 800098c:	3b06      	subs	r3, #6
 800098e:	27ff      	movs	r7, #255	; 0xff
 8000990:	469a      	mov	sl, r3
 8000992:	e792      	b.n	80008ba <__aeabi_fdiv+0x2e>
 8000994:	230c      	movs	r3, #12
 8000996:	4699      	mov	r9, r3
 8000998:	3b09      	subs	r3, #9
 800099a:	27ff      	movs	r7, #255	; 0xff
 800099c:	469a      	mov	sl, r3
 800099e:	e78c      	b.n	80008ba <__aeabi_fdiv+0x2e>
 80009a0:	0028      	movs	r0, r5
 80009a2:	f002 f9e9 	bl	8002d78 <__clzsi2>
 80009a6:	2776      	movs	r7, #118	; 0x76
 80009a8:	1f43      	subs	r3, r0, #5
 80009aa:	409d      	lsls	r5, r3
 80009ac:	2300      	movs	r3, #0
 80009ae:	427f      	negs	r7, r7
 80009b0:	4699      	mov	r9, r3
 80009b2:	469a      	mov	sl, r3
 80009b4:	1a3f      	subs	r7, r7, r0
 80009b6:	e780      	b.n	80008ba <__aeabi_fdiv+0x2e>
 80009b8:	0018      	movs	r0, r3
 80009ba:	f002 f9dd 	bl	8002d78 <__clzsi2>
 80009be:	4642      	mov	r2, r8
 80009c0:	1f43      	subs	r3, r0, #5
 80009c2:	2176      	movs	r1, #118	; 0x76
 80009c4:	409a      	lsls	r2, r3
 80009c6:	4249      	negs	r1, r1
 80009c8:	1a09      	subs	r1, r1, r0
 80009ca:	4690      	mov	r8, r2
 80009cc:	2000      	movs	r0, #0
 80009ce:	e785      	b.n	80008dc <__aeabi_fdiv+0x50>
 80009d0:	21ff      	movs	r1, #255	; 0xff
 80009d2:	2003      	movs	r0, #3
 80009d4:	e782      	b.n	80008dc <__aeabi_fdiv+0x50>
 80009d6:	001e      	movs	r6, r3
 80009d8:	20ff      	movs	r0, #255	; 0xff
 80009da:	2500      	movs	r5, #0
 80009dc:	e7b5      	b.n	800094a <__aeabi_fdiv+0xbe>
 80009de:	2301      	movs	r3, #1
 80009e0:	1a1b      	subs	r3, r3, r0
 80009e2:	2b1b      	cmp	r3, #27
 80009e4:	dcaf      	bgt.n	8000946 <__aeabi_fdiv+0xba>
 80009e6:	379e      	adds	r7, #158	; 0x9e
 80009e8:	0029      	movs	r1, r5
 80009ea:	40bd      	lsls	r5, r7
 80009ec:	40d9      	lsrs	r1, r3
 80009ee:	1e6a      	subs	r2, r5, #1
 80009f0:	4195      	sbcs	r5, r2
 80009f2:	430d      	orrs	r5, r1
 80009f4:	076b      	lsls	r3, r5, #29
 80009f6:	d004      	beq.n	8000a02 <__aeabi_fdiv+0x176>
 80009f8:	230f      	movs	r3, #15
 80009fa:	402b      	ands	r3, r5
 80009fc:	2b04      	cmp	r3, #4
 80009fe:	d000      	beq.n	8000a02 <__aeabi_fdiv+0x176>
 8000a00:	3504      	adds	r5, #4
 8000a02:	016b      	lsls	r3, r5, #5
 8000a04:	d544      	bpl.n	8000a90 <__aeabi_fdiv+0x204>
 8000a06:	2001      	movs	r0, #1
 8000a08:	2500      	movs	r5, #0
 8000a0a:	e79e      	b.n	800094a <__aeabi_fdiv+0xbe>
 8000a0c:	20ff      	movs	r0, #255	; 0xff
 8000a0e:	2500      	movs	r5, #0
 8000a10:	e79b      	b.n	800094a <__aeabi_fdiv+0xbe>
 8000a12:	2580      	movs	r5, #128	; 0x80
 8000a14:	2600      	movs	r6, #0
 8000a16:	20ff      	movs	r0, #255	; 0xff
 8000a18:	03ed      	lsls	r5, r5, #15
 8000a1a:	e796      	b.n	800094a <__aeabi_fdiv+0xbe>
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	4698      	mov	r8, r3
 8000a20:	2080      	movs	r0, #128	; 0x80
 8000a22:	03c0      	lsls	r0, r0, #15
 8000a24:	4205      	tst	r5, r0
 8000a26:	d009      	beq.n	8000a3c <__aeabi_fdiv+0x1b0>
 8000a28:	4643      	mov	r3, r8
 8000a2a:	4203      	tst	r3, r0
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_fdiv+0x1b0>
 8000a2e:	4645      	mov	r5, r8
 8000a30:	4305      	orrs	r5, r0
 8000a32:	026d      	lsls	r5, r5, #9
 8000a34:	0026      	movs	r6, r4
 8000a36:	20ff      	movs	r0, #255	; 0xff
 8000a38:	0a6d      	lsrs	r5, r5, #9
 8000a3a:	e786      	b.n	800094a <__aeabi_fdiv+0xbe>
 8000a3c:	2080      	movs	r0, #128	; 0x80
 8000a3e:	03c0      	lsls	r0, r0, #15
 8000a40:	4305      	orrs	r5, r0
 8000a42:	026d      	lsls	r5, r5, #9
 8000a44:	20ff      	movs	r0, #255	; 0xff
 8000a46:	0a6d      	lsrs	r5, r5, #9
 8000a48:	e77f      	b.n	800094a <__aeabi_fdiv+0xbe>
 8000a4a:	4641      	mov	r1, r8
 8000a4c:	016a      	lsls	r2, r5, #5
 8000a4e:	0148      	lsls	r0, r1, #5
 8000a50:	4282      	cmp	r2, r0
 8000a52:	d219      	bcs.n	8000a88 <__aeabi_fdiv+0x1fc>
 8000a54:	211b      	movs	r1, #27
 8000a56:	2500      	movs	r5, #0
 8000a58:	3f01      	subs	r7, #1
 8000a5a:	2601      	movs	r6, #1
 8000a5c:	0014      	movs	r4, r2
 8000a5e:	006d      	lsls	r5, r5, #1
 8000a60:	0052      	lsls	r2, r2, #1
 8000a62:	2c00      	cmp	r4, #0
 8000a64:	db01      	blt.n	8000a6a <__aeabi_fdiv+0x1de>
 8000a66:	4290      	cmp	r0, r2
 8000a68:	d801      	bhi.n	8000a6e <__aeabi_fdiv+0x1e2>
 8000a6a:	1a12      	subs	r2, r2, r0
 8000a6c:	4335      	orrs	r5, r6
 8000a6e:	3901      	subs	r1, #1
 8000a70:	2900      	cmp	r1, #0
 8000a72:	d1f3      	bne.n	8000a5c <__aeabi_fdiv+0x1d0>
 8000a74:	1e50      	subs	r0, r2, #1
 8000a76:	4182      	sbcs	r2, r0
 8000a78:	0038      	movs	r0, r7
 8000a7a:	307f      	adds	r0, #127	; 0x7f
 8000a7c:	001e      	movs	r6, r3
 8000a7e:	4315      	orrs	r5, r2
 8000a80:	2800      	cmp	r0, #0
 8000a82:	dd00      	ble.n	8000a86 <__aeabi_fdiv+0x1fa>
 8000a84:	e74b      	b.n	800091e <__aeabi_fdiv+0x92>
 8000a86:	e7aa      	b.n	80009de <__aeabi_fdiv+0x152>
 8000a88:	211a      	movs	r1, #26
 8000a8a:	2501      	movs	r5, #1
 8000a8c:	1a12      	subs	r2, r2, r0
 8000a8e:	e7e4      	b.n	8000a5a <__aeabi_fdiv+0x1ce>
 8000a90:	01ad      	lsls	r5, r5, #6
 8000a92:	2000      	movs	r0, #0
 8000a94:	0a6d      	lsrs	r5, r5, #9
 8000a96:	e758      	b.n	800094a <__aeabi_fdiv+0xbe>
 8000a98:	0800ad54 	.word	0x0800ad54
 8000a9c:	f7ffffff 	.word	0xf7ffffff
 8000aa0:	0800ad94 	.word	0x0800ad94

08000aa4 <__aeabi_fmul>:
 8000aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aa6:	4657      	mov	r7, sl
 8000aa8:	464e      	mov	r6, r9
 8000aaa:	4645      	mov	r5, r8
 8000aac:	46de      	mov	lr, fp
 8000aae:	0244      	lsls	r4, r0, #9
 8000ab0:	b5e0      	push	{r5, r6, r7, lr}
 8000ab2:	0045      	lsls	r5, r0, #1
 8000ab4:	1c0f      	adds	r7, r1, #0
 8000ab6:	0a64      	lsrs	r4, r4, #9
 8000ab8:	0e2d      	lsrs	r5, r5, #24
 8000aba:	0fc6      	lsrs	r6, r0, #31
 8000abc:	2d00      	cmp	r5, #0
 8000abe:	d047      	beq.n	8000b50 <__aeabi_fmul+0xac>
 8000ac0:	2dff      	cmp	r5, #255	; 0xff
 8000ac2:	d04d      	beq.n	8000b60 <__aeabi_fmul+0xbc>
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	2080      	movs	r0, #128	; 0x80
 8000ac8:	469a      	mov	sl, r3
 8000aca:	469b      	mov	fp, r3
 8000acc:	00e4      	lsls	r4, r4, #3
 8000ace:	04c0      	lsls	r0, r0, #19
 8000ad0:	4304      	orrs	r4, r0
 8000ad2:	3d7f      	subs	r5, #127	; 0x7f
 8000ad4:	0278      	lsls	r0, r7, #9
 8000ad6:	0a43      	lsrs	r3, r0, #9
 8000ad8:	4699      	mov	r9, r3
 8000ada:	007a      	lsls	r2, r7, #1
 8000adc:	0ffb      	lsrs	r3, r7, #31
 8000ade:	4698      	mov	r8, r3
 8000ae0:	0e12      	lsrs	r2, r2, #24
 8000ae2:	464b      	mov	r3, r9
 8000ae4:	d044      	beq.n	8000b70 <__aeabi_fmul+0xcc>
 8000ae6:	2aff      	cmp	r2, #255	; 0xff
 8000ae8:	d011      	beq.n	8000b0e <__aeabi_fmul+0x6a>
 8000aea:	00d8      	lsls	r0, r3, #3
 8000aec:	2380      	movs	r3, #128	; 0x80
 8000aee:	04db      	lsls	r3, r3, #19
 8000af0:	4303      	orrs	r3, r0
 8000af2:	4699      	mov	r9, r3
 8000af4:	2000      	movs	r0, #0
 8000af6:	3a7f      	subs	r2, #127	; 0x7f
 8000af8:	18ad      	adds	r5, r5, r2
 8000afa:	4647      	mov	r7, r8
 8000afc:	4653      	mov	r3, sl
 8000afe:	4077      	eors	r7, r6
 8000b00:	1c69      	adds	r1, r5, #1
 8000b02:	2b0f      	cmp	r3, #15
 8000b04:	d83f      	bhi.n	8000b86 <__aeabi_fmul+0xe2>
 8000b06:	4a72      	ldr	r2, [pc, #456]	; (8000cd0 <__aeabi_fmul+0x22c>)
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	58d3      	ldr	r3, [r2, r3]
 8000b0c:	469f      	mov	pc, r3
 8000b0e:	35ff      	adds	r5, #255	; 0xff
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d000      	beq.n	8000b16 <__aeabi_fmul+0x72>
 8000b14:	e079      	b.n	8000c0a <__aeabi_fmul+0x166>
 8000b16:	4652      	mov	r2, sl
 8000b18:	2302      	movs	r3, #2
 8000b1a:	431a      	orrs	r2, r3
 8000b1c:	4692      	mov	sl, r2
 8000b1e:	2002      	movs	r0, #2
 8000b20:	e7eb      	b.n	8000afa <__aeabi_fmul+0x56>
 8000b22:	4647      	mov	r7, r8
 8000b24:	464c      	mov	r4, r9
 8000b26:	4683      	mov	fp, r0
 8000b28:	465b      	mov	r3, fp
 8000b2a:	2b02      	cmp	r3, #2
 8000b2c:	d028      	beq.n	8000b80 <__aeabi_fmul+0xdc>
 8000b2e:	2b03      	cmp	r3, #3
 8000b30:	d100      	bne.n	8000b34 <__aeabi_fmul+0x90>
 8000b32:	e0c6      	b.n	8000cc2 <__aeabi_fmul+0x21e>
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d14f      	bne.n	8000bd8 <__aeabi_fmul+0x134>
 8000b38:	2000      	movs	r0, #0
 8000b3a:	2400      	movs	r4, #0
 8000b3c:	05c0      	lsls	r0, r0, #23
 8000b3e:	07ff      	lsls	r7, r7, #31
 8000b40:	4320      	orrs	r0, r4
 8000b42:	4338      	orrs	r0, r7
 8000b44:	bcf0      	pop	{r4, r5, r6, r7}
 8000b46:	46bb      	mov	fp, r7
 8000b48:	46b2      	mov	sl, r6
 8000b4a:	46a9      	mov	r9, r5
 8000b4c:	46a0      	mov	r8, r4
 8000b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b50:	2c00      	cmp	r4, #0
 8000b52:	d171      	bne.n	8000c38 <__aeabi_fmul+0x194>
 8000b54:	2304      	movs	r3, #4
 8000b56:	469a      	mov	sl, r3
 8000b58:	3b03      	subs	r3, #3
 8000b5a:	2500      	movs	r5, #0
 8000b5c:	469b      	mov	fp, r3
 8000b5e:	e7b9      	b.n	8000ad4 <__aeabi_fmul+0x30>
 8000b60:	2c00      	cmp	r4, #0
 8000b62:	d163      	bne.n	8000c2c <__aeabi_fmul+0x188>
 8000b64:	2308      	movs	r3, #8
 8000b66:	469a      	mov	sl, r3
 8000b68:	3b06      	subs	r3, #6
 8000b6a:	25ff      	movs	r5, #255	; 0xff
 8000b6c:	469b      	mov	fp, r3
 8000b6e:	e7b1      	b.n	8000ad4 <__aeabi_fmul+0x30>
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d150      	bne.n	8000c16 <__aeabi_fmul+0x172>
 8000b74:	4652      	mov	r2, sl
 8000b76:	3301      	adds	r3, #1
 8000b78:	431a      	orrs	r2, r3
 8000b7a:	4692      	mov	sl, r2
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	e7bc      	b.n	8000afa <__aeabi_fmul+0x56>
 8000b80:	20ff      	movs	r0, #255	; 0xff
 8000b82:	2400      	movs	r4, #0
 8000b84:	e7da      	b.n	8000b3c <__aeabi_fmul+0x98>
 8000b86:	4648      	mov	r0, r9
 8000b88:	0c26      	lsrs	r6, r4, #16
 8000b8a:	0424      	lsls	r4, r4, #16
 8000b8c:	0c22      	lsrs	r2, r4, #16
 8000b8e:	0404      	lsls	r4, r0, #16
 8000b90:	0c24      	lsrs	r4, r4, #16
 8000b92:	464b      	mov	r3, r9
 8000b94:	0020      	movs	r0, r4
 8000b96:	0c1b      	lsrs	r3, r3, #16
 8000b98:	4350      	muls	r0, r2
 8000b9a:	4374      	muls	r4, r6
 8000b9c:	435a      	muls	r2, r3
 8000b9e:	435e      	muls	r6, r3
 8000ba0:	1912      	adds	r2, r2, r4
 8000ba2:	0c03      	lsrs	r3, r0, #16
 8000ba4:	189b      	adds	r3, r3, r2
 8000ba6:	429c      	cmp	r4, r3
 8000ba8:	d903      	bls.n	8000bb2 <__aeabi_fmul+0x10e>
 8000baa:	2280      	movs	r2, #128	; 0x80
 8000bac:	0252      	lsls	r2, r2, #9
 8000bae:	4694      	mov	ip, r2
 8000bb0:	4466      	add	r6, ip
 8000bb2:	0400      	lsls	r0, r0, #16
 8000bb4:	041a      	lsls	r2, r3, #16
 8000bb6:	0c00      	lsrs	r0, r0, #16
 8000bb8:	1812      	adds	r2, r2, r0
 8000bba:	0194      	lsls	r4, r2, #6
 8000bbc:	1e60      	subs	r0, r4, #1
 8000bbe:	4184      	sbcs	r4, r0
 8000bc0:	0c1b      	lsrs	r3, r3, #16
 8000bc2:	0e92      	lsrs	r2, r2, #26
 8000bc4:	199b      	adds	r3, r3, r6
 8000bc6:	4314      	orrs	r4, r2
 8000bc8:	019b      	lsls	r3, r3, #6
 8000bca:	431c      	orrs	r4, r3
 8000bcc:	011b      	lsls	r3, r3, #4
 8000bce:	d572      	bpl.n	8000cb6 <__aeabi_fmul+0x212>
 8000bd0:	2001      	movs	r0, #1
 8000bd2:	0863      	lsrs	r3, r4, #1
 8000bd4:	4004      	ands	r4, r0
 8000bd6:	431c      	orrs	r4, r3
 8000bd8:	0008      	movs	r0, r1
 8000bda:	307f      	adds	r0, #127	; 0x7f
 8000bdc:	2800      	cmp	r0, #0
 8000bde:	dd3c      	ble.n	8000c5a <__aeabi_fmul+0x1b6>
 8000be0:	0763      	lsls	r3, r4, #29
 8000be2:	d004      	beq.n	8000bee <__aeabi_fmul+0x14a>
 8000be4:	230f      	movs	r3, #15
 8000be6:	4023      	ands	r3, r4
 8000be8:	2b04      	cmp	r3, #4
 8000bea:	d000      	beq.n	8000bee <__aeabi_fmul+0x14a>
 8000bec:	3404      	adds	r4, #4
 8000bee:	0123      	lsls	r3, r4, #4
 8000bf0:	d503      	bpl.n	8000bfa <__aeabi_fmul+0x156>
 8000bf2:	3180      	adds	r1, #128	; 0x80
 8000bf4:	0008      	movs	r0, r1
 8000bf6:	4b37      	ldr	r3, [pc, #220]	; (8000cd4 <__aeabi_fmul+0x230>)
 8000bf8:	401c      	ands	r4, r3
 8000bfa:	28fe      	cmp	r0, #254	; 0xfe
 8000bfc:	dcc0      	bgt.n	8000b80 <__aeabi_fmul+0xdc>
 8000bfe:	01a4      	lsls	r4, r4, #6
 8000c00:	0a64      	lsrs	r4, r4, #9
 8000c02:	b2c0      	uxtb	r0, r0
 8000c04:	e79a      	b.n	8000b3c <__aeabi_fmul+0x98>
 8000c06:	0037      	movs	r7, r6
 8000c08:	e78e      	b.n	8000b28 <__aeabi_fmul+0x84>
 8000c0a:	4652      	mov	r2, sl
 8000c0c:	2303      	movs	r3, #3
 8000c0e:	431a      	orrs	r2, r3
 8000c10:	4692      	mov	sl, r2
 8000c12:	2003      	movs	r0, #3
 8000c14:	e771      	b.n	8000afa <__aeabi_fmul+0x56>
 8000c16:	4648      	mov	r0, r9
 8000c18:	f002 f8ae 	bl	8002d78 <__clzsi2>
 8000c1c:	464a      	mov	r2, r9
 8000c1e:	1f43      	subs	r3, r0, #5
 8000c20:	409a      	lsls	r2, r3
 8000c22:	1a2d      	subs	r5, r5, r0
 8000c24:	4691      	mov	r9, r2
 8000c26:	2000      	movs	r0, #0
 8000c28:	3d76      	subs	r5, #118	; 0x76
 8000c2a:	e766      	b.n	8000afa <__aeabi_fmul+0x56>
 8000c2c:	230c      	movs	r3, #12
 8000c2e:	469a      	mov	sl, r3
 8000c30:	3b09      	subs	r3, #9
 8000c32:	25ff      	movs	r5, #255	; 0xff
 8000c34:	469b      	mov	fp, r3
 8000c36:	e74d      	b.n	8000ad4 <__aeabi_fmul+0x30>
 8000c38:	0020      	movs	r0, r4
 8000c3a:	f002 f89d 	bl	8002d78 <__clzsi2>
 8000c3e:	2576      	movs	r5, #118	; 0x76
 8000c40:	1f43      	subs	r3, r0, #5
 8000c42:	409c      	lsls	r4, r3
 8000c44:	2300      	movs	r3, #0
 8000c46:	426d      	negs	r5, r5
 8000c48:	469a      	mov	sl, r3
 8000c4a:	469b      	mov	fp, r3
 8000c4c:	1a2d      	subs	r5, r5, r0
 8000c4e:	e741      	b.n	8000ad4 <__aeabi_fmul+0x30>
 8000c50:	2480      	movs	r4, #128	; 0x80
 8000c52:	2700      	movs	r7, #0
 8000c54:	20ff      	movs	r0, #255	; 0xff
 8000c56:	03e4      	lsls	r4, r4, #15
 8000c58:	e770      	b.n	8000b3c <__aeabi_fmul+0x98>
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	1a1b      	subs	r3, r3, r0
 8000c5e:	2b1b      	cmp	r3, #27
 8000c60:	dd00      	ble.n	8000c64 <__aeabi_fmul+0x1c0>
 8000c62:	e769      	b.n	8000b38 <__aeabi_fmul+0x94>
 8000c64:	319e      	adds	r1, #158	; 0x9e
 8000c66:	0020      	movs	r0, r4
 8000c68:	408c      	lsls	r4, r1
 8000c6a:	40d8      	lsrs	r0, r3
 8000c6c:	1e63      	subs	r3, r4, #1
 8000c6e:	419c      	sbcs	r4, r3
 8000c70:	4304      	orrs	r4, r0
 8000c72:	0763      	lsls	r3, r4, #29
 8000c74:	d004      	beq.n	8000c80 <__aeabi_fmul+0x1dc>
 8000c76:	230f      	movs	r3, #15
 8000c78:	4023      	ands	r3, r4
 8000c7a:	2b04      	cmp	r3, #4
 8000c7c:	d000      	beq.n	8000c80 <__aeabi_fmul+0x1dc>
 8000c7e:	3404      	adds	r4, #4
 8000c80:	0163      	lsls	r3, r4, #5
 8000c82:	d51a      	bpl.n	8000cba <__aeabi_fmul+0x216>
 8000c84:	2001      	movs	r0, #1
 8000c86:	2400      	movs	r4, #0
 8000c88:	e758      	b.n	8000b3c <__aeabi_fmul+0x98>
 8000c8a:	2080      	movs	r0, #128	; 0x80
 8000c8c:	03c0      	lsls	r0, r0, #15
 8000c8e:	4204      	tst	r4, r0
 8000c90:	d009      	beq.n	8000ca6 <__aeabi_fmul+0x202>
 8000c92:	464b      	mov	r3, r9
 8000c94:	4203      	tst	r3, r0
 8000c96:	d106      	bne.n	8000ca6 <__aeabi_fmul+0x202>
 8000c98:	464c      	mov	r4, r9
 8000c9a:	4304      	orrs	r4, r0
 8000c9c:	0264      	lsls	r4, r4, #9
 8000c9e:	4647      	mov	r7, r8
 8000ca0:	20ff      	movs	r0, #255	; 0xff
 8000ca2:	0a64      	lsrs	r4, r4, #9
 8000ca4:	e74a      	b.n	8000b3c <__aeabi_fmul+0x98>
 8000ca6:	2080      	movs	r0, #128	; 0x80
 8000ca8:	03c0      	lsls	r0, r0, #15
 8000caa:	4304      	orrs	r4, r0
 8000cac:	0264      	lsls	r4, r4, #9
 8000cae:	0037      	movs	r7, r6
 8000cb0:	20ff      	movs	r0, #255	; 0xff
 8000cb2:	0a64      	lsrs	r4, r4, #9
 8000cb4:	e742      	b.n	8000b3c <__aeabi_fmul+0x98>
 8000cb6:	0029      	movs	r1, r5
 8000cb8:	e78e      	b.n	8000bd8 <__aeabi_fmul+0x134>
 8000cba:	01a4      	lsls	r4, r4, #6
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	0a64      	lsrs	r4, r4, #9
 8000cc0:	e73c      	b.n	8000b3c <__aeabi_fmul+0x98>
 8000cc2:	2080      	movs	r0, #128	; 0x80
 8000cc4:	03c0      	lsls	r0, r0, #15
 8000cc6:	4304      	orrs	r4, r0
 8000cc8:	0264      	lsls	r4, r4, #9
 8000cca:	20ff      	movs	r0, #255	; 0xff
 8000ccc:	0a64      	lsrs	r4, r4, #9
 8000cce:	e735      	b.n	8000b3c <__aeabi_fmul+0x98>
 8000cd0:	0800add4 	.word	0x0800add4
 8000cd4:	f7ffffff 	.word	0xf7ffffff

08000cd8 <__aeabi_fsub>:
 8000cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cda:	4646      	mov	r6, r8
 8000cdc:	46d6      	mov	lr, sl
 8000cde:	464f      	mov	r7, r9
 8000ce0:	0243      	lsls	r3, r0, #9
 8000ce2:	0a5b      	lsrs	r3, r3, #9
 8000ce4:	00da      	lsls	r2, r3, #3
 8000ce6:	4694      	mov	ip, r2
 8000ce8:	024a      	lsls	r2, r1, #9
 8000cea:	b5c0      	push	{r6, r7, lr}
 8000cec:	0044      	lsls	r4, r0, #1
 8000cee:	0a56      	lsrs	r6, r2, #9
 8000cf0:	1c05      	adds	r5, r0, #0
 8000cf2:	46b0      	mov	r8, r6
 8000cf4:	0e24      	lsrs	r4, r4, #24
 8000cf6:	004e      	lsls	r6, r1, #1
 8000cf8:	0992      	lsrs	r2, r2, #6
 8000cfa:	001f      	movs	r7, r3
 8000cfc:	0020      	movs	r0, r4
 8000cfe:	4692      	mov	sl, r2
 8000d00:	0fed      	lsrs	r5, r5, #31
 8000d02:	0e36      	lsrs	r6, r6, #24
 8000d04:	0fc9      	lsrs	r1, r1, #31
 8000d06:	2eff      	cmp	r6, #255	; 0xff
 8000d08:	d100      	bne.n	8000d0c <__aeabi_fsub+0x34>
 8000d0a:	e07f      	b.n	8000e0c <__aeabi_fsub+0x134>
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	4051      	eors	r1, r2
 8000d10:	428d      	cmp	r5, r1
 8000d12:	d051      	beq.n	8000db8 <__aeabi_fsub+0xe0>
 8000d14:	1ba2      	subs	r2, r4, r6
 8000d16:	4691      	mov	r9, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	dc00      	bgt.n	8000d1e <__aeabi_fsub+0x46>
 8000d1c:	e07e      	b.n	8000e1c <__aeabi_fsub+0x144>
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	d100      	bne.n	8000d24 <__aeabi_fsub+0x4c>
 8000d22:	e099      	b.n	8000e58 <__aeabi_fsub+0x180>
 8000d24:	2cff      	cmp	r4, #255	; 0xff
 8000d26:	d100      	bne.n	8000d2a <__aeabi_fsub+0x52>
 8000d28:	e08c      	b.n	8000e44 <__aeabi_fsub+0x16c>
 8000d2a:	2380      	movs	r3, #128	; 0x80
 8000d2c:	4652      	mov	r2, sl
 8000d2e:	04db      	lsls	r3, r3, #19
 8000d30:	431a      	orrs	r2, r3
 8000d32:	4692      	mov	sl, r2
 8000d34:	464a      	mov	r2, r9
 8000d36:	2301      	movs	r3, #1
 8000d38:	2a1b      	cmp	r2, #27
 8000d3a:	dc08      	bgt.n	8000d4e <__aeabi_fsub+0x76>
 8000d3c:	4653      	mov	r3, sl
 8000d3e:	2120      	movs	r1, #32
 8000d40:	40d3      	lsrs	r3, r2
 8000d42:	1a89      	subs	r1, r1, r2
 8000d44:	4652      	mov	r2, sl
 8000d46:	408a      	lsls	r2, r1
 8000d48:	1e51      	subs	r1, r2, #1
 8000d4a:	418a      	sbcs	r2, r1
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	4662      	mov	r2, ip
 8000d50:	1ad3      	subs	r3, r2, r3
 8000d52:	015a      	lsls	r2, r3, #5
 8000d54:	d400      	bmi.n	8000d58 <__aeabi_fsub+0x80>
 8000d56:	e0f3      	b.n	8000f40 <__aeabi_fsub+0x268>
 8000d58:	019b      	lsls	r3, r3, #6
 8000d5a:	099e      	lsrs	r6, r3, #6
 8000d5c:	0030      	movs	r0, r6
 8000d5e:	f002 f80b 	bl	8002d78 <__clzsi2>
 8000d62:	3805      	subs	r0, #5
 8000d64:	4086      	lsls	r6, r0
 8000d66:	4284      	cmp	r4, r0
 8000d68:	dd00      	ble.n	8000d6c <__aeabi_fsub+0x94>
 8000d6a:	e0f7      	b.n	8000f5c <__aeabi_fsub+0x284>
 8000d6c:	0032      	movs	r2, r6
 8000d6e:	1b04      	subs	r4, r0, r4
 8000d70:	2020      	movs	r0, #32
 8000d72:	3401      	adds	r4, #1
 8000d74:	40e2      	lsrs	r2, r4
 8000d76:	1b04      	subs	r4, r0, r4
 8000d78:	40a6      	lsls	r6, r4
 8000d7a:	0033      	movs	r3, r6
 8000d7c:	1e5e      	subs	r6, r3, #1
 8000d7e:	41b3      	sbcs	r3, r6
 8000d80:	2400      	movs	r4, #0
 8000d82:	4313      	orrs	r3, r2
 8000d84:	075a      	lsls	r2, r3, #29
 8000d86:	d004      	beq.n	8000d92 <__aeabi_fsub+0xba>
 8000d88:	220f      	movs	r2, #15
 8000d8a:	401a      	ands	r2, r3
 8000d8c:	2a04      	cmp	r2, #4
 8000d8e:	d000      	beq.n	8000d92 <__aeabi_fsub+0xba>
 8000d90:	3304      	adds	r3, #4
 8000d92:	015a      	lsls	r2, r3, #5
 8000d94:	d400      	bmi.n	8000d98 <__aeabi_fsub+0xc0>
 8000d96:	e0d6      	b.n	8000f46 <__aeabi_fsub+0x26e>
 8000d98:	1c62      	adds	r2, r4, #1
 8000d9a:	2cfe      	cmp	r4, #254	; 0xfe
 8000d9c:	d100      	bne.n	8000da0 <__aeabi_fsub+0xc8>
 8000d9e:	e0da      	b.n	8000f56 <__aeabi_fsub+0x27e>
 8000da0:	019b      	lsls	r3, r3, #6
 8000da2:	0a5f      	lsrs	r7, r3, #9
 8000da4:	b2d0      	uxtb	r0, r2
 8000da6:	05c0      	lsls	r0, r0, #23
 8000da8:	4338      	orrs	r0, r7
 8000daa:	07ed      	lsls	r5, r5, #31
 8000dac:	4328      	orrs	r0, r5
 8000dae:	bce0      	pop	{r5, r6, r7}
 8000db0:	46ba      	mov	sl, r7
 8000db2:	46b1      	mov	r9, r6
 8000db4:	46a8      	mov	r8, r5
 8000db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000db8:	1ba2      	subs	r2, r4, r6
 8000dba:	4691      	mov	r9, r2
 8000dbc:	2a00      	cmp	r2, #0
 8000dbe:	dd63      	ble.n	8000e88 <__aeabi_fsub+0x1b0>
 8000dc0:	2e00      	cmp	r6, #0
 8000dc2:	d100      	bne.n	8000dc6 <__aeabi_fsub+0xee>
 8000dc4:	e099      	b.n	8000efa <__aeabi_fsub+0x222>
 8000dc6:	2cff      	cmp	r4, #255	; 0xff
 8000dc8:	d03c      	beq.n	8000e44 <__aeabi_fsub+0x16c>
 8000dca:	2380      	movs	r3, #128	; 0x80
 8000dcc:	4652      	mov	r2, sl
 8000dce:	04db      	lsls	r3, r3, #19
 8000dd0:	431a      	orrs	r2, r3
 8000dd2:	4692      	mov	sl, r2
 8000dd4:	464a      	mov	r2, r9
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	2a1b      	cmp	r2, #27
 8000dda:	dc08      	bgt.n	8000dee <__aeabi_fsub+0x116>
 8000ddc:	4653      	mov	r3, sl
 8000dde:	2120      	movs	r1, #32
 8000de0:	40d3      	lsrs	r3, r2
 8000de2:	1a89      	subs	r1, r1, r2
 8000de4:	4652      	mov	r2, sl
 8000de6:	408a      	lsls	r2, r1
 8000de8:	1e51      	subs	r1, r2, #1
 8000dea:	418a      	sbcs	r2, r1
 8000dec:	4313      	orrs	r3, r2
 8000dee:	4463      	add	r3, ip
 8000df0:	015a      	lsls	r2, r3, #5
 8000df2:	d400      	bmi.n	8000df6 <__aeabi_fsub+0x11e>
 8000df4:	e0a4      	b.n	8000f40 <__aeabi_fsub+0x268>
 8000df6:	3401      	adds	r4, #1
 8000df8:	2cff      	cmp	r4, #255	; 0xff
 8000dfa:	d100      	bne.n	8000dfe <__aeabi_fsub+0x126>
 8000dfc:	e0ab      	b.n	8000f56 <__aeabi_fsub+0x27e>
 8000dfe:	2201      	movs	r2, #1
 8000e00:	4997      	ldr	r1, [pc, #604]	; (8001060 <__aeabi_fsub+0x388>)
 8000e02:	401a      	ands	r2, r3
 8000e04:	085b      	lsrs	r3, r3, #1
 8000e06:	400b      	ands	r3, r1
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	e7bb      	b.n	8000d84 <__aeabi_fsub+0xac>
 8000e0c:	2a00      	cmp	r2, #0
 8000e0e:	d032      	beq.n	8000e76 <__aeabi_fsub+0x19e>
 8000e10:	428d      	cmp	r5, r1
 8000e12:	d035      	beq.n	8000e80 <__aeabi_fsub+0x1a8>
 8000e14:	22ff      	movs	r2, #255	; 0xff
 8000e16:	4252      	negs	r2, r2
 8000e18:	4691      	mov	r9, r2
 8000e1a:	44a1      	add	r9, r4
 8000e1c:	464a      	mov	r2, r9
 8000e1e:	2a00      	cmp	r2, #0
 8000e20:	d051      	beq.n	8000ec6 <__aeabi_fsub+0x1ee>
 8000e22:	1b30      	subs	r0, r6, r4
 8000e24:	2c00      	cmp	r4, #0
 8000e26:	d000      	beq.n	8000e2a <__aeabi_fsub+0x152>
 8000e28:	e09c      	b.n	8000f64 <__aeabi_fsub+0x28c>
 8000e2a:	4663      	mov	r3, ip
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d100      	bne.n	8000e32 <__aeabi_fsub+0x15a>
 8000e30:	e0df      	b.n	8000ff2 <__aeabi_fsub+0x31a>
 8000e32:	3801      	subs	r0, #1
 8000e34:	2800      	cmp	r0, #0
 8000e36:	d100      	bne.n	8000e3a <__aeabi_fsub+0x162>
 8000e38:	e0f7      	b.n	800102a <__aeabi_fsub+0x352>
 8000e3a:	2eff      	cmp	r6, #255	; 0xff
 8000e3c:	d000      	beq.n	8000e40 <__aeabi_fsub+0x168>
 8000e3e:	e099      	b.n	8000f74 <__aeabi_fsub+0x29c>
 8000e40:	000d      	movs	r5, r1
 8000e42:	4643      	mov	r3, r8
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d100      	bne.n	8000e4a <__aeabi_fsub+0x172>
 8000e48:	e085      	b.n	8000f56 <__aeabi_fsub+0x27e>
 8000e4a:	2780      	movs	r7, #128	; 0x80
 8000e4c:	03ff      	lsls	r7, r7, #15
 8000e4e:	431f      	orrs	r7, r3
 8000e50:	027f      	lsls	r7, r7, #9
 8000e52:	20ff      	movs	r0, #255	; 0xff
 8000e54:	0a7f      	lsrs	r7, r7, #9
 8000e56:	e7a6      	b.n	8000da6 <__aeabi_fsub+0xce>
 8000e58:	4652      	mov	r2, sl
 8000e5a:	2a00      	cmp	r2, #0
 8000e5c:	d074      	beq.n	8000f48 <__aeabi_fsub+0x270>
 8000e5e:	2201      	movs	r2, #1
 8000e60:	4252      	negs	r2, r2
 8000e62:	4690      	mov	r8, r2
 8000e64:	44c1      	add	r9, r8
 8000e66:	464a      	mov	r2, r9
 8000e68:	2a00      	cmp	r2, #0
 8000e6a:	d100      	bne.n	8000e6e <__aeabi_fsub+0x196>
 8000e6c:	e0c8      	b.n	8001000 <__aeabi_fsub+0x328>
 8000e6e:	2cff      	cmp	r4, #255	; 0xff
 8000e70:	d000      	beq.n	8000e74 <__aeabi_fsub+0x19c>
 8000e72:	e75f      	b.n	8000d34 <__aeabi_fsub+0x5c>
 8000e74:	e7e6      	b.n	8000e44 <__aeabi_fsub+0x16c>
 8000e76:	2201      	movs	r2, #1
 8000e78:	4051      	eors	r1, r2
 8000e7a:	42a9      	cmp	r1, r5
 8000e7c:	d000      	beq.n	8000e80 <__aeabi_fsub+0x1a8>
 8000e7e:	e749      	b.n	8000d14 <__aeabi_fsub+0x3c>
 8000e80:	22ff      	movs	r2, #255	; 0xff
 8000e82:	4252      	negs	r2, r2
 8000e84:	4691      	mov	r9, r2
 8000e86:	44a1      	add	r9, r4
 8000e88:	464a      	mov	r2, r9
 8000e8a:	2a00      	cmp	r2, #0
 8000e8c:	d043      	beq.n	8000f16 <__aeabi_fsub+0x23e>
 8000e8e:	1b31      	subs	r1, r6, r4
 8000e90:	2c00      	cmp	r4, #0
 8000e92:	d100      	bne.n	8000e96 <__aeabi_fsub+0x1be>
 8000e94:	e08c      	b.n	8000fb0 <__aeabi_fsub+0x2d8>
 8000e96:	2eff      	cmp	r6, #255	; 0xff
 8000e98:	d100      	bne.n	8000e9c <__aeabi_fsub+0x1c4>
 8000e9a:	e092      	b.n	8000fc2 <__aeabi_fsub+0x2ea>
 8000e9c:	2380      	movs	r3, #128	; 0x80
 8000e9e:	4662      	mov	r2, ip
 8000ea0:	04db      	lsls	r3, r3, #19
 8000ea2:	431a      	orrs	r2, r3
 8000ea4:	4694      	mov	ip, r2
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	291b      	cmp	r1, #27
 8000eaa:	dc09      	bgt.n	8000ec0 <__aeabi_fsub+0x1e8>
 8000eac:	2020      	movs	r0, #32
 8000eae:	4663      	mov	r3, ip
 8000eb0:	4662      	mov	r2, ip
 8000eb2:	40cb      	lsrs	r3, r1
 8000eb4:	1a41      	subs	r1, r0, r1
 8000eb6:	408a      	lsls	r2, r1
 8000eb8:	0011      	movs	r1, r2
 8000eba:	1e48      	subs	r0, r1, #1
 8000ebc:	4181      	sbcs	r1, r0
 8000ebe:	430b      	orrs	r3, r1
 8000ec0:	0034      	movs	r4, r6
 8000ec2:	4453      	add	r3, sl
 8000ec4:	e794      	b.n	8000df0 <__aeabi_fsub+0x118>
 8000ec6:	22fe      	movs	r2, #254	; 0xfe
 8000ec8:	1c66      	adds	r6, r4, #1
 8000eca:	4232      	tst	r2, r6
 8000ecc:	d164      	bne.n	8000f98 <__aeabi_fsub+0x2c0>
 8000ece:	2c00      	cmp	r4, #0
 8000ed0:	d000      	beq.n	8000ed4 <__aeabi_fsub+0x1fc>
 8000ed2:	e082      	b.n	8000fda <__aeabi_fsub+0x302>
 8000ed4:	4663      	mov	r3, ip
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d100      	bne.n	8000edc <__aeabi_fsub+0x204>
 8000eda:	e0ab      	b.n	8001034 <__aeabi_fsub+0x35c>
 8000edc:	4653      	mov	r3, sl
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d100      	bne.n	8000ee4 <__aeabi_fsub+0x20c>
 8000ee2:	e760      	b.n	8000da6 <__aeabi_fsub+0xce>
 8000ee4:	4663      	mov	r3, ip
 8000ee6:	4652      	mov	r2, sl
 8000ee8:	1a9b      	subs	r3, r3, r2
 8000eea:	015a      	lsls	r2, r3, #5
 8000eec:	d400      	bmi.n	8000ef0 <__aeabi_fsub+0x218>
 8000eee:	e0aa      	b.n	8001046 <__aeabi_fsub+0x36e>
 8000ef0:	4663      	mov	r3, ip
 8000ef2:	4652      	mov	r2, sl
 8000ef4:	000d      	movs	r5, r1
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	e744      	b.n	8000d84 <__aeabi_fsub+0xac>
 8000efa:	4652      	mov	r2, sl
 8000efc:	2a00      	cmp	r2, #0
 8000efe:	d023      	beq.n	8000f48 <__aeabi_fsub+0x270>
 8000f00:	2201      	movs	r2, #1
 8000f02:	4252      	negs	r2, r2
 8000f04:	4690      	mov	r8, r2
 8000f06:	44c1      	add	r9, r8
 8000f08:	464a      	mov	r2, r9
 8000f0a:	2a00      	cmp	r2, #0
 8000f0c:	d075      	beq.n	8000ffa <__aeabi_fsub+0x322>
 8000f0e:	2cff      	cmp	r4, #255	; 0xff
 8000f10:	d000      	beq.n	8000f14 <__aeabi_fsub+0x23c>
 8000f12:	e75f      	b.n	8000dd4 <__aeabi_fsub+0xfc>
 8000f14:	e796      	b.n	8000e44 <__aeabi_fsub+0x16c>
 8000f16:	26fe      	movs	r6, #254	; 0xfe
 8000f18:	3401      	adds	r4, #1
 8000f1a:	4226      	tst	r6, r4
 8000f1c:	d153      	bne.n	8000fc6 <__aeabi_fsub+0x2ee>
 8000f1e:	2800      	cmp	r0, #0
 8000f20:	d172      	bne.n	8001008 <__aeabi_fsub+0x330>
 8000f22:	4663      	mov	r3, ip
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d100      	bne.n	8000f2a <__aeabi_fsub+0x252>
 8000f28:	e093      	b.n	8001052 <__aeabi_fsub+0x37a>
 8000f2a:	4653      	mov	r3, sl
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_fsub+0x25a>
 8000f30:	e739      	b.n	8000da6 <__aeabi_fsub+0xce>
 8000f32:	4463      	add	r3, ip
 8000f34:	2400      	movs	r4, #0
 8000f36:	015a      	lsls	r2, r3, #5
 8000f38:	d502      	bpl.n	8000f40 <__aeabi_fsub+0x268>
 8000f3a:	4a4a      	ldr	r2, [pc, #296]	; (8001064 <__aeabi_fsub+0x38c>)
 8000f3c:	3401      	adds	r4, #1
 8000f3e:	4013      	ands	r3, r2
 8000f40:	075a      	lsls	r2, r3, #29
 8000f42:	d000      	beq.n	8000f46 <__aeabi_fsub+0x26e>
 8000f44:	e720      	b.n	8000d88 <__aeabi_fsub+0xb0>
 8000f46:	08db      	lsrs	r3, r3, #3
 8000f48:	2cff      	cmp	r4, #255	; 0xff
 8000f4a:	d100      	bne.n	8000f4e <__aeabi_fsub+0x276>
 8000f4c:	e77a      	b.n	8000e44 <__aeabi_fsub+0x16c>
 8000f4e:	025b      	lsls	r3, r3, #9
 8000f50:	0a5f      	lsrs	r7, r3, #9
 8000f52:	b2e0      	uxtb	r0, r4
 8000f54:	e727      	b.n	8000da6 <__aeabi_fsub+0xce>
 8000f56:	20ff      	movs	r0, #255	; 0xff
 8000f58:	2700      	movs	r7, #0
 8000f5a:	e724      	b.n	8000da6 <__aeabi_fsub+0xce>
 8000f5c:	4b41      	ldr	r3, [pc, #260]	; (8001064 <__aeabi_fsub+0x38c>)
 8000f5e:	1a24      	subs	r4, r4, r0
 8000f60:	4033      	ands	r3, r6
 8000f62:	e70f      	b.n	8000d84 <__aeabi_fsub+0xac>
 8000f64:	2eff      	cmp	r6, #255	; 0xff
 8000f66:	d100      	bne.n	8000f6a <__aeabi_fsub+0x292>
 8000f68:	e76a      	b.n	8000e40 <__aeabi_fsub+0x168>
 8000f6a:	2380      	movs	r3, #128	; 0x80
 8000f6c:	4662      	mov	r2, ip
 8000f6e:	04db      	lsls	r3, r3, #19
 8000f70:	431a      	orrs	r2, r3
 8000f72:	4694      	mov	ip, r2
 8000f74:	2301      	movs	r3, #1
 8000f76:	281b      	cmp	r0, #27
 8000f78:	dc09      	bgt.n	8000f8e <__aeabi_fsub+0x2b6>
 8000f7a:	2420      	movs	r4, #32
 8000f7c:	4663      	mov	r3, ip
 8000f7e:	4662      	mov	r2, ip
 8000f80:	40c3      	lsrs	r3, r0
 8000f82:	1a20      	subs	r0, r4, r0
 8000f84:	4082      	lsls	r2, r0
 8000f86:	0010      	movs	r0, r2
 8000f88:	1e44      	subs	r4, r0, #1
 8000f8a:	41a0      	sbcs	r0, r4
 8000f8c:	4303      	orrs	r3, r0
 8000f8e:	4652      	mov	r2, sl
 8000f90:	000d      	movs	r5, r1
 8000f92:	0034      	movs	r4, r6
 8000f94:	1ad3      	subs	r3, r2, r3
 8000f96:	e6dc      	b.n	8000d52 <__aeabi_fsub+0x7a>
 8000f98:	4663      	mov	r3, ip
 8000f9a:	4652      	mov	r2, sl
 8000f9c:	1a9e      	subs	r6, r3, r2
 8000f9e:	0173      	lsls	r3, r6, #5
 8000fa0:	d417      	bmi.n	8000fd2 <__aeabi_fsub+0x2fa>
 8000fa2:	2e00      	cmp	r6, #0
 8000fa4:	d000      	beq.n	8000fa8 <__aeabi_fsub+0x2d0>
 8000fa6:	e6d9      	b.n	8000d5c <__aeabi_fsub+0x84>
 8000fa8:	2500      	movs	r5, #0
 8000faa:	2000      	movs	r0, #0
 8000fac:	2700      	movs	r7, #0
 8000fae:	e6fa      	b.n	8000da6 <__aeabi_fsub+0xce>
 8000fb0:	4663      	mov	r3, ip
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d044      	beq.n	8001040 <__aeabi_fsub+0x368>
 8000fb6:	3901      	subs	r1, #1
 8000fb8:	2900      	cmp	r1, #0
 8000fba:	d04c      	beq.n	8001056 <__aeabi_fsub+0x37e>
 8000fbc:	2eff      	cmp	r6, #255	; 0xff
 8000fbe:	d000      	beq.n	8000fc2 <__aeabi_fsub+0x2ea>
 8000fc0:	e771      	b.n	8000ea6 <__aeabi_fsub+0x1ce>
 8000fc2:	4643      	mov	r3, r8
 8000fc4:	e73e      	b.n	8000e44 <__aeabi_fsub+0x16c>
 8000fc6:	2cff      	cmp	r4, #255	; 0xff
 8000fc8:	d0c5      	beq.n	8000f56 <__aeabi_fsub+0x27e>
 8000fca:	4652      	mov	r2, sl
 8000fcc:	4462      	add	r2, ip
 8000fce:	0853      	lsrs	r3, r2, #1
 8000fd0:	e7b6      	b.n	8000f40 <__aeabi_fsub+0x268>
 8000fd2:	4663      	mov	r3, ip
 8000fd4:	000d      	movs	r5, r1
 8000fd6:	1ad6      	subs	r6, r2, r3
 8000fd8:	e6c0      	b.n	8000d5c <__aeabi_fsub+0x84>
 8000fda:	4662      	mov	r2, ip
 8000fdc:	2a00      	cmp	r2, #0
 8000fde:	d116      	bne.n	800100e <__aeabi_fsub+0x336>
 8000fe0:	4653      	mov	r3, sl
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d000      	beq.n	8000fe8 <__aeabi_fsub+0x310>
 8000fe6:	e72b      	b.n	8000e40 <__aeabi_fsub+0x168>
 8000fe8:	2780      	movs	r7, #128	; 0x80
 8000fea:	2500      	movs	r5, #0
 8000fec:	20ff      	movs	r0, #255	; 0xff
 8000fee:	03ff      	lsls	r7, r7, #15
 8000ff0:	e6d9      	b.n	8000da6 <__aeabi_fsub+0xce>
 8000ff2:	000d      	movs	r5, r1
 8000ff4:	4643      	mov	r3, r8
 8000ff6:	0034      	movs	r4, r6
 8000ff8:	e7a6      	b.n	8000f48 <__aeabi_fsub+0x270>
 8000ffa:	4653      	mov	r3, sl
 8000ffc:	4463      	add	r3, ip
 8000ffe:	e6f7      	b.n	8000df0 <__aeabi_fsub+0x118>
 8001000:	4663      	mov	r3, ip
 8001002:	4652      	mov	r2, sl
 8001004:	1a9b      	subs	r3, r3, r2
 8001006:	e6a4      	b.n	8000d52 <__aeabi_fsub+0x7a>
 8001008:	4662      	mov	r2, ip
 800100a:	2a00      	cmp	r2, #0
 800100c:	d0d9      	beq.n	8000fc2 <__aeabi_fsub+0x2ea>
 800100e:	4652      	mov	r2, sl
 8001010:	2a00      	cmp	r2, #0
 8001012:	d100      	bne.n	8001016 <__aeabi_fsub+0x33e>
 8001014:	e716      	b.n	8000e44 <__aeabi_fsub+0x16c>
 8001016:	2280      	movs	r2, #128	; 0x80
 8001018:	03d2      	lsls	r2, r2, #15
 800101a:	4213      	tst	r3, r2
 800101c:	d100      	bne.n	8001020 <__aeabi_fsub+0x348>
 800101e:	e711      	b.n	8000e44 <__aeabi_fsub+0x16c>
 8001020:	4640      	mov	r0, r8
 8001022:	4210      	tst	r0, r2
 8001024:	d000      	beq.n	8001028 <__aeabi_fsub+0x350>
 8001026:	e70d      	b.n	8000e44 <__aeabi_fsub+0x16c>
 8001028:	e70a      	b.n	8000e40 <__aeabi_fsub+0x168>
 800102a:	4652      	mov	r2, sl
 800102c:	000d      	movs	r5, r1
 800102e:	0034      	movs	r4, r6
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	e68e      	b.n	8000d52 <__aeabi_fsub+0x7a>
 8001034:	4653      	mov	r3, sl
 8001036:	2b00      	cmp	r3, #0
 8001038:	d008      	beq.n	800104c <__aeabi_fsub+0x374>
 800103a:	000d      	movs	r5, r1
 800103c:	4647      	mov	r7, r8
 800103e:	e6b2      	b.n	8000da6 <__aeabi_fsub+0xce>
 8001040:	4643      	mov	r3, r8
 8001042:	0034      	movs	r4, r6
 8001044:	e780      	b.n	8000f48 <__aeabi_fsub+0x270>
 8001046:	2b00      	cmp	r3, #0
 8001048:	d000      	beq.n	800104c <__aeabi_fsub+0x374>
 800104a:	e779      	b.n	8000f40 <__aeabi_fsub+0x268>
 800104c:	2500      	movs	r5, #0
 800104e:	2700      	movs	r7, #0
 8001050:	e6a9      	b.n	8000da6 <__aeabi_fsub+0xce>
 8001052:	4647      	mov	r7, r8
 8001054:	e6a7      	b.n	8000da6 <__aeabi_fsub+0xce>
 8001056:	4653      	mov	r3, sl
 8001058:	0034      	movs	r4, r6
 800105a:	4463      	add	r3, ip
 800105c:	e6c8      	b.n	8000df0 <__aeabi_fsub+0x118>
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	7dffffff 	.word	0x7dffffff
 8001064:	fbffffff 	.word	0xfbffffff

08001068 <__aeabi_f2iz>:
 8001068:	0241      	lsls	r1, r0, #9
 800106a:	0042      	lsls	r2, r0, #1
 800106c:	0fc3      	lsrs	r3, r0, #31
 800106e:	0a49      	lsrs	r1, r1, #9
 8001070:	2000      	movs	r0, #0
 8001072:	0e12      	lsrs	r2, r2, #24
 8001074:	2a7e      	cmp	r2, #126	; 0x7e
 8001076:	d903      	bls.n	8001080 <__aeabi_f2iz+0x18>
 8001078:	2a9d      	cmp	r2, #157	; 0x9d
 800107a:	d902      	bls.n	8001082 <__aeabi_f2iz+0x1a>
 800107c:	4a09      	ldr	r2, [pc, #36]	; (80010a4 <__aeabi_f2iz+0x3c>)
 800107e:	1898      	adds	r0, r3, r2
 8001080:	4770      	bx	lr
 8001082:	2080      	movs	r0, #128	; 0x80
 8001084:	0400      	lsls	r0, r0, #16
 8001086:	4301      	orrs	r1, r0
 8001088:	2a95      	cmp	r2, #149	; 0x95
 800108a:	dc07      	bgt.n	800109c <__aeabi_f2iz+0x34>
 800108c:	2096      	movs	r0, #150	; 0x96
 800108e:	1a82      	subs	r2, r0, r2
 8001090:	40d1      	lsrs	r1, r2
 8001092:	4248      	negs	r0, r1
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1f3      	bne.n	8001080 <__aeabi_f2iz+0x18>
 8001098:	0008      	movs	r0, r1
 800109a:	e7f1      	b.n	8001080 <__aeabi_f2iz+0x18>
 800109c:	3a96      	subs	r2, #150	; 0x96
 800109e:	4091      	lsls	r1, r2
 80010a0:	e7f7      	b.n	8001092 <__aeabi_f2iz+0x2a>
 80010a2:	46c0      	nop			; (mov r8, r8)
 80010a4:	7fffffff 	.word	0x7fffffff

080010a8 <__aeabi_ui2f>:
 80010a8:	b570      	push	{r4, r5, r6, lr}
 80010aa:	1e05      	subs	r5, r0, #0
 80010ac:	d00e      	beq.n	80010cc <__aeabi_ui2f+0x24>
 80010ae:	f001 fe63 	bl	8002d78 <__clzsi2>
 80010b2:	239e      	movs	r3, #158	; 0x9e
 80010b4:	0004      	movs	r4, r0
 80010b6:	1a1b      	subs	r3, r3, r0
 80010b8:	2b96      	cmp	r3, #150	; 0x96
 80010ba:	dc0c      	bgt.n	80010d6 <__aeabi_ui2f+0x2e>
 80010bc:	2808      	cmp	r0, #8
 80010be:	dd01      	ble.n	80010c4 <__aeabi_ui2f+0x1c>
 80010c0:	3c08      	subs	r4, #8
 80010c2:	40a5      	lsls	r5, r4
 80010c4:	026d      	lsls	r5, r5, #9
 80010c6:	0a6d      	lsrs	r5, r5, #9
 80010c8:	b2d8      	uxtb	r0, r3
 80010ca:	e001      	b.n	80010d0 <__aeabi_ui2f+0x28>
 80010cc:	2000      	movs	r0, #0
 80010ce:	2500      	movs	r5, #0
 80010d0:	05c0      	lsls	r0, r0, #23
 80010d2:	4328      	orrs	r0, r5
 80010d4:	bd70      	pop	{r4, r5, r6, pc}
 80010d6:	2b99      	cmp	r3, #153	; 0x99
 80010d8:	dd09      	ble.n	80010ee <__aeabi_ui2f+0x46>
 80010da:	0002      	movs	r2, r0
 80010dc:	0029      	movs	r1, r5
 80010de:	321b      	adds	r2, #27
 80010e0:	4091      	lsls	r1, r2
 80010e2:	1e4a      	subs	r2, r1, #1
 80010e4:	4191      	sbcs	r1, r2
 80010e6:	2205      	movs	r2, #5
 80010e8:	1a12      	subs	r2, r2, r0
 80010ea:	40d5      	lsrs	r5, r2
 80010ec:	430d      	orrs	r5, r1
 80010ee:	2c05      	cmp	r4, #5
 80010f0:	dd01      	ble.n	80010f6 <__aeabi_ui2f+0x4e>
 80010f2:	1f62      	subs	r2, r4, #5
 80010f4:	4095      	lsls	r5, r2
 80010f6:	0029      	movs	r1, r5
 80010f8:	4e08      	ldr	r6, [pc, #32]	; (800111c <__aeabi_ui2f+0x74>)
 80010fa:	4031      	ands	r1, r6
 80010fc:	076a      	lsls	r2, r5, #29
 80010fe:	d009      	beq.n	8001114 <__aeabi_ui2f+0x6c>
 8001100:	200f      	movs	r0, #15
 8001102:	4028      	ands	r0, r5
 8001104:	2804      	cmp	r0, #4
 8001106:	d005      	beq.n	8001114 <__aeabi_ui2f+0x6c>
 8001108:	3104      	adds	r1, #4
 800110a:	014a      	lsls	r2, r1, #5
 800110c:	d502      	bpl.n	8001114 <__aeabi_ui2f+0x6c>
 800110e:	239f      	movs	r3, #159	; 0x9f
 8001110:	4031      	ands	r1, r6
 8001112:	1b1b      	subs	r3, r3, r4
 8001114:	0189      	lsls	r1, r1, #6
 8001116:	0a4d      	lsrs	r5, r1, #9
 8001118:	b2d8      	uxtb	r0, r3
 800111a:	e7d9      	b.n	80010d0 <__aeabi_ui2f+0x28>
 800111c:	fbffffff 	.word	0xfbffffff

08001120 <__aeabi_dadd>:
 8001120:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001122:	464f      	mov	r7, r9
 8001124:	46d6      	mov	lr, sl
 8001126:	4646      	mov	r6, r8
 8001128:	000d      	movs	r5, r1
 800112a:	0001      	movs	r1, r0
 800112c:	0018      	movs	r0, r3
 800112e:	b5c0      	push	{r6, r7, lr}
 8001130:	0017      	movs	r7, r2
 8001132:	032b      	lsls	r3, r5, #12
 8001134:	0a5a      	lsrs	r2, r3, #9
 8001136:	0f4b      	lsrs	r3, r1, #29
 8001138:	4313      	orrs	r3, r2
 800113a:	00ca      	lsls	r2, r1, #3
 800113c:	4691      	mov	r9, r2
 800113e:	0302      	lsls	r2, r0, #12
 8001140:	006e      	lsls	r6, r5, #1
 8001142:	0041      	lsls	r1, r0, #1
 8001144:	0a52      	lsrs	r2, r2, #9
 8001146:	0fec      	lsrs	r4, r5, #31
 8001148:	0f7d      	lsrs	r5, r7, #29
 800114a:	4315      	orrs	r5, r2
 800114c:	0d76      	lsrs	r6, r6, #21
 800114e:	0d49      	lsrs	r1, r1, #21
 8001150:	0fc0      	lsrs	r0, r0, #31
 8001152:	4682      	mov	sl, r0
 8001154:	46ac      	mov	ip, r5
 8001156:	00ff      	lsls	r7, r7, #3
 8001158:	1a72      	subs	r2, r6, r1
 800115a:	4284      	cmp	r4, r0
 800115c:	d100      	bne.n	8001160 <__aeabi_dadd+0x40>
 800115e:	e098      	b.n	8001292 <__aeabi_dadd+0x172>
 8001160:	2a00      	cmp	r2, #0
 8001162:	dc00      	bgt.n	8001166 <__aeabi_dadd+0x46>
 8001164:	e081      	b.n	800126a <__aeabi_dadd+0x14a>
 8001166:	2900      	cmp	r1, #0
 8001168:	d100      	bne.n	800116c <__aeabi_dadd+0x4c>
 800116a:	e0b6      	b.n	80012da <__aeabi_dadd+0x1ba>
 800116c:	49c9      	ldr	r1, [pc, #804]	; (8001494 <__aeabi_dadd+0x374>)
 800116e:	428e      	cmp	r6, r1
 8001170:	d100      	bne.n	8001174 <__aeabi_dadd+0x54>
 8001172:	e172      	b.n	800145a <__aeabi_dadd+0x33a>
 8001174:	2180      	movs	r1, #128	; 0x80
 8001176:	0028      	movs	r0, r5
 8001178:	0409      	lsls	r1, r1, #16
 800117a:	4308      	orrs	r0, r1
 800117c:	4684      	mov	ip, r0
 800117e:	2a38      	cmp	r2, #56	; 0x38
 8001180:	dd00      	ble.n	8001184 <__aeabi_dadd+0x64>
 8001182:	e15e      	b.n	8001442 <__aeabi_dadd+0x322>
 8001184:	2a1f      	cmp	r2, #31
 8001186:	dd00      	ble.n	800118a <__aeabi_dadd+0x6a>
 8001188:	e1ee      	b.n	8001568 <__aeabi_dadd+0x448>
 800118a:	2020      	movs	r0, #32
 800118c:	0039      	movs	r1, r7
 800118e:	4665      	mov	r5, ip
 8001190:	1a80      	subs	r0, r0, r2
 8001192:	4087      	lsls	r7, r0
 8001194:	40d1      	lsrs	r1, r2
 8001196:	4085      	lsls	r5, r0
 8001198:	430d      	orrs	r5, r1
 800119a:	0039      	movs	r1, r7
 800119c:	1e4f      	subs	r7, r1, #1
 800119e:	41b9      	sbcs	r1, r7
 80011a0:	4667      	mov	r7, ip
 80011a2:	40d7      	lsrs	r7, r2
 80011a4:	4329      	orrs	r1, r5
 80011a6:	1bdb      	subs	r3, r3, r7
 80011a8:	464a      	mov	r2, r9
 80011aa:	1a55      	subs	r5, r2, r1
 80011ac:	45a9      	cmp	r9, r5
 80011ae:	4189      	sbcs	r1, r1
 80011b0:	4249      	negs	r1, r1
 80011b2:	1a5b      	subs	r3, r3, r1
 80011b4:	4698      	mov	r8, r3
 80011b6:	4643      	mov	r3, r8
 80011b8:	021b      	lsls	r3, r3, #8
 80011ba:	d400      	bmi.n	80011be <__aeabi_dadd+0x9e>
 80011bc:	e0cc      	b.n	8001358 <__aeabi_dadd+0x238>
 80011be:	4643      	mov	r3, r8
 80011c0:	025b      	lsls	r3, r3, #9
 80011c2:	0a5b      	lsrs	r3, r3, #9
 80011c4:	4698      	mov	r8, r3
 80011c6:	4643      	mov	r3, r8
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d100      	bne.n	80011ce <__aeabi_dadd+0xae>
 80011cc:	e12c      	b.n	8001428 <__aeabi_dadd+0x308>
 80011ce:	4640      	mov	r0, r8
 80011d0:	f001 fdd2 	bl	8002d78 <__clzsi2>
 80011d4:	0001      	movs	r1, r0
 80011d6:	3908      	subs	r1, #8
 80011d8:	2220      	movs	r2, #32
 80011da:	0028      	movs	r0, r5
 80011dc:	4643      	mov	r3, r8
 80011de:	1a52      	subs	r2, r2, r1
 80011e0:	408b      	lsls	r3, r1
 80011e2:	40d0      	lsrs	r0, r2
 80011e4:	408d      	lsls	r5, r1
 80011e6:	4303      	orrs	r3, r0
 80011e8:	428e      	cmp	r6, r1
 80011ea:	dd00      	ble.n	80011ee <__aeabi_dadd+0xce>
 80011ec:	e117      	b.n	800141e <__aeabi_dadd+0x2fe>
 80011ee:	1b8e      	subs	r6, r1, r6
 80011f0:	1c72      	adds	r2, r6, #1
 80011f2:	2a1f      	cmp	r2, #31
 80011f4:	dd00      	ble.n	80011f8 <__aeabi_dadd+0xd8>
 80011f6:	e1a7      	b.n	8001548 <__aeabi_dadd+0x428>
 80011f8:	2120      	movs	r1, #32
 80011fa:	0018      	movs	r0, r3
 80011fc:	002e      	movs	r6, r5
 80011fe:	1a89      	subs	r1, r1, r2
 8001200:	408d      	lsls	r5, r1
 8001202:	4088      	lsls	r0, r1
 8001204:	40d6      	lsrs	r6, r2
 8001206:	40d3      	lsrs	r3, r2
 8001208:	1e69      	subs	r1, r5, #1
 800120a:	418d      	sbcs	r5, r1
 800120c:	4330      	orrs	r0, r6
 800120e:	4698      	mov	r8, r3
 8001210:	2600      	movs	r6, #0
 8001212:	4305      	orrs	r5, r0
 8001214:	076b      	lsls	r3, r5, #29
 8001216:	d009      	beq.n	800122c <__aeabi_dadd+0x10c>
 8001218:	230f      	movs	r3, #15
 800121a:	402b      	ands	r3, r5
 800121c:	2b04      	cmp	r3, #4
 800121e:	d005      	beq.n	800122c <__aeabi_dadd+0x10c>
 8001220:	1d2b      	adds	r3, r5, #4
 8001222:	42ab      	cmp	r3, r5
 8001224:	41ad      	sbcs	r5, r5
 8001226:	426d      	negs	r5, r5
 8001228:	44a8      	add	r8, r5
 800122a:	001d      	movs	r5, r3
 800122c:	4643      	mov	r3, r8
 800122e:	021b      	lsls	r3, r3, #8
 8001230:	d400      	bmi.n	8001234 <__aeabi_dadd+0x114>
 8001232:	e094      	b.n	800135e <__aeabi_dadd+0x23e>
 8001234:	4b97      	ldr	r3, [pc, #604]	; (8001494 <__aeabi_dadd+0x374>)
 8001236:	1c72      	adds	r2, r6, #1
 8001238:	429a      	cmp	r2, r3
 800123a:	d100      	bne.n	800123e <__aeabi_dadd+0x11e>
 800123c:	e09d      	b.n	800137a <__aeabi_dadd+0x25a>
 800123e:	4641      	mov	r1, r8
 8001240:	4b95      	ldr	r3, [pc, #596]	; (8001498 <__aeabi_dadd+0x378>)
 8001242:	08ed      	lsrs	r5, r5, #3
 8001244:	4019      	ands	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	0552      	lsls	r2, r2, #21
 800124a:	0749      	lsls	r1, r1, #29
 800124c:	025b      	lsls	r3, r3, #9
 800124e:	4329      	orrs	r1, r5
 8001250:	0b1b      	lsrs	r3, r3, #12
 8001252:	0d52      	lsrs	r2, r2, #21
 8001254:	0512      	lsls	r2, r2, #20
 8001256:	4313      	orrs	r3, r2
 8001258:	07e4      	lsls	r4, r4, #31
 800125a:	4323      	orrs	r3, r4
 800125c:	0008      	movs	r0, r1
 800125e:	0019      	movs	r1, r3
 8001260:	bce0      	pop	{r5, r6, r7}
 8001262:	46ba      	mov	sl, r7
 8001264:	46b1      	mov	r9, r6
 8001266:	46a8      	mov	r8, r5
 8001268:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800126a:	2a00      	cmp	r2, #0
 800126c:	d043      	beq.n	80012f6 <__aeabi_dadd+0x1d6>
 800126e:	1b8a      	subs	r2, r1, r6
 8001270:	2e00      	cmp	r6, #0
 8001272:	d000      	beq.n	8001276 <__aeabi_dadd+0x156>
 8001274:	e12a      	b.n	80014cc <__aeabi_dadd+0x3ac>
 8001276:	464c      	mov	r4, r9
 8001278:	431c      	orrs	r4, r3
 800127a:	d100      	bne.n	800127e <__aeabi_dadd+0x15e>
 800127c:	e1d1      	b.n	8001622 <__aeabi_dadd+0x502>
 800127e:	1e54      	subs	r4, r2, #1
 8001280:	2a01      	cmp	r2, #1
 8001282:	d100      	bne.n	8001286 <__aeabi_dadd+0x166>
 8001284:	e21f      	b.n	80016c6 <__aeabi_dadd+0x5a6>
 8001286:	4d83      	ldr	r5, [pc, #524]	; (8001494 <__aeabi_dadd+0x374>)
 8001288:	42aa      	cmp	r2, r5
 800128a:	d100      	bne.n	800128e <__aeabi_dadd+0x16e>
 800128c:	e272      	b.n	8001774 <__aeabi_dadd+0x654>
 800128e:	0022      	movs	r2, r4
 8001290:	e123      	b.n	80014da <__aeabi_dadd+0x3ba>
 8001292:	2a00      	cmp	r2, #0
 8001294:	dc00      	bgt.n	8001298 <__aeabi_dadd+0x178>
 8001296:	e098      	b.n	80013ca <__aeabi_dadd+0x2aa>
 8001298:	2900      	cmp	r1, #0
 800129a:	d042      	beq.n	8001322 <__aeabi_dadd+0x202>
 800129c:	497d      	ldr	r1, [pc, #500]	; (8001494 <__aeabi_dadd+0x374>)
 800129e:	428e      	cmp	r6, r1
 80012a0:	d100      	bne.n	80012a4 <__aeabi_dadd+0x184>
 80012a2:	e0da      	b.n	800145a <__aeabi_dadd+0x33a>
 80012a4:	2180      	movs	r1, #128	; 0x80
 80012a6:	0028      	movs	r0, r5
 80012a8:	0409      	lsls	r1, r1, #16
 80012aa:	4308      	orrs	r0, r1
 80012ac:	4684      	mov	ip, r0
 80012ae:	2a38      	cmp	r2, #56	; 0x38
 80012b0:	dd00      	ble.n	80012b4 <__aeabi_dadd+0x194>
 80012b2:	e129      	b.n	8001508 <__aeabi_dadd+0x3e8>
 80012b4:	2a1f      	cmp	r2, #31
 80012b6:	dc00      	bgt.n	80012ba <__aeabi_dadd+0x19a>
 80012b8:	e187      	b.n	80015ca <__aeabi_dadd+0x4aa>
 80012ba:	0011      	movs	r1, r2
 80012bc:	4665      	mov	r5, ip
 80012be:	3920      	subs	r1, #32
 80012c0:	40cd      	lsrs	r5, r1
 80012c2:	2a20      	cmp	r2, #32
 80012c4:	d004      	beq.n	80012d0 <__aeabi_dadd+0x1b0>
 80012c6:	2040      	movs	r0, #64	; 0x40
 80012c8:	4661      	mov	r1, ip
 80012ca:	1a82      	subs	r2, r0, r2
 80012cc:	4091      	lsls	r1, r2
 80012ce:	430f      	orrs	r7, r1
 80012d0:	0039      	movs	r1, r7
 80012d2:	1e4f      	subs	r7, r1, #1
 80012d4:	41b9      	sbcs	r1, r7
 80012d6:	430d      	orrs	r5, r1
 80012d8:	e11b      	b.n	8001512 <__aeabi_dadd+0x3f2>
 80012da:	0029      	movs	r1, r5
 80012dc:	4339      	orrs	r1, r7
 80012de:	d100      	bne.n	80012e2 <__aeabi_dadd+0x1c2>
 80012e0:	e0b5      	b.n	800144e <__aeabi_dadd+0x32e>
 80012e2:	1e51      	subs	r1, r2, #1
 80012e4:	2a01      	cmp	r2, #1
 80012e6:	d100      	bne.n	80012ea <__aeabi_dadd+0x1ca>
 80012e8:	e1ab      	b.n	8001642 <__aeabi_dadd+0x522>
 80012ea:	486a      	ldr	r0, [pc, #424]	; (8001494 <__aeabi_dadd+0x374>)
 80012ec:	4282      	cmp	r2, r0
 80012ee:	d100      	bne.n	80012f2 <__aeabi_dadd+0x1d2>
 80012f0:	e1b2      	b.n	8001658 <__aeabi_dadd+0x538>
 80012f2:	000a      	movs	r2, r1
 80012f4:	e743      	b.n	800117e <__aeabi_dadd+0x5e>
 80012f6:	4969      	ldr	r1, [pc, #420]	; (800149c <__aeabi_dadd+0x37c>)
 80012f8:	1c75      	adds	r5, r6, #1
 80012fa:	420d      	tst	r5, r1
 80012fc:	d000      	beq.n	8001300 <__aeabi_dadd+0x1e0>
 80012fe:	e0cf      	b.n	80014a0 <__aeabi_dadd+0x380>
 8001300:	2e00      	cmp	r6, #0
 8001302:	d000      	beq.n	8001306 <__aeabi_dadd+0x1e6>
 8001304:	e193      	b.n	800162e <__aeabi_dadd+0x50e>
 8001306:	4649      	mov	r1, r9
 8001308:	4319      	orrs	r1, r3
 800130a:	d100      	bne.n	800130e <__aeabi_dadd+0x1ee>
 800130c:	e1d1      	b.n	80016b2 <__aeabi_dadd+0x592>
 800130e:	4661      	mov	r1, ip
 8001310:	4339      	orrs	r1, r7
 8001312:	d000      	beq.n	8001316 <__aeabi_dadd+0x1f6>
 8001314:	e1e3      	b.n	80016de <__aeabi_dadd+0x5be>
 8001316:	4649      	mov	r1, r9
 8001318:	0758      	lsls	r0, r3, #29
 800131a:	08c9      	lsrs	r1, r1, #3
 800131c:	4301      	orrs	r1, r0
 800131e:	08db      	lsrs	r3, r3, #3
 8001320:	e026      	b.n	8001370 <__aeabi_dadd+0x250>
 8001322:	0029      	movs	r1, r5
 8001324:	4339      	orrs	r1, r7
 8001326:	d100      	bne.n	800132a <__aeabi_dadd+0x20a>
 8001328:	e091      	b.n	800144e <__aeabi_dadd+0x32e>
 800132a:	1e51      	subs	r1, r2, #1
 800132c:	2a01      	cmp	r2, #1
 800132e:	d005      	beq.n	800133c <__aeabi_dadd+0x21c>
 8001330:	4858      	ldr	r0, [pc, #352]	; (8001494 <__aeabi_dadd+0x374>)
 8001332:	4282      	cmp	r2, r0
 8001334:	d100      	bne.n	8001338 <__aeabi_dadd+0x218>
 8001336:	e18f      	b.n	8001658 <__aeabi_dadd+0x538>
 8001338:	000a      	movs	r2, r1
 800133a:	e7b8      	b.n	80012ae <__aeabi_dadd+0x18e>
 800133c:	003d      	movs	r5, r7
 800133e:	444d      	add	r5, r9
 8001340:	454d      	cmp	r5, r9
 8001342:	4189      	sbcs	r1, r1
 8001344:	4463      	add	r3, ip
 8001346:	4698      	mov	r8, r3
 8001348:	4249      	negs	r1, r1
 800134a:	4488      	add	r8, r1
 800134c:	4643      	mov	r3, r8
 800134e:	2602      	movs	r6, #2
 8001350:	021b      	lsls	r3, r3, #8
 8001352:	d500      	bpl.n	8001356 <__aeabi_dadd+0x236>
 8001354:	e0eb      	b.n	800152e <__aeabi_dadd+0x40e>
 8001356:	3e01      	subs	r6, #1
 8001358:	076b      	lsls	r3, r5, #29
 800135a:	d000      	beq.n	800135e <__aeabi_dadd+0x23e>
 800135c:	e75c      	b.n	8001218 <__aeabi_dadd+0xf8>
 800135e:	4643      	mov	r3, r8
 8001360:	08e9      	lsrs	r1, r5, #3
 8001362:	075a      	lsls	r2, r3, #29
 8001364:	4311      	orrs	r1, r2
 8001366:	0032      	movs	r2, r6
 8001368:	08db      	lsrs	r3, r3, #3
 800136a:	484a      	ldr	r0, [pc, #296]	; (8001494 <__aeabi_dadd+0x374>)
 800136c:	4282      	cmp	r2, r0
 800136e:	d021      	beq.n	80013b4 <__aeabi_dadd+0x294>
 8001370:	031b      	lsls	r3, r3, #12
 8001372:	0552      	lsls	r2, r2, #21
 8001374:	0b1b      	lsrs	r3, r3, #12
 8001376:	0d52      	lsrs	r2, r2, #21
 8001378:	e76c      	b.n	8001254 <__aeabi_dadd+0x134>
 800137a:	2300      	movs	r3, #0
 800137c:	2100      	movs	r1, #0
 800137e:	e769      	b.n	8001254 <__aeabi_dadd+0x134>
 8001380:	002a      	movs	r2, r5
 8001382:	433a      	orrs	r2, r7
 8001384:	d069      	beq.n	800145a <__aeabi_dadd+0x33a>
 8001386:	464a      	mov	r2, r9
 8001388:	0758      	lsls	r0, r3, #29
 800138a:	08d1      	lsrs	r1, r2, #3
 800138c:	08da      	lsrs	r2, r3, #3
 800138e:	2380      	movs	r3, #128	; 0x80
 8001390:	031b      	lsls	r3, r3, #12
 8001392:	4308      	orrs	r0, r1
 8001394:	421a      	tst	r2, r3
 8001396:	d007      	beq.n	80013a8 <__aeabi_dadd+0x288>
 8001398:	0029      	movs	r1, r5
 800139a:	08ed      	lsrs	r5, r5, #3
 800139c:	421d      	tst	r5, r3
 800139e:	d103      	bne.n	80013a8 <__aeabi_dadd+0x288>
 80013a0:	002a      	movs	r2, r5
 80013a2:	08ff      	lsrs	r7, r7, #3
 80013a4:	0748      	lsls	r0, r1, #29
 80013a6:	4338      	orrs	r0, r7
 80013a8:	0f43      	lsrs	r3, r0, #29
 80013aa:	00c1      	lsls	r1, r0, #3
 80013ac:	075b      	lsls	r3, r3, #29
 80013ae:	08c9      	lsrs	r1, r1, #3
 80013b0:	4319      	orrs	r1, r3
 80013b2:	0013      	movs	r3, r2
 80013b4:	000a      	movs	r2, r1
 80013b6:	431a      	orrs	r2, r3
 80013b8:	d100      	bne.n	80013bc <__aeabi_dadd+0x29c>
 80013ba:	e213      	b.n	80017e4 <__aeabi_dadd+0x6c4>
 80013bc:	2280      	movs	r2, #128	; 0x80
 80013be:	0312      	lsls	r2, r2, #12
 80013c0:	4313      	orrs	r3, r2
 80013c2:	031b      	lsls	r3, r3, #12
 80013c4:	4a33      	ldr	r2, [pc, #204]	; (8001494 <__aeabi_dadd+0x374>)
 80013c6:	0b1b      	lsrs	r3, r3, #12
 80013c8:	e744      	b.n	8001254 <__aeabi_dadd+0x134>
 80013ca:	2a00      	cmp	r2, #0
 80013cc:	d04b      	beq.n	8001466 <__aeabi_dadd+0x346>
 80013ce:	1b8a      	subs	r2, r1, r6
 80013d0:	2e00      	cmp	r6, #0
 80013d2:	d100      	bne.n	80013d6 <__aeabi_dadd+0x2b6>
 80013d4:	e0e7      	b.n	80015a6 <__aeabi_dadd+0x486>
 80013d6:	482f      	ldr	r0, [pc, #188]	; (8001494 <__aeabi_dadd+0x374>)
 80013d8:	4281      	cmp	r1, r0
 80013da:	d100      	bne.n	80013de <__aeabi_dadd+0x2be>
 80013dc:	e195      	b.n	800170a <__aeabi_dadd+0x5ea>
 80013de:	2080      	movs	r0, #128	; 0x80
 80013e0:	0400      	lsls	r0, r0, #16
 80013e2:	4303      	orrs	r3, r0
 80013e4:	2a38      	cmp	r2, #56	; 0x38
 80013e6:	dd00      	ble.n	80013ea <__aeabi_dadd+0x2ca>
 80013e8:	e143      	b.n	8001672 <__aeabi_dadd+0x552>
 80013ea:	2a1f      	cmp	r2, #31
 80013ec:	dd00      	ble.n	80013f0 <__aeabi_dadd+0x2d0>
 80013ee:	e1db      	b.n	80017a8 <__aeabi_dadd+0x688>
 80013f0:	2020      	movs	r0, #32
 80013f2:	001d      	movs	r5, r3
 80013f4:	464e      	mov	r6, r9
 80013f6:	1a80      	subs	r0, r0, r2
 80013f8:	4085      	lsls	r5, r0
 80013fa:	40d6      	lsrs	r6, r2
 80013fc:	4335      	orrs	r5, r6
 80013fe:	464e      	mov	r6, r9
 8001400:	4086      	lsls	r6, r0
 8001402:	0030      	movs	r0, r6
 8001404:	40d3      	lsrs	r3, r2
 8001406:	1e46      	subs	r6, r0, #1
 8001408:	41b0      	sbcs	r0, r6
 800140a:	449c      	add	ip, r3
 800140c:	4305      	orrs	r5, r0
 800140e:	19ed      	adds	r5, r5, r7
 8001410:	42bd      	cmp	r5, r7
 8001412:	419b      	sbcs	r3, r3
 8001414:	425b      	negs	r3, r3
 8001416:	4463      	add	r3, ip
 8001418:	4698      	mov	r8, r3
 800141a:	000e      	movs	r6, r1
 800141c:	e07f      	b.n	800151e <__aeabi_dadd+0x3fe>
 800141e:	4a1e      	ldr	r2, [pc, #120]	; (8001498 <__aeabi_dadd+0x378>)
 8001420:	1a76      	subs	r6, r6, r1
 8001422:	4013      	ands	r3, r2
 8001424:	4698      	mov	r8, r3
 8001426:	e6f5      	b.n	8001214 <__aeabi_dadd+0xf4>
 8001428:	0028      	movs	r0, r5
 800142a:	f001 fca5 	bl	8002d78 <__clzsi2>
 800142e:	0001      	movs	r1, r0
 8001430:	3118      	adds	r1, #24
 8001432:	291f      	cmp	r1, #31
 8001434:	dc00      	bgt.n	8001438 <__aeabi_dadd+0x318>
 8001436:	e6cf      	b.n	80011d8 <__aeabi_dadd+0xb8>
 8001438:	002b      	movs	r3, r5
 800143a:	3808      	subs	r0, #8
 800143c:	4083      	lsls	r3, r0
 800143e:	2500      	movs	r5, #0
 8001440:	e6d2      	b.n	80011e8 <__aeabi_dadd+0xc8>
 8001442:	4662      	mov	r2, ip
 8001444:	433a      	orrs	r2, r7
 8001446:	0011      	movs	r1, r2
 8001448:	1e4f      	subs	r7, r1, #1
 800144a:	41b9      	sbcs	r1, r7
 800144c:	e6ac      	b.n	80011a8 <__aeabi_dadd+0x88>
 800144e:	4649      	mov	r1, r9
 8001450:	0758      	lsls	r0, r3, #29
 8001452:	08c9      	lsrs	r1, r1, #3
 8001454:	4301      	orrs	r1, r0
 8001456:	08db      	lsrs	r3, r3, #3
 8001458:	e787      	b.n	800136a <__aeabi_dadd+0x24a>
 800145a:	4649      	mov	r1, r9
 800145c:	075a      	lsls	r2, r3, #29
 800145e:	08c9      	lsrs	r1, r1, #3
 8001460:	4311      	orrs	r1, r2
 8001462:	08db      	lsrs	r3, r3, #3
 8001464:	e7a6      	b.n	80013b4 <__aeabi_dadd+0x294>
 8001466:	490d      	ldr	r1, [pc, #52]	; (800149c <__aeabi_dadd+0x37c>)
 8001468:	1c70      	adds	r0, r6, #1
 800146a:	4208      	tst	r0, r1
 800146c:	d000      	beq.n	8001470 <__aeabi_dadd+0x350>
 800146e:	e0bb      	b.n	80015e8 <__aeabi_dadd+0x4c8>
 8001470:	2e00      	cmp	r6, #0
 8001472:	d000      	beq.n	8001476 <__aeabi_dadd+0x356>
 8001474:	e114      	b.n	80016a0 <__aeabi_dadd+0x580>
 8001476:	4649      	mov	r1, r9
 8001478:	4319      	orrs	r1, r3
 800147a:	d100      	bne.n	800147e <__aeabi_dadd+0x35e>
 800147c:	e175      	b.n	800176a <__aeabi_dadd+0x64a>
 800147e:	0029      	movs	r1, r5
 8001480:	4339      	orrs	r1, r7
 8001482:	d000      	beq.n	8001486 <__aeabi_dadd+0x366>
 8001484:	e17e      	b.n	8001784 <__aeabi_dadd+0x664>
 8001486:	4649      	mov	r1, r9
 8001488:	0758      	lsls	r0, r3, #29
 800148a:	08c9      	lsrs	r1, r1, #3
 800148c:	4301      	orrs	r1, r0
 800148e:	08db      	lsrs	r3, r3, #3
 8001490:	e76e      	b.n	8001370 <__aeabi_dadd+0x250>
 8001492:	46c0      	nop			; (mov r8, r8)
 8001494:	000007ff 	.word	0x000007ff
 8001498:	ff7fffff 	.word	0xff7fffff
 800149c:	000007fe 	.word	0x000007fe
 80014a0:	4649      	mov	r1, r9
 80014a2:	1bcd      	subs	r5, r1, r7
 80014a4:	4661      	mov	r1, ip
 80014a6:	1a58      	subs	r0, r3, r1
 80014a8:	45a9      	cmp	r9, r5
 80014aa:	4189      	sbcs	r1, r1
 80014ac:	4249      	negs	r1, r1
 80014ae:	4688      	mov	r8, r1
 80014b0:	0001      	movs	r1, r0
 80014b2:	4640      	mov	r0, r8
 80014b4:	1a09      	subs	r1, r1, r0
 80014b6:	4688      	mov	r8, r1
 80014b8:	0209      	lsls	r1, r1, #8
 80014ba:	d500      	bpl.n	80014be <__aeabi_dadd+0x39e>
 80014bc:	e0a6      	b.n	800160c <__aeabi_dadd+0x4ec>
 80014be:	4641      	mov	r1, r8
 80014c0:	4329      	orrs	r1, r5
 80014c2:	d000      	beq.n	80014c6 <__aeabi_dadd+0x3a6>
 80014c4:	e67f      	b.n	80011c6 <__aeabi_dadd+0xa6>
 80014c6:	2300      	movs	r3, #0
 80014c8:	2400      	movs	r4, #0
 80014ca:	e751      	b.n	8001370 <__aeabi_dadd+0x250>
 80014cc:	4cc7      	ldr	r4, [pc, #796]	; (80017ec <__aeabi_dadd+0x6cc>)
 80014ce:	42a1      	cmp	r1, r4
 80014d0:	d100      	bne.n	80014d4 <__aeabi_dadd+0x3b4>
 80014d2:	e0c7      	b.n	8001664 <__aeabi_dadd+0x544>
 80014d4:	2480      	movs	r4, #128	; 0x80
 80014d6:	0424      	lsls	r4, r4, #16
 80014d8:	4323      	orrs	r3, r4
 80014da:	2a38      	cmp	r2, #56	; 0x38
 80014dc:	dc54      	bgt.n	8001588 <__aeabi_dadd+0x468>
 80014de:	2a1f      	cmp	r2, #31
 80014e0:	dd00      	ble.n	80014e4 <__aeabi_dadd+0x3c4>
 80014e2:	e0cc      	b.n	800167e <__aeabi_dadd+0x55e>
 80014e4:	2420      	movs	r4, #32
 80014e6:	4648      	mov	r0, r9
 80014e8:	1aa4      	subs	r4, r4, r2
 80014ea:	001d      	movs	r5, r3
 80014ec:	464e      	mov	r6, r9
 80014ee:	40a0      	lsls	r0, r4
 80014f0:	40d6      	lsrs	r6, r2
 80014f2:	40a5      	lsls	r5, r4
 80014f4:	0004      	movs	r4, r0
 80014f6:	40d3      	lsrs	r3, r2
 80014f8:	4662      	mov	r2, ip
 80014fa:	4335      	orrs	r5, r6
 80014fc:	1e66      	subs	r6, r4, #1
 80014fe:	41b4      	sbcs	r4, r6
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	469c      	mov	ip, r3
 8001504:	4325      	orrs	r5, r4
 8001506:	e044      	b.n	8001592 <__aeabi_dadd+0x472>
 8001508:	4662      	mov	r2, ip
 800150a:	433a      	orrs	r2, r7
 800150c:	0015      	movs	r5, r2
 800150e:	1e6f      	subs	r7, r5, #1
 8001510:	41bd      	sbcs	r5, r7
 8001512:	444d      	add	r5, r9
 8001514:	454d      	cmp	r5, r9
 8001516:	4189      	sbcs	r1, r1
 8001518:	4249      	negs	r1, r1
 800151a:	4688      	mov	r8, r1
 800151c:	4498      	add	r8, r3
 800151e:	4643      	mov	r3, r8
 8001520:	021b      	lsls	r3, r3, #8
 8001522:	d400      	bmi.n	8001526 <__aeabi_dadd+0x406>
 8001524:	e718      	b.n	8001358 <__aeabi_dadd+0x238>
 8001526:	4bb1      	ldr	r3, [pc, #708]	; (80017ec <__aeabi_dadd+0x6cc>)
 8001528:	3601      	adds	r6, #1
 800152a:	429e      	cmp	r6, r3
 800152c:	d049      	beq.n	80015c2 <__aeabi_dadd+0x4a2>
 800152e:	4642      	mov	r2, r8
 8001530:	4baf      	ldr	r3, [pc, #700]	; (80017f0 <__aeabi_dadd+0x6d0>)
 8001532:	2101      	movs	r1, #1
 8001534:	401a      	ands	r2, r3
 8001536:	0013      	movs	r3, r2
 8001538:	086a      	lsrs	r2, r5, #1
 800153a:	400d      	ands	r5, r1
 800153c:	4315      	orrs	r5, r2
 800153e:	07d9      	lsls	r1, r3, #31
 8001540:	085b      	lsrs	r3, r3, #1
 8001542:	4698      	mov	r8, r3
 8001544:	430d      	orrs	r5, r1
 8001546:	e665      	b.n	8001214 <__aeabi_dadd+0xf4>
 8001548:	0018      	movs	r0, r3
 800154a:	3e1f      	subs	r6, #31
 800154c:	40f0      	lsrs	r0, r6
 800154e:	2a20      	cmp	r2, #32
 8001550:	d003      	beq.n	800155a <__aeabi_dadd+0x43a>
 8001552:	2140      	movs	r1, #64	; 0x40
 8001554:	1a8a      	subs	r2, r1, r2
 8001556:	4093      	lsls	r3, r2
 8001558:	431d      	orrs	r5, r3
 800155a:	1e69      	subs	r1, r5, #1
 800155c:	418d      	sbcs	r5, r1
 800155e:	2300      	movs	r3, #0
 8001560:	2600      	movs	r6, #0
 8001562:	4698      	mov	r8, r3
 8001564:	4305      	orrs	r5, r0
 8001566:	e6f7      	b.n	8001358 <__aeabi_dadd+0x238>
 8001568:	0011      	movs	r1, r2
 800156a:	4665      	mov	r5, ip
 800156c:	3920      	subs	r1, #32
 800156e:	40cd      	lsrs	r5, r1
 8001570:	2a20      	cmp	r2, #32
 8001572:	d004      	beq.n	800157e <__aeabi_dadd+0x45e>
 8001574:	2040      	movs	r0, #64	; 0x40
 8001576:	4661      	mov	r1, ip
 8001578:	1a82      	subs	r2, r0, r2
 800157a:	4091      	lsls	r1, r2
 800157c:	430f      	orrs	r7, r1
 800157e:	0039      	movs	r1, r7
 8001580:	1e4f      	subs	r7, r1, #1
 8001582:	41b9      	sbcs	r1, r7
 8001584:	4329      	orrs	r1, r5
 8001586:	e60f      	b.n	80011a8 <__aeabi_dadd+0x88>
 8001588:	464a      	mov	r2, r9
 800158a:	4313      	orrs	r3, r2
 800158c:	001d      	movs	r5, r3
 800158e:	1e6b      	subs	r3, r5, #1
 8001590:	419d      	sbcs	r5, r3
 8001592:	1b7d      	subs	r5, r7, r5
 8001594:	42af      	cmp	r7, r5
 8001596:	419b      	sbcs	r3, r3
 8001598:	4662      	mov	r2, ip
 800159a:	425b      	negs	r3, r3
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	4698      	mov	r8, r3
 80015a0:	4654      	mov	r4, sl
 80015a2:	000e      	movs	r6, r1
 80015a4:	e607      	b.n	80011b6 <__aeabi_dadd+0x96>
 80015a6:	4648      	mov	r0, r9
 80015a8:	4318      	orrs	r0, r3
 80015aa:	d100      	bne.n	80015ae <__aeabi_dadd+0x48e>
 80015ac:	e0b3      	b.n	8001716 <__aeabi_dadd+0x5f6>
 80015ae:	1e50      	subs	r0, r2, #1
 80015b0:	2a01      	cmp	r2, #1
 80015b2:	d100      	bne.n	80015b6 <__aeabi_dadd+0x496>
 80015b4:	e10d      	b.n	80017d2 <__aeabi_dadd+0x6b2>
 80015b6:	4d8d      	ldr	r5, [pc, #564]	; (80017ec <__aeabi_dadd+0x6cc>)
 80015b8:	42aa      	cmp	r2, r5
 80015ba:	d100      	bne.n	80015be <__aeabi_dadd+0x49e>
 80015bc:	e0a5      	b.n	800170a <__aeabi_dadd+0x5ea>
 80015be:	0002      	movs	r2, r0
 80015c0:	e710      	b.n	80013e4 <__aeabi_dadd+0x2c4>
 80015c2:	0032      	movs	r2, r6
 80015c4:	2300      	movs	r3, #0
 80015c6:	2100      	movs	r1, #0
 80015c8:	e644      	b.n	8001254 <__aeabi_dadd+0x134>
 80015ca:	2120      	movs	r1, #32
 80015cc:	0038      	movs	r0, r7
 80015ce:	1a89      	subs	r1, r1, r2
 80015d0:	4665      	mov	r5, ip
 80015d2:	408f      	lsls	r7, r1
 80015d4:	408d      	lsls	r5, r1
 80015d6:	40d0      	lsrs	r0, r2
 80015d8:	1e79      	subs	r1, r7, #1
 80015da:	418f      	sbcs	r7, r1
 80015dc:	4305      	orrs	r5, r0
 80015de:	433d      	orrs	r5, r7
 80015e0:	4667      	mov	r7, ip
 80015e2:	40d7      	lsrs	r7, r2
 80015e4:	19db      	adds	r3, r3, r7
 80015e6:	e794      	b.n	8001512 <__aeabi_dadd+0x3f2>
 80015e8:	4a80      	ldr	r2, [pc, #512]	; (80017ec <__aeabi_dadd+0x6cc>)
 80015ea:	4290      	cmp	r0, r2
 80015ec:	d100      	bne.n	80015f0 <__aeabi_dadd+0x4d0>
 80015ee:	e0ec      	b.n	80017ca <__aeabi_dadd+0x6aa>
 80015f0:	0039      	movs	r1, r7
 80015f2:	4449      	add	r1, r9
 80015f4:	4549      	cmp	r1, r9
 80015f6:	4192      	sbcs	r2, r2
 80015f8:	4463      	add	r3, ip
 80015fa:	4252      	negs	r2, r2
 80015fc:	189b      	adds	r3, r3, r2
 80015fe:	07dd      	lsls	r5, r3, #31
 8001600:	0849      	lsrs	r1, r1, #1
 8001602:	085b      	lsrs	r3, r3, #1
 8001604:	4698      	mov	r8, r3
 8001606:	0006      	movs	r6, r0
 8001608:	430d      	orrs	r5, r1
 800160a:	e6a5      	b.n	8001358 <__aeabi_dadd+0x238>
 800160c:	464a      	mov	r2, r9
 800160e:	1abd      	subs	r5, r7, r2
 8001610:	42af      	cmp	r7, r5
 8001612:	4189      	sbcs	r1, r1
 8001614:	4662      	mov	r2, ip
 8001616:	4249      	negs	r1, r1
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	1a5b      	subs	r3, r3, r1
 800161c:	4698      	mov	r8, r3
 800161e:	4654      	mov	r4, sl
 8001620:	e5d1      	b.n	80011c6 <__aeabi_dadd+0xa6>
 8001622:	076c      	lsls	r4, r5, #29
 8001624:	08f9      	lsrs	r1, r7, #3
 8001626:	4321      	orrs	r1, r4
 8001628:	08eb      	lsrs	r3, r5, #3
 800162a:	0004      	movs	r4, r0
 800162c:	e69d      	b.n	800136a <__aeabi_dadd+0x24a>
 800162e:	464a      	mov	r2, r9
 8001630:	431a      	orrs	r2, r3
 8001632:	d175      	bne.n	8001720 <__aeabi_dadd+0x600>
 8001634:	4661      	mov	r1, ip
 8001636:	4339      	orrs	r1, r7
 8001638:	d114      	bne.n	8001664 <__aeabi_dadd+0x544>
 800163a:	2380      	movs	r3, #128	; 0x80
 800163c:	2400      	movs	r4, #0
 800163e:	031b      	lsls	r3, r3, #12
 8001640:	e6bc      	b.n	80013bc <__aeabi_dadd+0x29c>
 8001642:	464a      	mov	r2, r9
 8001644:	1bd5      	subs	r5, r2, r7
 8001646:	45a9      	cmp	r9, r5
 8001648:	4189      	sbcs	r1, r1
 800164a:	4662      	mov	r2, ip
 800164c:	4249      	negs	r1, r1
 800164e:	1a9b      	subs	r3, r3, r2
 8001650:	1a5b      	subs	r3, r3, r1
 8001652:	4698      	mov	r8, r3
 8001654:	2601      	movs	r6, #1
 8001656:	e5ae      	b.n	80011b6 <__aeabi_dadd+0x96>
 8001658:	464a      	mov	r2, r9
 800165a:	08d1      	lsrs	r1, r2, #3
 800165c:	075a      	lsls	r2, r3, #29
 800165e:	4311      	orrs	r1, r2
 8001660:	08db      	lsrs	r3, r3, #3
 8001662:	e6a7      	b.n	80013b4 <__aeabi_dadd+0x294>
 8001664:	4663      	mov	r3, ip
 8001666:	08f9      	lsrs	r1, r7, #3
 8001668:	075a      	lsls	r2, r3, #29
 800166a:	4654      	mov	r4, sl
 800166c:	4311      	orrs	r1, r2
 800166e:	08db      	lsrs	r3, r3, #3
 8001670:	e6a0      	b.n	80013b4 <__aeabi_dadd+0x294>
 8001672:	464a      	mov	r2, r9
 8001674:	4313      	orrs	r3, r2
 8001676:	001d      	movs	r5, r3
 8001678:	1e6b      	subs	r3, r5, #1
 800167a:	419d      	sbcs	r5, r3
 800167c:	e6c7      	b.n	800140e <__aeabi_dadd+0x2ee>
 800167e:	0014      	movs	r4, r2
 8001680:	001e      	movs	r6, r3
 8001682:	3c20      	subs	r4, #32
 8001684:	40e6      	lsrs	r6, r4
 8001686:	2a20      	cmp	r2, #32
 8001688:	d005      	beq.n	8001696 <__aeabi_dadd+0x576>
 800168a:	2440      	movs	r4, #64	; 0x40
 800168c:	1aa2      	subs	r2, r4, r2
 800168e:	4093      	lsls	r3, r2
 8001690:	464a      	mov	r2, r9
 8001692:	431a      	orrs	r2, r3
 8001694:	4691      	mov	r9, r2
 8001696:	464d      	mov	r5, r9
 8001698:	1e6b      	subs	r3, r5, #1
 800169a:	419d      	sbcs	r5, r3
 800169c:	4335      	orrs	r5, r6
 800169e:	e778      	b.n	8001592 <__aeabi_dadd+0x472>
 80016a0:	464a      	mov	r2, r9
 80016a2:	431a      	orrs	r2, r3
 80016a4:	d000      	beq.n	80016a8 <__aeabi_dadd+0x588>
 80016a6:	e66b      	b.n	8001380 <__aeabi_dadd+0x260>
 80016a8:	076b      	lsls	r3, r5, #29
 80016aa:	08f9      	lsrs	r1, r7, #3
 80016ac:	4319      	orrs	r1, r3
 80016ae:	08eb      	lsrs	r3, r5, #3
 80016b0:	e680      	b.n	80013b4 <__aeabi_dadd+0x294>
 80016b2:	4661      	mov	r1, ip
 80016b4:	4339      	orrs	r1, r7
 80016b6:	d054      	beq.n	8001762 <__aeabi_dadd+0x642>
 80016b8:	4663      	mov	r3, ip
 80016ba:	08f9      	lsrs	r1, r7, #3
 80016bc:	075c      	lsls	r4, r3, #29
 80016be:	4321      	orrs	r1, r4
 80016c0:	08db      	lsrs	r3, r3, #3
 80016c2:	0004      	movs	r4, r0
 80016c4:	e654      	b.n	8001370 <__aeabi_dadd+0x250>
 80016c6:	464a      	mov	r2, r9
 80016c8:	1abd      	subs	r5, r7, r2
 80016ca:	42af      	cmp	r7, r5
 80016cc:	4189      	sbcs	r1, r1
 80016ce:	4662      	mov	r2, ip
 80016d0:	4249      	negs	r1, r1
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	1a5b      	subs	r3, r3, r1
 80016d6:	4698      	mov	r8, r3
 80016d8:	0004      	movs	r4, r0
 80016da:	2601      	movs	r6, #1
 80016dc:	e56b      	b.n	80011b6 <__aeabi_dadd+0x96>
 80016de:	464a      	mov	r2, r9
 80016e0:	1bd5      	subs	r5, r2, r7
 80016e2:	45a9      	cmp	r9, r5
 80016e4:	4189      	sbcs	r1, r1
 80016e6:	4662      	mov	r2, ip
 80016e8:	4249      	negs	r1, r1
 80016ea:	1a9a      	subs	r2, r3, r2
 80016ec:	1a52      	subs	r2, r2, r1
 80016ee:	4690      	mov	r8, r2
 80016f0:	0212      	lsls	r2, r2, #8
 80016f2:	d532      	bpl.n	800175a <__aeabi_dadd+0x63a>
 80016f4:	464a      	mov	r2, r9
 80016f6:	1abd      	subs	r5, r7, r2
 80016f8:	42af      	cmp	r7, r5
 80016fa:	4189      	sbcs	r1, r1
 80016fc:	4662      	mov	r2, ip
 80016fe:	4249      	negs	r1, r1
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	1a5b      	subs	r3, r3, r1
 8001704:	4698      	mov	r8, r3
 8001706:	0004      	movs	r4, r0
 8001708:	e584      	b.n	8001214 <__aeabi_dadd+0xf4>
 800170a:	4663      	mov	r3, ip
 800170c:	08f9      	lsrs	r1, r7, #3
 800170e:	075a      	lsls	r2, r3, #29
 8001710:	4311      	orrs	r1, r2
 8001712:	08db      	lsrs	r3, r3, #3
 8001714:	e64e      	b.n	80013b4 <__aeabi_dadd+0x294>
 8001716:	08f9      	lsrs	r1, r7, #3
 8001718:	0768      	lsls	r0, r5, #29
 800171a:	4301      	orrs	r1, r0
 800171c:	08eb      	lsrs	r3, r5, #3
 800171e:	e624      	b.n	800136a <__aeabi_dadd+0x24a>
 8001720:	4662      	mov	r2, ip
 8001722:	433a      	orrs	r2, r7
 8001724:	d100      	bne.n	8001728 <__aeabi_dadd+0x608>
 8001726:	e698      	b.n	800145a <__aeabi_dadd+0x33a>
 8001728:	464a      	mov	r2, r9
 800172a:	08d1      	lsrs	r1, r2, #3
 800172c:	075a      	lsls	r2, r3, #29
 800172e:	4311      	orrs	r1, r2
 8001730:	08da      	lsrs	r2, r3, #3
 8001732:	2380      	movs	r3, #128	; 0x80
 8001734:	031b      	lsls	r3, r3, #12
 8001736:	421a      	tst	r2, r3
 8001738:	d008      	beq.n	800174c <__aeabi_dadd+0x62c>
 800173a:	4660      	mov	r0, ip
 800173c:	08c5      	lsrs	r5, r0, #3
 800173e:	421d      	tst	r5, r3
 8001740:	d104      	bne.n	800174c <__aeabi_dadd+0x62c>
 8001742:	4654      	mov	r4, sl
 8001744:	002a      	movs	r2, r5
 8001746:	08f9      	lsrs	r1, r7, #3
 8001748:	0743      	lsls	r3, r0, #29
 800174a:	4319      	orrs	r1, r3
 800174c:	0f4b      	lsrs	r3, r1, #29
 800174e:	00c9      	lsls	r1, r1, #3
 8001750:	075b      	lsls	r3, r3, #29
 8001752:	08c9      	lsrs	r1, r1, #3
 8001754:	4319      	orrs	r1, r3
 8001756:	0013      	movs	r3, r2
 8001758:	e62c      	b.n	80013b4 <__aeabi_dadd+0x294>
 800175a:	4641      	mov	r1, r8
 800175c:	4329      	orrs	r1, r5
 800175e:	d000      	beq.n	8001762 <__aeabi_dadd+0x642>
 8001760:	e5fa      	b.n	8001358 <__aeabi_dadd+0x238>
 8001762:	2300      	movs	r3, #0
 8001764:	000a      	movs	r2, r1
 8001766:	2400      	movs	r4, #0
 8001768:	e602      	b.n	8001370 <__aeabi_dadd+0x250>
 800176a:	076b      	lsls	r3, r5, #29
 800176c:	08f9      	lsrs	r1, r7, #3
 800176e:	4319      	orrs	r1, r3
 8001770:	08eb      	lsrs	r3, r5, #3
 8001772:	e5fd      	b.n	8001370 <__aeabi_dadd+0x250>
 8001774:	4663      	mov	r3, ip
 8001776:	08f9      	lsrs	r1, r7, #3
 8001778:	075b      	lsls	r3, r3, #29
 800177a:	4319      	orrs	r1, r3
 800177c:	4663      	mov	r3, ip
 800177e:	0004      	movs	r4, r0
 8001780:	08db      	lsrs	r3, r3, #3
 8001782:	e617      	b.n	80013b4 <__aeabi_dadd+0x294>
 8001784:	003d      	movs	r5, r7
 8001786:	444d      	add	r5, r9
 8001788:	4463      	add	r3, ip
 800178a:	454d      	cmp	r5, r9
 800178c:	4189      	sbcs	r1, r1
 800178e:	4698      	mov	r8, r3
 8001790:	4249      	negs	r1, r1
 8001792:	4488      	add	r8, r1
 8001794:	4643      	mov	r3, r8
 8001796:	021b      	lsls	r3, r3, #8
 8001798:	d400      	bmi.n	800179c <__aeabi_dadd+0x67c>
 800179a:	e5dd      	b.n	8001358 <__aeabi_dadd+0x238>
 800179c:	4642      	mov	r2, r8
 800179e:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <__aeabi_dadd+0x6d0>)
 80017a0:	2601      	movs	r6, #1
 80017a2:	401a      	ands	r2, r3
 80017a4:	4690      	mov	r8, r2
 80017a6:	e5d7      	b.n	8001358 <__aeabi_dadd+0x238>
 80017a8:	0010      	movs	r0, r2
 80017aa:	001e      	movs	r6, r3
 80017ac:	3820      	subs	r0, #32
 80017ae:	40c6      	lsrs	r6, r0
 80017b0:	2a20      	cmp	r2, #32
 80017b2:	d005      	beq.n	80017c0 <__aeabi_dadd+0x6a0>
 80017b4:	2040      	movs	r0, #64	; 0x40
 80017b6:	1a82      	subs	r2, r0, r2
 80017b8:	4093      	lsls	r3, r2
 80017ba:	464a      	mov	r2, r9
 80017bc:	431a      	orrs	r2, r3
 80017be:	4691      	mov	r9, r2
 80017c0:	464d      	mov	r5, r9
 80017c2:	1e6b      	subs	r3, r5, #1
 80017c4:	419d      	sbcs	r5, r3
 80017c6:	4335      	orrs	r5, r6
 80017c8:	e621      	b.n	800140e <__aeabi_dadd+0x2ee>
 80017ca:	0002      	movs	r2, r0
 80017cc:	2300      	movs	r3, #0
 80017ce:	2100      	movs	r1, #0
 80017d0:	e540      	b.n	8001254 <__aeabi_dadd+0x134>
 80017d2:	464a      	mov	r2, r9
 80017d4:	19d5      	adds	r5, r2, r7
 80017d6:	42bd      	cmp	r5, r7
 80017d8:	4189      	sbcs	r1, r1
 80017da:	4463      	add	r3, ip
 80017dc:	4698      	mov	r8, r3
 80017de:	4249      	negs	r1, r1
 80017e0:	4488      	add	r8, r1
 80017e2:	e5b3      	b.n	800134c <__aeabi_dadd+0x22c>
 80017e4:	2100      	movs	r1, #0
 80017e6:	4a01      	ldr	r2, [pc, #4]	; (80017ec <__aeabi_dadd+0x6cc>)
 80017e8:	000b      	movs	r3, r1
 80017ea:	e533      	b.n	8001254 <__aeabi_dadd+0x134>
 80017ec:	000007ff 	.word	0x000007ff
 80017f0:	ff7fffff 	.word	0xff7fffff

080017f4 <__aeabi_ddiv>:
 80017f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017f6:	4657      	mov	r7, sl
 80017f8:	464e      	mov	r6, r9
 80017fa:	4645      	mov	r5, r8
 80017fc:	46de      	mov	lr, fp
 80017fe:	b5e0      	push	{r5, r6, r7, lr}
 8001800:	4681      	mov	r9, r0
 8001802:	0005      	movs	r5, r0
 8001804:	030c      	lsls	r4, r1, #12
 8001806:	0048      	lsls	r0, r1, #1
 8001808:	4692      	mov	sl, r2
 800180a:	001f      	movs	r7, r3
 800180c:	b085      	sub	sp, #20
 800180e:	0b24      	lsrs	r4, r4, #12
 8001810:	0d40      	lsrs	r0, r0, #21
 8001812:	0fce      	lsrs	r6, r1, #31
 8001814:	2800      	cmp	r0, #0
 8001816:	d059      	beq.n	80018cc <__aeabi_ddiv+0xd8>
 8001818:	4b87      	ldr	r3, [pc, #540]	; (8001a38 <__aeabi_ddiv+0x244>)
 800181a:	4298      	cmp	r0, r3
 800181c:	d100      	bne.n	8001820 <__aeabi_ddiv+0x2c>
 800181e:	e098      	b.n	8001952 <__aeabi_ddiv+0x15e>
 8001820:	0f6b      	lsrs	r3, r5, #29
 8001822:	00e4      	lsls	r4, r4, #3
 8001824:	431c      	orrs	r4, r3
 8001826:	2380      	movs	r3, #128	; 0x80
 8001828:	041b      	lsls	r3, r3, #16
 800182a:	4323      	orrs	r3, r4
 800182c:	4698      	mov	r8, r3
 800182e:	4b83      	ldr	r3, [pc, #524]	; (8001a3c <__aeabi_ddiv+0x248>)
 8001830:	00ed      	lsls	r5, r5, #3
 8001832:	469b      	mov	fp, r3
 8001834:	2300      	movs	r3, #0
 8001836:	4699      	mov	r9, r3
 8001838:	4483      	add	fp, r0
 800183a:	9300      	str	r3, [sp, #0]
 800183c:	033c      	lsls	r4, r7, #12
 800183e:	007b      	lsls	r3, r7, #1
 8001840:	4650      	mov	r0, sl
 8001842:	0b24      	lsrs	r4, r4, #12
 8001844:	0d5b      	lsrs	r3, r3, #21
 8001846:	0fff      	lsrs	r7, r7, #31
 8001848:	2b00      	cmp	r3, #0
 800184a:	d067      	beq.n	800191c <__aeabi_ddiv+0x128>
 800184c:	4a7a      	ldr	r2, [pc, #488]	; (8001a38 <__aeabi_ddiv+0x244>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d018      	beq.n	8001884 <__aeabi_ddiv+0x90>
 8001852:	497a      	ldr	r1, [pc, #488]	; (8001a3c <__aeabi_ddiv+0x248>)
 8001854:	0f42      	lsrs	r2, r0, #29
 8001856:	468c      	mov	ip, r1
 8001858:	00e4      	lsls	r4, r4, #3
 800185a:	4659      	mov	r1, fp
 800185c:	4314      	orrs	r4, r2
 800185e:	2280      	movs	r2, #128	; 0x80
 8001860:	4463      	add	r3, ip
 8001862:	0412      	lsls	r2, r2, #16
 8001864:	1acb      	subs	r3, r1, r3
 8001866:	4314      	orrs	r4, r2
 8001868:	469b      	mov	fp, r3
 800186a:	00c2      	lsls	r2, r0, #3
 800186c:	2000      	movs	r0, #0
 800186e:	0033      	movs	r3, r6
 8001870:	407b      	eors	r3, r7
 8001872:	469a      	mov	sl, r3
 8001874:	464b      	mov	r3, r9
 8001876:	2b0f      	cmp	r3, #15
 8001878:	d900      	bls.n	800187c <__aeabi_ddiv+0x88>
 800187a:	e0ef      	b.n	8001a5c <__aeabi_ddiv+0x268>
 800187c:	4970      	ldr	r1, [pc, #448]	; (8001a40 <__aeabi_ddiv+0x24c>)
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	58cb      	ldr	r3, [r1, r3]
 8001882:	469f      	mov	pc, r3
 8001884:	4b6f      	ldr	r3, [pc, #444]	; (8001a44 <__aeabi_ddiv+0x250>)
 8001886:	4652      	mov	r2, sl
 8001888:	469c      	mov	ip, r3
 800188a:	4322      	orrs	r2, r4
 800188c:	44e3      	add	fp, ip
 800188e:	2a00      	cmp	r2, #0
 8001890:	d000      	beq.n	8001894 <__aeabi_ddiv+0xa0>
 8001892:	e095      	b.n	80019c0 <__aeabi_ddiv+0x1cc>
 8001894:	4649      	mov	r1, r9
 8001896:	2302      	movs	r3, #2
 8001898:	4319      	orrs	r1, r3
 800189a:	4689      	mov	r9, r1
 800189c:	2400      	movs	r4, #0
 800189e:	2002      	movs	r0, #2
 80018a0:	e7e5      	b.n	800186e <__aeabi_ddiv+0x7a>
 80018a2:	2300      	movs	r3, #0
 80018a4:	2400      	movs	r4, #0
 80018a6:	2500      	movs	r5, #0
 80018a8:	4652      	mov	r2, sl
 80018aa:	051b      	lsls	r3, r3, #20
 80018ac:	4323      	orrs	r3, r4
 80018ae:	07d2      	lsls	r2, r2, #31
 80018b0:	4313      	orrs	r3, r2
 80018b2:	0028      	movs	r0, r5
 80018b4:	0019      	movs	r1, r3
 80018b6:	b005      	add	sp, #20
 80018b8:	bcf0      	pop	{r4, r5, r6, r7}
 80018ba:	46bb      	mov	fp, r7
 80018bc:	46b2      	mov	sl, r6
 80018be:	46a9      	mov	r9, r5
 80018c0:	46a0      	mov	r8, r4
 80018c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018c4:	2400      	movs	r4, #0
 80018c6:	2500      	movs	r5, #0
 80018c8:	4b5b      	ldr	r3, [pc, #364]	; (8001a38 <__aeabi_ddiv+0x244>)
 80018ca:	e7ed      	b.n	80018a8 <__aeabi_ddiv+0xb4>
 80018cc:	464b      	mov	r3, r9
 80018ce:	4323      	orrs	r3, r4
 80018d0:	4698      	mov	r8, r3
 80018d2:	d100      	bne.n	80018d6 <__aeabi_ddiv+0xe2>
 80018d4:	e089      	b.n	80019ea <__aeabi_ddiv+0x1f6>
 80018d6:	2c00      	cmp	r4, #0
 80018d8:	d100      	bne.n	80018dc <__aeabi_ddiv+0xe8>
 80018da:	e1e0      	b.n	8001c9e <__aeabi_ddiv+0x4aa>
 80018dc:	0020      	movs	r0, r4
 80018de:	f001 fa4b 	bl	8002d78 <__clzsi2>
 80018e2:	0001      	movs	r1, r0
 80018e4:	0002      	movs	r2, r0
 80018e6:	390b      	subs	r1, #11
 80018e8:	231d      	movs	r3, #29
 80018ea:	1a5b      	subs	r3, r3, r1
 80018ec:	4649      	mov	r1, r9
 80018ee:	0010      	movs	r0, r2
 80018f0:	40d9      	lsrs	r1, r3
 80018f2:	3808      	subs	r0, #8
 80018f4:	4084      	lsls	r4, r0
 80018f6:	000b      	movs	r3, r1
 80018f8:	464d      	mov	r5, r9
 80018fa:	4323      	orrs	r3, r4
 80018fc:	4698      	mov	r8, r3
 80018fe:	4085      	lsls	r5, r0
 8001900:	4851      	ldr	r0, [pc, #324]	; (8001a48 <__aeabi_ddiv+0x254>)
 8001902:	033c      	lsls	r4, r7, #12
 8001904:	1a83      	subs	r3, r0, r2
 8001906:	469b      	mov	fp, r3
 8001908:	2300      	movs	r3, #0
 800190a:	4699      	mov	r9, r3
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	007b      	lsls	r3, r7, #1
 8001910:	4650      	mov	r0, sl
 8001912:	0b24      	lsrs	r4, r4, #12
 8001914:	0d5b      	lsrs	r3, r3, #21
 8001916:	0fff      	lsrs	r7, r7, #31
 8001918:	2b00      	cmp	r3, #0
 800191a:	d197      	bne.n	800184c <__aeabi_ddiv+0x58>
 800191c:	4652      	mov	r2, sl
 800191e:	4322      	orrs	r2, r4
 8001920:	d055      	beq.n	80019ce <__aeabi_ddiv+0x1da>
 8001922:	2c00      	cmp	r4, #0
 8001924:	d100      	bne.n	8001928 <__aeabi_ddiv+0x134>
 8001926:	e1ca      	b.n	8001cbe <__aeabi_ddiv+0x4ca>
 8001928:	0020      	movs	r0, r4
 800192a:	f001 fa25 	bl	8002d78 <__clzsi2>
 800192e:	0002      	movs	r2, r0
 8001930:	3a0b      	subs	r2, #11
 8001932:	231d      	movs	r3, #29
 8001934:	0001      	movs	r1, r0
 8001936:	1a9b      	subs	r3, r3, r2
 8001938:	4652      	mov	r2, sl
 800193a:	3908      	subs	r1, #8
 800193c:	40da      	lsrs	r2, r3
 800193e:	408c      	lsls	r4, r1
 8001940:	4314      	orrs	r4, r2
 8001942:	4652      	mov	r2, sl
 8001944:	408a      	lsls	r2, r1
 8001946:	4b41      	ldr	r3, [pc, #260]	; (8001a4c <__aeabi_ddiv+0x258>)
 8001948:	4458      	add	r0, fp
 800194a:	469b      	mov	fp, r3
 800194c:	4483      	add	fp, r0
 800194e:	2000      	movs	r0, #0
 8001950:	e78d      	b.n	800186e <__aeabi_ddiv+0x7a>
 8001952:	464b      	mov	r3, r9
 8001954:	4323      	orrs	r3, r4
 8001956:	4698      	mov	r8, r3
 8001958:	d140      	bne.n	80019dc <__aeabi_ddiv+0x1e8>
 800195a:	2308      	movs	r3, #8
 800195c:	4699      	mov	r9, r3
 800195e:	3b06      	subs	r3, #6
 8001960:	2500      	movs	r5, #0
 8001962:	4683      	mov	fp, r0
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	e769      	b.n	800183c <__aeabi_ddiv+0x48>
 8001968:	46b2      	mov	sl, r6
 800196a:	9b00      	ldr	r3, [sp, #0]
 800196c:	2b02      	cmp	r3, #2
 800196e:	d0a9      	beq.n	80018c4 <__aeabi_ddiv+0xd0>
 8001970:	2b03      	cmp	r3, #3
 8001972:	d100      	bne.n	8001976 <__aeabi_ddiv+0x182>
 8001974:	e211      	b.n	8001d9a <__aeabi_ddiv+0x5a6>
 8001976:	2b01      	cmp	r3, #1
 8001978:	d093      	beq.n	80018a2 <__aeabi_ddiv+0xae>
 800197a:	4a35      	ldr	r2, [pc, #212]	; (8001a50 <__aeabi_ddiv+0x25c>)
 800197c:	445a      	add	r2, fp
 800197e:	2a00      	cmp	r2, #0
 8001980:	dc00      	bgt.n	8001984 <__aeabi_ddiv+0x190>
 8001982:	e13c      	b.n	8001bfe <__aeabi_ddiv+0x40a>
 8001984:	076b      	lsls	r3, r5, #29
 8001986:	d000      	beq.n	800198a <__aeabi_ddiv+0x196>
 8001988:	e1a7      	b.n	8001cda <__aeabi_ddiv+0x4e6>
 800198a:	08ed      	lsrs	r5, r5, #3
 800198c:	4643      	mov	r3, r8
 800198e:	01db      	lsls	r3, r3, #7
 8001990:	d506      	bpl.n	80019a0 <__aeabi_ddiv+0x1ac>
 8001992:	4642      	mov	r2, r8
 8001994:	4b2f      	ldr	r3, [pc, #188]	; (8001a54 <__aeabi_ddiv+0x260>)
 8001996:	401a      	ands	r2, r3
 8001998:	4690      	mov	r8, r2
 800199a:	2280      	movs	r2, #128	; 0x80
 800199c:	00d2      	lsls	r2, r2, #3
 800199e:	445a      	add	r2, fp
 80019a0:	4b2d      	ldr	r3, [pc, #180]	; (8001a58 <__aeabi_ddiv+0x264>)
 80019a2:	429a      	cmp	r2, r3
 80019a4:	dc8e      	bgt.n	80018c4 <__aeabi_ddiv+0xd0>
 80019a6:	4643      	mov	r3, r8
 80019a8:	0552      	lsls	r2, r2, #21
 80019aa:	0758      	lsls	r0, r3, #29
 80019ac:	025c      	lsls	r4, r3, #9
 80019ae:	4305      	orrs	r5, r0
 80019b0:	0b24      	lsrs	r4, r4, #12
 80019b2:	0d53      	lsrs	r3, r2, #21
 80019b4:	e778      	b.n	80018a8 <__aeabi_ddiv+0xb4>
 80019b6:	46ba      	mov	sl, r7
 80019b8:	46a0      	mov	r8, r4
 80019ba:	0015      	movs	r5, r2
 80019bc:	9000      	str	r0, [sp, #0]
 80019be:	e7d4      	b.n	800196a <__aeabi_ddiv+0x176>
 80019c0:	464a      	mov	r2, r9
 80019c2:	2303      	movs	r3, #3
 80019c4:	431a      	orrs	r2, r3
 80019c6:	4691      	mov	r9, r2
 80019c8:	2003      	movs	r0, #3
 80019ca:	4652      	mov	r2, sl
 80019cc:	e74f      	b.n	800186e <__aeabi_ddiv+0x7a>
 80019ce:	4649      	mov	r1, r9
 80019d0:	2301      	movs	r3, #1
 80019d2:	4319      	orrs	r1, r3
 80019d4:	4689      	mov	r9, r1
 80019d6:	2400      	movs	r4, #0
 80019d8:	2001      	movs	r0, #1
 80019da:	e748      	b.n	800186e <__aeabi_ddiv+0x7a>
 80019dc:	230c      	movs	r3, #12
 80019de:	4699      	mov	r9, r3
 80019e0:	3b09      	subs	r3, #9
 80019e2:	46a0      	mov	r8, r4
 80019e4:	4683      	mov	fp, r0
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	e728      	b.n	800183c <__aeabi_ddiv+0x48>
 80019ea:	2304      	movs	r3, #4
 80019ec:	4699      	mov	r9, r3
 80019ee:	2300      	movs	r3, #0
 80019f0:	469b      	mov	fp, r3
 80019f2:	3301      	adds	r3, #1
 80019f4:	2500      	movs	r5, #0
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	e720      	b.n	800183c <__aeabi_ddiv+0x48>
 80019fa:	2300      	movs	r3, #0
 80019fc:	2480      	movs	r4, #128	; 0x80
 80019fe:	469a      	mov	sl, r3
 8001a00:	2500      	movs	r5, #0
 8001a02:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <__aeabi_ddiv+0x244>)
 8001a04:	0324      	lsls	r4, r4, #12
 8001a06:	e74f      	b.n	80018a8 <__aeabi_ddiv+0xb4>
 8001a08:	2380      	movs	r3, #128	; 0x80
 8001a0a:	4641      	mov	r1, r8
 8001a0c:	031b      	lsls	r3, r3, #12
 8001a0e:	4219      	tst	r1, r3
 8001a10:	d008      	beq.n	8001a24 <__aeabi_ddiv+0x230>
 8001a12:	421c      	tst	r4, r3
 8001a14:	d106      	bne.n	8001a24 <__aeabi_ddiv+0x230>
 8001a16:	431c      	orrs	r4, r3
 8001a18:	0324      	lsls	r4, r4, #12
 8001a1a:	46ba      	mov	sl, r7
 8001a1c:	0015      	movs	r5, r2
 8001a1e:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <__aeabi_ddiv+0x244>)
 8001a20:	0b24      	lsrs	r4, r4, #12
 8001a22:	e741      	b.n	80018a8 <__aeabi_ddiv+0xb4>
 8001a24:	2480      	movs	r4, #128	; 0x80
 8001a26:	4643      	mov	r3, r8
 8001a28:	0324      	lsls	r4, r4, #12
 8001a2a:	431c      	orrs	r4, r3
 8001a2c:	0324      	lsls	r4, r4, #12
 8001a2e:	46b2      	mov	sl, r6
 8001a30:	4b01      	ldr	r3, [pc, #4]	; (8001a38 <__aeabi_ddiv+0x244>)
 8001a32:	0b24      	lsrs	r4, r4, #12
 8001a34:	e738      	b.n	80018a8 <__aeabi_ddiv+0xb4>
 8001a36:	46c0      	nop			; (mov r8, r8)
 8001a38:	000007ff 	.word	0x000007ff
 8001a3c:	fffffc01 	.word	0xfffffc01
 8001a40:	0800ae14 	.word	0x0800ae14
 8001a44:	fffff801 	.word	0xfffff801
 8001a48:	fffffc0d 	.word	0xfffffc0d
 8001a4c:	000003f3 	.word	0x000003f3
 8001a50:	000003ff 	.word	0x000003ff
 8001a54:	feffffff 	.word	0xfeffffff
 8001a58:	000007fe 	.word	0x000007fe
 8001a5c:	4544      	cmp	r4, r8
 8001a5e:	d200      	bcs.n	8001a62 <__aeabi_ddiv+0x26e>
 8001a60:	e116      	b.n	8001c90 <__aeabi_ddiv+0x49c>
 8001a62:	d100      	bne.n	8001a66 <__aeabi_ddiv+0x272>
 8001a64:	e111      	b.n	8001c8a <__aeabi_ddiv+0x496>
 8001a66:	2301      	movs	r3, #1
 8001a68:	425b      	negs	r3, r3
 8001a6a:	469c      	mov	ip, r3
 8001a6c:	002e      	movs	r6, r5
 8001a6e:	4640      	mov	r0, r8
 8001a70:	2500      	movs	r5, #0
 8001a72:	44e3      	add	fp, ip
 8001a74:	0223      	lsls	r3, r4, #8
 8001a76:	0e14      	lsrs	r4, r2, #24
 8001a78:	431c      	orrs	r4, r3
 8001a7a:	0c1b      	lsrs	r3, r3, #16
 8001a7c:	4699      	mov	r9, r3
 8001a7e:	0423      	lsls	r3, r4, #16
 8001a80:	0c1f      	lsrs	r7, r3, #16
 8001a82:	0212      	lsls	r2, r2, #8
 8001a84:	4649      	mov	r1, r9
 8001a86:	9200      	str	r2, [sp, #0]
 8001a88:	9701      	str	r7, [sp, #4]
 8001a8a:	f7fe fbd5 	bl	8000238 <__aeabi_uidivmod>
 8001a8e:	0002      	movs	r2, r0
 8001a90:	437a      	muls	r2, r7
 8001a92:	040b      	lsls	r3, r1, #16
 8001a94:	0c31      	lsrs	r1, r6, #16
 8001a96:	4680      	mov	r8, r0
 8001a98:	4319      	orrs	r1, r3
 8001a9a:	428a      	cmp	r2, r1
 8001a9c:	d90b      	bls.n	8001ab6 <__aeabi_ddiv+0x2c2>
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	425b      	negs	r3, r3
 8001aa2:	469c      	mov	ip, r3
 8001aa4:	1909      	adds	r1, r1, r4
 8001aa6:	44e0      	add	r8, ip
 8001aa8:	428c      	cmp	r4, r1
 8001aaa:	d804      	bhi.n	8001ab6 <__aeabi_ddiv+0x2c2>
 8001aac:	428a      	cmp	r2, r1
 8001aae:	d902      	bls.n	8001ab6 <__aeabi_ddiv+0x2c2>
 8001ab0:	1e83      	subs	r3, r0, #2
 8001ab2:	4698      	mov	r8, r3
 8001ab4:	1909      	adds	r1, r1, r4
 8001ab6:	1a88      	subs	r0, r1, r2
 8001ab8:	4649      	mov	r1, r9
 8001aba:	f7fe fbbd 	bl	8000238 <__aeabi_uidivmod>
 8001abe:	0409      	lsls	r1, r1, #16
 8001ac0:	468c      	mov	ip, r1
 8001ac2:	0431      	lsls	r1, r6, #16
 8001ac4:	4666      	mov	r6, ip
 8001ac6:	9a01      	ldr	r2, [sp, #4]
 8001ac8:	0c09      	lsrs	r1, r1, #16
 8001aca:	4342      	muls	r2, r0
 8001acc:	0003      	movs	r3, r0
 8001ace:	4331      	orrs	r1, r6
 8001ad0:	428a      	cmp	r2, r1
 8001ad2:	d904      	bls.n	8001ade <__aeabi_ddiv+0x2ea>
 8001ad4:	1909      	adds	r1, r1, r4
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	428c      	cmp	r4, r1
 8001ada:	d800      	bhi.n	8001ade <__aeabi_ddiv+0x2ea>
 8001adc:	e111      	b.n	8001d02 <__aeabi_ddiv+0x50e>
 8001ade:	1a89      	subs	r1, r1, r2
 8001ae0:	4642      	mov	r2, r8
 8001ae2:	9e00      	ldr	r6, [sp, #0]
 8001ae4:	0412      	lsls	r2, r2, #16
 8001ae6:	431a      	orrs	r2, r3
 8001ae8:	0c33      	lsrs	r3, r6, #16
 8001aea:	001f      	movs	r7, r3
 8001aec:	0c10      	lsrs	r0, r2, #16
 8001aee:	4690      	mov	r8, r2
 8001af0:	9302      	str	r3, [sp, #8]
 8001af2:	0413      	lsls	r3, r2, #16
 8001af4:	0432      	lsls	r2, r6, #16
 8001af6:	0c16      	lsrs	r6, r2, #16
 8001af8:	0032      	movs	r2, r6
 8001afa:	0c1b      	lsrs	r3, r3, #16
 8001afc:	435a      	muls	r2, r3
 8001afe:	9603      	str	r6, [sp, #12]
 8001b00:	437b      	muls	r3, r7
 8001b02:	4346      	muls	r6, r0
 8001b04:	4378      	muls	r0, r7
 8001b06:	0c17      	lsrs	r7, r2, #16
 8001b08:	46bc      	mov	ip, r7
 8001b0a:	199b      	adds	r3, r3, r6
 8001b0c:	4463      	add	r3, ip
 8001b0e:	429e      	cmp	r6, r3
 8001b10:	d903      	bls.n	8001b1a <__aeabi_ddiv+0x326>
 8001b12:	2680      	movs	r6, #128	; 0x80
 8001b14:	0276      	lsls	r6, r6, #9
 8001b16:	46b4      	mov	ip, r6
 8001b18:	4460      	add	r0, ip
 8001b1a:	0c1e      	lsrs	r6, r3, #16
 8001b1c:	1830      	adds	r0, r6, r0
 8001b1e:	0416      	lsls	r6, r2, #16
 8001b20:	041b      	lsls	r3, r3, #16
 8001b22:	0c36      	lsrs	r6, r6, #16
 8001b24:	199e      	adds	r6, r3, r6
 8001b26:	4281      	cmp	r1, r0
 8001b28:	d200      	bcs.n	8001b2c <__aeabi_ddiv+0x338>
 8001b2a:	e09c      	b.n	8001c66 <__aeabi_ddiv+0x472>
 8001b2c:	d100      	bne.n	8001b30 <__aeabi_ddiv+0x33c>
 8001b2e:	e097      	b.n	8001c60 <__aeabi_ddiv+0x46c>
 8001b30:	1bae      	subs	r6, r5, r6
 8001b32:	1a09      	subs	r1, r1, r0
 8001b34:	42b5      	cmp	r5, r6
 8001b36:	4180      	sbcs	r0, r0
 8001b38:	4240      	negs	r0, r0
 8001b3a:	1a08      	subs	r0, r1, r0
 8001b3c:	4284      	cmp	r4, r0
 8001b3e:	d100      	bne.n	8001b42 <__aeabi_ddiv+0x34e>
 8001b40:	e111      	b.n	8001d66 <__aeabi_ddiv+0x572>
 8001b42:	4649      	mov	r1, r9
 8001b44:	f7fe fb78 	bl	8000238 <__aeabi_uidivmod>
 8001b48:	9a01      	ldr	r2, [sp, #4]
 8001b4a:	040b      	lsls	r3, r1, #16
 8001b4c:	4342      	muls	r2, r0
 8001b4e:	0c31      	lsrs	r1, r6, #16
 8001b50:	0005      	movs	r5, r0
 8001b52:	4319      	orrs	r1, r3
 8001b54:	428a      	cmp	r2, r1
 8001b56:	d907      	bls.n	8001b68 <__aeabi_ddiv+0x374>
 8001b58:	1909      	adds	r1, r1, r4
 8001b5a:	3d01      	subs	r5, #1
 8001b5c:	428c      	cmp	r4, r1
 8001b5e:	d803      	bhi.n	8001b68 <__aeabi_ddiv+0x374>
 8001b60:	428a      	cmp	r2, r1
 8001b62:	d901      	bls.n	8001b68 <__aeabi_ddiv+0x374>
 8001b64:	1e85      	subs	r5, r0, #2
 8001b66:	1909      	adds	r1, r1, r4
 8001b68:	1a88      	subs	r0, r1, r2
 8001b6a:	4649      	mov	r1, r9
 8001b6c:	f7fe fb64 	bl	8000238 <__aeabi_uidivmod>
 8001b70:	0409      	lsls	r1, r1, #16
 8001b72:	468c      	mov	ip, r1
 8001b74:	0431      	lsls	r1, r6, #16
 8001b76:	4666      	mov	r6, ip
 8001b78:	9a01      	ldr	r2, [sp, #4]
 8001b7a:	0c09      	lsrs	r1, r1, #16
 8001b7c:	4342      	muls	r2, r0
 8001b7e:	0003      	movs	r3, r0
 8001b80:	4331      	orrs	r1, r6
 8001b82:	428a      	cmp	r2, r1
 8001b84:	d907      	bls.n	8001b96 <__aeabi_ddiv+0x3a2>
 8001b86:	1909      	adds	r1, r1, r4
 8001b88:	3b01      	subs	r3, #1
 8001b8a:	428c      	cmp	r4, r1
 8001b8c:	d803      	bhi.n	8001b96 <__aeabi_ddiv+0x3a2>
 8001b8e:	428a      	cmp	r2, r1
 8001b90:	d901      	bls.n	8001b96 <__aeabi_ddiv+0x3a2>
 8001b92:	1e83      	subs	r3, r0, #2
 8001b94:	1909      	adds	r1, r1, r4
 8001b96:	9e03      	ldr	r6, [sp, #12]
 8001b98:	1a89      	subs	r1, r1, r2
 8001b9a:	0032      	movs	r2, r6
 8001b9c:	042d      	lsls	r5, r5, #16
 8001b9e:	431d      	orrs	r5, r3
 8001ba0:	9f02      	ldr	r7, [sp, #8]
 8001ba2:	042b      	lsls	r3, r5, #16
 8001ba4:	0c1b      	lsrs	r3, r3, #16
 8001ba6:	435a      	muls	r2, r3
 8001ba8:	437b      	muls	r3, r7
 8001baa:	469c      	mov	ip, r3
 8001bac:	0c28      	lsrs	r0, r5, #16
 8001bae:	4346      	muls	r6, r0
 8001bb0:	0c13      	lsrs	r3, r2, #16
 8001bb2:	44b4      	add	ip, r6
 8001bb4:	4463      	add	r3, ip
 8001bb6:	4378      	muls	r0, r7
 8001bb8:	429e      	cmp	r6, r3
 8001bba:	d903      	bls.n	8001bc4 <__aeabi_ddiv+0x3d0>
 8001bbc:	2680      	movs	r6, #128	; 0x80
 8001bbe:	0276      	lsls	r6, r6, #9
 8001bc0:	46b4      	mov	ip, r6
 8001bc2:	4460      	add	r0, ip
 8001bc4:	0c1e      	lsrs	r6, r3, #16
 8001bc6:	0412      	lsls	r2, r2, #16
 8001bc8:	041b      	lsls	r3, r3, #16
 8001bca:	0c12      	lsrs	r2, r2, #16
 8001bcc:	1830      	adds	r0, r6, r0
 8001bce:	189b      	adds	r3, r3, r2
 8001bd0:	4281      	cmp	r1, r0
 8001bd2:	d306      	bcc.n	8001be2 <__aeabi_ddiv+0x3ee>
 8001bd4:	d002      	beq.n	8001bdc <__aeabi_ddiv+0x3e8>
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	431d      	orrs	r5, r3
 8001bda:	e6ce      	b.n	800197a <__aeabi_ddiv+0x186>
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d100      	bne.n	8001be2 <__aeabi_ddiv+0x3ee>
 8001be0:	e6cb      	b.n	800197a <__aeabi_ddiv+0x186>
 8001be2:	1861      	adds	r1, r4, r1
 8001be4:	1e6e      	subs	r6, r5, #1
 8001be6:	42a1      	cmp	r1, r4
 8001be8:	d200      	bcs.n	8001bec <__aeabi_ddiv+0x3f8>
 8001bea:	e0a4      	b.n	8001d36 <__aeabi_ddiv+0x542>
 8001bec:	4281      	cmp	r1, r0
 8001bee:	d200      	bcs.n	8001bf2 <__aeabi_ddiv+0x3fe>
 8001bf0:	e0c9      	b.n	8001d86 <__aeabi_ddiv+0x592>
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_ddiv+0x402>
 8001bf4:	e0d9      	b.n	8001daa <__aeabi_ddiv+0x5b6>
 8001bf6:	0035      	movs	r5, r6
 8001bf8:	e7ed      	b.n	8001bd6 <__aeabi_ddiv+0x3e2>
 8001bfa:	2501      	movs	r5, #1
 8001bfc:	426d      	negs	r5, r5
 8001bfe:	2101      	movs	r1, #1
 8001c00:	1a89      	subs	r1, r1, r2
 8001c02:	2938      	cmp	r1, #56	; 0x38
 8001c04:	dd00      	ble.n	8001c08 <__aeabi_ddiv+0x414>
 8001c06:	e64c      	b.n	80018a2 <__aeabi_ddiv+0xae>
 8001c08:	291f      	cmp	r1, #31
 8001c0a:	dc00      	bgt.n	8001c0e <__aeabi_ddiv+0x41a>
 8001c0c:	e07f      	b.n	8001d0e <__aeabi_ddiv+0x51a>
 8001c0e:	231f      	movs	r3, #31
 8001c10:	425b      	negs	r3, r3
 8001c12:	1a9a      	subs	r2, r3, r2
 8001c14:	4643      	mov	r3, r8
 8001c16:	40d3      	lsrs	r3, r2
 8001c18:	2920      	cmp	r1, #32
 8001c1a:	d004      	beq.n	8001c26 <__aeabi_ddiv+0x432>
 8001c1c:	4644      	mov	r4, r8
 8001c1e:	4a65      	ldr	r2, [pc, #404]	; (8001db4 <__aeabi_ddiv+0x5c0>)
 8001c20:	445a      	add	r2, fp
 8001c22:	4094      	lsls	r4, r2
 8001c24:	4325      	orrs	r5, r4
 8001c26:	1e6a      	subs	r2, r5, #1
 8001c28:	4195      	sbcs	r5, r2
 8001c2a:	2207      	movs	r2, #7
 8001c2c:	432b      	orrs	r3, r5
 8001c2e:	0015      	movs	r5, r2
 8001c30:	2400      	movs	r4, #0
 8001c32:	401d      	ands	r5, r3
 8001c34:	421a      	tst	r2, r3
 8001c36:	d100      	bne.n	8001c3a <__aeabi_ddiv+0x446>
 8001c38:	e0a1      	b.n	8001d7e <__aeabi_ddiv+0x58a>
 8001c3a:	220f      	movs	r2, #15
 8001c3c:	2400      	movs	r4, #0
 8001c3e:	401a      	ands	r2, r3
 8001c40:	2a04      	cmp	r2, #4
 8001c42:	d100      	bne.n	8001c46 <__aeabi_ddiv+0x452>
 8001c44:	e098      	b.n	8001d78 <__aeabi_ddiv+0x584>
 8001c46:	1d1a      	adds	r2, r3, #4
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	419b      	sbcs	r3, r3
 8001c4c:	425b      	negs	r3, r3
 8001c4e:	18e4      	adds	r4, r4, r3
 8001c50:	0013      	movs	r3, r2
 8001c52:	0222      	lsls	r2, r4, #8
 8001c54:	d400      	bmi.n	8001c58 <__aeabi_ddiv+0x464>
 8001c56:	e08f      	b.n	8001d78 <__aeabi_ddiv+0x584>
 8001c58:	2301      	movs	r3, #1
 8001c5a:	2400      	movs	r4, #0
 8001c5c:	2500      	movs	r5, #0
 8001c5e:	e623      	b.n	80018a8 <__aeabi_ddiv+0xb4>
 8001c60:	42b5      	cmp	r5, r6
 8001c62:	d300      	bcc.n	8001c66 <__aeabi_ddiv+0x472>
 8001c64:	e764      	b.n	8001b30 <__aeabi_ddiv+0x33c>
 8001c66:	4643      	mov	r3, r8
 8001c68:	1e5a      	subs	r2, r3, #1
 8001c6a:	9b00      	ldr	r3, [sp, #0]
 8001c6c:	469c      	mov	ip, r3
 8001c6e:	4465      	add	r5, ip
 8001c70:	001f      	movs	r7, r3
 8001c72:	429d      	cmp	r5, r3
 8001c74:	419b      	sbcs	r3, r3
 8001c76:	425b      	negs	r3, r3
 8001c78:	191b      	adds	r3, r3, r4
 8001c7a:	18c9      	adds	r1, r1, r3
 8001c7c:	428c      	cmp	r4, r1
 8001c7e:	d23a      	bcs.n	8001cf6 <__aeabi_ddiv+0x502>
 8001c80:	4288      	cmp	r0, r1
 8001c82:	d863      	bhi.n	8001d4c <__aeabi_ddiv+0x558>
 8001c84:	d060      	beq.n	8001d48 <__aeabi_ddiv+0x554>
 8001c86:	4690      	mov	r8, r2
 8001c88:	e752      	b.n	8001b30 <__aeabi_ddiv+0x33c>
 8001c8a:	42aa      	cmp	r2, r5
 8001c8c:	d900      	bls.n	8001c90 <__aeabi_ddiv+0x49c>
 8001c8e:	e6ea      	b.n	8001a66 <__aeabi_ddiv+0x272>
 8001c90:	4643      	mov	r3, r8
 8001c92:	07de      	lsls	r6, r3, #31
 8001c94:	0858      	lsrs	r0, r3, #1
 8001c96:	086b      	lsrs	r3, r5, #1
 8001c98:	431e      	orrs	r6, r3
 8001c9a:	07ed      	lsls	r5, r5, #31
 8001c9c:	e6ea      	b.n	8001a74 <__aeabi_ddiv+0x280>
 8001c9e:	4648      	mov	r0, r9
 8001ca0:	f001 f86a 	bl	8002d78 <__clzsi2>
 8001ca4:	0001      	movs	r1, r0
 8001ca6:	0002      	movs	r2, r0
 8001ca8:	3115      	adds	r1, #21
 8001caa:	3220      	adds	r2, #32
 8001cac:	291c      	cmp	r1, #28
 8001cae:	dc00      	bgt.n	8001cb2 <__aeabi_ddiv+0x4be>
 8001cb0:	e61a      	b.n	80018e8 <__aeabi_ddiv+0xf4>
 8001cb2:	464b      	mov	r3, r9
 8001cb4:	3808      	subs	r0, #8
 8001cb6:	4083      	lsls	r3, r0
 8001cb8:	2500      	movs	r5, #0
 8001cba:	4698      	mov	r8, r3
 8001cbc:	e620      	b.n	8001900 <__aeabi_ddiv+0x10c>
 8001cbe:	f001 f85b 	bl	8002d78 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	001a      	movs	r2, r3
 8001cc6:	3215      	adds	r2, #21
 8001cc8:	3020      	adds	r0, #32
 8001cca:	2a1c      	cmp	r2, #28
 8001ccc:	dc00      	bgt.n	8001cd0 <__aeabi_ddiv+0x4dc>
 8001cce:	e630      	b.n	8001932 <__aeabi_ddiv+0x13e>
 8001cd0:	4654      	mov	r4, sl
 8001cd2:	3b08      	subs	r3, #8
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	409c      	lsls	r4, r3
 8001cd8:	e635      	b.n	8001946 <__aeabi_ddiv+0x152>
 8001cda:	230f      	movs	r3, #15
 8001cdc:	402b      	ands	r3, r5
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d100      	bne.n	8001ce4 <__aeabi_ddiv+0x4f0>
 8001ce2:	e652      	b.n	800198a <__aeabi_ddiv+0x196>
 8001ce4:	2305      	movs	r3, #5
 8001ce6:	425b      	negs	r3, r3
 8001ce8:	42ab      	cmp	r3, r5
 8001cea:	419b      	sbcs	r3, r3
 8001cec:	3504      	adds	r5, #4
 8001cee:	425b      	negs	r3, r3
 8001cf0:	08ed      	lsrs	r5, r5, #3
 8001cf2:	4498      	add	r8, r3
 8001cf4:	e64a      	b.n	800198c <__aeabi_ddiv+0x198>
 8001cf6:	428c      	cmp	r4, r1
 8001cf8:	d1c5      	bne.n	8001c86 <__aeabi_ddiv+0x492>
 8001cfa:	42af      	cmp	r7, r5
 8001cfc:	d9c0      	bls.n	8001c80 <__aeabi_ddiv+0x48c>
 8001cfe:	4690      	mov	r8, r2
 8001d00:	e716      	b.n	8001b30 <__aeabi_ddiv+0x33c>
 8001d02:	428a      	cmp	r2, r1
 8001d04:	d800      	bhi.n	8001d08 <__aeabi_ddiv+0x514>
 8001d06:	e6ea      	b.n	8001ade <__aeabi_ddiv+0x2ea>
 8001d08:	1e83      	subs	r3, r0, #2
 8001d0a:	1909      	adds	r1, r1, r4
 8001d0c:	e6e7      	b.n	8001ade <__aeabi_ddiv+0x2ea>
 8001d0e:	4a2a      	ldr	r2, [pc, #168]	; (8001db8 <__aeabi_ddiv+0x5c4>)
 8001d10:	0028      	movs	r0, r5
 8001d12:	445a      	add	r2, fp
 8001d14:	4643      	mov	r3, r8
 8001d16:	4095      	lsls	r5, r2
 8001d18:	4093      	lsls	r3, r2
 8001d1a:	40c8      	lsrs	r0, r1
 8001d1c:	1e6a      	subs	r2, r5, #1
 8001d1e:	4195      	sbcs	r5, r2
 8001d20:	4644      	mov	r4, r8
 8001d22:	4303      	orrs	r3, r0
 8001d24:	432b      	orrs	r3, r5
 8001d26:	40cc      	lsrs	r4, r1
 8001d28:	075a      	lsls	r2, r3, #29
 8001d2a:	d092      	beq.n	8001c52 <__aeabi_ddiv+0x45e>
 8001d2c:	220f      	movs	r2, #15
 8001d2e:	401a      	ands	r2, r3
 8001d30:	2a04      	cmp	r2, #4
 8001d32:	d188      	bne.n	8001c46 <__aeabi_ddiv+0x452>
 8001d34:	e78d      	b.n	8001c52 <__aeabi_ddiv+0x45e>
 8001d36:	0035      	movs	r5, r6
 8001d38:	4281      	cmp	r1, r0
 8001d3a:	d000      	beq.n	8001d3e <__aeabi_ddiv+0x54a>
 8001d3c:	e74b      	b.n	8001bd6 <__aeabi_ddiv+0x3e2>
 8001d3e:	9a00      	ldr	r2, [sp, #0]
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d000      	beq.n	8001d46 <__aeabi_ddiv+0x552>
 8001d44:	e747      	b.n	8001bd6 <__aeabi_ddiv+0x3e2>
 8001d46:	e618      	b.n	800197a <__aeabi_ddiv+0x186>
 8001d48:	42ae      	cmp	r6, r5
 8001d4a:	d99c      	bls.n	8001c86 <__aeabi_ddiv+0x492>
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	425b      	negs	r3, r3
 8001d50:	469c      	mov	ip, r3
 8001d52:	9b00      	ldr	r3, [sp, #0]
 8001d54:	44e0      	add	r8, ip
 8001d56:	469c      	mov	ip, r3
 8001d58:	4465      	add	r5, ip
 8001d5a:	429d      	cmp	r5, r3
 8001d5c:	419b      	sbcs	r3, r3
 8001d5e:	425b      	negs	r3, r3
 8001d60:	191b      	adds	r3, r3, r4
 8001d62:	18c9      	adds	r1, r1, r3
 8001d64:	e6e4      	b.n	8001b30 <__aeabi_ddiv+0x33c>
 8001d66:	4a15      	ldr	r2, [pc, #84]	; (8001dbc <__aeabi_ddiv+0x5c8>)
 8001d68:	445a      	add	r2, fp
 8001d6a:	2a00      	cmp	r2, #0
 8001d6c:	dc00      	bgt.n	8001d70 <__aeabi_ddiv+0x57c>
 8001d6e:	e744      	b.n	8001bfa <__aeabi_ddiv+0x406>
 8001d70:	2301      	movs	r3, #1
 8001d72:	2500      	movs	r5, #0
 8001d74:	4498      	add	r8, r3
 8001d76:	e609      	b.n	800198c <__aeabi_ddiv+0x198>
 8001d78:	0765      	lsls	r5, r4, #29
 8001d7a:	0264      	lsls	r4, r4, #9
 8001d7c:	0b24      	lsrs	r4, r4, #12
 8001d7e:	08db      	lsrs	r3, r3, #3
 8001d80:	431d      	orrs	r5, r3
 8001d82:	2300      	movs	r3, #0
 8001d84:	e590      	b.n	80018a8 <__aeabi_ddiv+0xb4>
 8001d86:	9e00      	ldr	r6, [sp, #0]
 8001d88:	3d02      	subs	r5, #2
 8001d8a:	0072      	lsls	r2, r6, #1
 8001d8c:	42b2      	cmp	r2, r6
 8001d8e:	41bf      	sbcs	r7, r7
 8001d90:	427f      	negs	r7, r7
 8001d92:	193c      	adds	r4, r7, r4
 8001d94:	1909      	adds	r1, r1, r4
 8001d96:	9200      	str	r2, [sp, #0]
 8001d98:	e7ce      	b.n	8001d38 <__aeabi_ddiv+0x544>
 8001d9a:	2480      	movs	r4, #128	; 0x80
 8001d9c:	4643      	mov	r3, r8
 8001d9e:	0324      	lsls	r4, r4, #12
 8001da0:	431c      	orrs	r4, r3
 8001da2:	0324      	lsls	r4, r4, #12
 8001da4:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <__aeabi_ddiv+0x5cc>)
 8001da6:	0b24      	lsrs	r4, r4, #12
 8001da8:	e57e      	b.n	80018a8 <__aeabi_ddiv+0xb4>
 8001daa:	9a00      	ldr	r2, [sp, #0]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d3ea      	bcc.n	8001d86 <__aeabi_ddiv+0x592>
 8001db0:	0035      	movs	r5, r6
 8001db2:	e7c4      	b.n	8001d3e <__aeabi_ddiv+0x54a>
 8001db4:	0000043e 	.word	0x0000043e
 8001db8:	0000041e 	.word	0x0000041e
 8001dbc:	000003ff 	.word	0x000003ff
 8001dc0:	000007ff 	.word	0x000007ff

08001dc4 <__eqdf2>:
 8001dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dc6:	464f      	mov	r7, r9
 8001dc8:	4646      	mov	r6, r8
 8001dca:	46d6      	mov	lr, sl
 8001dcc:	4694      	mov	ip, r2
 8001dce:	4691      	mov	r9, r2
 8001dd0:	031a      	lsls	r2, r3, #12
 8001dd2:	0b12      	lsrs	r2, r2, #12
 8001dd4:	4d18      	ldr	r5, [pc, #96]	; (8001e38 <__eqdf2+0x74>)
 8001dd6:	b5c0      	push	{r6, r7, lr}
 8001dd8:	004c      	lsls	r4, r1, #1
 8001dda:	030f      	lsls	r7, r1, #12
 8001ddc:	4692      	mov	sl, r2
 8001dde:	005a      	lsls	r2, r3, #1
 8001de0:	0006      	movs	r6, r0
 8001de2:	4680      	mov	r8, r0
 8001de4:	0b3f      	lsrs	r7, r7, #12
 8001de6:	2001      	movs	r0, #1
 8001de8:	0d64      	lsrs	r4, r4, #21
 8001dea:	0fc9      	lsrs	r1, r1, #31
 8001dec:	0d52      	lsrs	r2, r2, #21
 8001dee:	0fdb      	lsrs	r3, r3, #31
 8001df0:	42ac      	cmp	r4, r5
 8001df2:	d00a      	beq.n	8001e0a <__eqdf2+0x46>
 8001df4:	42aa      	cmp	r2, r5
 8001df6:	d003      	beq.n	8001e00 <__eqdf2+0x3c>
 8001df8:	4294      	cmp	r4, r2
 8001dfa:	d101      	bne.n	8001e00 <__eqdf2+0x3c>
 8001dfc:	4557      	cmp	r7, sl
 8001dfe:	d00d      	beq.n	8001e1c <__eqdf2+0x58>
 8001e00:	bce0      	pop	{r5, r6, r7}
 8001e02:	46ba      	mov	sl, r7
 8001e04:	46b1      	mov	r9, r6
 8001e06:	46a8      	mov	r8, r5
 8001e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e0a:	003d      	movs	r5, r7
 8001e0c:	4335      	orrs	r5, r6
 8001e0e:	d1f7      	bne.n	8001e00 <__eqdf2+0x3c>
 8001e10:	42a2      	cmp	r2, r4
 8001e12:	d1f5      	bne.n	8001e00 <__eqdf2+0x3c>
 8001e14:	4652      	mov	r2, sl
 8001e16:	4665      	mov	r5, ip
 8001e18:	432a      	orrs	r2, r5
 8001e1a:	d1f1      	bne.n	8001e00 <__eqdf2+0x3c>
 8001e1c:	2001      	movs	r0, #1
 8001e1e:	45c8      	cmp	r8, r9
 8001e20:	d1ee      	bne.n	8001e00 <__eqdf2+0x3c>
 8001e22:	4299      	cmp	r1, r3
 8001e24:	d006      	beq.n	8001e34 <__eqdf2+0x70>
 8001e26:	2c00      	cmp	r4, #0
 8001e28:	d1ea      	bne.n	8001e00 <__eqdf2+0x3c>
 8001e2a:	433e      	orrs	r6, r7
 8001e2c:	0030      	movs	r0, r6
 8001e2e:	1e46      	subs	r6, r0, #1
 8001e30:	41b0      	sbcs	r0, r6
 8001e32:	e7e5      	b.n	8001e00 <__eqdf2+0x3c>
 8001e34:	2000      	movs	r0, #0
 8001e36:	e7e3      	b.n	8001e00 <__eqdf2+0x3c>
 8001e38:	000007ff 	.word	0x000007ff

08001e3c <__gedf2>:
 8001e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e3e:	464e      	mov	r6, r9
 8001e40:	4645      	mov	r5, r8
 8001e42:	4657      	mov	r7, sl
 8001e44:	46de      	mov	lr, fp
 8001e46:	0004      	movs	r4, r0
 8001e48:	0018      	movs	r0, r3
 8001e4a:	b5e0      	push	{r5, r6, r7, lr}
 8001e4c:	0016      	movs	r6, r2
 8001e4e:	031b      	lsls	r3, r3, #12
 8001e50:	0b1b      	lsrs	r3, r3, #12
 8001e52:	4d32      	ldr	r5, [pc, #200]	; (8001f1c <__gedf2+0xe0>)
 8001e54:	030f      	lsls	r7, r1, #12
 8001e56:	004a      	lsls	r2, r1, #1
 8001e58:	4699      	mov	r9, r3
 8001e5a:	0043      	lsls	r3, r0, #1
 8001e5c:	46a4      	mov	ip, r4
 8001e5e:	46b0      	mov	r8, r6
 8001e60:	0b3f      	lsrs	r7, r7, #12
 8001e62:	0d52      	lsrs	r2, r2, #21
 8001e64:	0fc9      	lsrs	r1, r1, #31
 8001e66:	0d5b      	lsrs	r3, r3, #21
 8001e68:	0fc0      	lsrs	r0, r0, #31
 8001e6a:	42aa      	cmp	r2, r5
 8001e6c:	d029      	beq.n	8001ec2 <__gedf2+0x86>
 8001e6e:	42ab      	cmp	r3, r5
 8001e70:	d018      	beq.n	8001ea4 <__gedf2+0x68>
 8001e72:	2a00      	cmp	r2, #0
 8001e74:	d12a      	bne.n	8001ecc <__gedf2+0x90>
 8001e76:	433c      	orrs	r4, r7
 8001e78:	46a3      	mov	fp, r4
 8001e7a:	4265      	negs	r5, r4
 8001e7c:	4165      	adcs	r5, r4
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d102      	bne.n	8001e88 <__gedf2+0x4c>
 8001e82:	464c      	mov	r4, r9
 8001e84:	4326      	orrs	r6, r4
 8001e86:	d027      	beq.n	8001ed8 <__gedf2+0x9c>
 8001e88:	2d00      	cmp	r5, #0
 8001e8a:	d115      	bne.n	8001eb8 <__gedf2+0x7c>
 8001e8c:	4281      	cmp	r1, r0
 8001e8e:	d028      	beq.n	8001ee2 <__gedf2+0xa6>
 8001e90:	2002      	movs	r0, #2
 8001e92:	3901      	subs	r1, #1
 8001e94:	4008      	ands	r0, r1
 8001e96:	3801      	subs	r0, #1
 8001e98:	bcf0      	pop	{r4, r5, r6, r7}
 8001e9a:	46bb      	mov	fp, r7
 8001e9c:	46b2      	mov	sl, r6
 8001e9e:	46a9      	mov	r9, r5
 8001ea0:	46a0      	mov	r8, r4
 8001ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ea4:	464d      	mov	r5, r9
 8001ea6:	432e      	orrs	r6, r5
 8001ea8:	d12f      	bne.n	8001f0a <__gedf2+0xce>
 8001eaa:	2a00      	cmp	r2, #0
 8001eac:	d1ee      	bne.n	8001e8c <__gedf2+0x50>
 8001eae:	433c      	orrs	r4, r7
 8001eb0:	4265      	negs	r5, r4
 8001eb2:	4165      	adcs	r5, r4
 8001eb4:	2d00      	cmp	r5, #0
 8001eb6:	d0e9      	beq.n	8001e8c <__gedf2+0x50>
 8001eb8:	2800      	cmp	r0, #0
 8001eba:	d1ed      	bne.n	8001e98 <__gedf2+0x5c>
 8001ebc:	2001      	movs	r0, #1
 8001ebe:	4240      	negs	r0, r0
 8001ec0:	e7ea      	b.n	8001e98 <__gedf2+0x5c>
 8001ec2:	003d      	movs	r5, r7
 8001ec4:	4325      	orrs	r5, r4
 8001ec6:	d120      	bne.n	8001f0a <__gedf2+0xce>
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d0eb      	beq.n	8001ea4 <__gedf2+0x68>
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d1dd      	bne.n	8001e8c <__gedf2+0x50>
 8001ed0:	464c      	mov	r4, r9
 8001ed2:	4326      	orrs	r6, r4
 8001ed4:	d1da      	bne.n	8001e8c <__gedf2+0x50>
 8001ed6:	e7db      	b.n	8001e90 <__gedf2+0x54>
 8001ed8:	465b      	mov	r3, fp
 8001eda:	2000      	movs	r0, #0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d0db      	beq.n	8001e98 <__gedf2+0x5c>
 8001ee0:	e7d6      	b.n	8001e90 <__gedf2+0x54>
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	dc0a      	bgt.n	8001efc <__gedf2+0xc0>
 8001ee6:	dbe7      	blt.n	8001eb8 <__gedf2+0x7c>
 8001ee8:	454f      	cmp	r7, r9
 8001eea:	d8d1      	bhi.n	8001e90 <__gedf2+0x54>
 8001eec:	d010      	beq.n	8001f10 <__gedf2+0xd4>
 8001eee:	2000      	movs	r0, #0
 8001ef0:	454f      	cmp	r7, r9
 8001ef2:	d2d1      	bcs.n	8001e98 <__gedf2+0x5c>
 8001ef4:	2900      	cmp	r1, #0
 8001ef6:	d0e1      	beq.n	8001ebc <__gedf2+0x80>
 8001ef8:	0008      	movs	r0, r1
 8001efa:	e7cd      	b.n	8001e98 <__gedf2+0x5c>
 8001efc:	4243      	negs	r3, r0
 8001efe:	4158      	adcs	r0, r3
 8001f00:	2302      	movs	r3, #2
 8001f02:	4240      	negs	r0, r0
 8001f04:	4018      	ands	r0, r3
 8001f06:	3801      	subs	r0, #1
 8001f08:	e7c6      	b.n	8001e98 <__gedf2+0x5c>
 8001f0a:	2002      	movs	r0, #2
 8001f0c:	4240      	negs	r0, r0
 8001f0e:	e7c3      	b.n	8001e98 <__gedf2+0x5c>
 8001f10:	45c4      	cmp	ip, r8
 8001f12:	d8bd      	bhi.n	8001e90 <__gedf2+0x54>
 8001f14:	2000      	movs	r0, #0
 8001f16:	45c4      	cmp	ip, r8
 8001f18:	d2be      	bcs.n	8001e98 <__gedf2+0x5c>
 8001f1a:	e7eb      	b.n	8001ef4 <__gedf2+0xb8>
 8001f1c:	000007ff 	.word	0x000007ff

08001f20 <__ledf2>:
 8001f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f22:	464e      	mov	r6, r9
 8001f24:	4645      	mov	r5, r8
 8001f26:	4657      	mov	r7, sl
 8001f28:	46de      	mov	lr, fp
 8001f2a:	0004      	movs	r4, r0
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	b5e0      	push	{r5, r6, r7, lr}
 8001f30:	0016      	movs	r6, r2
 8001f32:	031b      	lsls	r3, r3, #12
 8001f34:	0b1b      	lsrs	r3, r3, #12
 8001f36:	4d31      	ldr	r5, [pc, #196]	; (8001ffc <__ledf2+0xdc>)
 8001f38:	030f      	lsls	r7, r1, #12
 8001f3a:	004a      	lsls	r2, r1, #1
 8001f3c:	4699      	mov	r9, r3
 8001f3e:	0043      	lsls	r3, r0, #1
 8001f40:	46a4      	mov	ip, r4
 8001f42:	46b0      	mov	r8, r6
 8001f44:	0b3f      	lsrs	r7, r7, #12
 8001f46:	0d52      	lsrs	r2, r2, #21
 8001f48:	0fc9      	lsrs	r1, r1, #31
 8001f4a:	0d5b      	lsrs	r3, r3, #21
 8001f4c:	0fc0      	lsrs	r0, r0, #31
 8001f4e:	42aa      	cmp	r2, r5
 8001f50:	d011      	beq.n	8001f76 <__ledf2+0x56>
 8001f52:	42ab      	cmp	r3, r5
 8001f54:	d014      	beq.n	8001f80 <__ledf2+0x60>
 8001f56:	2a00      	cmp	r2, #0
 8001f58:	d12f      	bne.n	8001fba <__ledf2+0x9a>
 8001f5a:	433c      	orrs	r4, r7
 8001f5c:	46a3      	mov	fp, r4
 8001f5e:	4265      	negs	r5, r4
 8001f60:	4165      	adcs	r5, r4
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d114      	bne.n	8001f90 <__ledf2+0x70>
 8001f66:	464c      	mov	r4, r9
 8001f68:	4326      	orrs	r6, r4
 8001f6a:	d111      	bne.n	8001f90 <__ledf2+0x70>
 8001f6c:	465b      	mov	r3, fp
 8001f6e:	2000      	movs	r0, #0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d017      	beq.n	8001fa4 <__ledf2+0x84>
 8001f74:	e010      	b.n	8001f98 <__ledf2+0x78>
 8001f76:	003d      	movs	r5, r7
 8001f78:	4325      	orrs	r5, r4
 8001f7a:	d112      	bne.n	8001fa2 <__ledf2+0x82>
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d11c      	bne.n	8001fba <__ledf2+0x9a>
 8001f80:	464d      	mov	r5, r9
 8001f82:	432e      	orrs	r6, r5
 8001f84:	d10d      	bne.n	8001fa2 <__ledf2+0x82>
 8001f86:	2a00      	cmp	r2, #0
 8001f88:	d104      	bne.n	8001f94 <__ledf2+0x74>
 8001f8a:	433c      	orrs	r4, r7
 8001f8c:	4265      	negs	r5, r4
 8001f8e:	4165      	adcs	r5, r4
 8001f90:	2d00      	cmp	r5, #0
 8001f92:	d10d      	bne.n	8001fb0 <__ledf2+0x90>
 8001f94:	4281      	cmp	r1, r0
 8001f96:	d016      	beq.n	8001fc6 <__ledf2+0xa6>
 8001f98:	2002      	movs	r0, #2
 8001f9a:	3901      	subs	r1, #1
 8001f9c:	4008      	ands	r0, r1
 8001f9e:	3801      	subs	r0, #1
 8001fa0:	e000      	b.n	8001fa4 <__ledf2+0x84>
 8001fa2:	2002      	movs	r0, #2
 8001fa4:	bcf0      	pop	{r4, r5, r6, r7}
 8001fa6:	46bb      	mov	fp, r7
 8001fa8:	46b2      	mov	sl, r6
 8001faa:	46a9      	mov	r9, r5
 8001fac:	46a0      	mov	r8, r4
 8001fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fb0:	2800      	cmp	r0, #0
 8001fb2:	d1f7      	bne.n	8001fa4 <__ledf2+0x84>
 8001fb4:	2001      	movs	r0, #1
 8001fb6:	4240      	negs	r0, r0
 8001fb8:	e7f4      	b.n	8001fa4 <__ledf2+0x84>
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1ea      	bne.n	8001f94 <__ledf2+0x74>
 8001fbe:	464c      	mov	r4, r9
 8001fc0:	4326      	orrs	r6, r4
 8001fc2:	d1e7      	bne.n	8001f94 <__ledf2+0x74>
 8001fc4:	e7e8      	b.n	8001f98 <__ledf2+0x78>
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	dd06      	ble.n	8001fd8 <__ledf2+0xb8>
 8001fca:	4243      	negs	r3, r0
 8001fcc:	4158      	adcs	r0, r3
 8001fce:	2302      	movs	r3, #2
 8001fd0:	4240      	negs	r0, r0
 8001fd2:	4018      	ands	r0, r3
 8001fd4:	3801      	subs	r0, #1
 8001fd6:	e7e5      	b.n	8001fa4 <__ledf2+0x84>
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	dbe9      	blt.n	8001fb0 <__ledf2+0x90>
 8001fdc:	454f      	cmp	r7, r9
 8001fde:	d8db      	bhi.n	8001f98 <__ledf2+0x78>
 8001fe0:	d006      	beq.n	8001ff0 <__ledf2+0xd0>
 8001fe2:	2000      	movs	r0, #0
 8001fe4:	454f      	cmp	r7, r9
 8001fe6:	d2dd      	bcs.n	8001fa4 <__ledf2+0x84>
 8001fe8:	2900      	cmp	r1, #0
 8001fea:	d0e3      	beq.n	8001fb4 <__ledf2+0x94>
 8001fec:	0008      	movs	r0, r1
 8001fee:	e7d9      	b.n	8001fa4 <__ledf2+0x84>
 8001ff0:	45c4      	cmp	ip, r8
 8001ff2:	d8d1      	bhi.n	8001f98 <__ledf2+0x78>
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	45c4      	cmp	ip, r8
 8001ff8:	d2d4      	bcs.n	8001fa4 <__ledf2+0x84>
 8001ffa:	e7f5      	b.n	8001fe8 <__ledf2+0xc8>
 8001ffc:	000007ff 	.word	0x000007ff

08002000 <__aeabi_dmul>:
 8002000:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002002:	4657      	mov	r7, sl
 8002004:	464e      	mov	r6, r9
 8002006:	4645      	mov	r5, r8
 8002008:	46de      	mov	lr, fp
 800200a:	b5e0      	push	{r5, r6, r7, lr}
 800200c:	4698      	mov	r8, r3
 800200e:	030c      	lsls	r4, r1, #12
 8002010:	004b      	lsls	r3, r1, #1
 8002012:	0006      	movs	r6, r0
 8002014:	4692      	mov	sl, r2
 8002016:	b087      	sub	sp, #28
 8002018:	0b24      	lsrs	r4, r4, #12
 800201a:	0d5b      	lsrs	r3, r3, #21
 800201c:	0fcf      	lsrs	r7, r1, #31
 800201e:	2b00      	cmp	r3, #0
 8002020:	d06c      	beq.n	80020fc <__aeabi_dmul+0xfc>
 8002022:	4add      	ldr	r2, [pc, #884]	; (8002398 <__aeabi_dmul+0x398>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d100      	bne.n	800202a <__aeabi_dmul+0x2a>
 8002028:	e086      	b.n	8002138 <__aeabi_dmul+0x138>
 800202a:	0f42      	lsrs	r2, r0, #29
 800202c:	00e4      	lsls	r4, r4, #3
 800202e:	4314      	orrs	r4, r2
 8002030:	2280      	movs	r2, #128	; 0x80
 8002032:	0412      	lsls	r2, r2, #16
 8002034:	4314      	orrs	r4, r2
 8002036:	4ad9      	ldr	r2, [pc, #868]	; (800239c <__aeabi_dmul+0x39c>)
 8002038:	00c5      	lsls	r5, r0, #3
 800203a:	4694      	mov	ip, r2
 800203c:	4463      	add	r3, ip
 800203e:	9300      	str	r3, [sp, #0]
 8002040:	2300      	movs	r3, #0
 8002042:	4699      	mov	r9, r3
 8002044:	469b      	mov	fp, r3
 8002046:	4643      	mov	r3, r8
 8002048:	4642      	mov	r2, r8
 800204a:	031e      	lsls	r6, r3, #12
 800204c:	0fd2      	lsrs	r2, r2, #31
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	4650      	mov	r0, sl
 8002052:	4690      	mov	r8, r2
 8002054:	0b36      	lsrs	r6, r6, #12
 8002056:	0d5b      	lsrs	r3, r3, #21
 8002058:	d100      	bne.n	800205c <__aeabi_dmul+0x5c>
 800205a:	e078      	b.n	800214e <__aeabi_dmul+0x14e>
 800205c:	4ace      	ldr	r2, [pc, #824]	; (8002398 <__aeabi_dmul+0x398>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d01d      	beq.n	800209e <__aeabi_dmul+0x9e>
 8002062:	49ce      	ldr	r1, [pc, #824]	; (800239c <__aeabi_dmul+0x39c>)
 8002064:	0f42      	lsrs	r2, r0, #29
 8002066:	468c      	mov	ip, r1
 8002068:	9900      	ldr	r1, [sp, #0]
 800206a:	4463      	add	r3, ip
 800206c:	00f6      	lsls	r6, r6, #3
 800206e:	468c      	mov	ip, r1
 8002070:	4316      	orrs	r6, r2
 8002072:	2280      	movs	r2, #128	; 0x80
 8002074:	449c      	add	ip, r3
 8002076:	0412      	lsls	r2, r2, #16
 8002078:	4663      	mov	r3, ip
 800207a:	4316      	orrs	r6, r2
 800207c:	00c2      	lsls	r2, r0, #3
 800207e:	2000      	movs	r0, #0
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	9900      	ldr	r1, [sp, #0]
 8002084:	4643      	mov	r3, r8
 8002086:	3101      	adds	r1, #1
 8002088:	468c      	mov	ip, r1
 800208a:	4649      	mov	r1, r9
 800208c:	407b      	eors	r3, r7
 800208e:	9301      	str	r3, [sp, #4]
 8002090:	290f      	cmp	r1, #15
 8002092:	d900      	bls.n	8002096 <__aeabi_dmul+0x96>
 8002094:	e07e      	b.n	8002194 <__aeabi_dmul+0x194>
 8002096:	4bc2      	ldr	r3, [pc, #776]	; (80023a0 <__aeabi_dmul+0x3a0>)
 8002098:	0089      	lsls	r1, r1, #2
 800209a:	5859      	ldr	r1, [r3, r1]
 800209c:	468f      	mov	pc, r1
 800209e:	4652      	mov	r2, sl
 80020a0:	9b00      	ldr	r3, [sp, #0]
 80020a2:	4332      	orrs	r2, r6
 80020a4:	d000      	beq.n	80020a8 <__aeabi_dmul+0xa8>
 80020a6:	e156      	b.n	8002356 <__aeabi_dmul+0x356>
 80020a8:	49bb      	ldr	r1, [pc, #748]	; (8002398 <__aeabi_dmul+0x398>)
 80020aa:	2600      	movs	r6, #0
 80020ac:	468c      	mov	ip, r1
 80020ae:	4463      	add	r3, ip
 80020b0:	4649      	mov	r1, r9
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	2302      	movs	r3, #2
 80020b6:	4319      	orrs	r1, r3
 80020b8:	4689      	mov	r9, r1
 80020ba:	2002      	movs	r0, #2
 80020bc:	e7e1      	b.n	8002082 <__aeabi_dmul+0x82>
 80020be:	4643      	mov	r3, r8
 80020c0:	9301      	str	r3, [sp, #4]
 80020c2:	0034      	movs	r4, r6
 80020c4:	0015      	movs	r5, r2
 80020c6:	4683      	mov	fp, r0
 80020c8:	465b      	mov	r3, fp
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d05e      	beq.n	800218c <__aeabi_dmul+0x18c>
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d100      	bne.n	80020d4 <__aeabi_dmul+0xd4>
 80020d2:	e1f3      	b.n	80024bc <__aeabi_dmul+0x4bc>
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d000      	beq.n	80020da <__aeabi_dmul+0xda>
 80020d8:	e118      	b.n	800230c <__aeabi_dmul+0x30c>
 80020da:	2200      	movs	r2, #0
 80020dc:	2400      	movs	r4, #0
 80020de:	2500      	movs	r5, #0
 80020e0:	9b01      	ldr	r3, [sp, #4]
 80020e2:	0512      	lsls	r2, r2, #20
 80020e4:	4322      	orrs	r2, r4
 80020e6:	07db      	lsls	r3, r3, #31
 80020e8:	431a      	orrs	r2, r3
 80020ea:	0028      	movs	r0, r5
 80020ec:	0011      	movs	r1, r2
 80020ee:	b007      	add	sp, #28
 80020f0:	bcf0      	pop	{r4, r5, r6, r7}
 80020f2:	46bb      	mov	fp, r7
 80020f4:	46b2      	mov	sl, r6
 80020f6:	46a9      	mov	r9, r5
 80020f8:	46a0      	mov	r8, r4
 80020fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020fc:	0025      	movs	r5, r4
 80020fe:	4305      	orrs	r5, r0
 8002100:	d100      	bne.n	8002104 <__aeabi_dmul+0x104>
 8002102:	e141      	b.n	8002388 <__aeabi_dmul+0x388>
 8002104:	2c00      	cmp	r4, #0
 8002106:	d100      	bne.n	800210a <__aeabi_dmul+0x10a>
 8002108:	e1ad      	b.n	8002466 <__aeabi_dmul+0x466>
 800210a:	0020      	movs	r0, r4
 800210c:	f000 fe34 	bl	8002d78 <__clzsi2>
 8002110:	0001      	movs	r1, r0
 8002112:	0002      	movs	r2, r0
 8002114:	390b      	subs	r1, #11
 8002116:	231d      	movs	r3, #29
 8002118:	0010      	movs	r0, r2
 800211a:	1a5b      	subs	r3, r3, r1
 800211c:	0031      	movs	r1, r6
 800211e:	0035      	movs	r5, r6
 8002120:	3808      	subs	r0, #8
 8002122:	4084      	lsls	r4, r0
 8002124:	40d9      	lsrs	r1, r3
 8002126:	4085      	lsls	r5, r0
 8002128:	430c      	orrs	r4, r1
 800212a:	489e      	ldr	r0, [pc, #632]	; (80023a4 <__aeabi_dmul+0x3a4>)
 800212c:	1a83      	subs	r3, r0, r2
 800212e:	9300      	str	r3, [sp, #0]
 8002130:	2300      	movs	r3, #0
 8002132:	4699      	mov	r9, r3
 8002134:	469b      	mov	fp, r3
 8002136:	e786      	b.n	8002046 <__aeabi_dmul+0x46>
 8002138:	0005      	movs	r5, r0
 800213a:	4325      	orrs	r5, r4
 800213c:	d000      	beq.n	8002140 <__aeabi_dmul+0x140>
 800213e:	e11c      	b.n	800237a <__aeabi_dmul+0x37a>
 8002140:	2208      	movs	r2, #8
 8002142:	9300      	str	r3, [sp, #0]
 8002144:	2302      	movs	r3, #2
 8002146:	2400      	movs	r4, #0
 8002148:	4691      	mov	r9, r2
 800214a:	469b      	mov	fp, r3
 800214c:	e77b      	b.n	8002046 <__aeabi_dmul+0x46>
 800214e:	4652      	mov	r2, sl
 8002150:	4332      	orrs	r2, r6
 8002152:	d100      	bne.n	8002156 <__aeabi_dmul+0x156>
 8002154:	e10a      	b.n	800236c <__aeabi_dmul+0x36c>
 8002156:	2e00      	cmp	r6, #0
 8002158:	d100      	bne.n	800215c <__aeabi_dmul+0x15c>
 800215a:	e176      	b.n	800244a <__aeabi_dmul+0x44a>
 800215c:	0030      	movs	r0, r6
 800215e:	f000 fe0b 	bl	8002d78 <__clzsi2>
 8002162:	0002      	movs	r2, r0
 8002164:	3a0b      	subs	r2, #11
 8002166:	231d      	movs	r3, #29
 8002168:	0001      	movs	r1, r0
 800216a:	1a9b      	subs	r3, r3, r2
 800216c:	4652      	mov	r2, sl
 800216e:	3908      	subs	r1, #8
 8002170:	40da      	lsrs	r2, r3
 8002172:	408e      	lsls	r6, r1
 8002174:	4316      	orrs	r6, r2
 8002176:	4652      	mov	r2, sl
 8002178:	408a      	lsls	r2, r1
 800217a:	9b00      	ldr	r3, [sp, #0]
 800217c:	4989      	ldr	r1, [pc, #548]	; (80023a4 <__aeabi_dmul+0x3a4>)
 800217e:	1a18      	subs	r0, r3, r0
 8002180:	0003      	movs	r3, r0
 8002182:	468c      	mov	ip, r1
 8002184:	4463      	add	r3, ip
 8002186:	2000      	movs	r0, #0
 8002188:	9300      	str	r3, [sp, #0]
 800218a:	e77a      	b.n	8002082 <__aeabi_dmul+0x82>
 800218c:	2400      	movs	r4, #0
 800218e:	2500      	movs	r5, #0
 8002190:	4a81      	ldr	r2, [pc, #516]	; (8002398 <__aeabi_dmul+0x398>)
 8002192:	e7a5      	b.n	80020e0 <__aeabi_dmul+0xe0>
 8002194:	0c2f      	lsrs	r7, r5, #16
 8002196:	042d      	lsls	r5, r5, #16
 8002198:	0c2d      	lsrs	r5, r5, #16
 800219a:	002b      	movs	r3, r5
 800219c:	0c11      	lsrs	r1, r2, #16
 800219e:	0412      	lsls	r2, r2, #16
 80021a0:	0c12      	lsrs	r2, r2, #16
 80021a2:	4353      	muls	r3, r2
 80021a4:	4698      	mov	r8, r3
 80021a6:	0013      	movs	r3, r2
 80021a8:	0028      	movs	r0, r5
 80021aa:	437b      	muls	r3, r7
 80021ac:	4699      	mov	r9, r3
 80021ae:	4348      	muls	r0, r1
 80021b0:	4448      	add	r0, r9
 80021b2:	4683      	mov	fp, r0
 80021b4:	4640      	mov	r0, r8
 80021b6:	000b      	movs	r3, r1
 80021b8:	0c00      	lsrs	r0, r0, #16
 80021ba:	4682      	mov	sl, r0
 80021bc:	4658      	mov	r0, fp
 80021be:	437b      	muls	r3, r7
 80021c0:	4450      	add	r0, sl
 80021c2:	9302      	str	r3, [sp, #8]
 80021c4:	4581      	cmp	r9, r0
 80021c6:	d906      	bls.n	80021d6 <__aeabi_dmul+0x1d6>
 80021c8:	469a      	mov	sl, r3
 80021ca:	2380      	movs	r3, #128	; 0x80
 80021cc:	025b      	lsls	r3, r3, #9
 80021ce:	4699      	mov	r9, r3
 80021d0:	44ca      	add	sl, r9
 80021d2:	4653      	mov	r3, sl
 80021d4:	9302      	str	r3, [sp, #8]
 80021d6:	0c03      	lsrs	r3, r0, #16
 80021d8:	469b      	mov	fp, r3
 80021da:	4643      	mov	r3, r8
 80021dc:	041b      	lsls	r3, r3, #16
 80021de:	0400      	lsls	r0, r0, #16
 80021e0:	0c1b      	lsrs	r3, r3, #16
 80021e2:	4698      	mov	r8, r3
 80021e4:	0003      	movs	r3, r0
 80021e6:	4443      	add	r3, r8
 80021e8:	9304      	str	r3, [sp, #16]
 80021ea:	0c33      	lsrs	r3, r6, #16
 80021ec:	4699      	mov	r9, r3
 80021ee:	002b      	movs	r3, r5
 80021f0:	0436      	lsls	r6, r6, #16
 80021f2:	0c36      	lsrs	r6, r6, #16
 80021f4:	4373      	muls	r3, r6
 80021f6:	4698      	mov	r8, r3
 80021f8:	0033      	movs	r3, r6
 80021fa:	437b      	muls	r3, r7
 80021fc:	469a      	mov	sl, r3
 80021fe:	464b      	mov	r3, r9
 8002200:	435d      	muls	r5, r3
 8002202:	435f      	muls	r7, r3
 8002204:	4643      	mov	r3, r8
 8002206:	4455      	add	r5, sl
 8002208:	0c18      	lsrs	r0, r3, #16
 800220a:	1940      	adds	r0, r0, r5
 800220c:	4582      	cmp	sl, r0
 800220e:	d903      	bls.n	8002218 <__aeabi_dmul+0x218>
 8002210:	2380      	movs	r3, #128	; 0x80
 8002212:	025b      	lsls	r3, r3, #9
 8002214:	469a      	mov	sl, r3
 8002216:	4457      	add	r7, sl
 8002218:	0c05      	lsrs	r5, r0, #16
 800221a:	19eb      	adds	r3, r5, r7
 800221c:	9305      	str	r3, [sp, #20]
 800221e:	4643      	mov	r3, r8
 8002220:	041d      	lsls	r5, r3, #16
 8002222:	0c2d      	lsrs	r5, r5, #16
 8002224:	0400      	lsls	r0, r0, #16
 8002226:	1940      	adds	r0, r0, r5
 8002228:	0c25      	lsrs	r5, r4, #16
 800222a:	0424      	lsls	r4, r4, #16
 800222c:	0c24      	lsrs	r4, r4, #16
 800222e:	0027      	movs	r7, r4
 8002230:	4357      	muls	r7, r2
 8002232:	436a      	muls	r2, r5
 8002234:	4690      	mov	r8, r2
 8002236:	002a      	movs	r2, r5
 8002238:	0c3b      	lsrs	r3, r7, #16
 800223a:	469a      	mov	sl, r3
 800223c:	434a      	muls	r2, r1
 800223e:	4361      	muls	r1, r4
 8002240:	4441      	add	r1, r8
 8002242:	4451      	add	r1, sl
 8002244:	4483      	add	fp, r0
 8002246:	4588      	cmp	r8, r1
 8002248:	d903      	bls.n	8002252 <__aeabi_dmul+0x252>
 800224a:	2380      	movs	r3, #128	; 0x80
 800224c:	025b      	lsls	r3, r3, #9
 800224e:	4698      	mov	r8, r3
 8002250:	4442      	add	r2, r8
 8002252:	043f      	lsls	r7, r7, #16
 8002254:	0c0b      	lsrs	r3, r1, #16
 8002256:	0c3f      	lsrs	r7, r7, #16
 8002258:	0409      	lsls	r1, r1, #16
 800225a:	19c9      	adds	r1, r1, r7
 800225c:	0027      	movs	r7, r4
 800225e:	4698      	mov	r8, r3
 8002260:	464b      	mov	r3, r9
 8002262:	4377      	muls	r7, r6
 8002264:	435c      	muls	r4, r3
 8002266:	436e      	muls	r6, r5
 8002268:	435d      	muls	r5, r3
 800226a:	0c3b      	lsrs	r3, r7, #16
 800226c:	4699      	mov	r9, r3
 800226e:	19a4      	adds	r4, r4, r6
 8002270:	444c      	add	r4, r9
 8002272:	4442      	add	r2, r8
 8002274:	9503      	str	r5, [sp, #12]
 8002276:	42a6      	cmp	r6, r4
 8002278:	d904      	bls.n	8002284 <__aeabi_dmul+0x284>
 800227a:	2380      	movs	r3, #128	; 0x80
 800227c:	025b      	lsls	r3, r3, #9
 800227e:	4698      	mov	r8, r3
 8002280:	4445      	add	r5, r8
 8002282:	9503      	str	r5, [sp, #12]
 8002284:	9b02      	ldr	r3, [sp, #8]
 8002286:	043f      	lsls	r7, r7, #16
 8002288:	445b      	add	r3, fp
 800228a:	001e      	movs	r6, r3
 800228c:	4283      	cmp	r3, r0
 800228e:	4180      	sbcs	r0, r0
 8002290:	0423      	lsls	r3, r4, #16
 8002292:	4698      	mov	r8, r3
 8002294:	9b05      	ldr	r3, [sp, #20]
 8002296:	0c3f      	lsrs	r7, r7, #16
 8002298:	4447      	add	r7, r8
 800229a:	4698      	mov	r8, r3
 800229c:	1876      	adds	r6, r6, r1
 800229e:	428e      	cmp	r6, r1
 80022a0:	4189      	sbcs	r1, r1
 80022a2:	4447      	add	r7, r8
 80022a4:	4240      	negs	r0, r0
 80022a6:	183d      	adds	r5, r7, r0
 80022a8:	46a8      	mov	r8, r5
 80022aa:	4693      	mov	fp, r2
 80022ac:	4249      	negs	r1, r1
 80022ae:	468a      	mov	sl, r1
 80022b0:	44c3      	add	fp, r8
 80022b2:	429f      	cmp	r7, r3
 80022b4:	41bf      	sbcs	r7, r7
 80022b6:	4580      	cmp	r8, r0
 80022b8:	4180      	sbcs	r0, r0
 80022ba:	9b03      	ldr	r3, [sp, #12]
 80022bc:	44da      	add	sl, fp
 80022be:	4698      	mov	r8, r3
 80022c0:	4653      	mov	r3, sl
 80022c2:	4240      	negs	r0, r0
 80022c4:	427f      	negs	r7, r7
 80022c6:	4307      	orrs	r7, r0
 80022c8:	0c24      	lsrs	r4, r4, #16
 80022ca:	4593      	cmp	fp, r2
 80022cc:	4192      	sbcs	r2, r2
 80022ce:	458a      	cmp	sl, r1
 80022d0:	4189      	sbcs	r1, r1
 80022d2:	193f      	adds	r7, r7, r4
 80022d4:	0ddc      	lsrs	r4, r3, #23
 80022d6:	9b04      	ldr	r3, [sp, #16]
 80022d8:	0275      	lsls	r5, r6, #9
 80022da:	431d      	orrs	r5, r3
 80022dc:	1e68      	subs	r0, r5, #1
 80022de:	4185      	sbcs	r5, r0
 80022e0:	4653      	mov	r3, sl
 80022e2:	4252      	negs	r2, r2
 80022e4:	4249      	negs	r1, r1
 80022e6:	430a      	orrs	r2, r1
 80022e8:	18bf      	adds	r7, r7, r2
 80022ea:	4447      	add	r7, r8
 80022ec:	0df6      	lsrs	r6, r6, #23
 80022ee:	027f      	lsls	r7, r7, #9
 80022f0:	4335      	orrs	r5, r6
 80022f2:	025a      	lsls	r2, r3, #9
 80022f4:	433c      	orrs	r4, r7
 80022f6:	4315      	orrs	r5, r2
 80022f8:	01fb      	lsls	r3, r7, #7
 80022fa:	d400      	bmi.n	80022fe <__aeabi_dmul+0x2fe>
 80022fc:	e0c1      	b.n	8002482 <__aeabi_dmul+0x482>
 80022fe:	2101      	movs	r1, #1
 8002300:	086a      	lsrs	r2, r5, #1
 8002302:	400d      	ands	r5, r1
 8002304:	4315      	orrs	r5, r2
 8002306:	07e2      	lsls	r2, r4, #31
 8002308:	4315      	orrs	r5, r2
 800230a:	0864      	lsrs	r4, r4, #1
 800230c:	4926      	ldr	r1, [pc, #152]	; (80023a8 <__aeabi_dmul+0x3a8>)
 800230e:	4461      	add	r1, ip
 8002310:	2900      	cmp	r1, #0
 8002312:	dd56      	ble.n	80023c2 <__aeabi_dmul+0x3c2>
 8002314:	076b      	lsls	r3, r5, #29
 8002316:	d009      	beq.n	800232c <__aeabi_dmul+0x32c>
 8002318:	220f      	movs	r2, #15
 800231a:	402a      	ands	r2, r5
 800231c:	2a04      	cmp	r2, #4
 800231e:	d005      	beq.n	800232c <__aeabi_dmul+0x32c>
 8002320:	1d2a      	adds	r2, r5, #4
 8002322:	42aa      	cmp	r2, r5
 8002324:	41ad      	sbcs	r5, r5
 8002326:	426d      	negs	r5, r5
 8002328:	1964      	adds	r4, r4, r5
 800232a:	0015      	movs	r5, r2
 800232c:	01e3      	lsls	r3, r4, #7
 800232e:	d504      	bpl.n	800233a <__aeabi_dmul+0x33a>
 8002330:	2180      	movs	r1, #128	; 0x80
 8002332:	4a1e      	ldr	r2, [pc, #120]	; (80023ac <__aeabi_dmul+0x3ac>)
 8002334:	00c9      	lsls	r1, r1, #3
 8002336:	4014      	ands	r4, r2
 8002338:	4461      	add	r1, ip
 800233a:	4a1d      	ldr	r2, [pc, #116]	; (80023b0 <__aeabi_dmul+0x3b0>)
 800233c:	4291      	cmp	r1, r2
 800233e:	dd00      	ble.n	8002342 <__aeabi_dmul+0x342>
 8002340:	e724      	b.n	800218c <__aeabi_dmul+0x18c>
 8002342:	0762      	lsls	r2, r4, #29
 8002344:	08ed      	lsrs	r5, r5, #3
 8002346:	0264      	lsls	r4, r4, #9
 8002348:	0549      	lsls	r1, r1, #21
 800234a:	4315      	orrs	r5, r2
 800234c:	0b24      	lsrs	r4, r4, #12
 800234e:	0d4a      	lsrs	r2, r1, #21
 8002350:	e6c6      	b.n	80020e0 <__aeabi_dmul+0xe0>
 8002352:	9701      	str	r7, [sp, #4]
 8002354:	e6b8      	b.n	80020c8 <__aeabi_dmul+0xc8>
 8002356:	4a10      	ldr	r2, [pc, #64]	; (8002398 <__aeabi_dmul+0x398>)
 8002358:	2003      	movs	r0, #3
 800235a:	4694      	mov	ip, r2
 800235c:	4463      	add	r3, ip
 800235e:	464a      	mov	r2, r9
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	2303      	movs	r3, #3
 8002364:	431a      	orrs	r2, r3
 8002366:	4691      	mov	r9, r2
 8002368:	4652      	mov	r2, sl
 800236a:	e68a      	b.n	8002082 <__aeabi_dmul+0x82>
 800236c:	4649      	mov	r1, r9
 800236e:	2301      	movs	r3, #1
 8002370:	4319      	orrs	r1, r3
 8002372:	4689      	mov	r9, r1
 8002374:	2600      	movs	r6, #0
 8002376:	2001      	movs	r0, #1
 8002378:	e683      	b.n	8002082 <__aeabi_dmul+0x82>
 800237a:	220c      	movs	r2, #12
 800237c:	9300      	str	r3, [sp, #0]
 800237e:	2303      	movs	r3, #3
 8002380:	0005      	movs	r5, r0
 8002382:	4691      	mov	r9, r2
 8002384:	469b      	mov	fp, r3
 8002386:	e65e      	b.n	8002046 <__aeabi_dmul+0x46>
 8002388:	2304      	movs	r3, #4
 800238a:	4699      	mov	r9, r3
 800238c:	2300      	movs	r3, #0
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	3301      	adds	r3, #1
 8002392:	2400      	movs	r4, #0
 8002394:	469b      	mov	fp, r3
 8002396:	e656      	b.n	8002046 <__aeabi_dmul+0x46>
 8002398:	000007ff 	.word	0x000007ff
 800239c:	fffffc01 	.word	0xfffffc01
 80023a0:	0800ae54 	.word	0x0800ae54
 80023a4:	fffffc0d 	.word	0xfffffc0d
 80023a8:	000003ff 	.word	0x000003ff
 80023ac:	feffffff 	.word	0xfeffffff
 80023b0:	000007fe 	.word	0x000007fe
 80023b4:	2300      	movs	r3, #0
 80023b6:	2480      	movs	r4, #128	; 0x80
 80023b8:	2500      	movs	r5, #0
 80023ba:	4a44      	ldr	r2, [pc, #272]	; (80024cc <__aeabi_dmul+0x4cc>)
 80023bc:	9301      	str	r3, [sp, #4]
 80023be:	0324      	lsls	r4, r4, #12
 80023c0:	e68e      	b.n	80020e0 <__aeabi_dmul+0xe0>
 80023c2:	2001      	movs	r0, #1
 80023c4:	1a40      	subs	r0, r0, r1
 80023c6:	2838      	cmp	r0, #56	; 0x38
 80023c8:	dd00      	ble.n	80023cc <__aeabi_dmul+0x3cc>
 80023ca:	e686      	b.n	80020da <__aeabi_dmul+0xda>
 80023cc:	281f      	cmp	r0, #31
 80023ce:	dd5b      	ble.n	8002488 <__aeabi_dmul+0x488>
 80023d0:	221f      	movs	r2, #31
 80023d2:	0023      	movs	r3, r4
 80023d4:	4252      	negs	r2, r2
 80023d6:	1a51      	subs	r1, r2, r1
 80023d8:	40cb      	lsrs	r3, r1
 80023da:	0019      	movs	r1, r3
 80023dc:	2820      	cmp	r0, #32
 80023de:	d003      	beq.n	80023e8 <__aeabi_dmul+0x3e8>
 80023e0:	4a3b      	ldr	r2, [pc, #236]	; (80024d0 <__aeabi_dmul+0x4d0>)
 80023e2:	4462      	add	r2, ip
 80023e4:	4094      	lsls	r4, r2
 80023e6:	4325      	orrs	r5, r4
 80023e8:	1e6a      	subs	r2, r5, #1
 80023ea:	4195      	sbcs	r5, r2
 80023ec:	002a      	movs	r2, r5
 80023ee:	430a      	orrs	r2, r1
 80023f0:	2107      	movs	r1, #7
 80023f2:	000d      	movs	r5, r1
 80023f4:	2400      	movs	r4, #0
 80023f6:	4015      	ands	r5, r2
 80023f8:	4211      	tst	r1, r2
 80023fa:	d05b      	beq.n	80024b4 <__aeabi_dmul+0x4b4>
 80023fc:	210f      	movs	r1, #15
 80023fe:	2400      	movs	r4, #0
 8002400:	4011      	ands	r1, r2
 8002402:	2904      	cmp	r1, #4
 8002404:	d053      	beq.n	80024ae <__aeabi_dmul+0x4ae>
 8002406:	1d11      	adds	r1, r2, #4
 8002408:	4291      	cmp	r1, r2
 800240a:	4192      	sbcs	r2, r2
 800240c:	4252      	negs	r2, r2
 800240e:	18a4      	adds	r4, r4, r2
 8002410:	000a      	movs	r2, r1
 8002412:	0223      	lsls	r3, r4, #8
 8002414:	d54b      	bpl.n	80024ae <__aeabi_dmul+0x4ae>
 8002416:	2201      	movs	r2, #1
 8002418:	2400      	movs	r4, #0
 800241a:	2500      	movs	r5, #0
 800241c:	e660      	b.n	80020e0 <__aeabi_dmul+0xe0>
 800241e:	2380      	movs	r3, #128	; 0x80
 8002420:	031b      	lsls	r3, r3, #12
 8002422:	421c      	tst	r4, r3
 8002424:	d009      	beq.n	800243a <__aeabi_dmul+0x43a>
 8002426:	421e      	tst	r6, r3
 8002428:	d107      	bne.n	800243a <__aeabi_dmul+0x43a>
 800242a:	4333      	orrs	r3, r6
 800242c:	031c      	lsls	r4, r3, #12
 800242e:	4643      	mov	r3, r8
 8002430:	0015      	movs	r5, r2
 8002432:	0b24      	lsrs	r4, r4, #12
 8002434:	4a25      	ldr	r2, [pc, #148]	; (80024cc <__aeabi_dmul+0x4cc>)
 8002436:	9301      	str	r3, [sp, #4]
 8002438:	e652      	b.n	80020e0 <__aeabi_dmul+0xe0>
 800243a:	2280      	movs	r2, #128	; 0x80
 800243c:	0312      	lsls	r2, r2, #12
 800243e:	4314      	orrs	r4, r2
 8002440:	0324      	lsls	r4, r4, #12
 8002442:	4a22      	ldr	r2, [pc, #136]	; (80024cc <__aeabi_dmul+0x4cc>)
 8002444:	0b24      	lsrs	r4, r4, #12
 8002446:	9701      	str	r7, [sp, #4]
 8002448:	e64a      	b.n	80020e0 <__aeabi_dmul+0xe0>
 800244a:	f000 fc95 	bl	8002d78 <__clzsi2>
 800244e:	0003      	movs	r3, r0
 8002450:	001a      	movs	r2, r3
 8002452:	3215      	adds	r2, #21
 8002454:	3020      	adds	r0, #32
 8002456:	2a1c      	cmp	r2, #28
 8002458:	dc00      	bgt.n	800245c <__aeabi_dmul+0x45c>
 800245a:	e684      	b.n	8002166 <__aeabi_dmul+0x166>
 800245c:	4656      	mov	r6, sl
 800245e:	3b08      	subs	r3, #8
 8002460:	2200      	movs	r2, #0
 8002462:	409e      	lsls	r6, r3
 8002464:	e689      	b.n	800217a <__aeabi_dmul+0x17a>
 8002466:	f000 fc87 	bl	8002d78 <__clzsi2>
 800246a:	0001      	movs	r1, r0
 800246c:	0002      	movs	r2, r0
 800246e:	3115      	adds	r1, #21
 8002470:	3220      	adds	r2, #32
 8002472:	291c      	cmp	r1, #28
 8002474:	dc00      	bgt.n	8002478 <__aeabi_dmul+0x478>
 8002476:	e64e      	b.n	8002116 <__aeabi_dmul+0x116>
 8002478:	0034      	movs	r4, r6
 800247a:	3808      	subs	r0, #8
 800247c:	2500      	movs	r5, #0
 800247e:	4084      	lsls	r4, r0
 8002480:	e653      	b.n	800212a <__aeabi_dmul+0x12a>
 8002482:	9b00      	ldr	r3, [sp, #0]
 8002484:	469c      	mov	ip, r3
 8002486:	e741      	b.n	800230c <__aeabi_dmul+0x30c>
 8002488:	4912      	ldr	r1, [pc, #72]	; (80024d4 <__aeabi_dmul+0x4d4>)
 800248a:	0022      	movs	r2, r4
 800248c:	4461      	add	r1, ip
 800248e:	002e      	movs	r6, r5
 8002490:	408d      	lsls	r5, r1
 8002492:	408a      	lsls	r2, r1
 8002494:	40c6      	lsrs	r6, r0
 8002496:	1e69      	subs	r1, r5, #1
 8002498:	418d      	sbcs	r5, r1
 800249a:	4332      	orrs	r2, r6
 800249c:	432a      	orrs	r2, r5
 800249e:	40c4      	lsrs	r4, r0
 80024a0:	0753      	lsls	r3, r2, #29
 80024a2:	d0b6      	beq.n	8002412 <__aeabi_dmul+0x412>
 80024a4:	210f      	movs	r1, #15
 80024a6:	4011      	ands	r1, r2
 80024a8:	2904      	cmp	r1, #4
 80024aa:	d1ac      	bne.n	8002406 <__aeabi_dmul+0x406>
 80024ac:	e7b1      	b.n	8002412 <__aeabi_dmul+0x412>
 80024ae:	0765      	lsls	r5, r4, #29
 80024b0:	0264      	lsls	r4, r4, #9
 80024b2:	0b24      	lsrs	r4, r4, #12
 80024b4:	08d2      	lsrs	r2, r2, #3
 80024b6:	4315      	orrs	r5, r2
 80024b8:	2200      	movs	r2, #0
 80024ba:	e611      	b.n	80020e0 <__aeabi_dmul+0xe0>
 80024bc:	2280      	movs	r2, #128	; 0x80
 80024be:	0312      	lsls	r2, r2, #12
 80024c0:	4314      	orrs	r4, r2
 80024c2:	0324      	lsls	r4, r4, #12
 80024c4:	4a01      	ldr	r2, [pc, #4]	; (80024cc <__aeabi_dmul+0x4cc>)
 80024c6:	0b24      	lsrs	r4, r4, #12
 80024c8:	e60a      	b.n	80020e0 <__aeabi_dmul+0xe0>
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	000007ff 	.word	0x000007ff
 80024d0:	0000043e 	.word	0x0000043e
 80024d4:	0000041e 	.word	0x0000041e

080024d8 <__aeabi_dsub>:
 80024d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024da:	4657      	mov	r7, sl
 80024dc:	464e      	mov	r6, r9
 80024de:	4645      	mov	r5, r8
 80024e0:	46de      	mov	lr, fp
 80024e2:	0004      	movs	r4, r0
 80024e4:	b5e0      	push	{r5, r6, r7, lr}
 80024e6:	001f      	movs	r7, r3
 80024e8:	0010      	movs	r0, r2
 80024ea:	030b      	lsls	r3, r1, #12
 80024ec:	0f62      	lsrs	r2, r4, #29
 80024ee:	004e      	lsls	r6, r1, #1
 80024f0:	0fcd      	lsrs	r5, r1, #31
 80024f2:	0a5b      	lsrs	r3, r3, #9
 80024f4:	0339      	lsls	r1, r7, #12
 80024f6:	4313      	orrs	r3, r2
 80024f8:	0a49      	lsrs	r1, r1, #9
 80024fa:	00e2      	lsls	r2, r4, #3
 80024fc:	0f44      	lsrs	r4, r0, #29
 80024fe:	4321      	orrs	r1, r4
 8002500:	4cc2      	ldr	r4, [pc, #776]	; (800280c <__aeabi_dsub+0x334>)
 8002502:	4691      	mov	r9, r2
 8002504:	4692      	mov	sl, r2
 8002506:	00c0      	lsls	r0, r0, #3
 8002508:	007a      	lsls	r2, r7, #1
 800250a:	4680      	mov	r8, r0
 800250c:	0d76      	lsrs	r6, r6, #21
 800250e:	0d52      	lsrs	r2, r2, #21
 8002510:	0fff      	lsrs	r7, r7, #31
 8002512:	42a2      	cmp	r2, r4
 8002514:	d100      	bne.n	8002518 <__aeabi_dsub+0x40>
 8002516:	e0b4      	b.n	8002682 <__aeabi_dsub+0x1aa>
 8002518:	2401      	movs	r4, #1
 800251a:	4067      	eors	r7, r4
 800251c:	46bb      	mov	fp, r7
 800251e:	42bd      	cmp	r5, r7
 8002520:	d100      	bne.n	8002524 <__aeabi_dsub+0x4c>
 8002522:	e088      	b.n	8002636 <__aeabi_dsub+0x15e>
 8002524:	1ab4      	subs	r4, r6, r2
 8002526:	46a4      	mov	ip, r4
 8002528:	2c00      	cmp	r4, #0
 800252a:	dc00      	bgt.n	800252e <__aeabi_dsub+0x56>
 800252c:	e0b2      	b.n	8002694 <__aeabi_dsub+0x1bc>
 800252e:	2a00      	cmp	r2, #0
 8002530:	d100      	bne.n	8002534 <__aeabi_dsub+0x5c>
 8002532:	e0c5      	b.n	80026c0 <__aeabi_dsub+0x1e8>
 8002534:	4ab5      	ldr	r2, [pc, #724]	; (800280c <__aeabi_dsub+0x334>)
 8002536:	4296      	cmp	r6, r2
 8002538:	d100      	bne.n	800253c <__aeabi_dsub+0x64>
 800253a:	e28b      	b.n	8002a54 <__aeabi_dsub+0x57c>
 800253c:	2280      	movs	r2, #128	; 0x80
 800253e:	0412      	lsls	r2, r2, #16
 8002540:	4311      	orrs	r1, r2
 8002542:	4662      	mov	r2, ip
 8002544:	2a38      	cmp	r2, #56	; 0x38
 8002546:	dd00      	ble.n	800254a <__aeabi_dsub+0x72>
 8002548:	e1a1      	b.n	800288e <__aeabi_dsub+0x3b6>
 800254a:	2a1f      	cmp	r2, #31
 800254c:	dd00      	ble.n	8002550 <__aeabi_dsub+0x78>
 800254e:	e216      	b.n	800297e <__aeabi_dsub+0x4a6>
 8002550:	2720      	movs	r7, #32
 8002552:	000c      	movs	r4, r1
 8002554:	1abf      	subs	r7, r7, r2
 8002556:	40bc      	lsls	r4, r7
 8002558:	0002      	movs	r2, r0
 800255a:	46a0      	mov	r8, r4
 800255c:	4664      	mov	r4, ip
 800255e:	40b8      	lsls	r0, r7
 8002560:	40e2      	lsrs	r2, r4
 8002562:	4644      	mov	r4, r8
 8002564:	4314      	orrs	r4, r2
 8002566:	0002      	movs	r2, r0
 8002568:	1e50      	subs	r0, r2, #1
 800256a:	4182      	sbcs	r2, r0
 800256c:	4660      	mov	r0, ip
 800256e:	40c1      	lsrs	r1, r0
 8002570:	4322      	orrs	r2, r4
 8002572:	1a5b      	subs	r3, r3, r1
 8002574:	4649      	mov	r1, r9
 8002576:	1a8c      	subs	r4, r1, r2
 8002578:	45a1      	cmp	r9, r4
 800257a:	4192      	sbcs	r2, r2
 800257c:	4252      	negs	r2, r2
 800257e:	1a9b      	subs	r3, r3, r2
 8002580:	4698      	mov	r8, r3
 8002582:	4643      	mov	r3, r8
 8002584:	021b      	lsls	r3, r3, #8
 8002586:	d400      	bmi.n	800258a <__aeabi_dsub+0xb2>
 8002588:	e117      	b.n	80027ba <__aeabi_dsub+0x2e2>
 800258a:	4643      	mov	r3, r8
 800258c:	025b      	lsls	r3, r3, #9
 800258e:	0a5b      	lsrs	r3, r3, #9
 8002590:	4698      	mov	r8, r3
 8002592:	4643      	mov	r3, r8
 8002594:	2b00      	cmp	r3, #0
 8002596:	d100      	bne.n	800259a <__aeabi_dsub+0xc2>
 8002598:	e16c      	b.n	8002874 <__aeabi_dsub+0x39c>
 800259a:	4640      	mov	r0, r8
 800259c:	f000 fbec 	bl	8002d78 <__clzsi2>
 80025a0:	0002      	movs	r2, r0
 80025a2:	3a08      	subs	r2, #8
 80025a4:	2120      	movs	r1, #32
 80025a6:	0020      	movs	r0, r4
 80025a8:	4643      	mov	r3, r8
 80025aa:	1a89      	subs	r1, r1, r2
 80025ac:	4093      	lsls	r3, r2
 80025ae:	40c8      	lsrs	r0, r1
 80025b0:	4094      	lsls	r4, r2
 80025b2:	4303      	orrs	r3, r0
 80025b4:	4296      	cmp	r6, r2
 80025b6:	dd00      	ble.n	80025ba <__aeabi_dsub+0xe2>
 80025b8:	e157      	b.n	800286a <__aeabi_dsub+0x392>
 80025ba:	1b96      	subs	r6, r2, r6
 80025bc:	1c71      	adds	r1, r6, #1
 80025be:	291f      	cmp	r1, #31
 80025c0:	dd00      	ble.n	80025c4 <__aeabi_dsub+0xec>
 80025c2:	e1cb      	b.n	800295c <__aeabi_dsub+0x484>
 80025c4:	2220      	movs	r2, #32
 80025c6:	0018      	movs	r0, r3
 80025c8:	0026      	movs	r6, r4
 80025ca:	1a52      	subs	r2, r2, r1
 80025cc:	4094      	lsls	r4, r2
 80025ce:	4090      	lsls	r0, r2
 80025d0:	40ce      	lsrs	r6, r1
 80025d2:	40cb      	lsrs	r3, r1
 80025d4:	1e62      	subs	r2, r4, #1
 80025d6:	4194      	sbcs	r4, r2
 80025d8:	4330      	orrs	r0, r6
 80025da:	4698      	mov	r8, r3
 80025dc:	2600      	movs	r6, #0
 80025de:	4304      	orrs	r4, r0
 80025e0:	0763      	lsls	r3, r4, #29
 80025e2:	d009      	beq.n	80025f8 <__aeabi_dsub+0x120>
 80025e4:	230f      	movs	r3, #15
 80025e6:	4023      	ands	r3, r4
 80025e8:	2b04      	cmp	r3, #4
 80025ea:	d005      	beq.n	80025f8 <__aeabi_dsub+0x120>
 80025ec:	1d23      	adds	r3, r4, #4
 80025ee:	42a3      	cmp	r3, r4
 80025f0:	41a4      	sbcs	r4, r4
 80025f2:	4264      	negs	r4, r4
 80025f4:	44a0      	add	r8, r4
 80025f6:	001c      	movs	r4, r3
 80025f8:	4643      	mov	r3, r8
 80025fa:	021b      	lsls	r3, r3, #8
 80025fc:	d400      	bmi.n	8002600 <__aeabi_dsub+0x128>
 80025fe:	e0df      	b.n	80027c0 <__aeabi_dsub+0x2e8>
 8002600:	4b82      	ldr	r3, [pc, #520]	; (800280c <__aeabi_dsub+0x334>)
 8002602:	3601      	adds	r6, #1
 8002604:	429e      	cmp	r6, r3
 8002606:	d100      	bne.n	800260a <__aeabi_dsub+0x132>
 8002608:	e0fb      	b.n	8002802 <__aeabi_dsub+0x32a>
 800260a:	4642      	mov	r2, r8
 800260c:	4b80      	ldr	r3, [pc, #512]	; (8002810 <__aeabi_dsub+0x338>)
 800260e:	08e4      	lsrs	r4, r4, #3
 8002610:	401a      	ands	r2, r3
 8002612:	0013      	movs	r3, r2
 8002614:	0571      	lsls	r1, r6, #21
 8002616:	0752      	lsls	r2, r2, #29
 8002618:	025b      	lsls	r3, r3, #9
 800261a:	4322      	orrs	r2, r4
 800261c:	0b1b      	lsrs	r3, r3, #12
 800261e:	0d49      	lsrs	r1, r1, #21
 8002620:	0509      	lsls	r1, r1, #20
 8002622:	07ed      	lsls	r5, r5, #31
 8002624:	4319      	orrs	r1, r3
 8002626:	4329      	orrs	r1, r5
 8002628:	0010      	movs	r0, r2
 800262a:	bcf0      	pop	{r4, r5, r6, r7}
 800262c:	46bb      	mov	fp, r7
 800262e:	46b2      	mov	sl, r6
 8002630:	46a9      	mov	r9, r5
 8002632:	46a0      	mov	r8, r4
 8002634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002636:	1ab4      	subs	r4, r6, r2
 8002638:	46a4      	mov	ip, r4
 800263a:	2c00      	cmp	r4, #0
 800263c:	dd58      	ble.n	80026f0 <__aeabi_dsub+0x218>
 800263e:	2a00      	cmp	r2, #0
 8002640:	d100      	bne.n	8002644 <__aeabi_dsub+0x16c>
 8002642:	e09e      	b.n	8002782 <__aeabi_dsub+0x2aa>
 8002644:	4a71      	ldr	r2, [pc, #452]	; (800280c <__aeabi_dsub+0x334>)
 8002646:	4296      	cmp	r6, r2
 8002648:	d100      	bne.n	800264c <__aeabi_dsub+0x174>
 800264a:	e13b      	b.n	80028c4 <__aeabi_dsub+0x3ec>
 800264c:	2280      	movs	r2, #128	; 0x80
 800264e:	0412      	lsls	r2, r2, #16
 8002650:	4311      	orrs	r1, r2
 8002652:	4662      	mov	r2, ip
 8002654:	2a38      	cmp	r2, #56	; 0x38
 8002656:	dd00      	ble.n	800265a <__aeabi_dsub+0x182>
 8002658:	e0c1      	b.n	80027de <__aeabi_dsub+0x306>
 800265a:	2a1f      	cmp	r2, #31
 800265c:	dc00      	bgt.n	8002660 <__aeabi_dsub+0x188>
 800265e:	e1bb      	b.n	80029d8 <__aeabi_dsub+0x500>
 8002660:	000c      	movs	r4, r1
 8002662:	3a20      	subs	r2, #32
 8002664:	40d4      	lsrs	r4, r2
 8002666:	0022      	movs	r2, r4
 8002668:	4664      	mov	r4, ip
 800266a:	2c20      	cmp	r4, #32
 800266c:	d004      	beq.n	8002678 <__aeabi_dsub+0x1a0>
 800266e:	2740      	movs	r7, #64	; 0x40
 8002670:	1b3f      	subs	r7, r7, r4
 8002672:	40b9      	lsls	r1, r7
 8002674:	4308      	orrs	r0, r1
 8002676:	4680      	mov	r8, r0
 8002678:	4644      	mov	r4, r8
 800267a:	1e61      	subs	r1, r4, #1
 800267c:	418c      	sbcs	r4, r1
 800267e:	4314      	orrs	r4, r2
 8002680:	e0b1      	b.n	80027e6 <__aeabi_dsub+0x30e>
 8002682:	000c      	movs	r4, r1
 8002684:	4304      	orrs	r4, r0
 8002686:	d02a      	beq.n	80026de <__aeabi_dsub+0x206>
 8002688:	46bb      	mov	fp, r7
 800268a:	42bd      	cmp	r5, r7
 800268c:	d02d      	beq.n	80026ea <__aeabi_dsub+0x212>
 800268e:	4c61      	ldr	r4, [pc, #388]	; (8002814 <__aeabi_dsub+0x33c>)
 8002690:	46a4      	mov	ip, r4
 8002692:	44b4      	add	ip, r6
 8002694:	4664      	mov	r4, ip
 8002696:	2c00      	cmp	r4, #0
 8002698:	d05c      	beq.n	8002754 <__aeabi_dsub+0x27c>
 800269a:	1b94      	subs	r4, r2, r6
 800269c:	46a4      	mov	ip, r4
 800269e:	2e00      	cmp	r6, #0
 80026a0:	d000      	beq.n	80026a4 <__aeabi_dsub+0x1cc>
 80026a2:	e115      	b.n	80028d0 <__aeabi_dsub+0x3f8>
 80026a4:	464d      	mov	r5, r9
 80026a6:	431d      	orrs	r5, r3
 80026a8:	d100      	bne.n	80026ac <__aeabi_dsub+0x1d4>
 80026aa:	e1c3      	b.n	8002a34 <__aeabi_dsub+0x55c>
 80026ac:	1e65      	subs	r5, r4, #1
 80026ae:	2c01      	cmp	r4, #1
 80026b0:	d100      	bne.n	80026b4 <__aeabi_dsub+0x1dc>
 80026b2:	e20c      	b.n	8002ace <__aeabi_dsub+0x5f6>
 80026b4:	4e55      	ldr	r6, [pc, #340]	; (800280c <__aeabi_dsub+0x334>)
 80026b6:	42b4      	cmp	r4, r6
 80026b8:	d100      	bne.n	80026bc <__aeabi_dsub+0x1e4>
 80026ba:	e1f8      	b.n	8002aae <__aeabi_dsub+0x5d6>
 80026bc:	46ac      	mov	ip, r5
 80026be:	e10e      	b.n	80028de <__aeabi_dsub+0x406>
 80026c0:	000a      	movs	r2, r1
 80026c2:	4302      	orrs	r2, r0
 80026c4:	d100      	bne.n	80026c8 <__aeabi_dsub+0x1f0>
 80026c6:	e136      	b.n	8002936 <__aeabi_dsub+0x45e>
 80026c8:	0022      	movs	r2, r4
 80026ca:	3a01      	subs	r2, #1
 80026cc:	2c01      	cmp	r4, #1
 80026ce:	d100      	bne.n	80026d2 <__aeabi_dsub+0x1fa>
 80026d0:	e1c6      	b.n	8002a60 <__aeabi_dsub+0x588>
 80026d2:	4c4e      	ldr	r4, [pc, #312]	; (800280c <__aeabi_dsub+0x334>)
 80026d4:	45a4      	cmp	ip, r4
 80026d6:	d100      	bne.n	80026da <__aeabi_dsub+0x202>
 80026d8:	e0f4      	b.n	80028c4 <__aeabi_dsub+0x3ec>
 80026da:	4694      	mov	ip, r2
 80026dc:	e731      	b.n	8002542 <__aeabi_dsub+0x6a>
 80026de:	2401      	movs	r4, #1
 80026e0:	4067      	eors	r7, r4
 80026e2:	46bb      	mov	fp, r7
 80026e4:	42bd      	cmp	r5, r7
 80026e6:	d000      	beq.n	80026ea <__aeabi_dsub+0x212>
 80026e8:	e71c      	b.n	8002524 <__aeabi_dsub+0x4c>
 80026ea:	4c4a      	ldr	r4, [pc, #296]	; (8002814 <__aeabi_dsub+0x33c>)
 80026ec:	46a4      	mov	ip, r4
 80026ee:	44b4      	add	ip, r6
 80026f0:	4664      	mov	r4, ip
 80026f2:	2c00      	cmp	r4, #0
 80026f4:	d100      	bne.n	80026f8 <__aeabi_dsub+0x220>
 80026f6:	e0cf      	b.n	8002898 <__aeabi_dsub+0x3c0>
 80026f8:	1b94      	subs	r4, r2, r6
 80026fa:	46a4      	mov	ip, r4
 80026fc:	2e00      	cmp	r6, #0
 80026fe:	d100      	bne.n	8002702 <__aeabi_dsub+0x22a>
 8002700:	e15c      	b.n	80029bc <__aeabi_dsub+0x4e4>
 8002702:	4e42      	ldr	r6, [pc, #264]	; (800280c <__aeabi_dsub+0x334>)
 8002704:	42b2      	cmp	r2, r6
 8002706:	d100      	bne.n	800270a <__aeabi_dsub+0x232>
 8002708:	e1ec      	b.n	8002ae4 <__aeabi_dsub+0x60c>
 800270a:	2680      	movs	r6, #128	; 0x80
 800270c:	0436      	lsls	r6, r6, #16
 800270e:	4333      	orrs	r3, r6
 8002710:	4664      	mov	r4, ip
 8002712:	2c38      	cmp	r4, #56	; 0x38
 8002714:	dd00      	ble.n	8002718 <__aeabi_dsub+0x240>
 8002716:	e1b3      	b.n	8002a80 <__aeabi_dsub+0x5a8>
 8002718:	2c1f      	cmp	r4, #31
 800271a:	dd00      	ble.n	800271e <__aeabi_dsub+0x246>
 800271c:	e238      	b.n	8002b90 <__aeabi_dsub+0x6b8>
 800271e:	2620      	movs	r6, #32
 8002720:	1b36      	subs	r6, r6, r4
 8002722:	001c      	movs	r4, r3
 8002724:	40b4      	lsls	r4, r6
 8002726:	464f      	mov	r7, r9
 8002728:	46a0      	mov	r8, r4
 800272a:	4664      	mov	r4, ip
 800272c:	40e7      	lsrs	r7, r4
 800272e:	4644      	mov	r4, r8
 8002730:	433c      	orrs	r4, r7
 8002732:	464f      	mov	r7, r9
 8002734:	40b7      	lsls	r7, r6
 8002736:	003e      	movs	r6, r7
 8002738:	1e77      	subs	r7, r6, #1
 800273a:	41be      	sbcs	r6, r7
 800273c:	4334      	orrs	r4, r6
 800273e:	4666      	mov	r6, ip
 8002740:	40f3      	lsrs	r3, r6
 8002742:	18c9      	adds	r1, r1, r3
 8002744:	1824      	adds	r4, r4, r0
 8002746:	4284      	cmp	r4, r0
 8002748:	419b      	sbcs	r3, r3
 800274a:	425b      	negs	r3, r3
 800274c:	4698      	mov	r8, r3
 800274e:	0016      	movs	r6, r2
 8002750:	4488      	add	r8, r1
 8002752:	e04e      	b.n	80027f2 <__aeabi_dsub+0x31a>
 8002754:	4a30      	ldr	r2, [pc, #192]	; (8002818 <__aeabi_dsub+0x340>)
 8002756:	1c74      	adds	r4, r6, #1
 8002758:	4214      	tst	r4, r2
 800275a:	d000      	beq.n	800275e <__aeabi_dsub+0x286>
 800275c:	e0d6      	b.n	800290c <__aeabi_dsub+0x434>
 800275e:	464a      	mov	r2, r9
 8002760:	431a      	orrs	r2, r3
 8002762:	2e00      	cmp	r6, #0
 8002764:	d000      	beq.n	8002768 <__aeabi_dsub+0x290>
 8002766:	e15b      	b.n	8002a20 <__aeabi_dsub+0x548>
 8002768:	2a00      	cmp	r2, #0
 800276a:	d100      	bne.n	800276e <__aeabi_dsub+0x296>
 800276c:	e1a5      	b.n	8002aba <__aeabi_dsub+0x5e2>
 800276e:	000a      	movs	r2, r1
 8002770:	4302      	orrs	r2, r0
 8002772:	d000      	beq.n	8002776 <__aeabi_dsub+0x29e>
 8002774:	e1bb      	b.n	8002aee <__aeabi_dsub+0x616>
 8002776:	464a      	mov	r2, r9
 8002778:	0759      	lsls	r1, r3, #29
 800277a:	08d2      	lsrs	r2, r2, #3
 800277c:	430a      	orrs	r2, r1
 800277e:	08db      	lsrs	r3, r3, #3
 8002780:	e027      	b.n	80027d2 <__aeabi_dsub+0x2fa>
 8002782:	000a      	movs	r2, r1
 8002784:	4302      	orrs	r2, r0
 8002786:	d100      	bne.n	800278a <__aeabi_dsub+0x2b2>
 8002788:	e174      	b.n	8002a74 <__aeabi_dsub+0x59c>
 800278a:	0022      	movs	r2, r4
 800278c:	3a01      	subs	r2, #1
 800278e:	2c01      	cmp	r4, #1
 8002790:	d005      	beq.n	800279e <__aeabi_dsub+0x2c6>
 8002792:	4c1e      	ldr	r4, [pc, #120]	; (800280c <__aeabi_dsub+0x334>)
 8002794:	45a4      	cmp	ip, r4
 8002796:	d100      	bne.n	800279a <__aeabi_dsub+0x2c2>
 8002798:	e094      	b.n	80028c4 <__aeabi_dsub+0x3ec>
 800279a:	4694      	mov	ip, r2
 800279c:	e759      	b.n	8002652 <__aeabi_dsub+0x17a>
 800279e:	4448      	add	r0, r9
 80027a0:	4548      	cmp	r0, r9
 80027a2:	4192      	sbcs	r2, r2
 80027a4:	185b      	adds	r3, r3, r1
 80027a6:	4698      	mov	r8, r3
 80027a8:	0004      	movs	r4, r0
 80027aa:	4252      	negs	r2, r2
 80027ac:	4490      	add	r8, r2
 80027ae:	4643      	mov	r3, r8
 80027b0:	2602      	movs	r6, #2
 80027b2:	021b      	lsls	r3, r3, #8
 80027b4:	d500      	bpl.n	80027b8 <__aeabi_dsub+0x2e0>
 80027b6:	e0c4      	b.n	8002942 <__aeabi_dsub+0x46a>
 80027b8:	3e01      	subs	r6, #1
 80027ba:	0763      	lsls	r3, r4, #29
 80027bc:	d000      	beq.n	80027c0 <__aeabi_dsub+0x2e8>
 80027be:	e711      	b.n	80025e4 <__aeabi_dsub+0x10c>
 80027c0:	4643      	mov	r3, r8
 80027c2:	46b4      	mov	ip, r6
 80027c4:	0759      	lsls	r1, r3, #29
 80027c6:	08e2      	lsrs	r2, r4, #3
 80027c8:	430a      	orrs	r2, r1
 80027ca:	08db      	lsrs	r3, r3, #3
 80027cc:	490f      	ldr	r1, [pc, #60]	; (800280c <__aeabi_dsub+0x334>)
 80027ce:	458c      	cmp	ip, r1
 80027d0:	d040      	beq.n	8002854 <__aeabi_dsub+0x37c>
 80027d2:	4661      	mov	r1, ip
 80027d4:	031b      	lsls	r3, r3, #12
 80027d6:	0549      	lsls	r1, r1, #21
 80027d8:	0b1b      	lsrs	r3, r3, #12
 80027da:	0d49      	lsrs	r1, r1, #21
 80027dc:	e720      	b.n	8002620 <__aeabi_dsub+0x148>
 80027de:	4301      	orrs	r1, r0
 80027e0:	000c      	movs	r4, r1
 80027e2:	1e61      	subs	r1, r4, #1
 80027e4:	418c      	sbcs	r4, r1
 80027e6:	444c      	add	r4, r9
 80027e8:	454c      	cmp	r4, r9
 80027ea:	4192      	sbcs	r2, r2
 80027ec:	4252      	negs	r2, r2
 80027ee:	4690      	mov	r8, r2
 80027f0:	4498      	add	r8, r3
 80027f2:	4643      	mov	r3, r8
 80027f4:	021b      	lsls	r3, r3, #8
 80027f6:	d5e0      	bpl.n	80027ba <__aeabi_dsub+0x2e2>
 80027f8:	4b04      	ldr	r3, [pc, #16]	; (800280c <__aeabi_dsub+0x334>)
 80027fa:	3601      	adds	r6, #1
 80027fc:	429e      	cmp	r6, r3
 80027fe:	d000      	beq.n	8002802 <__aeabi_dsub+0x32a>
 8002800:	e09f      	b.n	8002942 <__aeabi_dsub+0x46a>
 8002802:	0031      	movs	r1, r6
 8002804:	2300      	movs	r3, #0
 8002806:	2200      	movs	r2, #0
 8002808:	e70a      	b.n	8002620 <__aeabi_dsub+0x148>
 800280a:	46c0      	nop			; (mov r8, r8)
 800280c:	000007ff 	.word	0x000007ff
 8002810:	ff7fffff 	.word	0xff7fffff
 8002814:	fffff801 	.word	0xfffff801
 8002818:	000007fe 	.word	0x000007fe
 800281c:	2a00      	cmp	r2, #0
 800281e:	d100      	bne.n	8002822 <__aeabi_dsub+0x34a>
 8002820:	e160      	b.n	8002ae4 <__aeabi_dsub+0x60c>
 8002822:	000a      	movs	r2, r1
 8002824:	4302      	orrs	r2, r0
 8002826:	d04d      	beq.n	80028c4 <__aeabi_dsub+0x3ec>
 8002828:	464a      	mov	r2, r9
 800282a:	075c      	lsls	r4, r3, #29
 800282c:	08d2      	lsrs	r2, r2, #3
 800282e:	4322      	orrs	r2, r4
 8002830:	2480      	movs	r4, #128	; 0x80
 8002832:	08db      	lsrs	r3, r3, #3
 8002834:	0324      	lsls	r4, r4, #12
 8002836:	4223      	tst	r3, r4
 8002838:	d007      	beq.n	800284a <__aeabi_dsub+0x372>
 800283a:	08ce      	lsrs	r6, r1, #3
 800283c:	4226      	tst	r6, r4
 800283e:	d104      	bne.n	800284a <__aeabi_dsub+0x372>
 8002840:	465d      	mov	r5, fp
 8002842:	0033      	movs	r3, r6
 8002844:	08c2      	lsrs	r2, r0, #3
 8002846:	0749      	lsls	r1, r1, #29
 8002848:	430a      	orrs	r2, r1
 800284a:	0f51      	lsrs	r1, r2, #29
 800284c:	00d2      	lsls	r2, r2, #3
 800284e:	08d2      	lsrs	r2, r2, #3
 8002850:	0749      	lsls	r1, r1, #29
 8002852:	430a      	orrs	r2, r1
 8002854:	0011      	movs	r1, r2
 8002856:	4319      	orrs	r1, r3
 8002858:	d100      	bne.n	800285c <__aeabi_dsub+0x384>
 800285a:	e1c8      	b.n	8002bee <__aeabi_dsub+0x716>
 800285c:	2180      	movs	r1, #128	; 0x80
 800285e:	0309      	lsls	r1, r1, #12
 8002860:	430b      	orrs	r3, r1
 8002862:	031b      	lsls	r3, r3, #12
 8002864:	49d5      	ldr	r1, [pc, #852]	; (8002bbc <__aeabi_dsub+0x6e4>)
 8002866:	0b1b      	lsrs	r3, r3, #12
 8002868:	e6da      	b.n	8002620 <__aeabi_dsub+0x148>
 800286a:	49d5      	ldr	r1, [pc, #852]	; (8002bc0 <__aeabi_dsub+0x6e8>)
 800286c:	1ab6      	subs	r6, r6, r2
 800286e:	400b      	ands	r3, r1
 8002870:	4698      	mov	r8, r3
 8002872:	e6b5      	b.n	80025e0 <__aeabi_dsub+0x108>
 8002874:	0020      	movs	r0, r4
 8002876:	f000 fa7f 	bl	8002d78 <__clzsi2>
 800287a:	0002      	movs	r2, r0
 800287c:	3218      	adds	r2, #24
 800287e:	2a1f      	cmp	r2, #31
 8002880:	dc00      	bgt.n	8002884 <__aeabi_dsub+0x3ac>
 8002882:	e68f      	b.n	80025a4 <__aeabi_dsub+0xcc>
 8002884:	0023      	movs	r3, r4
 8002886:	3808      	subs	r0, #8
 8002888:	4083      	lsls	r3, r0
 800288a:	2400      	movs	r4, #0
 800288c:	e692      	b.n	80025b4 <__aeabi_dsub+0xdc>
 800288e:	4308      	orrs	r0, r1
 8002890:	0002      	movs	r2, r0
 8002892:	1e50      	subs	r0, r2, #1
 8002894:	4182      	sbcs	r2, r0
 8002896:	e66d      	b.n	8002574 <__aeabi_dsub+0x9c>
 8002898:	4cca      	ldr	r4, [pc, #808]	; (8002bc4 <__aeabi_dsub+0x6ec>)
 800289a:	1c72      	adds	r2, r6, #1
 800289c:	4222      	tst	r2, r4
 800289e:	d000      	beq.n	80028a2 <__aeabi_dsub+0x3ca>
 80028a0:	e0ad      	b.n	80029fe <__aeabi_dsub+0x526>
 80028a2:	464a      	mov	r2, r9
 80028a4:	431a      	orrs	r2, r3
 80028a6:	2e00      	cmp	r6, #0
 80028a8:	d1b8      	bne.n	800281c <__aeabi_dsub+0x344>
 80028aa:	2a00      	cmp	r2, #0
 80028ac:	d100      	bne.n	80028b0 <__aeabi_dsub+0x3d8>
 80028ae:	e158      	b.n	8002b62 <__aeabi_dsub+0x68a>
 80028b0:	000a      	movs	r2, r1
 80028b2:	4302      	orrs	r2, r0
 80028b4:	d000      	beq.n	80028b8 <__aeabi_dsub+0x3e0>
 80028b6:	e159      	b.n	8002b6c <__aeabi_dsub+0x694>
 80028b8:	464a      	mov	r2, r9
 80028ba:	0759      	lsls	r1, r3, #29
 80028bc:	08d2      	lsrs	r2, r2, #3
 80028be:	430a      	orrs	r2, r1
 80028c0:	08db      	lsrs	r3, r3, #3
 80028c2:	e786      	b.n	80027d2 <__aeabi_dsub+0x2fa>
 80028c4:	464a      	mov	r2, r9
 80028c6:	0759      	lsls	r1, r3, #29
 80028c8:	08d2      	lsrs	r2, r2, #3
 80028ca:	430a      	orrs	r2, r1
 80028cc:	08db      	lsrs	r3, r3, #3
 80028ce:	e7c1      	b.n	8002854 <__aeabi_dsub+0x37c>
 80028d0:	4dba      	ldr	r5, [pc, #744]	; (8002bbc <__aeabi_dsub+0x6e4>)
 80028d2:	42aa      	cmp	r2, r5
 80028d4:	d100      	bne.n	80028d8 <__aeabi_dsub+0x400>
 80028d6:	e11e      	b.n	8002b16 <__aeabi_dsub+0x63e>
 80028d8:	2580      	movs	r5, #128	; 0x80
 80028da:	042d      	lsls	r5, r5, #16
 80028dc:	432b      	orrs	r3, r5
 80028de:	4664      	mov	r4, ip
 80028e0:	2c38      	cmp	r4, #56	; 0x38
 80028e2:	dc5d      	bgt.n	80029a0 <__aeabi_dsub+0x4c8>
 80028e4:	2c1f      	cmp	r4, #31
 80028e6:	dd00      	ble.n	80028ea <__aeabi_dsub+0x412>
 80028e8:	e0d0      	b.n	8002a8c <__aeabi_dsub+0x5b4>
 80028ea:	2520      	movs	r5, #32
 80028ec:	4667      	mov	r7, ip
 80028ee:	1b2d      	subs	r5, r5, r4
 80028f0:	464e      	mov	r6, r9
 80028f2:	001c      	movs	r4, r3
 80028f4:	40fe      	lsrs	r6, r7
 80028f6:	40ac      	lsls	r4, r5
 80028f8:	4334      	orrs	r4, r6
 80028fa:	464e      	mov	r6, r9
 80028fc:	40ae      	lsls	r6, r5
 80028fe:	0035      	movs	r5, r6
 8002900:	40fb      	lsrs	r3, r7
 8002902:	1e6e      	subs	r6, r5, #1
 8002904:	41b5      	sbcs	r5, r6
 8002906:	1ac9      	subs	r1, r1, r3
 8002908:	432c      	orrs	r4, r5
 800290a:	e04e      	b.n	80029aa <__aeabi_dsub+0x4d2>
 800290c:	464a      	mov	r2, r9
 800290e:	1a14      	subs	r4, r2, r0
 8002910:	45a1      	cmp	r9, r4
 8002912:	4192      	sbcs	r2, r2
 8002914:	4252      	negs	r2, r2
 8002916:	4690      	mov	r8, r2
 8002918:	1a5f      	subs	r7, r3, r1
 800291a:	003a      	movs	r2, r7
 800291c:	4647      	mov	r7, r8
 800291e:	1bd2      	subs	r2, r2, r7
 8002920:	4690      	mov	r8, r2
 8002922:	0212      	lsls	r2, r2, #8
 8002924:	d500      	bpl.n	8002928 <__aeabi_dsub+0x450>
 8002926:	e08b      	b.n	8002a40 <__aeabi_dsub+0x568>
 8002928:	4642      	mov	r2, r8
 800292a:	4322      	orrs	r2, r4
 800292c:	d000      	beq.n	8002930 <__aeabi_dsub+0x458>
 800292e:	e630      	b.n	8002592 <__aeabi_dsub+0xba>
 8002930:	2300      	movs	r3, #0
 8002932:	2500      	movs	r5, #0
 8002934:	e74d      	b.n	80027d2 <__aeabi_dsub+0x2fa>
 8002936:	464a      	mov	r2, r9
 8002938:	0759      	lsls	r1, r3, #29
 800293a:	08d2      	lsrs	r2, r2, #3
 800293c:	430a      	orrs	r2, r1
 800293e:	08db      	lsrs	r3, r3, #3
 8002940:	e744      	b.n	80027cc <__aeabi_dsub+0x2f4>
 8002942:	4642      	mov	r2, r8
 8002944:	4b9e      	ldr	r3, [pc, #632]	; (8002bc0 <__aeabi_dsub+0x6e8>)
 8002946:	0861      	lsrs	r1, r4, #1
 8002948:	401a      	ands	r2, r3
 800294a:	0013      	movs	r3, r2
 800294c:	2201      	movs	r2, #1
 800294e:	4014      	ands	r4, r2
 8002950:	430c      	orrs	r4, r1
 8002952:	07da      	lsls	r2, r3, #31
 8002954:	085b      	lsrs	r3, r3, #1
 8002956:	4698      	mov	r8, r3
 8002958:	4314      	orrs	r4, r2
 800295a:	e641      	b.n	80025e0 <__aeabi_dsub+0x108>
 800295c:	001a      	movs	r2, r3
 800295e:	3e1f      	subs	r6, #31
 8002960:	40f2      	lsrs	r2, r6
 8002962:	0016      	movs	r6, r2
 8002964:	2920      	cmp	r1, #32
 8002966:	d003      	beq.n	8002970 <__aeabi_dsub+0x498>
 8002968:	2240      	movs	r2, #64	; 0x40
 800296a:	1a51      	subs	r1, r2, r1
 800296c:	408b      	lsls	r3, r1
 800296e:	431c      	orrs	r4, r3
 8002970:	1e62      	subs	r2, r4, #1
 8002972:	4194      	sbcs	r4, r2
 8002974:	2300      	movs	r3, #0
 8002976:	4334      	orrs	r4, r6
 8002978:	4698      	mov	r8, r3
 800297a:	2600      	movs	r6, #0
 800297c:	e71d      	b.n	80027ba <__aeabi_dsub+0x2e2>
 800297e:	000c      	movs	r4, r1
 8002980:	3a20      	subs	r2, #32
 8002982:	40d4      	lsrs	r4, r2
 8002984:	0022      	movs	r2, r4
 8002986:	4664      	mov	r4, ip
 8002988:	2c20      	cmp	r4, #32
 800298a:	d004      	beq.n	8002996 <__aeabi_dsub+0x4be>
 800298c:	2740      	movs	r7, #64	; 0x40
 800298e:	1b3f      	subs	r7, r7, r4
 8002990:	40b9      	lsls	r1, r7
 8002992:	4308      	orrs	r0, r1
 8002994:	4680      	mov	r8, r0
 8002996:	4644      	mov	r4, r8
 8002998:	1e61      	subs	r1, r4, #1
 800299a:	418c      	sbcs	r4, r1
 800299c:	4322      	orrs	r2, r4
 800299e:	e5e9      	b.n	8002574 <__aeabi_dsub+0x9c>
 80029a0:	464c      	mov	r4, r9
 80029a2:	4323      	orrs	r3, r4
 80029a4:	001c      	movs	r4, r3
 80029a6:	1e63      	subs	r3, r4, #1
 80029a8:	419c      	sbcs	r4, r3
 80029aa:	1b04      	subs	r4, r0, r4
 80029ac:	42a0      	cmp	r0, r4
 80029ae:	419b      	sbcs	r3, r3
 80029b0:	425b      	negs	r3, r3
 80029b2:	1acb      	subs	r3, r1, r3
 80029b4:	4698      	mov	r8, r3
 80029b6:	465d      	mov	r5, fp
 80029b8:	0016      	movs	r6, r2
 80029ba:	e5e2      	b.n	8002582 <__aeabi_dsub+0xaa>
 80029bc:	464e      	mov	r6, r9
 80029be:	431e      	orrs	r6, r3
 80029c0:	d100      	bne.n	80029c4 <__aeabi_dsub+0x4ec>
 80029c2:	e0ae      	b.n	8002b22 <__aeabi_dsub+0x64a>
 80029c4:	1e66      	subs	r6, r4, #1
 80029c6:	2c01      	cmp	r4, #1
 80029c8:	d100      	bne.n	80029cc <__aeabi_dsub+0x4f4>
 80029ca:	e0fd      	b.n	8002bc8 <__aeabi_dsub+0x6f0>
 80029cc:	4f7b      	ldr	r7, [pc, #492]	; (8002bbc <__aeabi_dsub+0x6e4>)
 80029ce:	42bc      	cmp	r4, r7
 80029d0:	d100      	bne.n	80029d4 <__aeabi_dsub+0x4fc>
 80029d2:	e107      	b.n	8002be4 <__aeabi_dsub+0x70c>
 80029d4:	46b4      	mov	ip, r6
 80029d6:	e69b      	b.n	8002710 <__aeabi_dsub+0x238>
 80029d8:	4664      	mov	r4, ip
 80029da:	2220      	movs	r2, #32
 80029dc:	1b12      	subs	r2, r2, r4
 80029de:	000c      	movs	r4, r1
 80029e0:	4094      	lsls	r4, r2
 80029e2:	0007      	movs	r7, r0
 80029e4:	4090      	lsls	r0, r2
 80029e6:	46a0      	mov	r8, r4
 80029e8:	4664      	mov	r4, ip
 80029ea:	1e42      	subs	r2, r0, #1
 80029ec:	4190      	sbcs	r0, r2
 80029ee:	4662      	mov	r2, ip
 80029f0:	40e7      	lsrs	r7, r4
 80029f2:	4644      	mov	r4, r8
 80029f4:	40d1      	lsrs	r1, r2
 80029f6:	433c      	orrs	r4, r7
 80029f8:	4304      	orrs	r4, r0
 80029fa:	185b      	adds	r3, r3, r1
 80029fc:	e6f3      	b.n	80027e6 <__aeabi_dsub+0x30e>
 80029fe:	4c6f      	ldr	r4, [pc, #444]	; (8002bbc <__aeabi_dsub+0x6e4>)
 8002a00:	42a2      	cmp	r2, r4
 8002a02:	d100      	bne.n	8002a06 <__aeabi_dsub+0x52e>
 8002a04:	e0d5      	b.n	8002bb2 <__aeabi_dsub+0x6da>
 8002a06:	4448      	add	r0, r9
 8002a08:	185b      	adds	r3, r3, r1
 8002a0a:	4548      	cmp	r0, r9
 8002a0c:	4189      	sbcs	r1, r1
 8002a0e:	4249      	negs	r1, r1
 8002a10:	185b      	adds	r3, r3, r1
 8002a12:	07dc      	lsls	r4, r3, #31
 8002a14:	0840      	lsrs	r0, r0, #1
 8002a16:	085b      	lsrs	r3, r3, #1
 8002a18:	4698      	mov	r8, r3
 8002a1a:	0016      	movs	r6, r2
 8002a1c:	4304      	orrs	r4, r0
 8002a1e:	e6cc      	b.n	80027ba <__aeabi_dsub+0x2e2>
 8002a20:	2a00      	cmp	r2, #0
 8002a22:	d000      	beq.n	8002a26 <__aeabi_dsub+0x54e>
 8002a24:	e082      	b.n	8002b2c <__aeabi_dsub+0x654>
 8002a26:	000a      	movs	r2, r1
 8002a28:	4302      	orrs	r2, r0
 8002a2a:	d140      	bne.n	8002aae <__aeabi_dsub+0x5d6>
 8002a2c:	2380      	movs	r3, #128	; 0x80
 8002a2e:	2500      	movs	r5, #0
 8002a30:	031b      	lsls	r3, r3, #12
 8002a32:	e713      	b.n	800285c <__aeabi_dsub+0x384>
 8002a34:	074b      	lsls	r3, r1, #29
 8002a36:	08c2      	lsrs	r2, r0, #3
 8002a38:	431a      	orrs	r2, r3
 8002a3a:	465d      	mov	r5, fp
 8002a3c:	08cb      	lsrs	r3, r1, #3
 8002a3e:	e6c5      	b.n	80027cc <__aeabi_dsub+0x2f4>
 8002a40:	464a      	mov	r2, r9
 8002a42:	1a84      	subs	r4, r0, r2
 8002a44:	42a0      	cmp	r0, r4
 8002a46:	4192      	sbcs	r2, r2
 8002a48:	1acb      	subs	r3, r1, r3
 8002a4a:	4252      	negs	r2, r2
 8002a4c:	1a9b      	subs	r3, r3, r2
 8002a4e:	4698      	mov	r8, r3
 8002a50:	465d      	mov	r5, fp
 8002a52:	e59e      	b.n	8002592 <__aeabi_dsub+0xba>
 8002a54:	464a      	mov	r2, r9
 8002a56:	0759      	lsls	r1, r3, #29
 8002a58:	08d2      	lsrs	r2, r2, #3
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	08db      	lsrs	r3, r3, #3
 8002a5e:	e6f9      	b.n	8002854 <__aeabi_dsub+0x37c>
 8002a60:	464a      	mov	r2, r9
 8002a62:	1a14      	subs	r4, r2, r0
 8002a64:	45a1      	cmp	r9, r4
 8002a66:	4192      	sbcs	r2, r2
 8002a68:	1a5b      	subs	r3, r3, r1
 8002a6a:	4252      	negs	r2, r2
 8002a6c:	1a9b      	subs	r3, r3, r2
 8002a6e:	4698      	mov	r8, r3
 8002a70:	2601      	movs	r6, #1
 8002a72:	e586      	b.n	8002582 <__aeabi_dsub+0xaa>
 8002a74:	464a      	mov	r2, r9
 8002a76:	0759      	lsls	r1, r3, #29
 8002a78:	08d2      	lsrs	r2, r2, #3
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	08db      	lsrs	r3, r3, #3
 8002a7e:	e6a5      	b.n	80027cc <__aeabi_dsub+0x2f4>
 8002a80:	464c      	mov	r4, r9
 8002a82:	4323      	orrs	r3, r4
 8002a84:	001c      	movs	r4, r3
 8002a86:	1e63      	subs	r3, r4, #1
 8002a88:	419c      	sbcs	r4, r3
 8002a8a:	e65b      	b.n	8002744 <__aeabi_dsub+0x26c>
 8002a8c:	4665      	mov	r5, ip
 8002a8e:	001e      	movs	r6, r3
 8002a90:	3d20      	subs	r5, #32
 8002a92:	40ee      	lsrs	r6, r5
 8002a94:	2c20      	cmp	r4, #32
 8002a96:	d005      	beq.n	8002aa4 <__aeabi_dsub+0x5cc>
 8002a98:	2540      	movs	r5, #64	; 0x40
 8002a9a:	1b2d      	subs	r5, r5, r4
 8002a9c:	40ab      	lsls	r3, r5
 8002a9e:	464c      	mov	r4, r9
 8002aa0:	431c      	orrs	r4, r3
 8002aa2:	46a2      	mov	sl, r4
 8002aa4:	4654      	mov	r4, sl
 8002aa6:	1e63      	subs	r3, r4, #1
 8002aa8:	419c      	sbcs	r4, r3
 8002aaa:	4334      	orrs	r4, r6
 8002aac:	e77d      	b.n	80029aa <__aeabi_dsub+0x4d2>
 8002aae:	074b      	lsls	r3, r1, #29
 8002ab0:	08c2      	lsrs	r2, r0, #3
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	465d      	mov	r5, fp
 8002ab6:	08cb      	lsrs	r3, r1, #3
 8002ab8:	e6cc      	b.n	8002854 <__aeabi_dsub+0x37c>
 8002aba:	000a      	movs	r2, r1
 8002abc:	4302      	orrs	r2, r0
 8002abe:	d100      	bne.n	8002ac2 <__aeabi_dsub+0x5ea>
 8002ac0:	e736      	b.n	8002930 <__aeabi_dsub+0x458>
 8002ac2:	074b      	lsls	r3, r1, #29
 8002ac4:	08c2      	lsrs	r2, r0, #3
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	465d      	mov	r5, fp
 8002aca:	08cb      	lsrs	r3, r1, #3
 8002acc:	e681      	b.n	80027d2 <__aeabi_dsub+0x2fa>
 8002ace:	464a      	mov	r2, r9
 8002ad0:	1a84      	subs	r4, r0, r2
 8002ad2:	42a0      	cmp	r0, r4
 8002ad4:	4192      	sbcs	r2, r2
 8002ad6:	1acb      	subs	r3, r1, r3
 8002ad8:	4252      	negs	r2, r2
 8002ada:	1a9b      	subs	r3, r3, r2
 8002adc:	4698      	mov	r8, r3
 8002ade:	465d      	mov	r5, fp
 8002ae0:	2601      	movs	r6, #1
 8002ae2:	e54e      	b.n	8002582 <__aeabi_dsub+0xaa>
 8002ae4:	074b      	lsls	r3, r1, #29
 8002ae6:	08c2      	lsrs	r2, r0, #3
 8002ae8:	431a      	orrs	r2, r3
 8002aea:	08cb      	lsrs	r3, r1, #3
 8002aec:	e6b2      	b.n	8002854 <__aeabi_dsub+0x37c>
 8002aee:	464a      	mov	r2, r9
 8002af0:	1a14      	subs	r4, r2, r0
 8002af2:	45a1      	cmp	r9, r4
 8002af4:	4192      	sbcs	r2, r2
 8002af6:	1a5f      	subs	r7, r3, r1
 8002af8:	4252      	negs	r2, r2
 8002afa:	1aba      	subs	r2, r7, r2
 8002afc:	4690      	mov	r8, r2
 8002afe:	0212      	lsls	r2, r2, #8
 8002b00:	d56b      	bpl.n	8002bda <__aeabi_dsub+0x702>
 8002b02:	464a      	mov	r2, r9
 8002b04:	1a84      	subs	r4, r0, r2
 8002b06:	42a0      	cmp	r0, r4
 8002b08:	4192      	sbcs	r2, r2
 8002b0a:	1acb      	subs	r3, r1, r3
 8002b0c:	4252      	negs	r2, r2
 8002b0e:	1a9b      	subs	r3, r3, r2
 8002b10:	4698      	mov	r8, r3
 8002b12:	465d      	mov	r5, fp
 8002b14:	e564      	b.n	80025e0 <__aeabi_dsub+0x108>
 8002b16:	074b      	lsls	r3, r1, #29
 8002b18:	08c2      	lsrs	r2, r0, #3
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	465d      	mov	r5, fp
 8002b1e:	08cb      	lsrs	r3, r1, #3
 8002b20:	e698      	b.n	8002854 <__aeabi_dsub+0x37c>
 8002b22:	074b      	lsls	r3, r1, #29
 8002b24:	08c2      	lsrs	r2, r0, #3
 8002b26:	431a      	orrs	r2, r3
 8002b28:	08cb      	lsrs	r3, r1, #3
 8002b2a:	e64f      	b.n	80027cc <__aeabi_dsub+0x2f4>
 8002b2c:	000a      	movs	r2, r1
 8002b2e:	4302      	orrs	r2, r0
 8002b30:	d090      	beq.n	8002a54 <__aeabi_dsub+0x57c>
 8002b32:	464a      	mov	r2, r9
 8002b34:	075c      	lsls	r4, r3, #29
 8002b36:	08d2      	lsrs	r2, r2, #3
 8002b38:	4314      	orrs	r4, r2
 8002b3a:	2280      	movs	r2, #128	; 0x80
 8002b3c:	08db      	lsrs	r3, r3, #3
 8002b3e:	0312      	lsls	r2, r2, #12
 8002b40:	4213      	tst	r3, r2
 8002b42:	d008      	beq.n	8002b56 <__aeabi_dsub+0x67e>
 8002b44:	08ce      	lsrs	r6, r1, #3
 8002b46:	4216      	tst	r6, r2
 8002b48:	d105      	bne.n	8002b56 <__aeabi_dsub+0x67e>
 8002b4a:	08c0      	lsrs	r0, r0, #3
 8002b4c:	0749      	lsls	r1, r1, #29
 8002b4e:	4308      	orrs	r0, r1
 8002b50:	0004      	movs	r4, r0
 8002b52:	465d      	mov	r5, fp
 8002b54:	0033      	movs	r3, r6
 8002b56:	0f61      	lsrs	r1, r4, #29
 8002b58:	00e2      	lsls	r2, r4, #3
 8002b5a:	0749      	lsls	r1, r1, #29
 8002b5c:	08d2      	lsrs	r2, r2, #3
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	e678      	b.n	8002854 <__aeabi_dsub+0x37c>
 8002b62:	074b      	lsls	r3, r1, #29
 8002b64:	08c2      	lsrs	r2, r0, #3
 8002b66:	431a      	orrs	r2, r3
 8002b68:	08cb      	lsrs	r3, r1, #3
 8002b6a:	e632      	b.n	80027d2 <__aeabi_dsub+0x2fa>
 8002b6c:	4448      	add	r0, r9
 8002b6e:	185b      	adds	r3, r3, r1
 8002b70:	4548      	cmp	r0, r9
 8002b72:	4192      	sbcs	r2, r2
 8002b74:	4698      	mov	r8, r3
 8002b76:	4252      	negs	r2, r2
 8002b78:	4490      	add	r8, r2
 8002b7a:	4643      	mov	r3, r8
 8002b7c:	0004      	movs	r4, r0
 8002b7e:	021b      	lsls	r3, r3, #8
 8002b80:	d400      	bmi.n	8002b84 <__aeabi_dsub+0x6ac>
 8002b82:	e61a      	b.n	80027ba <__aeabi_dsub+0x2e2>
 8002b84:	4642      	mov	r2, r8
 8002b86:	4b0e      	ldr	r3, [pc, #56]	; (8002bc0 <__aeabi_dsub+0x6e8>)
 8002b88:	2601      	movs	r6, #1
 8002b8a:	401a      	ands	r2, r3
 8002b8c:	4690      	mov	r8, r2
 8002b8e:	e614      	b.n	80027ba <__aeabi_dsub+0x2e2>
 8002b90:	4666      	mov	r6, ip
 8002b92:	001f      	movs	r7, r3
 8002b94:	3e20      	subs	r6, #32
 8002b96:	40f7      	lsrs	r7, r6
 8002b98:	2c20      	cmp	r4, #32
 8002b9a:	d005      	beq.n	8002ba8 <__aeabi_dsub+0x6d0>
 8002b9c:	2640      	movs	r6, #64	; 0x40
 8002b9e:	1b36      	subs	r6, r6, r4
 8002ba0:	40b3      	lsls	r3, r6
 8002ba2:	464c      	mov	r4, r9
 8002ba4:	431c      	orrs	r4, r3
 8002ba6:	46a2      	mov	sl, r4
 8002ba8:	4654      	mov	r4, sl
 8002baa:	1e63      	subs	r3, r4, #1
 8002bac:	419c      	sbcs	r4, r3
 8002bae:	433c      	orrs	r4, r7
 8002bb0:	e5c8      	b.n	8002744 <__aeabi_dsub+0x26c>
 8002bb2:	0011      	movs	r1, r2
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	e532      	b.n	8002620 <__aeabi_dsub+0x148>
 8002bba:	46c0      	nop			; (mov r8, r8)
 8002bbc:	000007ff 	.word	0x000007ff
 8002bc0:	ff7fffff 	.word	0xff7fffff
 8002bc4:	000007fe 	.word	0x000007fe
 8002bc8:	464a      	mov	r2, r9
 8002bca:	1814      	adds	r4, r2, r0
 8002bcc:	4284      	cmp	r4, r0
 8002bce:	4192      	sbcs	r2, r2
 8002bd0:	185b      	adds	r3, r3, r1
 8002bd2:	4698      	mov	r8, r3
 8002bd4:	4252      	negs	r2, r2
 8002bd6:	4490      	add	r8, r2
 8002bd8:	e5e9      	b.n	80027ae <__aeabi_dsub+0x2d6>
 8002bda:	4642      	mov	r2, r8
 8002bdc:	4322      	orrs	r2, r4
 8002bde:	d100      	bne.n	8002be2 <__aeabi_dsub+0x70a>
 8002be0:	e6a6      	b.n	8002930 <__aeabi_dsub+0x458>
 8002be2:	e5ea      	b.n	80027ba <__aeabi_dsub+0x2e2>
 8002be4:	074b      	lsls	r3, r1, #29
 8002be6:	08c2      	lsrs	r2, r0, #3
 8002be8:	431a      	orrs	r2, r3
 8002bea:	08cb      	lsrs	r3, r1, #3
 8002bec:	e632      	b.n	8002854 <__aeabi_dsub+0x37c>
 8002bee:	2200      	movs	r2, #0
 8002bf0:	4901      	ldr	r1, [pc, #4]	; (8002bf8 <__aeabi_dsub+0x720>)
 8002bf2:	0013      	movs	r3, r2
 8002bf4:	e514      	b.n	8002620 <__aeabi_dsub+0x148>
 8002bf6:	46c0      	nop			; (mov r8, r8)
 8002bf8:	000007ff 	.word	0x000007ff

08002bfc <__aeabi_dcmpun>:
 8002bfc:	b570      	push	{r4, r5, r6, lr}
 8002bfe:	0005      	movs	r5, r0
 8002c00:	480c      	ldr	r0, [pc, #48]	; (8002c34 <__aeabi_dcmpun+0x38>)
 8002c02:	030c      	lsls	r4, r1, #12
 8002c04:	0016      	movs	r6, r2
 8002c06:	0049      	lsls	r1, r1, #1
 8002c08:	031a      	lsls	r2, r3, #12
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	0b24      	lsrs	r4, r4, #12
 8002c0e:	0d49      	lsrs	r1, r1, #21
 8002c10:	0b12      	lsrs	r2, r2, #12
 8002c12:	0d5b      	lsrs	r3, r3, #21
 8002c14:	4281      	cmp	r1, r0
 8002c16:	d008      	beq.n	8002c2a <__aeabi_dcmpun+0x2e>
 8002c18:	4906      	ldr	r1, [pc, #24]	; (8002c34 <__aeabi_dcmpun+0x38>)
 8002c1a:	2000      	movs	r0, #0
 8002c1c:	428b      	cmp	r3, r1
 8002c1e:	d103      	bne.n	8002c28 <__aeabi_dcmpun+0x2c>
 8002c20:	4332      	orrs	r2, r6
 8002c22:	0010      	movs	r0, r2
 8002c24:	1e42      	subs	r2, r0, #1
 8002c26:	4190      	sbcs	r0, r2
 8002c28:	bd70      	pop	{r4, r5, r6, pc}
 8002c2a:	2001      	movs	r0, #1
 8002c2c:	432c      	orrs	r4, r5
 8002c2e:	d1fb      	bne.n	8002c28 <__aeabi_dcmpun+0x2c>
 8002c30:	e7f2      	b.n	8002c18 <__aeabi_dcmpun+0x1c>
 8002c32:	46c0      	nop			; (mov r8, r8)
 8002c34:	000007ff 	.word	0x000007ff

08002c38 <__aeabi_d2iz>:
 8002c38:	000a      	movs	r2, r1
 8002c3a:	b530      	push	{r4, r5, lr}
 8002c3c:	4c13      	ldr	r4, [pc, #76]	; (8002c8c <__aeabi_d2iz+0x54>)
 8002c3e:	0053      	lsls	r3, r2, #1
 8002c40:	0309      	lsls	r1, r1, #12
 8002c42:	0005      	movs	r5, r0
 8002c44:	0b09      	lsrs	r1, r1, #12
 8002c46:	2000      	movs	r0, #0
 8002c48:	0d5b      	lsrs	r3, r3, #21
 8002c4a:	0fd2      	lsrs	r2, r2, #31
 8002c4c:	42a3      	cmp	r3, r4
 8002c4e:	dd04      	ble.n	8002c5a <__aeabi_d2iz+0x22>
 8002c50:	480f      	ldr	r0, [pc, #60]	; (8002c90 <__aeabi_d2iz+0x58>)
 8002c52:	4283      	cmp	r3, r0
 8002c54:	dd02      	ble.n	8002c5c <__aeabi_d2iz+0x24>
 8002c56:	4b0f      	ldr	r3, [pc, #60]	; (8002c94 <__aeabi_d2iz+0x5c>)
 8002c58:	18d0      	adds	r0, r2, r3
 8002c5a:	bd30      	pop	{r4, r5, pc}
 8002c5c:	2080      	movs	r0, #128	; 0x80
 8002c5e:	0340      	lsls	r0, r0, #13
 8002c60:	4301      	orrs	r1, r0
 8002c62:	480d      	ldr	r0, [pc, #52]	; (8002c98 <__aeabi_d2iz+0x60>)
 8002c64:	1ac0      	subs	r0, r0, r3
 8002c66:	281f      	cmp	r0, #31
 8002c68:	dd08      	ble.n	8002c7c <__aeabi_d2iz+0x44>
 8002c6a:	480c      	ldr	r0, [pc, #48]	; (8002c9c <__aeabi_d2iz+0x64>)
 8002c6c:	1ac3      	subs	r3, r0, r3
 8002c6e:	40d9      	lsrs	r1, r3
 8002c70:	000b      	movs	r3, r1
 8002c72:	4258      	negs	r0, r3
 8002c74:	2a00      	cmp	r2, #0
 8002c76:	d1f0      	bne.n	8002c5a <__aeabi_d2iz+0x22>
 8002c78:	0018      	movs	r0, r3
 8002c7a:	e7ee      	b.n	8002c5a <__aeabi_d2iz+0x22>
 8002c7c:	4c08      	ldr	r4, [pc, #32]	; (8002ca0 <__aeabi_d2iz+0x68>)
 8002c7e:	40c5      	lsrs	r5, r0
 8002c80:	46a4      	mov	ip, r4
 8002c82:	4463      	add	r3, ip
 8002c84:	4099      	lsls	r1, r3
 8002c86:	000b      	movs	r3, r1
 8002c88:	432b      	orrs	r3, r5
 8002c8a:	e7f2      	b.n	8002c72 <__aeabi_d2iz+0x3a>
 8002c8c:	000003fe 	.word	0x000003fe
 8002c90:	0000041d 	.word	0x0000041d
 8002c94:	7fffffff 	.word	0x7fffffff
 8002c98:	00000433 	.word	0x00000433
 8002c9c:	00000413 	.word	0x00000413
 8002ca0:	fffffbed 	.word	0xfffffbed

08002ca4 <__aeabi_i2d>:
 8002ca4:	b570      	push	{r4, r5, r6, lr}
 8002ca6:	2800      	cmp	r0, #0
 8002ca8:	d016      	beq.n	8002cd8 <__aeabi_i2d+0x34>
 8002caa:	17c3      	asrs	r3, r0, #31
 8002cac:	18c5      	adds	r5, r0, r3
 8002cae:	405d      	eors	r5, r3
 8002cb0:	0fc4      	lsrs	r4, r0, #31
 8002cb2:	0028      	movs	r0, r5
 8002cb4:	f000 f860 	bl	8002d78 <__clzsi2>
 8002cb8:	4a11      	ldr	r2, [pc, #68]	; (8002d00 <__aeabi_i2d+0x5c>)
 8002cba:	1a12      	subs	r2, r2, r0
 8002cbc:	280a      	cmp	r0, #10
 8002cbe:	dc16      	bgt.n	8002cee <__aeabi_i2d+0x4a>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	002e      	movs	r6, r5
 8002cc4:	3315      	adds	r3, #21
 8002cc6:	409e      	lsls	r6, r3
 8002cc8:	230b      	movs	r3, #11
 8002cca:	1a18      	subs	r0, r3, r0
 8002ccc:	40c5      	lsrs	r5, r0
 8002cce:	0553      	lsls	r3, r2, #21
 8002cd0:	032d      	lsls	r5, r5, #12
 8002cd2:	0b2d      	lsrs	r5, r5, #12
 8002cd4:	0d5b      	lsrs	r3, r3, #21
 8002cd6:	e003      	b.n	8002ce0 <__aeabi_i2d+0x3c>
 8002cd8:	2400      	movs	r4, #0
 8002cda:	2300      	movs	r3, #0
 8002cdc:	2500      	movs	r5, #0
 8002cde:	2600      	movs	r6, #0
 8002ce0:	051b      	lsls	r3, r3, #20
 8002ce2:	432b      	orrs	r3, r5
 8002ce4:	07e4      	lsls	r4, r4, #31
 8002ce6:	4323      	orrs	r3, r4
 8002ce8:	0030      	movs	r0, r6
 8002cea:	0019      	movs	r1, r3
 8002cec:	bd70      	pop	{r4, r5, r6, pc}
 8002cee:	380b      	subs	r0, #11
 8002cf0:	4085      	lsls	r5, r0
 8002cf2:	0553      	lsls	r3, r2, #21
 8002cf4:	032d      	lsls	r5, r5, #12
 8002cf6:	2600      	movs	r6, #0
 8002cf8:	0b2d      	lsrs	r5, r5, #12
 8002cfa:	0d5b      	lsrs	r3, r3, #21
 8002cfc:	e7f0      	b.n	8002ce0 <__aeabi_i2d+0x3c>
 8002cfe:	46c0      	nop			; (mov r8, r8)
 8002d00:	0000041e 	.word	0x0000041e

08002d04 <__aeabi_cfrcmple>:
 8002d04:	4684      	mov	ip, r0
 8002d06:	1c08      	adds	r0, r1, #0
 8002d08:	4661      	mov	r1, ip
 8002d0a:	e7ff      	b.n	8002d0c <__aeabi_cfcmpeq>

08002d0c <__aeabi_cfcmpeq>:
 8002d0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002d0e:	f000 f8d1 	bl	8002eb4 <__lesf2>
 8002d12:	2800      	cmp	r0, #0
 8002d14:	d401      	bmi.n	8002d1a <__aeabi_cfcmpeq+0xe>
 8002d16:	2100      	movs	r1, #0
 8002d18:	42c8      	cmn	r0, r1
 8002d1a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08002d1c <__aeabi_fcmpeq>:
 8002d1c:	b510      	push	{r4, lr}
 8002d1e:	f000 f855 	bl	8002dcc <__eqsf2>
 8002d22:	4240      	negs	r0, r0
 8002d24:	3001      	adds	r0, #1
 8002d26:	bd10      	pop	{r4, pc}

08002d28 <__aeabi_fcmplt>:
 8002d28:	b510      	push	{r4, lr}
 8002d2a:	f000 f8c3 	bl	8002eb4 <__lesf2>
 8002d2e:	2800      	cmp	r0, #0
 8002d30:	db01      	blt.n	8002d36 <__aeabi_fcmplt+0xe>
 8002d32:	2000      	movs	r0, #0
 8002d34:	bd10      	pop	{r4, pc}
 8002d36:	2001      	movs	r0, #1
 8002d38:	bd10      	pop	{r4, pc}
 8002d3a:	46c0      	nop			; (mov r8, r8)

08002d3c <__aeabi_fcmple>:
 8002d3c:	b510      	push	{r4, lr}
 8002d3e:	f000 f8b9 	bl	8002eb4 <__lesf2>
 8002d42:	2800      	cmp	r0, #0
 8002d44:	dd01      	ble.n	8002d4a <__aeabi_fcmple+0xe>
 8002d46:	2000      	movs	r0, #0
 8002d48:	bd10      	pop	{r4, pc}
 8002d4a:	2001      	movs	r0, #1
 8002d4c:	bd10      	pop	{r4, pc}
 8002d4e:	46c0      	nop			; (mov r8, r8)

08002d50 <__aeabi_fcmpgt>:
 8002d50:	b510      	push	{r4, lr}
 8002d52:	f000 f863 	bl	8002e1c <__gesf2>
 8002d56:	2800      	cmp	r0, #0
 8002d58:	dc01      	bgt.n	8002d5e <__aeabi_fcmpgt+0xe>
 8002d5a:	2000      	movs	r0, #0
 8002d5c:	bd10      	pop	{r4, pc}
 8002d5e:	2001      	movs	r0, #1
 8002d60:	bd10      	pop	{r4, pc}
 8002d62:	46c0      	nop			; (mov r8, r8)

08002d64 <__aeabi_fcmpge>:
 8002d64:	b510      	push	{r4, lr}
 8002d66:	f000 f859 	bl	8002e1c <__gesf2>
 8002d6a:	2800      	cmp	r0, #0
 8002d6c:	da01      	bge.n	8002d72 <__aeabi_fcmpge+0xe>
 8002d6e:	2000      	movs	r0, #0
 8002d70:	bd10      	pop	{r4, pc}
 8002d72:	2001      	movs	r0, #1
 8002d74:	bd10      	pop	{r4, pc}
 8002d76:	46c0      	nop			; (mov r8, r8)

08002d78 <__clzsi2>:
 8002d78:	211c      	movs	r1, #28
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	041b      	lsls	r3, r3, #16
 8002d7e:	4298      	cmp	r0, r3
 8002d80:	d301      	bcc.n	8002d86 <__clzsi2+0xe>
 8002d82:	0c00      	lsrs	r0, r0, #16
 8002d84:	3910      	subs	r1, #16
 8002d86:	0a1b      	lsrs	r3, r3, #8
 8002d88:	4298      	cmp	r0, r3
 8002d8a:	d301      	bcc.n	8002d90 <__clzsi2+0x18>
 8002d8c:	0a00      	lsrs	r0, r0, #8
 8002d8e:	3908      	subs	r1, #8
 8002d90:	091b      	lsrs	r3, r3, #4
 8002d92:	4298      	cmp	r0, r3
 8002d94:	d301      	bcc.n	8002d9a <__clzsi2+0x22>
 8002d96:	0900      	lsrs	r0, r0, #4
 8002d98:	3904      	subs	r1, #4
 8002d9a:	a202      	add	r2, pc, #8	; (adr r2, 8002da4 <__clzsi2+0x2c>)
 8002d9c:	5c10      	ldrb	r0, [r2, r0]
 8002d9e:	1840      	adds	r0, r0, r1
 8002da0:	4770      	bx	lr
 8002da2:	46c0      	nop			; (mov r8, r8)
 8002da4:	02020304 	.word	0x02020304
 8002da8:	01010101 	.word	0x01010101
	...

08002db4 <__clzdi2>:
 8002db4:	b510      	push	{r4, lr}
 8002db6:	2900      	cmp	r1, #0
 8002db8:	d103      	bne.n	8002dc2 <__clzdi2+0xe>
 8002dba:	f7ff ffdd 	bl	8002d78 <__clzsi2>
 8002dbe:	3020      	adds	r0, #32
 8002dc0:	e002      	b.n	8002dc8 <__clzdi2+0x14>
 8002dc2:	1c08      	adds	r0, r1, #0
 8002dc4:	f7ff ffd8 	bl	8002d78 <__clzsi2>
 8002dc8:	bd10      	pop	{r4, pc}
 8002dca:	46c0      	nop			; (mov r8, r8)

08002dcc <__eqsf2>:
 8002dcc:	b570      	push	{r4, r5, r6, lr}
 8002dce:	0042      	lsls	r2, r0, #1
 8002dd0:	024e      	lsls	r6, r1, #9
 8002dd2:	004c      	lsls	r4, r1, #1
 8002dd4:	0245      	lsls	r5, r0, #9
 8002dd6:	0a6d      	lsrs	r5, r5, #9
 8002dd8:	0e12      	lsrs	r2, r2, #24
 8002dda:	0fc3      	lsrs	r3, r0, #31
 8002ddc:	0a76      	lsrs	r6, r6, #9
 8002dde:	0e24      	lsrs	r4, r4, #24
 8002de0:	0fc9      	lsrs	r1, r1, #31
 8002de2:	2aff      	cmp	r2, #255	; 0xff
 8002de4:	d00f      	beq.n	8002e06 <__eqsf2+0x3a>
 8002de6:	2cff      	cmp	r4, #255	; 0xff
 8002de8:	d011      	beq.n	8002e0e <__eqsf2+0x42>
 8002dea:	2001      	movs	r0, #1
 8002dec:	42a2      	cmp	r2, r4
 8002dee:	d000      	beq.n	8002df2 <__eqsf2+0x26>
 8002df0:	bd70      	pop	{r4, r5, r6, pc}
 8002df2:	42b5      	cmp	r5, r6
 8002df4:	d1fc      	bne.n	8002df0 <__eqsf2+0x24>
 8002df6:	428b      	cmp	r3, r1
 8002df8:	d00d      	beq.n	8002e16 <__eqsf2+0x4a>
 8002dfa:	2a00      	cmp	r2, #0
 8002dfc:	d1f8      	bne.n	8002df0 <__eqsf2+0x24>
 8002dfe:	0028      	movs	r0, r5
 8002e00:	1e45      	subs	r5, r0, #1
 8002e02:	41a8      	sbcs	r0, r5
 8002e04:	e7f4      	b.n	8002df0 <__eqsf2+0x24>
 8002e06:	2001      	movs	r0, #1
 8002e08:	2d00      	cmp	r5, #0
 8002e0a:	d1f1      	bne.n	8002df0 <__eqsf2+0x24>
 8002e0c:	e7eb      	b.n	8002de6 <__eqsf2+0x1a>
 8002e0e:	2001      	movs	r0, #1
 8002e10:	2e00      	cmp	r6, #0
 8002e12:	d1ed      	bne.n	8002df0 <__eqsf2+0x24>
 8002e14:	e7e9      	b.n	8002dea <__eqsf2+0x1e>
 8002e16:	2000      	movs	r0, #0
 8002e18:	e7ea      	b.n	8002df0 <__eqsf2+0x24>
 8002e1a:	46c0      	nop			; (mov r8, r8)

08002e1c <__gesf2>:
 8002e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e1e:	0042      	lsls	r2, r0, #1
 8002e20:	0246      	lsls	r6, r0, #9
 8002e22:	024d      	lsls	r5, r1, #9
 8002e24:	004c      	lsls	r4, r1, #1
 8002e26:	0fc3      	lsrs	r3, r0, #31
 8002e28:	0a76      	lsrs	r6, r6, #9
 8002e2a:	0e12      	lsrs	r2, r2, #24
 8002e2c:	0a6d      	lsrs	r5, r5, #9
 8002e2e:	0e24      	lsrs	r4, r4, #24
 8002e30:	0fc8      	lsrs	r0, r1, #31
 8002e32:	2aff      	cmp	r2, #255	; 0xff
 8002e34:	d01f      	beq.n	8002e76 <__gesf2+0x5a>
 8002e36:	2cff      	cmp	r4, #255	; 0xff
 8002e38:	d010      	beq.n	8002e5c <__gesf2+0x40>
 8002e3a:	2a00      	cmp	r2, #0
 8002e3c:	d11f      	bne.n	8002e7e <__gesf2+0x62>
 8002e3e:	4271      	negs	r1, r6
 8002e40:	4171      	adcs	r1, r6
 8002e42:	2c00      	cmp	r4, #0
 8002e44:	d101      	bne.n	8002e4a <__gesf2+0x2e>
 8002e46:	2d00      	cmp	r5, #0
 8002e48:	d01e      	beq.n	8002e88 <__gesf2+0x6c>
 8002e4a:	2900      	cmp	r1, #0
 8002e4c:	d10e      	bne.n	8002e6c <__gesf2+0x50>
 8002e4e:	4283      	cmp	r3, r0
 8002e50:	d01e      	beq.n	8002e90 <__gesf2+0x74>
 8002e52:	2102      	movs	r1, #2
 8002e54:	1e58      	subs	r0, r3, #1
 8002e56:	4008      	ands	r0, r1
 8002e58:	3801      	subs	r0, #1
 8002e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e5c:	2d00      	cmp	r5, #0
 8002e5e:	d126      	bne.n	8002eae <__gesf2+0x92>
 8002e60:	2a00      	cmp	r2, #0
 8002e62:	d1f4      	bne.n	8002e4e <__gesf2+0x32>
 8002e64:	4271      	negs	r1, r6
 8002e66:	4171      	adcs	r1, r6
 8002e68:	2900      	cmp	r1, #0
 8002e6a:	d0f0      	beq.n	8002e4e <__gesf2+0x32>
 8002e6c:	2800      	cmp	r0, #0
 8002e6e:	d1f4      	bne.n	8002e5a <__gesf2+0x3e>
 8002e70:	2001      	movs	r0, #1
 8002e72:	4240      	negs	r0, r0
 8002e74:	e7f1      	b.n	8002e5a <__gesf2+0x3e>
 8002e76:	2e00      	cmp	r6, #0
 8002e78:	d119      	bne.n	8002eae <__gesf2+0x92>
 8002e7a:	2cff      	cmp	r4, #255	; 0xff
 8002e7c:	d0ee      	beq.n	8002e5c <__gesf2+0x40>
 8002e7e:	2c00      	cmp	r4, #0
 8002e80:	d1e5      	bne.n	8002e4e <__gesf2+0x32>
 8002e82:	2d00      	cmp	r5, #0
 8002e84:	d1e3      	bne.n	8002e4e <__gesf2+0x32>
 8002e86:	e7e4      	b.n	8002e52 <__gesf2+0x36>
 8002e88:	2000      	movs	r0, #0
 8002e8a:	2e00      	cmp	r6, #0
 8002e8c:	d0e5      	beq.n	8002e5a <__gesf2+0x3e>
 8002e8e:	e7e0      	b.n	8002e52 <__gesf2+0x36>
 8002e90:	42a2      	cmp	r2, r4
 8002e92:	dc05      	bgt.n	8002ea0 <__gesf2+0x84>
 8002e94:	dbea      	blt.n	8002e6c <__gesf2+0x50>
 8002e96:	42ae      	cmp	r6, r5
 8002e98:	d802      	bhi.n	8002ea0 <__gesf2+0x84>
 8002e9a:	d3e7      	bcc.n	8002e6c <__gesf2+0x50>
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	e7dc      	b.n	8002e5a <__gesf2+0x3e>
 8002ea0:	4241      	negs	r1, r0
 8002ea2:	4141      	adcs	r1, r0
 8002ea4:	4248      	negs	r0, r1
 8002ea6:	2102      	movs	r1, #2
 8002ea8:	4008      	ands	r0, r1
 8002eaa:	3801      	subs	r0, #1
 8002eac:	e7d5      	b.n	8002e5a <__gesf2+0x3e>
 8002eae:	2002      	movs	r0, #2
 8002eb0:	4240      	negs	r0, r0
 8002eb2:	e7d2      	b.n	8002e5a <__gesf2+0x3e>

08002eb4 <__lesf2>:
 8002eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002eb6:	0042      	lsls	r2, r0, #1
 8002eb8:	0246      	lsls	r6, r0, #9
 8002eba:	024d      	lsls	r5, r1, #9
 8002ebc:	004c      	lsls	r4, r1, #1
 8002ebe:	0fc3      	lsrs	r3, r0, #31
 8002ec0:	0a76      	lsrs	r6, r6, #9
 8002ec2:	0e12      	lsrs	r2, r2, #24
 8002ec4:	0a6d      	lsrs	r5, r5, #9
 8002ec6:	0e24      	lsrs	r4, r4, #24
 8002ec8:	0fc8      	lsrs	r0, r1, #31
 8002eca:	2aff      	cmp	r2, #255	; 0xff
 8002ecc:	d00d      	beq.n	8002eea <__lesf2+0x36>
 8002ece:	2cff      	cmp	r4, #255	; 0xff
 8002ed0:	d00f      	beq.n	8002ef2 <__lesf2+0x3e>
 8002ed2:	2a00      	cmp	r2, #0
 8002ed4:	d123      	bne.n	8002f1e <__lesf2+0x6a>
 8002ed6:	4271      	negs	r1, r6
 8002ed8:	4171      	adcs	r1, r6
 8002eda:	2c00      	cmp	r4, #0
 8002edc:	d10f      	bne.n	8002efe <__lesf2+0x4a>
 8002ede:	2d00      	cmp	r5, #0
 8002ee0:	d10d      	bne.n	8002efe <__lesf2+0x4a>
 8002ee2:	2000      	movs	r0, #0
 8002ee4:	2e00      	cmp	r6, #0
 8002ee6:	d014      	beq.n	8002f12 <__lesf2+0x5e>
 8002ee8:	e00d      	b.n	8002f06 <__lesf2+0x52>
 8002eea:	2e00      	cmp	r6, #0
 8002eec:	d110      	bne.n	8002f10 <__lesf2+0x5c>
 8002eee:	2cff      	cmp	r4, #255	; 0xff
 8002ef0:	d115      	bne.n	8002f1e <__lesf2+0x6a>
 8002ef2:	2d00      	cmp	r5, #0
 8002ef4:	d10c      	bne.n	8002f10 <__lesf2+0x5c>
 8002ef6:	2a00      	cmp	r2, #0
 8002ef8:	d103      	bne.n	8002f02 <__lesf2+0x4e>
 8002efa:	4271      	negs	r1, r6
 8002efc:	4171      	adcs	r1, r6
 8002efe:	2900      	cmp	r1, #0
 8002f00:	d108      	bne.n	8002f14 <__lesf2+0x60>
 8002f02:	4283      	cmp	r3, r0
 8002f04:	d010      	beq.n	8002f28 <__lesf2+0x74>
 8002f06:	2102      	movs	r1, #2
 8002f08:	1e58      	subs	r0, r3, #1
 8002f0a:	4008      	ands	r0, r1
 8002f0c:	3801      	subs	r0, #1
 8002f0e:	e000      	b.n	8002f12 <__lesf2+0x5e>
 8002f10:	2002      	movs	r0, #2
 8002f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f14:	2800      	cmp	r0, #0
 8002f16:	d1fc      	bne.n	8002f12 <__lesf2+0x5e>
 8002f18:	2001      	movs	r0, #1
 8002f1a:	4240      	negs	r0, r0
 8002f1c:	e7f9      	b.n	8002f12 <__lesf2+0x5e>
 8002f1e:	2c00      	cmp	r4, #0
 8002f20:	d1ef      	bne.n	8002f02 <__lesf2+0x4e>
 8002f22:	2d00      	cmp	r5, #0
 8002f24:	d1ed      	bne.n	8002f02 <__lesf2+0x4e>
 8002f26:	e7ee      	b.n	8002f06 <__lesf2+0x52>
 8002f28:	42a2      	cmp	r2, r4
 8002f2a:	dc05      	bgt.n	8002f38 <__lesf2+0x84>
 8002f2c:	dbf2      	blt.n	8002f14 <__lesf2+0x60>
 8002f2e:	42ae      	cmp	r6, r5
 8002f30:	d802      	bhi.n	8002f38 <__lesf2+0x84>
 8002f32:	d3ef      	bcc.n	8002f14 <__lesf2+0x60>
 8002f34:	2000      	movs	r0, #0
 8002f36:	e7ec      	b.n	8002f12 <__lesf2+0x5e>
 8002f38:	4241      	negs	r1, r0
 8002f3a:	4141      	adcs	r1, r0
 8002f3c:	4248      	negs	r0, r1
 8002f3e:	2102      	movs	r1, #2
 8002f40:	4008      	ands	r0, r1
 8002f42:	3801      	subs	r0, #1
 8002f44:	e7e5      	b.n	8002f12 <__lesf2+0x5e>
 8002f46:	46c0      	nop			; (mov r8, r8)

08002f48 <eepromRead>:
 * @param address location in memory of desired EEPROM data
 * @param dev_address unsigned integer address of the current EEPROM device
 * @return uint8_t Returns the collected EEPROM data
 */
uint8_t eepromRead(EEPROM_MemTypeDef address, uint8_t dev_address)
{
 8002f48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f4a:	b089      	sub	sp, #36	; 0x24
 8002f4c:	af04      	add	r7, sp, #16
 8002f4e:	0002      	movs	r2, r0
 8002f50:	1dfb      	adds	r3, r7, #7
 8002f52:	701a      	strb	r2, [r3, #0]
 8002f54:	1dbb      	adds	r3, r7, #6
 8002f56:	1c0a      	adds	r2, r1, #0
 8002f58:	701a      	strb	r2, [r3, #0]
  uint16_t dev = (10 << 4) + (dev_address << 1);
 8002f5a:	1dbb      	adds	r3, r7, #6
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	18db      	adds	r3, r3, r3
 8002f62:	b29a      	uxth	r2, r3
 8002f64:	210e      	movs	r1, #14
 8002f66:	187b      	adds	r3, r7, r1
 8002f68:	32a0      	adds	r2, #160	; 0xa0
 8002f6a:	801a      	strh	r2, [r3, #0]
  uint8_t data = 0;
 8002f6c:	260c      	movs	r6, #12
 8002f6e:	19bb      	adds	r3, r7, r6
 8002f70:	2200      	movs	r2, #0
 8002f72:	701a      	strb	r2, [r3, #0]

  HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c1, dev, address, I2C_MEMADD_SIZE_8BIT, &data, 1U, HAL_MAX_DELAY);
 8002f74:	1dfb      	adds	r3, r7, #7
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	250d      	movs	r5, #13
 8002f7c:	197c      	adds	r4, r7, r5
 8002f7e:	187b      	adds	r3, r7, r1
 8002f80:	8819      	ldrh	r1, [r3, #0]
 8002f82:	480e      	ldr	r0, [pc, #56]	; (8002fbc <eepromRead+0x74>)
 8002f84:	2301      	movs	r3, #1
 8002f86:	425b      	negs	r3, r3
 8002f88:	9302      	str	r3, [sp, #8]
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	9301      	str	r3, [sp, #4]
 8002f8e:	19bb      	adds	r3, r7, r6
 8002f90:	9300      	str	r3, [sp, #0]
 8002f92:	2301      	movs	r3, #1
 8002f94:	f002 fc70 	bl	8005878 <HAL_I2C_Mem_Read>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	7023      	strb	r3, [r4, #0]

  // Log eeprom issues
  if (status != HAL_OK)
 8002f9c:	197b      	adds	r3, r7, r5
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d004      	beq.n	8002fae <eepromRead+0x66>
  {
    saveStatus(status);
 8002fa4:	197b      	adds	r3, r7, r5
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	0018      	movs	r0, r3
 8002faa:	f000 f947 	bl	800323c <saveStatus>
  }

  return data;
 8002fae:	230c      	movs	r3, #12
 8002fb0:	18fb      	adds	r3, r7, r3
 8002fb2:	781b      	ldrb	r3, [r3, #0]
}
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	b005      	add	sp, #20
 8002fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fbc:	20000708 	.word	0x20000708

08002fc0 <eepromWrite>:
 * @param data value to set in EEPROM memory
 * @param dev_address unsigned integer address of the current EEPROM device
 * @return HAL_StatusTypeDef
 */
HAL_StatusTypeDef eepromWrite(EEPROM_MemTypeDef address, uint8_t data, uint8_t dev_address)
{
 8002fc0:	b5b0      	push	{r4, r5, r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af02      	add	r7, sp, #8
 8002fc6:	0004      	movs	r4, r0
 8002fc8:	0008      	movs	r0, r1
 8002fca:	0011      	movs	r1, r2
 8002fcc:	1dfb      	adds	r3, r7, #7
 8002fce:	1c22      	adds	r2, r4, #0
 8002fd0:	701a      	strb	r2, [r3, #0]
 8002fd2:	1dbb      	adds	r3, r7, #6
 8002fd4:	1c02      	adds	r2, r0, #0
 8002fd6:	701a      	strb	r2, [r3, #0]
 8002fd8:	1d7b      	adds	r3, r7, #5
 8002fda:	1c0a      	adds	r2, r1, #0
 8002fdc:	701a      	strb	r2, [r3, #0]
  uint16_t dev = (10 << 4) + (dev_address << 1);
 8002fde:	1d7b      	adds	r3, r7, #5
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	18db      	adds	r3, r3, r3
 8002fe6:	b29a      	uxth	r2, r3
 8002fe8:	200e      	movs	r0, #14
 8002fea:	183b      	adds	r3, r7, r0
 8002fec:	32a0      	adds	r2, #160	; 0xa0
 8002fee:	801a      	strh	r2, [r3, #0]

  uint8_t buf[2] = {address, data};
 8002ff0:	2108      	movs	r1, #8
 8002ff2:	187b      	adds	r3, r7, r1
 8002ff4:	1dfa      	adds	r2, r7, #7
 8002ff6:	7812      	ldrb	r2, [r2, #0]
 8002ff8:	701a      	strb	r2, [r3, #0]
 8002ffa:	187b      	adds	r3, r7, r1
 8002ffc:	1dba      	adds	r2, r7, #6
 8002ffe:	7812      	ldrb	r2, [r2, #0]
 8003000:	705a      	strb	r2, [r3, #1]

  HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c1, dev, buf, 2, HAL_MAX_DELAY);
 8003002:	250d      	movs	r5, #13
 8003004:	197c      	adds	r4, r7, r5
 8003006:	187a      	adds	r2, r7, r1
 8003008:	183b      	adds	r3, r7, r0
 800300a:	8819      	ldrh	r1, [r3, #0]
 800300c:	480c      	ldr	r0, [pc, #48]	; (8003040 <eepromWrite+0x80>)
 800300e:	2301      	movs	r3, #1
 8003010:	425b      	negs	r3, r3
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	2302      	movs	r3, #2
 8003016:	f002 fb27 	bl	8005668 <HAL_I2C_Master_Transmit>
 800301a:	0003      	movs	r3, r0
 800301c:	7023      	strb	r3, [r4, #0]

  // Log eeprom issues
  if (status != HAL_OK)
 800301e:	197b      	adds	r3, r7, r5
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d004      	beq.n	8003030 <eepromWrite+0x70>
  {
    saveStatus(status);
 8003026:	197b      	adds	r3, r7, r5
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	0018      	movs	r0, r3
 800302c:	f000 f906 	bl	800323c <saveStatus>
  }

  return status;
 8003030:	230d      	movs	r3, #13
 8003032:	18fb      	adds	r3, r7, r3
 8003034:	781b      	ldrb	r3, [r3, #0]
}
 8003036:	0018      	movs	r0, r3
 8003038:	46bd      	mov	sp, r7
 800303a:	b004      	add	sp, #16
 800303c:	bdb0      	pop	{r4, r5, r7, pc}
 800303e:	46c0      	nop			; (mov r8, r8)
 8003040:	20000708 	.word	0x20000708

08003044 <readSavedData>:
 *
 * @param buf
 * @param dev_address
 */
void readSavedData(uint16_t *buf, uint8_t dev_address)
{
 8003044:	b590      	push	{r4, r7, lr}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	000a      	movs	r2, r1
 800304e:	1cfb      	adds	r3, r7, #3
 8003050:	701a      	strb	r2, [r3, #0]
  uint16_t data;

  // ID
  buf[0] = eepromRead(ID, dev_address);
 8003052:	1cfb      	adds	r3, r7, #3
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	0019      	movs	r1, r3
 8003058:	2000      	movs	r0, #0
 800305a:	f7ff ff75 	bl	8002f48 <eepromRead>
 800305e:	0003      	movs	r3, r0
 8003060:	b29a      	uxth	r2, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 8003066:	1cfb      	adds	r3, r7, #3
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	0018      	movs	r0, r3
 800306c:	f000 f8be 	bl	80031ec <eepromReady>
  // R
  buf[1] = eepromRead(RED, dev_address);
 8003070:	1cfb      	adds	r3, r7, #3
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	0019      	movs	r1, r3
 8003076:	2001      	movs	r0, #1
 8003078:	f7ff ff66 	bl	8002f48 <eepromRead>
 800307c:	0003      	movs	r3, r0
 800307e:	001a      	movs	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3302      	adds	r3, #2
 8003084:	b292      	uxth	r2, r2
 8003086:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 8003088:	1cfb      	adds	r3, r7, #3
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	0018      	movs	r0, r3
 800308e:	f000 f8ad 	bl	80031ec <eepromReady>
  // G
  buf[2] = eepromRead(GREEN, dev_address);
 8003092:	1cfb      	adds	r3, r7, #3
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	0019      	movs	r1, r3
 8003098:	2002      	movs	r0, #2
 800309a:	f7ff ff55 	bl	8002f48 <eepromRead>
 800309e:	0003      	movs	r3, r0
 80030a0:	001a      	movs	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	3304      	adds	r3, #4
 80030a6:	b292      	uxth	r2, r2
 80030a8:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 80030aa:	1cfb      	adds	r3, r7, #3
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	0018      	movs	r0, r3
 80030b0:	f000 f89c 	bl	80031ec <eepromReady>
  // B
  buf[3] = eepromRead(BLUE, dev_address);
 80030b4:	1cfb      	adds	r3, r7, #3
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	0019      	movs	r1, r3
 80030ba:	2003      	movs	r0, #3
 80030bc:	f7ff ff44 	bl	8002f48 <eepromRead>
 80030c0:	0003      	movs	r3, r0
 80030c2:	001a      	movs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3306      	adds	r3, #6
 80030c8:	b292      	uxth	r2, r2
 80030ca:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 80030cc:	1cfb      	adds	r3, r7, #3
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	0018      	movs	r0, r3
 80030d2:	f000 f88b 	bl	80031ec <eepromReady>
  // L1 upper 2 bits
  data = eepromRead(LUM_UP, dev_address) << 8;
 80030d6:	1cfb      	adds	r3, r7, #3
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	0019      	movs	r1, r3
 80030dc:	2004      	movs	r0, #4
 80030de:	f7ff ff33 	bl	8002f48 <eepromRead>
 80030e2:	0003      	movs	r3, r0
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	240e      	movs	r4, #14
 80030e8:	193b      	adds	r3, r7, r4
 80030ea:	0212      	lsls	r2, r2, #8
 80030ec:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 80030ee:	1cfb      	adds	r3, r7, #3
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	0018      	movs	r0, r3
 80030f4:	f000 f87a 	bl	80031ec <eepromReady>
  // L2 lower 8 bits
  buf[4] = data + eepromRead(LUM_LOW, dev_address);
 80030f8:	1cfb      	adds	r3, r7, #3
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	0019      	movs	r1, r3
 80030fe:	2005      	movs	r0, #5
 8003100:	f7ff ff22 	bl	8002f48 <eepromRead>
 8003104:	0003      	movs	r3, r0
 8003106:	b299      	uxth	r1, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	3308      	adds	r3, #8
 800310c:	193a      	adds	r2, r7, r4
 800310e:	8812      	ldrh	r2, [r2, #0]
 8003110:	188a      	adds	r2, r1, r2
 8003112:	b292      	uxth	r2, r2
 8003114:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 8003116:	1cfb      	adds	r3, r7, #3
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	0018      	movs	r0, r3
 800311c:	f000 f866 	bl	80031ec <eepromReady>
  // Rate
  buf[5] = eepromRead(RATE, dev_address);
 8003120:	1cfb      	adds	r3, r7, #3
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	0019      	movs	r1, r3
 8003126:	2006      	movs	r0, #6
 8003128:	f7ff ff0e 	bl	8002f48 <eepromRead>
 800312c:	0003      	movs	r3, r0
 800312e:	001a      	movs	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	330a      	adds	r3, #10
 8003134:	b292      	uxth	r2, r2
 8003136:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 8003138:	1cfb      	adds	r3, r7, #3
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	0018      	movs	r0, r3
 800313e:	f000 f855 	bl	80031ec <eepromReady>
}
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	46bd      	mov	sp, r7
 8003146:	b005      	add	sp, #20
 8003148:	bd90      	pop	{r4, r7, pc}

0800314a <setSavedData>:
 *
 * @param dev_address
 * @param data
 */
void setSavedData(uint8_t dev_address, uint8_t *data)
{
 800314a:	b580      	push	{r7, lr}
 800314c:	b082      	sub	sp, #8
 800314e:	af00      	add	r7, sp, #0
 8003150:	0002      	movs	r2, r0
 8003152:	6039      	str	r1, [r7, #0]
 8003154:	1dfb      	adds	r3, r7, #7
 8003156:	701a      	strb	r2, [r3, #0]

  eepromWrite(RED, data[0], dev_address);
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	7819      	ldrb	r1, [r3, #0]
 800315c:	1dfb      	adds	r3, r7, #7
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	001a      	movs	r2, r3
 8003162:	2001      	movs	r0, #1
 8003164:	f7ff ff2c 	bl	8002fc0 <eepromWrite>
  HAL_Delay(5);
 8003168:	2005      	movs	r0, #5
 800316a:	f001 fcc5 	bl	8004af8 <HAL_Delay>
  eepromWrite(GREEN, data[1], dev_address);
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	3301      	adds	r3, #1
 8003172:	7819      	ldrb	r1, [r3, #0]
 8003174:	1dfb      	adds	r3, r7, #7
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	001a      	movs	r2, r3
 800317a:	2002      	movs	r0, #2
 800317c:	f7ff ff20 	bl	8002fc0 <eepromWrite>
  HAL_Delay(5);
 8003180:	2005      	movs	r0, #5
 8003182:	f001 fcb9 	bl	8004af8 <HAL_Delay>
  eepromWrite(BLUE, data[2], dev_address);
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	3302      	adds	r3, #2
 800318a:	7819      	ldrb	r1, [r3, #0]
 800318c:	1dfb      	adds	r3, r7, #7
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	001a      	movs	r2, r3
 8003192:	2003      	movs	r0, #3
 8003194:	f7ff ff14 	bl	8002fc0 <eepromWrite>
  HAL_Delay(5);
 8003198:	2005      	movs	r0, #5
 800319a:	f001 fcad 	bl	8004af8 <HAL_Delay>
  eepromWrite(LUM_UP, data[3], dev_address);
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	3303      	adds	r3, #3
 80031a2:	7819      	ldrb	r1, [r3, #0]
 80031a4:	1dfb      	adds	r3, r7, #7
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	001a      	movs	r2, r3
 80031aa:	2004      	movs	r0, #4
 80031ac:	f7ff ff08 	bl	8002fc0 <eepromWrite>
  HAL_Delay(5);
 80031b0:	2005      	movs	r0, #5
 80031b2:	f001 fca1 	bl	8004af8 <HAL_Delay>
  eepromWrite(LUM_LOW, data[4], dev_address);
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	3304      	adds	r3, #4
 80031ba:	7819      	ldrb	r1, [r3, #0]
 80031bc:	1dfb      	adds	r3, r7, #7
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	001a      	movs	r2, r3
 80031c2:	2005      	movs	r0, #5
 80031c4:	f7ff fefc 	bl	8002fc0 <eepromWrite>
  HAL_Delay(5);
 80031c8:	2005      	movs	r0, #5
 80031ca:	f001 fc95 	bl	8004af8 <HAL_Delay>
  eepromWrite(RATE, data[5], 0);
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	3305      	adds	r3, #5
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	2200      	movs	r2, #0
 80031d6:	0019      	movs	r1, r3
 80031d8:	2006      	movs	r0, #6
 80031da:	f7ff fef1 	bl	8002fc0 <eepromWrite>
  HAL_Delay(5);
 80031de:	2005      	movs	r0, #5
 80031e0:	f001 fc8a 	bl	8004af8 <HAL_Delay>
}
 80031e4:	46c0      	nop			; (mov r8, r8)
 80031e6:	46bd      	mov	sp, r7
 80031e8:	b002      	add	sp, #8
 80031ea:	bd80      	pop	{r7, pc}

080031ec <eepromReady>:
 * @brief
 *
 * @param dev_address
 */
void eepromReady(uint8_t dev_address)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	0002      	movs	r2, r0
 80031f4:	1dfb      	adds	r3, r7, #7
 80031f6:	701a      	strb	r2, [r3, #0]
  uint16_t dev = (10 << 4) + (dev_address << 1);
 80031f8:	1dfb      	adds	r3, r7, #7
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	18db      	adds	r3, r3, r3
 8003200:	b29a      	uxth	r2, r3
 8003202:	230e      	movs	r3, #14
 8003204:	18fb      	adds	r3, r7, r3
 8003206:	32a0      	adds	r2, #160	; 0xa0
 8003208:	801a      	strh	r2, [r3, #0]
  while (HAL_I2C_IsDeviceReady(&hi2c1, dev, 1, HAL_MAX_DELAY) == HAL_BUSY)
 800320a:	e002      	b.n	8003212 <eepromReady+0x26>
  {
    HAL_Delay(1);
 800320c:	2001      	movs	r0, #1
 800320e:	f001 fc73 	bl	8004af8 <HAL_Delay>
  while (HAL_I2C_IsDeviceReady(&hi2c1, dev, 1, HAL_MAX_DELAY) == HAL_BUSY)
 8003212:	2301      	movs	r3, #1
 8003214:	425a      	negs	r2, r3
 8003216:	230e      	movs	r3, #14
 8003218:	18fb      	adds	r3, r7, r3
 800321a:	8819      	ldrh	r1, [r3, #0]
 800321c:	4806      	ldr	r0, [pc, #24]	; (8003238 <eepromReady+0x4c>)
 800321e:	0013      	movs	r3, r2
 8003220:	2201      	movs	r2, #1
 8003222:	f002 fc5d 	bl	8005ae0 <HAL_I2C_IsDeviceReady>
 8003226:	0003      	movs	r3, r0
 8003228:	2b02      	cmp	r3, #2
 800322a:	d0ef      	beq.n	800320c <eepromReady+0x20>
  }
}
 800322c:	46c0      	nop			; (mov r8, r8)
 800322e:	46c0      	nop			; (mov r8, r8)
 8003230:	46bd      	mov	sp, r7
 8003232:	b004      	add	sp, #16
 8003234:	bd80      	pop	{r7, pc}
 8003236:	46c0      	nop			; (mov r8, r8)
 8003238:	20000708 	.word	0x20000708

0800323c <saveStatus>:
 * @brief
 *
 * @param status
 */
void saveStatus(HAL_StatusTypeDef status)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
 8003242:	0002      	movs	r2, r0
 8003244:	1dfb      	adds	r3, r7, #7
 8003246:	701a      	strb	r2, [r3, #0]
  {
    eepromStatusLogLen = 0;
  }

  eepromStatusLog[eepromStatusLogLen];
  eepromStatusLogLen++;
 8003248:	4b04      	ldr	r3, [pc, #16]	; (800325c <saveStatus+0x20>)
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	3301      	adds	r3, #1
 800324e:	b2da      	uxtb	r2, r3
 8003250:	4b02      	ldr	r3, [pc, #8]	; (800325c <saveStatus+0x20>)
 8003252:	701a      	strb	r2, [r3, #0]
}
 8003254:	46c0      	nop			; (mov r8, r8)
 8003256:	46bd      	mov	sp, r7
 8003258:	b002      	add	sp, #8
 800325a:	bd80      	pop	{r7, pc}
 800325c:	20000094 	.word	0x20000094

08003260 <getStatusLogLen>:
 * @brief Get the Status Log Len object
 *
 * @return uint16_t
 */
uint16_t getStatusLogLen(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  return eepromStatusLogLen;
 8003264:	4b02      	ldr	r3, [pc, #8]	; (8003270 <getStatusLogLen+0x10>)
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	b29b      	uxth	r3, r3
}
 800326a:	0018      	movs	r0, r3
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	20000094 	.word	0x20000094

08003274 <setStatusLogLen>:
 * @brief Set the Status Log Len object
 *
 * @param len
 */
void setStatusLogLen(uint16_t len)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	0002      	movs	r2, r0
 800327c:	1dbb      	adds	r3, r7, #6
 800327e:	801a      	strh	r2, [r3, #0]
  eepromStatusLogLen = len;
 8003280:	1dbb      	adds	r3, r7, #6
 8003282:	881b      	ldrh	r3, [r3, #0]
 8003284:	b2da      	uxtb	r2, r3
 8003286:	4b03      	ldr	r3, [pc, #12]	; (8003294 <setStatusLogLen+0x20>)
 8003288:	701a      	strb	r2, [r3, #0]
}
 800328a:	46c0      	nop			; (mov r8, r8)
 800328c:	46bd      	mov	sp, r7
 800328e:	b002      	add	sp, #8
 8003290:	bd80      	pop	{r7, pc}
 8003292:	46c0      	nop			; (mov r8, r8)
 8003294:	20000094 	.word	0x20000094

08003298 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800329e:	003b      	movs	r3, r7
 80032a0:	0018      	movs	r0, r3
 80032a2:	2308      	movs	r3, #8
 80032a4:	001a      	movs	r2, r3
 80032a6:	2100      	movs	r1, #0
 80032a8:	f006 f910 	bl	80094cc <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80032ac:	4b30      	ldr	r3, [pc, #192]	; (8003370 <MX_ADC_Init+0xd8>)
 80032ae:	4a31      	ldr	r2, [pc, #196]	; (8003374 <MX_ADC_Init+0xdc>)
 80032b0:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80032b2:	4b2f      	ldr	r3, [pc, #188]	; (8003370 <MX_ADC_Init+0xd8>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80032b8:	4b2d      	ldr	r3, [pc, #180]	; (8003370 <MX_ADC_Init+0xd8>)
 80032ba:	2280      	movs	r2, #128	; 0x80
 80032bc:	05d2      	lsls	r2, r2, #23
 80032be:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80032c0:	4b2b      	ldr	r3, [pc, #172]	; (8003370 <MX_ADC_Init+0xd8>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80032c6:	4b2a      	ldr	r3, [pc, #168]	; (8003370 <MX_ADC_Init+0xd8>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80032cc:	4b28      	ldr	r3, [pc, #160]	; (8003370 <MX_ADC_Init+0xd8>)
 80032ce:	2201      	movs	r2, #1
 80032d0:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80032d2:	4b27      	ldr	r3, [pc, #156]	; (8003370 <MX_ADC_Init+0xd8>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80032d8:	4b25      	ldr	r3, [pc, #148]	; (8003370 <MX_ADC_Init+0xd8>)
 80032da:	2220      	movs	r2, #32
 80032dc:	2100      	movs	r1, #0
 80032de:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80032e0:	4b23      	ldr	r3, [pc, #140]	; (8003370 <MX_ADC_Init+0xd8>)
 80032e2:	2221      	movs	r2, #33	; 0x21
 80032e4:	2100      	movs	r1, #0
 80032e6:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80032e8:	4b21      	ldr	r3, [pc, #132]	; (8003370 <MX_ADC_Init+0xd8>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80032ee:	4b20      	ldr	r3, [pc, #128]	; (8003370 <MX_ADC_Init+0xd8>)
 80032f0:	22c2      	movs	r2, #194	; 0xc2
 80032f2:	32ff      	adds	r2, #255	; 0xff
 80032f4:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80032f6:	4b1e      	ldr	r3, [pc, #120]	; (8003370 <MX_ADC_Init+0xd8>)
 80032f8:	222c      	movs	r2, #44	; 0x2c
 80032fa:	2100      	movs	r1, #0
 80032fc:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80032fe:	4b1c      	ldr	r3, [pc, #112]	; (8003370 <MX_ADC_Init+0xd8>)
 8003300:	2204      	movs	r2, #4
 8003302:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003304:	4b1a      	ldr	r3, [pc, #104]	; (8003370 <MX_ADC_Init+0xd8>)
 8003306:	2200      	movs	r2, #0
 8003308:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800330a:	4b19      	ldr	r3, [pc, #100]	; (8003370 <MX_ADC_Init+0xd8>)
 800330c:	2200      	movs	r2, #0
 800330e:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8003310:	4b17      	ldr	r3, [pc, #92]	; (8003370 <MX_ADC_Init+0xd8>)
 8003312:	2200      	movs	r2, #0
 8003314:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003316:	4b16      	ldr	r3, [pc, #88]	; (8003370 <MX_ADC_Init+0xd8>)
 8003318:	2200      	movs	r2, #0
 800331a:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800331c:	4b14      	ldr	r3, [pc, #80]	; (8003370 <MX_ADC_Init+0xd8>)
 800331e:	0018      	movs	r0, r3
 8003320:	f001 fc0e 	bl	8004b40 <HAL_ADC_Init>
 8003324:	1e03      	subs	r3, r0, #0
 8003326:	d001      	beq.n	800332c <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8003328:	f000 fa44 	bl	80037b4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800332c:	003b      	movs	r3, r7
 800332e:	4a12      	ldr	r2, [pc, #72]	; (8003378 <MX_ADC_Init+0xe0>)
 8003330:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003332:	003b      	movs	r3, r7
 8003334:	2280      	movs	r2, #128	; 0x80
 8003336:	0152      	lsls	r2, r2, #5
 8003338:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800333a:	003a      	movs	r2, r7
 800333c:	4b0c      	ldr	r3, [pc, #48]	; (8003370 <MX_ADC_Init+0xd8>)
 800333e:	0011      	movs	r1, r2
 8003340:	0018      	movs	r0, r3
 8003342:	f001 fd71 	bl	8004e28 <HAL_ADC_ConfigChannel>
 8003346:	1e03      	subs	r3, r0, #0
 8003348:	d001      	beq.n	800334e <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 800334a:	f000 fa33 	bl	80037b4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800334e:	003b      	movs	r3, r7
 8003350:	4a0a      	ldr	r2, [pc, #40]	; (800337c <MX_ADC_Init+0xe4>)
 8003352:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003354:	003a      	movs	r2, r7
 8003356:	4b06      	ldr	r3, [pc, #24]	; (8003370 <MX_ADC_Init+0xd8>)
 8003358:	0011      	movs	r1, r2
 800335a:	0018      	movs	r0, r3
 800335c:	f001 fd64 	bl	8004e28 <HAL_ADC_ConfigChannel>
 8003360:	1e03      	subs	r3, r0, #0
 8003362:	d001      	beq.n	8003368 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8003364:	f000 fa26 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8003368:	46c0      	nop			; (mov r8, r8)
 800336a:	46bd      	mov	sp, r7
 800336c:	b002      	add	sp, #8
 800336e:	bd80      	pop	{r7, pc}
 8003370:	200006ac 	.word	0x200006ac
 8003374:	40012400 	.word	0x40012400
 8003378:	04000002 	.word	0x04000002
 800337c:	08000004 	.word	0x08000004

08003380 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003380:	b590      	push	{r4, r7, lr}
 8003382:	b089      	sub	sp, #36	; 0x24
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003388:	240c      	movs	r4, #12
 800338a:	193b      	adds	r3, r7, r4
 800338c:	0018      	movs	r0, r3
 800338e:	2314      	movs	r3, #20
 8003390:	001a      	movs	r2, r3
 8003392:	2100      	movs	r1, #0
 8003394:	f006 f89a 	bl	80094cc <memset>
  if(adcHandle->Instance==ADC1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a14      	ldr	r2, [pc, #80]	; (80033f0 <HAL_ADC_MspInit+0x70>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d122      	bne.n	80033e8 <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80033a2:	4b14      	ldr	r3, [pc, #80]	; (80033f4 <HAL_ADC_MspInit+0x74>)
 80033a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033a6:	4b13      	ldr	r3, [pc, #76]	; (80033f4 <HAL_ADC_MspInit+0x74>)
 80033a8:	2180      	movs	r1, #128	; 0x80
 80033aa:	0089      	lsls	r1, r1, #2
 80033ac:	430a      	orrs	r2, r1
 80033ae:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033b0:	4b10      	ldr	r3, [pc, #64]	; (80033f4 <HAL_ADC_MspInit+0x74>)
 80033b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033b4:	4b0f      	ldr	r3, [pc, #60]	; (80033f4 <HAL_ADC_MspInit+0x74>)
 80033b6:	2101      	movs	r1, #1
 80033b8:	430a      	orrs	r2, r1
 80033ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80033bc:	4b0d      	ldr	r3, [pc, #52]	; (80033f4 <HAL_ADC_MspInit+0x74>)
 80033be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c0:	2201      	movs	r2, #1
 80033c2:	4013      	ands	r3, r2
 80033c4:	60bb      	str	r3, [r7, #8]
 80033c6:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80033c8:	193b      	adds	r3, r7, r4
 80033ca:	2206      	movs	r2, #6
 80033cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033ce:	193b      	adds	r3, r7, r4
 80033d0:	2203      	movs	r2, #3
 80033d2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d4:	193b      	adds	r3, r7, r4
 80033d6:	2200      	movs	r2, #0
 80033d8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033da:	193a      	adds	r2, r7, r4
 80033dc:	23a0      	movs	r3, #160	; 0xa0
 80033de:	05db      	lsls	r3, r3, #23
 80033e0:	0011      	movs	r1, r2
 80033e2:	0018      	movs	r0, r3
 80033e4:	f001 ff2c 	bl	8005240 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80033e8:	46c0      	nop			; (mov r8, r8)
 80033ea:	46bd      	mov	sp, r7
 80033ec:	b009      	add	sp, #36	; 0x24
 80033ee:	bd90      	pop	{r4, r7, pc}
 80033f0:	40012400 	.word	0x40012400
 80033f4:	40021000 	.word	0x40021000

080033f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80033f8:	b590      	push	{r4, r7, lr}
 80033fa:	b089      	sub	sp, #36	; 0x24
 80033fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033fe:	240c      	movs	r4, #12
 8003400:	193b      	adds	r3, r7, r4
 8003402:	0018      	movs	r0, r3
 8003404:	2314      	movs	r3, #20
 8003406:	001a      	movs	r2, r3
 8003408:	2100      	movs	r1, #0
 800340a:	f006 f85f 	bl	80094cc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800340e:	4b24      	ldr	r3, [pc, #144]	; (80034a0 <MX_GPIO_Init+0xa8>)
 8003410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003412:	4b23      	ldr	r3, [pc, #140]	; (80034a0 <MX_GPIO_Init+0xa8>)
 8003414:	2104      	movs	r1, #4
 8003416:	430a      	orrs	r2, r1
 8003418:	62da      	str	r2, [r3, #44]	; 0x2c
 800341a:	4b21      	ldr	r3, [pc, #132]	; (80034a0 <MX_GPIO_Init+0xa8>)
 800341c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341e:	2204      	movs	r2, #4
 8003420:	4013      	ands	r3, r2
 8003422:	60bb      	str	r3, [r7, #8]
 8003424:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003426:	4b1e      	ldr	r3, [pc, #120]	; (80034a0 <MX_GPIO_Init+0xa8>)
 8003428:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800342a:	4b1d      	ldr	r3, [pc, #116]	; (80034a0 <MX_GPIO_Init+0xa8>)
 800342c:	2101      	movs	r1, #1
 800342e:	430a      	orrs	r2, r1
 8003430:	62da      	str	r2, [r3, #44]	; 0x2c
 8003432:	4b1b      	ldr	r3, [pc, #108]	; (80034a0 <MX_GPIO_Init+0xa8>)
 8003434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003436:	2201      	movs	r2, #1
 8003438:	4013      	ands	r3, r2
 800343a:	607b      	str	r3, [r7, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800343e:	4b18      	ldr	r3, [pc, #96]	; (80034a0 <MX_GPIO_Init+0xa8>)
 8003440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003442:	4b17      	ldr	r3, [pc, #92]	; (80034a0 <MX_GPIO_Init+0xa8>)
 8003444:	2102      	movs	r1, #2
 8003446:	430a      	orrs	r2, r1
 8003448:	62da      	str	r2, [r3, #44]	; 0x2c
 800344a:	4b15      	ldr	r3, [pc, #84]	; (80034a0 <MX_GPIO_Init+0xa8>)
 800344c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344e:	2202      	movs	r2, #2
 8003450:	4013      	ands	r3, r2
 8003452:	603b      	str	r3, [r7, #0]
 8003454:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = CBUS0_TXDEN_Pin|CBUS3__SLEEP_Pin;
 8003456:	193b      	adds	r3, r7, r4
 8003458:	22c0      	movs	r2, #192	; 0xc0
 800345a:	0212      	lsls	r2, r2, #8
 800345c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800345e:	193b      	adds	r3, r7, r4
 8003460:	2200      	movs	r2, #0
 8003462:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003464:	193b      	adds	r3, r7, r4
 8003466:	2200      	movs	r2, #0
 8003468:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800346a:	193b      	adds	r3, r7, r4
 800346c:	4a0d      	ldr	r2, [pc, #52]	; (80034a4 <MX_GPIO_Init+0xac>)
 800346e:	0019      	movs	r1, r3
 8003470:	0010      	movs	r0, r2
 8003472:	f001 fee5 	bl	8005240 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 8003476:	0021      	movs	r1, r4
 8003478:	187b      	adds	r3, r7, r1
 800347a:	2201      	movs	r2, #1
 800347c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800347e:	187b      	adds	r3, r7, r1
 8003480:	2200      	movs	r2, #0
 8003482:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003484:	187b      	adds	r3, r7, r1
 8003486:	2200      	movs	r2, #0
 8003488:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 800348a:	187a      	adds	r2, r7, r1
 800348c:	23a0      	movs	r3, #160	; 0xa0
 800348e:	05db      	lsls	r3, r3, #23
 8003490:	0011      	movs	r1, r2
 8003492:	0018      	movs	r0, r3
 8003494:	f001 fed4 	bl	8005240 <HAL_GPIO_Init>

}
 8003498:	46c0      	nop			; (mov r8, r8)
 800349a:	46bd      	mov	sp, r7
 800349c:	b009      	add	sp, #36	; 0x24
 800349e:	bd90      	pop	{r4, r7, pc}
 80034a0:	40021000 	.word	0x40021000
 80034a4:	50000800 	.word	0x50000800

080034a8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80034ac:	4b1b      	ldr	r3, [pc, #108]	; (800351c <MX_I2C1_Init+0x74>)
 80034ae:	4a1c      	ldr	r2, [pc, #112]	; (8003520 <MX_I2C1_Init+0x78>)
 80034b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 80034b2:	4b1a      	ldr	r3, [pc, #104]	; (800351c <MX_I2C1_Init+0x74>)
 80034b4:	4a1b      	ldr	r2, [pc, #108]	; (8003524 <MX_I2C1_Init+0x7c>)
 80034b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80034b8:	4b18      	ldr	r3, [pc, #96]	; (800351c <MX_I2C1_Init+0x74>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80034be:	4b17      	ldr	r3, [pc, #92]	; (800351c <MX_I2C1_Init+0x74>)
 80034c0:	2201      	movs	r2, #1
 80034c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80034c4:	4b15      	ldr	r3, [pc, #84]	; (800351c <MX_I2C1_Init+0x74>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80034ca:	4b14      	ldr	r3, [pc, #80]	; (800351c <MX_I2C1_Init+0x74>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80034d0:	4b12      	ldr	r3, [pc, #72]	; (800351c <MX_I2C1_Init+0x74>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80034d6:	4b11      	ldr	r3, [pc, #68]	; (800351c <MX_I2C1_Init+0x74>)
 80034d8:	2200      	movs	r2, #0
 80034da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80034dc:	4b0f      	ldr	r3, [pc, #60]	; (800351c <MX_I2C1_Init+0x74>)
 80034de:	2200      	movs	r2, #0
 80034e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80034e2:	4b0e      	ldr	r3, [pc, #56]	; (800351c <MX_I2C1_Init+0x74>)
 80034e4:	0018      	movs	r0, r3
 80034e6:	f002 f829 	bl	800553c <HAL_I2C_Init>
 80034ea:	1e03      	subs	r3, r0, #0
 80034ec:	d001      	beq.n	80034f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80034ee:	f000 f961 	bl	80037b4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80034f2:	4b0a      	ldr	r3, [pc, #40]	; (800351c <MX_I2C1_Init+0x74>)
 80034f4:	2100      	movs	r1, #0
 80034f6:	0018      	movs	r0, r3
 80034f8:	f002 fdfa 	bl	80060f0 <HAL_I2CEx_ConfigAnalogFilter>
 80034fc:	1e03      	subs	r3, r0, #0
 80034fe:	d001      	beq.n	8003504 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003500:	f000 f958 	bl	80037b4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003504:	4b05      	ldr	r3, [pc, #20]	; (800351c <MX_I2C1_Init+0x74>)
 8003506:	2100      	movs	r1, #0
 8003508:	0018      	movs	r0, r3
 800350a:	f002 fe3d 	bl	8006188 <HAL_I2CEx_ConfigDigitalFilter>
 800350e:	1e03      	subs	r3, r0, #0
 8003510:	d001      	beq.n	8003516 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003512:	f000 f94f 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003516:	46c0      	nop			; (mov r8, r8)
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	20000708 	.word	0x20000708
 8003520:	40005400 	.word	0x40005400
 8003524:	00707cbb 	.word	0x00707cbb

08003528 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003528:	b590      	push	{r4, r7, lr}
 800352a:	b089      	sub	sp, #36	; 0x24
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003530:	240c      	movs	r4, #12
 8003532:	193b      	adds	r3, r7, r4
 8003534:	0018      	movs	r0, r3
 8003536:	2314      	movs	r3, #20
 8003538:	001a      	movs	r2, r3
 800353a:	2100      	movs	r1, #0
 800353c:	f005 ffc6 	bl	80094cc <memset>
  if(i2cHandle->Instance==I2C1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a17      	ldr	r2, [pc, #92]	; (80035a4 <HAL_I2C_MspInit+0x7c>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d128      	bne.n	800359c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800354a:	4b17      	ldr	r3, [pc, #92]	; (80035a8 <HAL_I2C_MspInit+0x80>)
 800354c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800354e:	4b16      	ldr	r3, [pc, #88]	; (80035a8 <HAL_I2C_MspInit+0x80>)
 8003550:	2102      	movs	r1, #2
 8003552:	430a      	orrs	r2, r1
 8003554:	62da      	str	r2, [r3, #44]	; 0x2c
 8003556:	4b14      	ldr	r3, [pc, #80]	; (80035a8 <HAL_I2C_MspInit+0x80>)
 8003558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355a:	2202      	movs	r2, #2
 800355c:	4013      	ands	r3, r2
 800355e:	60bb      	str	r3, [r7, #8]
 8003560:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003562:	0021      	movs	r1, r4
 8003564:	187b      	adds	r3, r7, r1
 8003566:	22c0      	movs	r2, #192	; 0xc0
 8003568:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800356a:	187b      	adds	r3, r7, r1
 800356c:	2212      	movs	r2, #18
 800356e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003570:	187b      	adds	r3, r7, r1
 8003572:	2201      	movs	r2, #1
 8003574:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003576:	187b      	adds	r3, r7, r1
 8003578:	2203      	movs	r2, #3
 800357a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800357c:	187b      	adds	r3, r7, r1
 800357e:	2201      	movs	r2, #1
 8003580:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003582:	187b      	adds	r3, r7, r1
 8003584:	4a09      	ldr	r2, [pc, #36]	; (80035ac <HAL_I2C_MspInit+0x84>)
 8003586:	0019      	movs	r1, r3
 8003588:	0010      	movs	r0, r2
 800358a:	f001 fe59 	bl	8005240 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800358e:	4b06      	ldr	r3, [pc, #24]	; (80035a8 <HAL_I2C_MspInit+0x80>)
 8003590:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003592:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <HAL_I2C_MspInit+0x80>)
 8003594:	2180      	movs	r1, #128	; 0x80
 8003596:	0389      	lsls	r1, r1, #14
 8003598:	430a      	orrs	r2, r1
 800359a:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800359c:	46c0      	nop			; (mov r8, r8)
 800359e:	46bd      	mov	sp, r7
 80035a0:	b009      	add	sp, #36	; 0x24
 80035a2:	bd90      	pop	{r4, r7, pc}
 80035a4:	40005400 	.word	0x40005400
 80035a8:	40021000 	.word	0x40021000
 80035ac:	50000400 	.word	0x50000400

080035b0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80035b6:	f001 fa2f 	bl	8004a18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80035ba:	f000 f86b 	bl	8003694 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80035be:	f7ff ff1b 	bl	80033f8 <MX_GPIO_Init>
  MX_TIM2_Init();
 80035c2:	f000 fefb 	bl	80043bc <MX_TIM2_Init>
  MX_TIM3_Init();
 80035c6:	f000 ff79 	bl	80044bc <MX_TIM3_Init>
  MX_TIM7_Init();
 80035ca:	f001 f813 	bl	80045f4 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 80035ce:	f001 f911 	bl	80047f4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80035d2:	f7ff ff69 	bl	80034a8 <MX_I2C1_Init>
  MX_USART5_UART_Init();
 80035d6:	f001 f93d 	bl	8004854 <MX_USART5_UART_Init>
  MX_ADC_Init();
 80035da:	f7ff fe5d 	bl	8003298 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

  //Start uart rx interrupt
  HAL_UART_Receive_IT(&huart1, buf, len);
 80035de:	4b27      	ldr	r3, [pc, #156]	; (800367c <main+0xcc>)
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	4926      	ldr	r1, [pc, #152]	; (8003680 <main+0xd0>)
 80035e6:	4b27      	ldr	r3, [pc, #156]	; (8003684 <main+0xd4>)
 80035e8:	0018      	movs	r0, r3
 80035ea:	f004 fca5 	bl	8007f38 <HAL_UART_Receive_IT>

  //Start Color channels
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80035ee:	4b26      	ldr	r3, [pc, #152]	; (8003688 <main+0xd8>)
 80035f0:	2100      	movs	r1, #0
 80035f2:	0018      	movs	r0, r3
 80035f4:	f003 fdd4 	bl	80071a0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80035f8:	4b23      	ldr	r3, [pc, #140]	; (8003688 <main+0xd8>)
 80035fa:	2104      	movs	r1, #4
 80035fc:	0018      	movs	r0, r3
 80035fe:	f003 fdcf 	bl	80071a0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003602:	4b21      	ldr	r3, [pc, #132]	; (8003688 <main+0xd8>)
 8003604:	2108      	movs	r1, #8
 8003606:	0018      	movs	r0, r3
 8003608:	f003 fdca 	bl	80071a0 <HAL_TIM_PWM_Start>

  //Start luminance channel
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800360c:	4b1f      	ldr	r3, [pc, #124]	; (800368c <main+0xdc>)
 800360e:	2100      	movs	r1, #0
 8003610:	0018      	movs	r0, r3
 8003612:	f003 fdc5 	bl	80071a0 <HAL_TIM_PWM_Start>

  //Start luminance fade value update timer
  HAL_TIM_Base_Start_IT(&htim7);
 8003616:	4b1e      	ldr	r3, [pc, #120]	; (8003690 <main+0xe0>)
 8003618:	0018      	movs	r0, r3
 800361a:	f003 fd27 	bl	800706c <HAL_TIM_Base_Start_IT>

  //Get Saved state from EEPROM
  uint16_t buf[6] = { 0 };
 800361e:	1d3b      	adds	r3, r7, #4
 8003620:	0018      	movs	r0, r3
 8003622:	230c      	movs	r3, #12
 8003624:	001a      	movs	r2, r3
 8003626:	2100      	movs	r1, #0
 8003628:	f005 ff50 	bl	80094cc <memset>
  readSavedData(buf, EEPROMADDRESS);
 800362c:	1d3b      	adds	r3, r7, #4
 800362e:	2100      	movs	r1, #0
 8003630:	0018      	movs	r0, r3
 8003632:	f7ff fd07 	bl	8003044 <readSavedData>

  //setID(buf[0])
  uint8_t startcolors[3] = { (uint8_t) buf[1], (uint8_t) buf[2],
 8003636:	1d3b      	adds	r3, r7, #4
 8003638:	885b      	ldrh	r3, [r3, #2]
 800363a:	b2da      	uxtb	r2, r3
 800363c:	003b      	movs	r3, r7
 800363e:	701a      	strb	r2, [r3, #0]
 8003640:	1d3b      	adds	r3, r7, #4
 8003642:	889b      	ldrh	r3, [r3, #4]
 8003644:	b2da      	uxtb	r2, r3
 8003646:	003b      	movs	r3, r7
 8003648:	705a      	strb	r2, [r3, #1]
      (uint8_t) buf[3] };
 800364a:	1d3b      	adds	r3, r7, #4
 800364c:	88db      	ldrh	r3, [r3, #6]
 800364e:	b2da      	uxtb	r2, r3
  uint8_t startcolors[3] = { (uint8_t) buf[1], (uint8_t) buf[2],
 8003650:	003b      	movs	r3, r7
 8003652:	709a      	strb	r2, [r3, #2]
  SetColorValues(startcolors);
 8003654:	003b      	movs	r3, r7
 8003656:	0018      	movs	r0, r3
 8003658:	f000 fd80 	bl	800415c <SetColorValues>
  SetLuminanceValue(buf[4]);
 800365c:	1d3b      	adds	r3, r7, #4
 800365e:	891b      	ldrh	r3, [r3, #8]
 8003660:	0018      	movs	r0, r3
 8003662:	f000 fdf7 	bl	8004254 <SetLuminanceValue>
  SetRateValue(buf[5]);
 8003666:	1d3b      	adds	r3, r7, #4
 8003668:	895b      	ldrh	r3, [r3, #10]
 800366a:	0018      	movs	r0, r3
 800366c:	f000 fe2e 	bl	80042cc <SetRateValue>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    CheckCommand();
 8003670:	f000 fc78 	bl	8003f64 <CheckCommand>
    ProcessLuminance();
 8003674:	f000 fe3a 	bl	80042ec <ProcessLuminance>
    CheckCommand();
 8003678:	e7fa      	b.n	8003670 <main+0xc0>
 800367a:	46c0      	nop			; (mov r8, r8)
 800367c:	20000000 	.word	0x20000000
 8003680:	20000754 	.word	0x20000754
 8003684:	2000089c 	.word	0x2000089c
 8003688:	20000758 	.word	0x20000758
 800368c:	20000798 	.word	0x20000798
 8003690:	200007d8 	.word	0x200007d8

08003694 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003694:	b590      	push	{r4, r7, lr}
 8003696:	b09b      	sub	sp, #108	; 0x6c
 8003698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800369a:	2434      	movs	r4, #52	; 0x34
 800369c:	193b      	adds	r3, r7, r4
 800369e:	0018      	movs	r0, r3
 80036a0:	2334      	movs	r3, #52	; 0x34
 80036a2:	001a      	movs	r2, r3
 80036a4:	2100      	movs	r1, #0
 80036a6:	f005 ff11 	bl	80094cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80036aa:	2320      	movs	r3, #32
 80036ac:	18fb      	adds	r3, r7, r3
 80036ae:	0018      	movs	r0, r3
 80036b0:	2314      	movs	r3, #20
 80036b2:	001a      	movs	r2, r3
 80036b4:	2100      	movs	r1, #0
 80036b6:	f005 ff09 	bl	80094cc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80036ba:	003b      	movs	r3, r7
 80036bc:	0018      	movs	r0, r3
 80036be:	2320      	movs	r3, #32
 80036c0:	001a      	movs	r2, r3
 80036c2:	2100      	movs	r1, #0
 80036c4:	f005 ff02 	bl	80094cc <memset>

  /** Configure the main internal regulator output voltage
   */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80036c8:	4b2b      	ldr	r3, [pc, #172]	; (8003778 <SystemClock_Config+0xe4>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a2b      	ldr	r2, [pc, #172]	; (800377c <SystemClock_Config+0xe8>)
 80036ce:	401a      	ands	r2, r3
 80036d0:	4b29      	ldr	r3, [pc, #164]	; (8003778 <SystemClock_Config+0xe4>)
 80036d2:	2180      	movs	r1, #128	; 0x80
 80036d4:	0109      	lsls	r1, r1, #4
 80036d6:	430a      	orrs	r2, r1
 80036d8:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80036da:	0021      	movs	r1, r4
 80036dc:	187b      	adds	r3, r7, r1
 80036de:	2202      	movs	r2, #2
 80036e0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80036e2:	187b      	adds	r3, r7, r1
 80036e4:	2201      	movs	r2, #1
 80036e6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80036e8:	187b      	adds	r3, r7, r1
 80036ea:	2210      	movs	r2, #16
 80036ec:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80036ee:	187b      	adds	r3, r7, r1
 80036f0:	2202      	movs	r2, #2
 80036f2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80036f4:	187b      	adds	r3, r7, r1
 80036f6:	2200      	movs	r2, #0
 80036f8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80036fa:	187b      	adds	r3, r7, r1
 80036fc:	2280      	movs	r2, #128	; 0x80
 80036fe:	02d2      	lsls	r2, r2, #11
 8003700:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003702:	187b      	adds	r3, r7, r1
 8003704:	2280      	movs	r2, #128	; 0x80
 8003706:	03d2      	lsls	r2, r2, #15
 8003708:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800370a:	187b      	adds	r3, r7, r1
 800370c:	0018      	movs	r0, r3
 800370e:	f002 fd87 	bl	8006220 <HAL_RCC_OscConfig>
 8003712:	1e03      	subs	r3, r0, #0
 8003714:	d001      	beq.n	800371a <SystemClock_Config+0x86>
    Error_Handler();
 8003716:	f000 f84d 	bl	80037b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800371a:	2120      	movs	r1, #32
 800371c:	187b      	adds	r3, r7, r1
 800371e:	220f      	movs	r2, #15
 8003720:	601a      	str	r2, [r3, #0]
      | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003722:	187b      	adds	r3, r7, r1
 8003724:	2203      	movs	r2, #3
 8003726:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003728:	187b      	adds	r3, r7, r1
 800372a:	2200      	movs	r2, #0
 800372c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800372e:	187b      	adds	r3, r7, r1
 8003730:	2200      	movs	r2, #0
 8003732:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003734:	187b      	adds	r3, r7, r1
 8003736:	2200      	movs	r2, #0
 8003738:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 800373a:	187b      	adds	r3, r7, r1
 800373c:	2101      	movs	r1, #1
 800373e:	0018      	movs	r0, r3
 8003740:	f003 f8ea 	bl	8006918 <HAL_RCC_ClockConfig>
 8003744:	1e03      	subs	r3, r0, #0
 8003746:	d001      	beq.n	800374c <SystemClock_Config+0xb8>
    Error_Handler();
 8003748:	f000 f834 	bl	80037b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection =
 800374c:	003b      	movs	r3, r7
 800374e:	2209      	movs	r2, #9
 8003750:	601a      	str	r2, [r3, #0]
  RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003752:	003b      	movs	r3, r7
 8003754:	2200      	movs	r2, #0
 8003756:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003758:	003b      	movs	r3, r7
 800375a:	2200      	movs	r2, #0
 800375c:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800375e:	003b      	movs	r3, r7
 8003760:	0018      	movs	r0, r3
 8003762:	f003 fafd 	bl	8006d60 <HAL_RCCEx_PeriphCLKConfig>
 8003766:	1e03      	subs	r3, r0, #0
 8003768:	d001      	beq.n	800376e <SystemClock_Config+0xda>
    Error_Handler();
 800376a:	f000 f823 	bl	80037b4 <Error_Handler>
  }
}
 800376e:	46c0      	nop			; (mov r8, r8)
 8003770:	46bd      	mov	sp, r7
 8003772:	b01b      	add	sp, #108	; 0x6c
 8003774:	bd90      	pop	{r4, r7, pc}
 8003776:	46c0      	nop			; (mov r8, r8)
 8003778:	40007000 	.word	0x40007000
 800377c:	ffffe7ff 	.word	0xffffe7ff

08003780 <HAL_UART_RxCpltCallback>:
/**
 * @brief The UART RX interrupt routine. Sends received UART Transmissions to ProcessSerial
 *
 * @param huart Specific UART interface handler struct
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  ProcessSerial(buf);
 8003788:	4b07      	ldr	r3, [pc, #28]	; (80037a8 <HAL_UART_RxCpltCallback+0x28>)
 800378a:	0018      	movs	r0, r3
 800378c:	f000 fbc0 	bl	8003f10 <ProcessSerial>
  HAL_UART_Receive_IT(&huart1, buf, len);
 8003790:	4b06      	ldr	r3, [pc, #24]	; (80037ac <HAL_UART_RxCpltCallback+0x2c>)
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	b29a      	uxth	r2, r3
 8003796:	4904      	ldr	r1, [pc, #16]	; (80037a8 <HAL_UART_RxCpltCallback+0x28>)
 8003798:	4b05      	ldr	r3, [pc, #20]	; (80037b0 <HAL_UART_RxCpltCallback+0x30>)
 800379a:	0018      	movs	r0, r3
 800379c:	f004 fbcc 	bl	8007f38 <HAL_UART_Receive_IT>
}
 80037a0:	46c0      	nop			; (mov r8, r8)
 80037a2:	46bd      	mov	sp, r7
 80037a4:	b002      	add	sp, #8
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	20000754 	.word	0x20000754
 80037ac:	20000000 	.word	0x20000000
 80037b0:	2000089c 	.word	0x2000089c

080037b4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80037b4:	b580      	push	{r7, lr}
 80037b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80037b8:	b672      	cpsid	i
}
 80037ba:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80037bc:	e7fe      	b.n	80037bc <Error_Handler+0x8>
	...

080037c0 <SendSerial>:
 * @param len Length of the serial buffer
 *
 * TODO(klow): added interface selection for ST-Link VCP
 */
void SendSerial(uint8_t *buf, uint16_t len)
{
 80037c0:	b590      	push	{r4, r7, lr}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	000a      	movs	r2, r1
 80037ca:	1cbb      	adds	r3, r7, #2
 80037cc:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, buf, len, 1000);
 80037ce:	23fa      	movs	r3, #250	; 0xfa
 80037d0:	009c      	lsls	r4, r3, #2
 80037d2:	1cbb      	adds	r3, r7, #2
 80037d4:	881a      	ldrh	r2, [r3, #0]
 80037d6:	6879      	ldr	r1, [r7, #4]
 80037d8:	4803      	ldr	r0, [pc, #12]	; (80037e8 <SendSerial+0x28>)
 80037da:	0023      	movs	r3, r4
 80037dc:	f004 fb04 	bl	8007de8 <HAL_UART_Transmit>
}
 80037e0:	46c0      	nop			; (mov r8, r8)
 80037e2:	46bd      	mov	sp, r7
 80037e4:	b003      	add	sp, #12
 80037e6:	bd90      	pop	{r4, r7, pc}
 80037e8:	2000089c 	.word	0x2000089c

080037ec <SerialCommands>:
 * checks for associated commands; preforms valid command actions
 *
 * @param input pointer to recieved serial string
 */
void SerialCommands(uint8_t *input)
{
 80037ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037ee:	b093      	sub	sp, #76	; 0x4c
 80037f0:	af04      	add	r7, sp, #16
 80037f2:	6078      	str	r0, [r7, #4]
  uint8_t i = 0;
 80037f4:	2327      	movs	r3, #39	; 0x27
 80037f6:	18fb      	adds	r3, r7, r3
 80037f8:	2200      	movs	r2, #0
 80037fa:	701a      	strb	r2, [r3, #0]

  uint8_t error_flag = 0; // Indicates Value errors
 80037fc:	2326      	movs	r3, #38	; 0x26
 80037fe:	18fb      	adds	r3, r7, r3
 8003800:	2200      	movs	r2, #0
 8003802:	701a      	strb	r2, [r3, #0]

  // Check for EEPROM Errors
  if (getStatusLogLen())
 8003804:	f7ff fd2c 	bl	8003260 <getStatusLogLen>
 8003808:	1e03      	subs	r3, r0, #0
 800380a:	d001      	beq.n	8003810 <SerialCommands+0x24>
  {
    EEPROMError();
 800380c:	f000 fb08 	bl	8003e20 <EEPROMError>
  }

  /* Gets color information returns serial message with:
   * "Red <0-255>; Green <0-255>; Blue <0-255>;\n\r"
   */
  if (strncmp((char *)input, "COLOR?", 6U) == 0)
 8003810:	49d6      	ldr	r1, [pc, #856]	; (8003b6c <SerialCommands+0x380>)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2206      	movs	r2, #6
 8003816:	0018      	movs	r0, r3
 8003818:	f005 fe80 	bl	800951c <strncmp>
 800381c:	1e03      	subs	r3, r0, #0
 800381e:	d12c      	bne.n	800387a <SerialCommands+0x8e>
  {
    uint8_t colors[3] = {0, 0, 0};
 8003820:	2020      	movs	r0, #32
 8003822:	183b      	adds	r3, r7, r0
 8003824:	4ad2      	ldr	r2, [pc, #840]	; (8003b70 <SerialCommands+0x384>)
 8003826:	8811      	ldrh	r1, [r2, #0]
 8003828:	8019      	strh	r1, [r3, #0]
 800382a:	7892      	ldrb	r2, [r2, #2]
 800382c:	709a      	strb	r2, [r3, #2]

    GetColorValues(colors);
 800382e:	0004      	movs	r4, r0
 8003830:	183b      	adds	r3, r7, r0
 8003832:	0018      	movs	r0, r3
 8003834:	f000 fc36 	bl	80040a4 <GetColorValues>

    sprintf((char *)serial_out, "Red %i; Green %i; Blue %i;\n\r", colors[0],
 8003838:	0020      	movs	r0, r4
 800383a:	183b      	adds	r3, r7, r0
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	001a      	movs	r2, r3
            colors[1], colors[2]);
 8003840:	183b      	adds	r3, r7, r0
 8003842:	785b      	ldrb	r3, [r3, #1]
    sprintf((char *)serial_out, "Red %i; Green %i; Blue %i;\n\r", colors[0],
 8003844:	001c      	movs	r4, r3
            colors[1], colors[2]);
 8003846:	183b      	adds	r3, r7, r0
 8003848:	789b      	ldrb	r3, [r3, #2]
    sprintf((char *)serial_out, "Red %i; Green %i; Blue %i;\n\r", colors[0],
 800384a:	49ca      	ldr	r1, [pc, #808]	; (8003b74 <SerialCommands+0x388>)
 800384c:	48ca      	ldr	r0, [pc, #808]	; (8003b78 <SerialCommands+0x38c>)
 800384e:	9300      	str	r3, [sp, #0]
 8003850:	0023      	movs	r3, r4
 8003852:	f005 fe43 	bl	80094dc <siprintf>

    SendSerial(serial_out, strlen((char *)serial_out));
 8003856:	4bc8      	ldr	r3, [pc, #800]	; (8003b78 <SerialCommands+0x38c>)
 8003858:	0018      	movs	r0, r3
 800385a:	f7fc fc55 	bl	8000108 <strlen>
 800385e:	0003      	movs	r3, r0
 8003860:	b29a      	uxth	r2, r3
 8003862:	4bc5      	ldr	r3, [pc, #788]	; (8003b78 <SerialCommands+0x38c>)
 8003864:	0011      	movs	r1, r2
 8003866:	0018      	movs	r0, r3
 8003868:	f7ff ffaa 	bl	80037c0 <SendSerial>
    memset(serial_out, 0, sizeof(serial_out)); // Clear serial_out array
 800386c:	4bc2      	ldr	r3, [pc, #776]	; (8003b78 <SerialCommands+0x38c>)
 800386e:	22ff      	movs	r2, #255	; 0xff
 8003870:	2100      	movs	r1, #0
 8003872:	0018      	movs	r0, r3
 8003874:	f005 fe2a 	bl	80094cc <memset>
  {
    sprintf((char *)serial_out, "Error: No Command\n\r");
    SendSerial(serial_out, strlen((char *)serial_out));
    memset(serial_out, 0, sizeof(serial_out)); // Clear serial_out array
  }
}
 8003878:	e205      	b.n	8003c86 <SerialCommands+0x49a>
  else if (strncmp((char *)input, "COLOR", 5U) == 0)
 800387a:	49c0      	ldr	r1, [pc, #768]	; (8003b7c <SerialCommands+0x390>)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2205      	movs	r2, #5
 8003880:	0018      	movs	r0, r3
 8003882:	f005 fe4b 	bl	800951c <strncmp>
 8003886:	1e03      	subs	r3, r0, #0
 8003888:	d14e      	bne.n	8003928 <SerialCommands+0x13c>
    i = 6;
 800388a:	2327      	movs	r3, #39	; 0x27
 800388c:	18fb      	adds	r3, r7, r3
 800388e:	2206      	movs	r2, #6
 8003890:	701a      	strb	r2, [r3, #0]
    uint8_t colors[3] = {0, 0, 0};
 8003892:	231c      	movs	r3, #28
 8003894:	18fb      	adds	r3, r7, r3
 8003896:	4ab6      	ldr	r2, [pc, #728]	; (8003b70 <SerialCommands+0x384>)
 8003898:	8811      	ldrh	r1, [r2, #0]
 800389a:	8019      	strh	r1, [r3, #0]
 800389c:	7892      	ldrb	r2, [r2, #2]
 800389e:	709a      	strb	r2, [r3, #2]
    for (uint8_t j = 0; j < sizeof(colors); j++)
 80038a0:	2337      	movs	r3, #55	; 0x37
 80038a2:	18fb      	adds	r3, r7, r3
 80038a4:	2200      	movs	r2, #0
 80038a6:	701a      	strb	r2, [r3, #0]
 80038a8:	e02b      	b.n	8003902 <SerialCommands+0x116>
      colors[j] = (uint8_t)ParseNumber(input, &i, &error_flag);
 80038aa:	2326      	movs	r3, #38	; 0x26
 80038ac:	18fa      	adds	r2, r7, r3
 80038ae:	2427      	movs	r4, #39	; 0x27
 80038b0:	1939      	adds	r1, r7, r4
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	0018      	movs	r0, r3
 80038b6:	f000 f9f5 	bl	8003ca4 <ParseNumber>
 80038ba:	0003      	movs	r3, r0
 80038bc:	001a      	movs	r2, r3
 80038be:	2037      	movs	r0, #55	; 0x37
 80038c0:	183b      	adds	r3, r7, r0
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	b2d1      	uxtb	r1, r2
 80038c6:	221c      	movs	r2, #28
 80038c8:	18ba      	adds	r2, r7, r2
 80038ca:	54d1      	strb	r1, [r2, r3]
      if (input[i] == '\r' || input[i] == '\n')
 80038cc:	193b      	adds	r3, r7, r4
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	001a      	movs	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	189b      	adds	r3, r3, r2
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	2b0d      	cmp	r3, #13
 80038da:	d017      	beq.n	800390c <SerialCommands+0x120>
 80038dc:	193b      	adds	r3, r7, r4
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	001a      	movs	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	189b      	adds	r3, r3, r2
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	2b0a      	cmp	r3, #10
 80038ea:	d00f      	beq.n	800390c <SerialCommands+0x120>
      i++;
 80038ec:	193b      	adds	r3, r7, r4
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	3301      	adds	r3, #1
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	193b      	adds	r3, r7, r4
 80038f6:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < sizeof(colors); j++)
 80038f8:	183b      	adds	r3, r7, r0
 80038fa:	781a      	ldrb	r2, [r3, #0]
 80038fc:	183b      	adds	r3, r7, r0
 80038fe:	3201      	adds	r2, #1
 8003900:	701a      	strb	r2, [r3, #0]
 8003902:	2337      	movs	r3, #55	; 0x37
 8003904:	18fb      	adds	r3, r7, r3
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	2b02      	cmp	r3, #2
 800390a:	d9ce      	bls.n	80038aa <SerialCommands+0xbe>
    if (error_flag)
 800390c:	2326      	movs	r3, #38	; 0x26
 800390e:	18fb      	adds	r3, r7, r3
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d002      	beq.n	800391c <SerialCommands+0x130>
      ValueError();
 8003916:	f000 fa63 	bl	8003de0 <ValueError>
}
 800391a:	e1b4      	b.n	8003c86 <SerialCommands+0x49a>
      SetColorValues(colors);
 800391c:	231c      	movs	r3, #28
 800391e:	18fb      	adds	r3, r7, r3
 8003920:	0018      	movs	r0, r3
 8003922:	f000 fc1b 	bl	800415c <SetColorValues>
}
 8003926:	e1ae      	b.n	8003c86 <SerialCommands+0x49a>
  else if (strncmp((char *)input, "LUM?", 4U) == 0)
 8003928:	4995      	ldr	r1, [pc, #596]	; (8003b80 <SerialCommands+0x394>)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2204      	movs	r2, #4
 800392e:	0018      	movs	r0, r3
 8003930:	f005 fdf4 	bl	800951c <strncmp>
 8003934:	1e03      	subs	r3, r0, #0
 8003936:	d11e      	bne.n	8003976 <SerialCommands+0x18a>
    uint16_t val = GetLuminanceValue();
 8003938:	2528      	movs	r5, #40	; 0x28
 800393a:	197c      	adds	r4, r7, r5
 800393c:	f000 fc68 	bl	8004210 <GetLuminanceValue>
 8003940:	0003      	movs	r3, r0
 8003942:	8023      	strh	r3, [r4, #0]
    sprintf((char *)serial_out, "%i\n\r", val);
 8003944:	197b      	adds	r3, r7, r5
 8003946:	881a      	ldrh	r2, [r3, #0]
 8003948:	498e      	ldr	r1, [pc, #568]	; (8003b84 <SerialCommands+0x398>)
 800394a:	4b8b      	ldr	r3, [pc, #556]	; (8003b78 <SerialCommands+0x38c>)
 800394c:	0018      	movs	r0, r3
 800394e:	f005 fdc5 	bl	80094dc <siprintf>
    SendSerial(serial_out, strlen((char *)serial_out));
 8003952:	4b89      	ldr	r3, [pc, #548]	; (8003b78 <SerialCommands+0x38c>)
 8003954:	0018      	movs	r0, r3
 8003956:	f7fc fbd7 	bl	8000108 <strlen>
 800395a:	0003      	movs	r3, r0
 800395c:	b29a      	uxth	r2, r3
 800395e:	4b86      	ldr	r3, [pc, #536]	; (8003b78 <SerialCommands+0x38c>)
 8003960:	0011      	movs	r1, r2
 8003962:	0018      	movs	r0, r3
 8003964:	f7ff ff2c 	bl	80037c0 <SendSerial>
    memset(serial_out, 0, sizeof(serial_out)); // Clear serial_out array
 8003968:	4b83      	ldr	r3, [pc, #524]	; (8003b78 <SerialCommands+0x38c>)
 800396a:	22ff      	movs	r2, #255	; 0xff
 800396c:	2100      	movs	r1, #0
 800396e:	0018      	movs	r0, r3
 8003970:	f005 fdac 	bl	80094cc <memset>
}
 8003974:	e187      	b.n	8003c86 <SerialCommands+0x49a>
  else if (strncmp((char *)input, "LUM", 3U) == 0)
 8003976:	4984      	ldr	r1, [pc, #528]	; (8003b88 <SerialCommands+0x39c>)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2203      	movs	r2, #3
 800397c:	0018      	movs	r0, r3
 800397e:	f005 fdcd 	bl	800951c <strncmp>
 8003982:	1e03      	subs	r3, r0, #0
 8003984:	d127      	bne.n	80039d6 <SerialCommands+0x1ea>
    i = 4;
 8003986:	2127      	movs	r1, #39	; 0x27
 8003988:	187b      	adds	r3, r7, r1
 800398a:	2204      	movs	r2, #4
 800398c:	701a      	strb	r2, [r3, #0]
    uint16_t val = ParseNumber(input, &i, &error_flag);
 800398e:	2534      	movs	r5, #52	; 0x34
 8003990:	197c      	adds	r4, r7, r5
 8003992:	2326      	movs	r3, #38	; 0x26
 8003994:	18fa      	adds	r2, r7, r3
 8003996:	1879      	adds	r1, r7, r1
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	0018      	movs	r0, r3
 800399c:	f000 f982 	bl	8003ca4 <ParseNumber>
 80039a0:	0003      	movs	r3, r0
 80039a2:	8023      	strh	r3, [r4, #0]
    if (val > 1000)
 80039a4:	197b      	adds	r3, r7, r5
 80039a6:	881a      	ldrh	r2, [r3, #0]
 80039a8:	23fa      	movs	r3, #250	; 0xfa
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d903      	bls.n	80039b8 <SerialCommands+0x1cc>
      val = 1000;
 80039b0:	197b      	adds	r3, r7, r5
 80039b2:	22fa      	movs	r2, #250	; 0xfa
 80039b4:	0092      	lsls	r2, r2, #2
 80039b6:	801a      	strh	r2, [r3, #0]
    if (error_flag)
 80039b8:	2326      	movs	r3, #38	; 0x26
 80039ba:	18fb      	adds	r3, r7, r3
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d002      	beq.n	80039c8 <SerialCommands+0x1dc>
      ValueError();
 80039c2:	f000 fa0d 	bl	8003de0 <ValueError>
}
 80039c6:	e15e      	b.n	8003c86 <SerialCommands+0x49a>
      SetLuminanceValue(val);
 80039c8:	2334      	movs	r3, #52	; 0x34
 80039ca:	18fb      	adds	r3, r7, r3
 80039cc:	881b      	ldrh	r3, [r3, #0]
 80039ce:	0018      	movs	r0, r3
 80039d0:	f000 fc40 	bl	8004254 <SetLuminanceValue>
}
 80039d4:	e157      	b.n	8003c86 <SerialCommands+0x49a>
  else if (strncmp((char *)input, "RATE?", 5U) == 0)
 80039d6:	496d      	ldr	r1, [pc, #436]	; (8003b8c <SerialCommands+0x3a0>)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2205      	movs	r2, #5
 80039dc:	0018      	movs	r0, r3
 80039de:	f005 fd9d 	bl	800951c <strncmp>
 80039e2:	1e03      	subs	r3, r0, #0
 80039e4:	d11e      	bne.n	8003a24 <SerialCommands+0x238>
    uint16_t val = GetRateValue();
 80039e6:	252a      	movs	r5, #42	; 0x2a
 80039e8:	197c      	adds	r4, r7, r5
 80039ea:	f000 fc65 	bl	80042b8 <GetRateValue>
 80039ee:	0003      	movs	r3, r0
 80039f0:	8023      	strh	r3, [r4, #0]
    sprintf((char *)serial_out, "%i\n\r", val);
 80039f2:	197b      	adds	r3, r7, r5
 80039f4:	881a      	ldrh	r2, [r3, #0]
 80039f6:	4963      	ldr	r1, [pc, #396]	; (8003b84 <SerialCommands+0x398>)
 80039f8:	4b5f      	ldr	r3, [pc, #380]	; (8003b78 <SerialCommands+0x38c>)
 80039fa:	0018      	movs	r0, r3
 80039fc:	f005 fd6e 	bl	80094dc <siprintf>
    SendSerial(serial_out, strlen((char *)serial_out));
 8003a00:	4b5d      	ldr	r3, [pc, #372]	; (8003b78 <SerialCommands+0x38c>)
 8003a02:	0018      	movs	r0, r3
 8003a04:	f7fc fb80 	bl	8000108 <strlen>
 8003a08:	0003      	movs	r3, r0
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	4b5a      	ldr	r3, [pc, #360]	; (8003b78 <SerialCommands+0x38c>)
 8003a0e:	0011      	movs	r1, r2
 8003a10:	0018      	movs	r0, r3
 8003a12:	f7ff fed5 	bl	80037c0 <SendSerial>
    memset(serial_out, 0, sizeof(serial_out)); // Clear serial_out array
 8003a16:	4b58      	ldr	r3, [pc, #352]	; (8003b78 <SerialCommands+0x38c>)
 8003a18:	22ff      	movs	r2, #255	; 0xff
 8003a1a:	2100      	movs	r1, #0
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	f005 fd55 	bl	80094cc <memset>
}
 8003a22:	e130      	b.n	8003c86 <SerialCommands+0x49a>
  else if (strncmp((char *)input, "RATE", 4U) == 0)
 8003a24:	495a      	ldr	r1, [pc, #360]	; (8003b90 <SerialCommands+0x3a4>)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2204      	movs	r2, #4
 8003a2a:	0018      	movs	r0, r3
 8003a2c:	f005 fd76 	bl	800951c <strncmp>
 8003a30:	1e03      	subs	r3, r0, #0
 8003a32:	d124      	bne.n	8003a7e <SerialCommands+0x292>
    i = 5;
 8003a34:	2127      	movs	r1, #39	; 0x27
 8003a36:	187b      	adds	r3, r7, r1
 8003a38:	2205      	movs	r2, #5
 8003a3a:	701a      	strb	r2, [r3, #0]
    uint16_t val = ParseNumber(input, &i, &error_flag);
 8003a3c:	2532      	movs	r5, #50	; 0x32
 8003a3e:	197c      	adds	r4, r7, r5
 8003a40:	2326      	movs	r3, #38	; 0x26
 8003a42:	18fa      	adds	r2, r7, r3
 8003a44:	1879      	adds	r1, r7, r1
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	0018      	movs	r0, r3
 8003a4a:	f000 f92b 	bl	8003ca4 <ParseNumber>
 8003a4e:	0003      	movs	r3, r0
 8003a50:	8023      	strh	r3, [r4, #0]
    if (val > 255)
 8003a52:	197b      	adds	r3, r7, r5
 8003a54:	881b      	ldrh	r3, [r3, #0]
 8003a56:	2bff      	cmp	r3, #255	; 0xff
 8003a58:	d902      	bls.n	8003a60 <SerialCommands+0x274>
      val = 255;
 8003a5a:	197b      	adds	r3, r7, r5
 8003a5c:	22ff      	movs	r2, #255	; 0xff
 8003a5e:	801a      	strh	r2, [r3, #0]
    if (error_flag)
 8003a60:	2326      	movs	r3, #38	; 0x26
 8003a62:	18fb      	adds	r3, r7, r3
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d002      	beq.n	8003a70 <SerialCommands+0x284>
      ValueError();
 8003a6a:	f000 f9b9 	bl	8003de0 <ValueError>
}
 8003a6e:	e10a      	b.n	8003c86 <SerialCommands+0x49a>
      SetRateValue(val);
 8003a70:	2332      	movs	r3, #50	; 0x32
 8003a72:	18fb      	adds	r3, r7, r3
 8003a74:	881b      	ldrh	r3, [r3, #0]
 8003a76:	0018      	movs	r0, r3
 8003a78:	f000 fc28 	bl	80042cc <SetRateValue>
}
 8003a7c:	e103      	b.n	8003c86 <SerialCommands+0x49a>
  else if (strncmp((char *)input, "SAVE?", 5U) == 0)
 8003a7e:	4945      	ldr	r1, [pc, #276]	; (8003b94 <SerialCommands+0x3a8>)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2205      	movs	r2, #5
 8003a84:	0018      	movs	r0, r3
 8003a86:	f005 fd49 	bl	800951c <strncmp>
 8003a8a:	1e03      	subs	r3, r0, #0
 8003a8c:	d13a      	bne.n	8003b04 <SerialCommands+0x318>
    uint16_t buf[6] = {0};
 8003a8e:	2410      	movs	r4, #16
 8003a90:	193b      	adds	r3, r7, r4
 8003a92:	0018      	movs	r0, r3
 8003a94:	230c      	movs	r3, #12
 8003a96:	001a      	movs	r2, r3
 8003a98:	2100      	movs	r1, #0
 8003a9a:	f005 fd17 	bl	80094cc <memset>
    readSavedData(buf, EEPROMADDRESS);
 8003a9e:	193b      	adds	r3, r7, r4
 8003aa0:	2100      	movs	r1, #0
 8003aa2:	0018      	movs	r0, r3
 8003aa4:	f7ff face 	bl	8003044 <readSavedData>
            "ID: %i\nRED: %i\nGREEN: %i\nBLUE: %i\nLUM: %i\nRATE: %i\n\r", buf[0],
 8003aa8:	0021      	movs	r1, r4
 8003aaa:	187b      	adds	r3, r7, r1
 8003aac:	881b      	ldrh	r3, [r3, #0]
    sprintf((char *)serial_out,
 8003aae:	001e      	movs	r6, r3
            buf[1], buf[2], buf[3], buf[4], buf[5]);
 8003ab0:	187b      	adds	r3, r7, r1
 8003ab2:	885b      	ldrh	r3, [r3, #2]
    sprintf((char *)serial_out,
 8003ab4:	469c      	mov	ip, r3
            buf[1], buf[2], buf[3], buf[4], buf[5]);
 8003ab6:	187b      	adds	r3, r7, r1
 8003ab8:	889b      	ldrh	r3, [r3, #4]
    sprintf((char *)serial_out,
 8003aba:	001a      	movs	r2, r3
            buf[1], buf[2], buf[3], buf[4], buf[5]);
 8003abc:	187b      	adds	r3, r7, r1
 8003abe:	88db      	ldrh	r3, [r3, #6]
    sprintf((char *)serial_out,
 8003ac0:	001c      	movs	r4, r3
            buf[1], buf[2], buf[3], buf[4], buf[5]);
 8003ac2:	187b      	adds	r3, r7, r1
 8003ac4:	891b      	ldrh	r3, [r3, #8]
    sprintf((char *)serial_out,
 8003ac6:	001d      	movs	r5, r3
            buf[1], buf[2], buf[3], buf[4], buf[5]);
 8003ac8:	187b      	adds	r3, r7, r1
 8003aca:	895b      	ldrh	r3, [r3, #10]
    sprintf((char *)serial_out,
 8003acc:	4932      	ldr	r1, [pc, #200]	; (8003b98 <SerialCommands+0x3ac>)
 8003ace:	482a      	ldr	r0, [pc, #168]	; (8003b78 <SerialCommands+0x38c>)
 8003ad0:	9303      	str	r3, [sp, #12]
 8003ad2:	9502      	str	r5, [sp, #8]
 8003ad4:	9401      	str	r4, [sp, #4]
 8003ad6:	9200      	str	r2, [sp, #0]
 8003ad8:	4663      	mov	r3, ip
 8003ada:	0032      	movs	r2, r6
 8003adc:	f005 fcfe 	bl	80094dc <siprintf>
    SendSerial(serial_out, strlen((char *)serial_out));
 8003ae0:	4b25      	ldr	r3, [pc, #148]	; (8003b78 <SerialCommands+0x38c>)
 8003ae2:	0018      	movs	r0, r3
 8003ae4:	f7fc fb10 	bl	8000108 <strlen>
 8003ae8:	0003      	movs	r3, r0
 8003aea:	b29a      	uxth	r2, r3
 8003aec:	4b22      	ldr	r3, [pc, #136]	; (8003b78 <SerialCommands+0x38c>)
 8003aee:	0011      	movs	r1, r2
 8003af0:	0018      	movs	r0, r3
 8003af2:	f7ff fe65 	bl	80037c0 <SendSerial>
    memset(serial_out, 0, sizeof(serial_out)); // Clear serial_out array
 8003af6:	4b20      	ldr	r3, [pc, #128]	; (8003b78 <SerialCommands+0x38c>)
 8003af8:	22ff      	movs	r2, #255	; 0xff
 8003afa:	2100      	movs	r1, #0
 8003afc:	0018      	movs	r0, r3
 8003afe:	f005 fce5 	bl	80094cc <memset>
}
 8003b02:	e0c0      	b.n	8003c86 <SerialCommands+0x49a>
  else if (strncmp((char *)input, "SAVE", 4U) == 0)
 8003b04:	4925      	ldr	r1, [pc, #148]	; (8003b9c <SerialCommands+0x3b0>)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2204      	movs	r2, #4
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	f005 fd06 	bl	800951c <strncmp>
 8003b10:	1e03      	subs	r3, r0, #0
 8003b12:	d145      	bne.n	8003ba0 <SerialCommands+0x3b4>
    uint8_t data[6] = {0};
 8003b14:	2508      	movs	r5, #8
 8003b16:	197b      	adds	r3, r7, r5
 8003b18:	2200      	movs	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	809a      	strh	r2, [r3, #4]
    GetColorValues(data);
 8003b20:	197b      	adds	r3, r7, r5
 8003b22:	0018      	movs	r0, r3
 8003b24:	f000 fabe 	bl	80040a4 <GetColorValues>
    uint16_t lum = GetLuminanceValue();
 8003b28:	262c      	movs	r6, #44	; 0x2c
 8003b2a:	19bc      	adds	r4, r7, r6
 8003b2c:	f000 fb70 	bl	8004210 <GetLuminanceValue>
 8003b30:	0003      	movs	r3, r0
 8003b32:	8023      	strh	r3, [r4, #0]
    data[3] = (uint8_t)((lum & 0x0300) >> 8);
 8003b34:	0031      	movs	r1, r6
 8003b36:	187b      	adds	r3, r7, r1
 8003b38:	881b      	ldrh	r3, [r3, #0]
 8003b3a:	121b      	asrs	r3, r3, #8
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2203      	movs	r2, #3
 8003b40:	4013      	ands	r3, r2
 8003b42:	b2da      	uxtb	r2, r3
 8003b44:	197b      	adds	r3, r7, r5
 8003b46:	70da      	strb	r2, [r3, #3]
    data[4] = (uint8_t)(lum & 0x00FF);
 8003b48:	187b      	adds	r3, r7, r1
 8003b4a:	881b      	ldrh	r3, [r3, #0]
 8003b4c:	b2da      	uxtb	r2, r3
 8003b4e:	197b      	adds	r3, r7, r5
 8003b50:	711a      	strb	r2, [r3, #4]
    data[5] = (uint8_t)GetRateValue();
 8003b52:	f000 fbb1 	bl	80042b8 <GetRateValue>
 8003b56:	0003      	movs	r3, r0
 8003b58:	b2da      	uxtb	r2, r3
 8003b5a:	197b      	adds	r3, r7, r5
 8003b5c:	715a      	strb	r2, [r3, #5]
    setSavedData(EEPROMADDRESS, data);
 8003b5e:	197b      	adds	r3, r7, r5
 8003b60:	0019      	movs	r1, r3
 8003b62:	2000      	movs	r0, #0
 8003b64:	f7ff faf1 	bl	800314a <setSavedData>
}
 8003b68:	e08d      	b.n	8003c86 <SerialCommands+0x49a>
 8003b6a:	46c0      	nop			; (mov r8, r8)
 8003b6c:	0800ac58 	.word	0x0800ac58
 8003b70:	0800ad10 	.word	0x0800ad10
 8003b74:	0800ac60 	.word	0x0800ac60
 8003b78:	20000098 	.word	0x20000098
 8003b7c:	0800ac80 	.word	0x0800ac80
 8003b80:	0800ac88 	.word	0x0800ac88
 8003b84:	0800ac90 	.word	0x0800ac90
 8003b88:	0800ac98 	.word	0x0800ac98
 8003b8c:	0800ac9c 	.word	0x0800ac9c
 8003b90:	0800aca4 	.word	0x0800aca4
 8003b94:	0800acac 	.word	0x0800acac
 8003b98:	0800acb4 	.word	0x0800acb4
 8003b9c:	0800acec 	.word	0x0800acec
  else if (strncmp((char *)input, "ID?", 3U) == 0)
 8003ba0:	493b      	ldr	r1, [pc, #236]	; (8003c90 <SerialCommands+0x4a4>)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2203      	movs	r2, #3
 8003ba6:	0018      	movs	r0, r3
 8003ba8:	f005 fcb8 	bl	800951c <strncmp>
 8003bac:	1e03      	subs	r3, r0, #0
 8003bae:	d120      	bne.n	8003bf2 <SerialCommands+0x406>
    uint8_t val = eepromRead(ID, EEPROMADDRESS);
 8003bb0:	252f      	movs	r5, #47	; 0x2f
 8003bb2:	197c      	adds	r4, r7, r5
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	2000      	movs	r0, #0
 8003bb8:	f7ff f9c6 	bl	8002f48 <eepromRead>
 8003bbc:	0003      	movs	r3, r0
 8003bbe:	7023      	strb	r3, [r4, #0]
    sprintf((char *)serial_out, "%i\n\r", val);
 8003bc0:	197b      	adds	r3, r7, r5
 8003bc2:	781a      	ldrb	r2, [r3, #0]
 8003bc4:	4933      	ldr	r1, [pc, #204]	; (8003c94 <SerialCommands+0x4a8>)
 8003bc6:	4b34      	ldr	r3, [pc, #208]	; (8003c98 <SerialCommands+0x4ac>)
 8003bc8:	0018      	movs	r0, r3
 8003bca:	f005 fc87 	bl	80094dc <siprintf>
    SendSerial(serial_out, strlen((char *)serial_out));
 8003bce:	4b32      	ldr	r3, [pc, #200]	; (8003c98 <SerialCommands+0x4ac>)
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	f7fc fa99 	bl	8000108 <strlen>
 8003bd6:	0003      	movs	r3, r0
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	4b2f      	ldr	r3, [pc, #188]	; (8003c98 <SerialCommands+0x4ac>)
 8003bdc:	0011      	movs	r1, r2
 8003bde:	0018      	movs	r0, r3
 8003be0:	f7ff fdee 	bl	80037c0 <SendSerial>
    memset(serial_out, 0, sizeof(serial_out)); // Clear serial_out array
 8003be4:	4b2c      	ldr	r3, [pc, #176]	; (8003c98 <SerialCommands+0x4ac>)
 8003be6:	22ff      	movs	r2, #255	; 0xff
 8003be8:	2100      	movs	r1, #0
 8003bea:	0018      	movs	r0, r3
 8003bec:	f005 fc6e 	bl	80094cc <memset>
}
 8003bf0:	e049      	b.n	8003c86 <SerialCommands+0x49a>
  else if (strncmp((char *)input, "ID", 2U) == 0)
 8003bf2:	492a      	ldr	r1, [pc, #168]	; (8003c9c <SerialCommands+0x4b0>)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2202      	movs	r2, #2
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	f005 fc8f 	bl	800951c <strncmp>
 8003bfe:	1e03      	subs	r3, r0, #0
 8003c00:	d12a      	bne.n	8003c58 <SerialCommands+0x46c>
    i = 3;
 8003c02:	2127      	movs	r1, #39	; 0x27
 8003c04:	187b      	adds	r3, r7, r1
 8003c06:	2203      	movs	r2, #3
 8003c08:	701a      	strb	r2, [r3, #0]
    uint16_t val = ParseNumber(input, &i, &error_flag);
 8003c0a:	2530      	movs	r5, #48	; 0x30
 8003c0c:	197c      	adds	r4, r7, r5
 8003c0e:	2326      	movs	r3, #38	; 0x26
 8003c10:	18fa      	adds	r2, r7, r3
 8003c12:	1879      	adds	r1, r7, r1
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	0018      	movs	r0, r3
 8003c18:	f000 f844 	bl	8003ca4 <ParseNumber>
 8003c1c:	0003      	movs	r3, r0
 8003c1e:	8023      	strh	r3, [r4, #0]
    if (val > 255)
 8003c20:	197b      	adds	r3, r7, r5
 8003c22:	881b      	ldrh	r3, [r3, #0]
 8003c24:	2bff      	cmp	r3, #255	; 0xff
 8003c26:	d902      	bls.n	8003c2e <SerialCommands+0x442>
      val = 255;
 8003c28:	197b      	adds	r3, r7, r5
 8003c2a:	22ff      	movs	r2, #255	; 0xff
 8003c2c:	801a      	strh	r2, [r3, #0]
    if (error_flag)
 8003c2e:	2326      	movs	r3, #38	; 0x26
 8003c30:	18fb      	adds	r3, r7, r3
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d002      	beq.n	8003c3e <SerialCommands+0x452>
      ValueError();
 8003c38:	f000 f8d2 	bl	8003de0 <ValueError>
}
 8003c3c:	e023      	b.n	8003c86 <SerialCommands+0x49a>
      eepromWrite(ID, (uint8_t)val, EEPROMADDRESS);
 8003c3e:	2330      	movs	r3, #48	; 0x30
 8003c40:	18fb      	adds	r3, r7, r3
 8003c42:	881b      	ldrh	r3, [r3, #0]
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2200      	movs	r2, #0
 8003c48:	0019      	movs	r1, r3
 8003c4a:	2000      	movs	r0, #0
 8003c4c:	f7ff f9b8 	bl	8002fc0 <eepromWrite>
      HAL_Delay(5);
 8003c50:	2005      	movs	r0, #5
 8003c52:	f000 ff51 	bl	8004af8 <HAL_Delay>
}
 8003c56:	e016      	b.n	8003c86 <SerialCommands+0x49a>
    sprintf((char *)serial_out, "Error: No Command\n\r");
 8003c58:	4a11      	ldr	r2, [pc, #68]	; (8003ca0 <SerialCommands+0x4b4>)
 8003c5a:	4b0f      	ldr	r3, [pc, #60]	; (8003c98 <SerialCommands+0x4ac>)
 8003c5c:	0011      	movs	r1, r2
 8003c5e:	0018      	movs	r0, r3
 8003c60:	f005 fc3c 	bl	80094dc <siprintf>
    SendSerial(serial_out, strlen((char *)serial_out));
 8003c64:	4b0c      	ldr	r3, [pc, #48]	; (8003c98 <SerialCommands+0x4ac>)
 8003c66:	0018      	movs	r0, r3
 8003c68:	f7fc fa4e 	bl	8000108 <strlen>
 8003c6c:	0003      	movs	r3, r0
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	4b09      	ldr	r3, [pc, #36]	; (8003c98 <SerialCommands+0x4ac>)
 8003c72:	0011      	movs	r1, r2
 8003c74:	0018      	movs	r0, r3
 8003c76:	f7ff fda3 	bl	80037c0 <SendSerial>
    memset(serial_out, 0, sizeof(serial_out)); // Clear serial_out array
 8003c7a:	4b07      	ldr	r3, [pc, #28]	; (8003c98 <SerialCommands+0x4ac>)
 8003c7c:	22ff      	movs	r2, #255	; 0xff
 8003c7e:	2100      	movs	r1, #0
 8003c80:	0018      	movs	r0, r3
 8003c82:	f005 fc23 	bl	80094cc <memset>
}
 8003c86:	46c0      	nop			; (mov r8, r8)
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	b00f      	add	sp, #60	; 0x3c
 8003c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c8e:	46c0      	nop			; (mov r8, r8)
 8003c90:	0800acf4 	.word	0x0800acf4
 8003c94:	0800ac90 	.word	0x0800ac90
 8003c98:	20000098 	.word	0x20000098
 8003c9c:	0800acf8 	.word	0x0800acf8
 8003ca0:	0800acfc 	.word	0x0800acfc

08003ca4 <ParseNumber>:
 *
 * TODO(klow): This function can probably be replaced with
 * strtol or strtof function calls
 */
uint16_t ParseNumber(uint8_t *input, uint8_t *i, uint8_t *error)
{
 8003ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ca6:	b087      	sub	sp, #28
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	607a      	str	r2, [r7, #4]

  uint8_t col = 0; // largest decimal place column number
 8003cb0:	2317      	movs	r3, #23
 8003cb2:	18fb      	adds	r3, r7, r3
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	701a      	strb	r2, [r3, #0]

  while (input[*i + col] != '\r' && input[*i + col] != '\n' && input[*i + col] != ',' && *i < 20)
 8003cb8:	e005      	b.n	8003cc6 <ParseNumber+0x22>
  {
    col++;
 8003cba:	2117      	movs	r1, #23
 8003cbc:	187b      	adds	r3, r7, r1
 8003cbe:	781a      	ldrb	r2, [r3, #0]
 8003cc0:	187b      	adds	r3, r7, r1
 8003cc2:	3201      	adds	r2, #1
 8003cc4:	701a      	strb	r2, [r3, #0]
  while (input[*i + col] != '\r' && input[*i + col] != '\n' && input[*i + col] != ',' && *i < 20)
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	001a      	movs	r2, r3
 8003ccc:	2117      	movs	r1, #23
 8003cce:	187b      	adds	r3, r7, r1
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	18d3      	adds	r3, r2, r3
 8003cd4:	001a      	movs	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	189b      	adds	r3, r3, r2
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	2b0d      	cmp	r3, #13
 8003cde:	d01b      	beq.n	8003d18 <ParseNumber+0x74>
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	001a      	movs	r2, r3
 8003ce6:	187b      	adds	r3, r7, r1
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	18d3      	adds	r3, r2, r3
 8003cec:	001a      	movs	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	189b      	adds	r3, r3, r2
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	2b0a      	cmp	r3, #10
 8003cf6:	d00f      	beq.n	8003d18 <ParseNumber+0x74>
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	001a      	movs	r2, r3
 8003cfe:	187b      	adds	r3, r7, r1
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	18d3      	adds	r3, r2, r3
 8003d04:	001a      	movs	r2, r3
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	189b      	adds	r3, r3, r2
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	2b2c      	cmp	r3, #44	; 0x2c
 8003d0e:	d003      	beq.n	8003d18 <ParseNumber+0x74>
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	2b13      	cmp	r3, #19
 8003d16:	d9d0      	bls.n	8003cba <ParseNumber+0x16>
  }

  uint16_t val = 0;
 8003d18:	2314      	movs	r3, #20
 8003d1a:	18fb      	adds	r3, r7, r3
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	801a      	strh	r2, [r3, #0]
  while (col != 0)
 8003d20:	e050      	b.n	8003dc4 <ParseNumber+0x120>
  {
    // Check for non number ascii characters
    if ((uint8_t)(input[*i] - 0x30) > 9)
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	001a      	movs	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	189b      	adds	r3, r3, r2
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	3b30      	subs	r3, #48	; 0x30
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b09      	cmp	r3, #9
 8003d34:	d902      	bls.n	8003d3c <ParseNumber+0x98>
    {
      *error = 1;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	701a      	strb	r2, [r3, #0]
    }

    val += (input[*i] - 0x30) * pow(10, col - 1);
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	001a      	movs	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	189b      	adds	r3, r3, r2
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	3b30      	subs	r3, #48	; 0x30
 8003d4a:	0018      	movs	r0, r3
 8003d4c:	f7fe ffaa 	bl	8002ca4 <__aeabi_i2d>
 8003d50:	0004      	movs	r4, r0
 8003d52:	000d      	movs	r5, r1
 8003d54:	2617      	movs	r6, #23
 8003d56:	19bb      	adds	r3, r7, r6
 8003d58:	781b      	ldrb	r3, [r3, #0]
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	f7fe ffa1 	bl	8002ca4 <__aeabi_i2d>
 8003d62:	0002      	movs	r2, r0
 8003d64:	000b      	movs	r3, r1
 8003d66:	2000      	movs	r0, #0
 8003d68:	491c      	ldr	r1, [pc, #112]	; (8003ddc <ParseNumber+0x138>)
 8003d6a:	f005 ffef 	bl	8009d4c <pow>
 8003d6e:	0002      	movs	r2, r0
 8003d70:	000b      	movs	r3, r1
 8003d72:	0020      	movs	r0, r4
 8003d74:	0029      	movs	r1, r5
 8003d76:	f7fe f943 	bl	8002000 <__aeabi_dmul>
 8003d7a:	0002      	movs	r2, r0
 8003d7c:	000b      	movs	r3, r1
 8003d7e:	0014      	movs	r4, r2
 8003d80:	001d      	movs	r5, r3
 8003d82:	2314      	movs	r3, #20
 8003d84:	18fb      	adds	r3, r7, r3
 8003d86:	881b      	ldrh	r3, [r3, #0]
 8003d88:	0018      	movs	r0, r3
 8003d8a:	f7fe ff8b 	bl	8002ca4 <__aeabi_i2d>
 8003d8e:	0002      	movs	r2, r0
 8003d90:	000b      	movs	r3, r1
 8003d92:	0020      	movs	r0, r4
 8003d94:	0029      	movs	r1, r5
 8003d96:	f7fd f9c3 	bl	8001120 <__aeabi_dadd>
 8003d9a:	0002      	movs	r2, r0
 8003d9c:	000b      	movs	r3, r1
 8003d9e:	2114      	movs	r1, #20
 8003da0:	187c      	adds	r4, r7, r1
 8003da2:	0010      	movs	r0, r2
 8003da4:	0019      	movs	r1, r3
 8003da6:	f7fc faeb 	bl	8000380 <__aeabi_d2uiz>
 8003daa:	0003      	movs	r3, r0
 8003dac:	8023      	strh	r3, [r4, #0]
    *i += 1;
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	3301      	adds	r3, #1
 8003db4:	b2da      	uxtb	r2, r3
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	701a      	strb	r2, [r3, #0]
    col--;
 8003dba:	19bb      	adds	r3, r7, r6
 8003dbc:	781a      	ldrb	r2, [r3, #0]
 8003dbe:	19bb      	adds	r3, r7, r6
 8003dc0:	3a01      	subs	r2, #1
 8003dc2:	701a      	strb	r2, [r3, #0]
  while (col != 0)
 8003dc4:	2317      	movs	r3, #23
 8003dc6:	18fb      	adds	r3, r7, r3
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1a9      	bne.n	8003d22 <ParseNumber+0x7e>
  }

  return val;
 8003dce:	2314      	movs	r3, #20
 8003dd0:	18fb      	adds	r3, r7, r3
 8003dd2:	881b      	ldrh	r3, [r3, #0]
}
 8003dd4:	0018      	movs	r0, r3
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	b007      	add	sp, #28
 8003dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ddc:	40240000 	.word	0x40240000

08003de0 <ValueError>:
/**
 * @brief Error handler for incorrect serial ascii values
 *
 */
void ValueError(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  sprintf((char *)serial_out, "Value Error\n\r"); // TODO: Stuttering Error message when error occurs after second comma
 8003de4:	4a0c      	ldr	r2, [pc, #48]	; (8003e18 <ValueError+0x38>)
 8003de6:	4b0d      	ldr	r3, [pc, #52]	; (8003e1c <ValueError+0x3c>)
 8003de8:	0011      	movs	r1, r2
 8003dea:	0018      	movs	r0, r3
 8003dec:	f005 fb76 	bl	80094dc <siprintf>
  SendSerial(serial_out, strlen((char *)serial_out));
 8003df0:	4b0a      	ldr	r3, [pc, #40]	; (8003e1c <ValueError+0x3c>)
 8003df2:	0018      	movs	r0, r3
 8003df4:	f7fc f988 	bl	8000108 <strlen>
 8003df8:	0003      	movs	r3, r0
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	4b07      	ldr	r3, [pc, #28]	; (8003e1c <ValueError+0x3c>)
 8003dfe:	0011      	movs	r1, r2
 8003e00:	0018      	movs	r0, r3
 8003e02:	f7ff fcdd 	bl	80037c0 <SendSerial>
  memset(serial_out, 0, sizeof(serial_out)); // Clear serial_out array
 8003e06:	4b05      	ldr	r3, [pc, #20]	; (8003e1c <ValueError+0x3c>)
 8003e08:	22ff      	movs	r2, #255	; 0xff
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	0018      	movs	r0, r3
 8003e0e:	f005 fb5d 	bl	80094cc <memset>
}
 8003e12:	46c0      	nop			; (mov r8, r8)
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	0800ad14 	.word	0x0800ad14
 8003e1c:	20000098 	.word	0x20000098

08003e20 <EEPROMError>:
/**
 * @brief Error handler function for failed EEPROM access attempts
 *
 */
void EEPROMError(void)
{
 8003e20:	b590      	push	{r4, r7, lr}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
  uint16_t eepromStatusLogLen = getStatusLogLen();
 8003e26:	1dbc      	adds	r4, r7, #6
 8003e28:	f7ff fa1a 	bl	8003260 <getStatusLogLen>
 8003e2c:	0003      	movs	r3, r0
 8003e2e:	8023      	strh	r3, [r4, #0]

  for (eepromStatusLogLen; eepromStatusLogLen > 0; eepromStatusLogLen--)
 8003e30:	e059      	b.n	8003ee6 <EEPROMError+0xc6>
  {
    if (eepromStatusLog[eepromStatusLogLen - 1] == HAL_BUSY)
 8003e32:	1dbb      	adds	r3, r7, #6
 8003e34:	881b      	ldrh	r3, [r3, #0]
 8003e36:	3b01      	subs	r3, #1
 8003e38:	4a30      	ldr	r2, [pc, #192]	; (8003efc <EEPROMError+0xdc>)
 8003e3a:	5cd3      	ldrb	r3, [r2, r3]
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d117      	bne.n	8003e70 <EEPROMError+0x50>
    {
      sprintf((char *)serial_out, "EEPROM BUSY\n\r");
 8003e40:	4a2f      	ldr	r2, [pc, #188]	; (8003f00 <EEPROMError+0xe0>)
 8003e42:	4b30      	ldr	r3, [pc, #192]	; (8003f04 <EEPROMError+0xe4>)
 8003e44:	0011      	movs	r1, r2
 8003e46:	0018      	movs	r0, r3
 8003e48:	f005 fb48 	bl	80094dc <siprintf>
      SendSerial(serial_out, strlen((char *)serial_out));
 8003e4c:	4b2d      	ldr	r3, [pc, #180]	; (8003f04 <EEPROMError+0xe4>)
 8003e4e:	0018      	movs	r0, r3
 8003e50:	f7fc f95a 	bl	8000108 <strlen>
 8003e54:	0003      	movs	r3, r0
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	4b2a      	ldr	r3, [pc, #168]	; (8003f04 <EEPROMError+0xe4>)
 8003e5a:	0011      	movs	r1, r2
 8003e5c:	0018      	movs	r0, r3
 8003e5e:	f7ff fcaf 	bl	80037c0 <SendSerial>
      memset(serial_out, 0, sizeof(serial_out)); // Clear serial_out array
 8003e62:	4b28      	ldr	r3, [pc, #160]	; (8003f04 <EEPROMError+0xe4>)
 8003e64:	22ff      	movs	r2, #255	; 0xff
 8003e66:	2100      	movs	r1, #0
 8003e68:	0018      	movs	r0, r3
 8003e6a:	f005 fb2f 	bl	80094cc <memset>
 8003e6e:	e035      	b.n	8003edc <EEPROMError+0xbc>
    }
    else if (eepromStatusLog[eepromStatusLogLen - 1] == HAL_ERROR)
 8003e70:	1dbb      	adds	r3, r7, #6
 8003e72:	881b      	ldrh	r3, [r3, #0]
 8003e74:	3b01      	subs	r3, #1
 8003e76:	4a21      	ldr	r2, [pc, #132]	; (8003efc <EEPROMError+0xdc>)
 8003e78:	5cd3      	ldrb	r3, [r2, r3]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d117      	bne.n	8003eae <EEPROMError+0x8e>
    {
      sprintf((char *)serial_out, "EEPROM ERROR\n\r");
 8003e7e:	4a22      	ldr	r2, [pc, #136]	; (8003f08 <EEPROMError+0xe8>)
 8003e80:	4b20      	ldr	r3, [pc, #128]	; (8003f04 <EEPROMError+0xe4>)
 8003e82:	0011      	movs	r1, r2
 8003e84:	0018      	movs	r0, r3
 8003e86:	f005 fb29 	bl	80094dc <siprintf>
      SendSerial(serial_out, strlen((char *)serial_out));
 8003e8a:	4b1e      	ldr	r3, [pc, #120]	; (8003f04 <EEPROMError+0xe4>)
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	f7fc f93b 	bl	8000108 <strlen>
 8003e92:	0003      	movs	r3, r0
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	4b1b      	ldr	r3, [pc, #108]	; (8003f04 <EEPROMError+0xe4>)
 8003e98:	0011      	movs	r1, r2
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f7ff fc90 	bl	80037c0 <SendSerial>
      memset(serial_out, 0, sizeof(serial_out)); // Clear serial_out array
 8003ea0:	4b18      	ldr	r3, [pc, #96]	; (8003f04 <EEPROMError+0xe4>)
 8003ea2:	22ff      	movs	r2, #255	; 0xff
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	0018      	movs	r0, r3
 8003ea8:	f005 fb10 	bl	80094cc <memset>
 8003eac:	e016      	b.n	8003edc <EEPROMError+0xbc>
    }
    else
    {
      sprintf((char *)serial_out, "EEPROM FAIL\n\r");
 8003eae:	4a17      	ldr	r2, [pc, #92]	; (8003f0c <EEPROMError+0xec>)
 8003eb0:	4b14      	ldr	r3, [pc, #80]	; (8003f04 <EEPROMError+0xe4>)
 8003eb2:	0011      	movs	r1, r2
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f005 fb11 	bl	80094dc <siprintf>
      SendSerial(serial_out, strlen((char *)serial_out));
 8003eba:	4b12      	ldr	r3, [pc, #72]	; (8003f04 <EEPROMError+0xe4>)
 8003ebc:	0018      	movs	r0, r3
 8003ebe:	f7fc f923 	bl	8000108 <strlen>
 8003ec2:	0003      	movs	r3, r0
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	4b0f      	ldr	r3, [pc, #60]	; (8003f04 <EEPROMError+0xe4>)
 8003ec8:	0011      	movs	r1, r2
 8003eca:	0018      	movs	r0, r3
 8003ecc:	f7ff fc78 	bl	80037c0 <SendSerial>
      memset(serial_out, 0, sizeof(serial_out)); // Clear serial_out array
 8003ed0:	4b0c      	ldr	r3, [pc, #48]	; (8003f04 <EEPROMError+0xe4>)
 8003ed2:	22ff      	movs	r2, #255	; 0xff
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	f005 faf8 	bl	80094cc <memset>
  for (eepromStatusLogLen; eepromStatusLogLen > 0; eepromStatusLogLen--)
 8003edc:	1dbb      	adds	r3, r7, #6
 8003ede:	881a      	ldrh	r2, [r3, #0]
 8003ee0:	1dbb      	adds	r3, r7, #6
 8003ee2:	3a01      	subs	r2, #1
 8003ee4:	801a      	strh	r2, [r3, #0]
 8003ee6:	1dbb      	adds	r3, r7, #6
 8003ee8:	881b      	ldrh	r3, [r3, #0]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1a1      	bne.n	8003e32 <EEPROMError+0x12>
    }
  }

  setStatusLogLen(0);
 8003eee:	2000      	movs	r0, #0
 8003ef0:	f7ff f9c0 	bl	8003274 <setStatusLogLen>
}
 8003ef4:	46c0      	nop			; (mov r8, r8)
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	b003      	add	sp, #12
 8003efa:	bd90      	pop	{r4, r7, pc}
 8003efc:	200002ac 	.word	0x200002ac
 8003f00:	0800ad24 	.word	0x0800ad24
 8003f04:	20000098 	.word	0x20000098
 8003f08:	0800ad34 	.word	0x0800ad34
 8003f0c:	0800ad44 	.word	0x0800ad44

08003f10 <ProcessSerial>:
 * serial_in
 *
 * @param Buf Most recent ascii character from UART interrupt
 */
void ProcessSerial(uint8_t *Buf)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  serial_in[len_in] = *Buf;
 8003f18:	4b0f      	ldr	r3, [pc, #60]	; (8003f58 <ProcessSerial+0x48>)
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	001a      	movs	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	7819      	ldrb	r1, [r3, #0]
 8003f22:	4b0e      	ldr	r3, [pc, #56]	; (8003f5c <ProcessSerial+0x4c>)
 8003f24:	5499      	strb	r1, [r3, r2]
  len_in++;
 8003f26:	4b0c      	ldr	r3, [pc, #48]	; (8003f58 <ProcessSerial+0x48>)
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	b2da      	uxtb	r2, r3
 8003f2e:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <ProcessSerial+0x48>)
 8003f30:	701a      	strb	r2, [r3, #0]

  if (*Buf == '\n' || *Buf == '\r')
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	2b0a      	cmp	r3, #10
 8003f38:	d003      	beq.n	8003f42 <ProcessSerial+0x32>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	2b0d      	cmp	r3, #13
 8003f40:	d105      	bne.n	8003f4e <ProcessSerial+0x3e>
  {
    command_term = 1;
 8003f42:	4b07      	ldr	r3, [pc, #28]	; (8003f60 <ProcessSerial+0x50>)
 8003f44:	2201      	movs	r2, #1
 8003f46:	701a      	strb	r2, [r3, #0]
    len_in = 0;
 8003f48:	4b03      	ldr	r3, [pc, #12]	; (8003f58 <ProcessSerial+0x48>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	701a      	strb	r2, [r3, #0]
  }
}
 8003f4e:	46c0      	nop			; (mov r8, r8)
 8003f50:	46bd      	mov	sp, r7
 8003f52:	b002      	add	sp, #8
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	46c0      	nop			; (mov r8, r8)
 8003f58:	20000297 	.word	0x20000297
 8003f5c:	20000198 	.word	0x20000198
 8003f60:	20000298 	.word	0x20000298

08003f64 <CheckCommand>:
 * termination of serial command being reached; Sends command to
 * serial commands
 *
 */
void CheckCommand(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
  if (command_term == 1)
 8003f68:	4b06      	ldr	r3, [pc, #24]	; (8003f84 <CheckCommand+0x20>)
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d106      	bne.n	8003f7e <CheckCommand+0x1a>
  {
    command_term = 0;
 8003f70:	4b04      	ldr	r3, [pc, #16]	; (8003f84 <CheckCommand+0x20>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	701a      	strb	r2, [r3, #0]
    SerialCommands(serial_in);
 8003f76:	4b04      	ldr	r3, [pc, #16]	; (8003f88 <CheckCommand+0x24>)
 8003f78:	0018      	movs	r0, r3
 8003f7a:	f7ff fc37 	bl	80037ec <SerialCommands>
  }
}
 8003f7e:	46c0      	nop			; (mov r8, r8)
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	20000298 	.word	0x20000298
 8003f88:	20000198 	.word	0x20000198

08003f8c <HAL_MspInit>:

/* USER CODE END 0 */
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f90:	4b07      	ldr	r3, [pc, #28]	; (8003fb0 <HAL_MspInit+0x24>)
 8003f92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f94:	4b06      	ldr	r3, [pc, #24]	; (8003fb0 <HAL_MspInit+0x24>)
 8003f96:	2101      	movs	r1, #1
 8003f98:	430a      	orrs	r2, r1
 8003f9a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f9c:	4b04      	ldr	r3, [pc, #16]	; (8003fb0 <HAL_MspInit+0x24>)
 8003f9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fa0:	4b03      	ldr	r3, [pc, #12]	; (8003fb0 <HAL_MspInit+0x24>)
 8003fa2:	2180      	movs	r1, #128	; 0x80
 8003fa4:	0549      	lsls	r1, r1, #21
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003faa:	46c0      	nop			; (mov r8, r8)
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40021000 	.word	0x40021000

08003fb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003fb8:	e7fe      	b.n	8003fb8 <NMI_Handler+0x4>

08003fba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fbe:	e7fe      	b.n	8003fbe <HardFault_Handler+0x4>

08003fc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003fc4:	46c0      	nop			; (mov r8, r8)
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003fce:	46c0      	nop			; (mov r8, r8)
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003fd8:	f000 fd72 	bl	8004ac0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003fdc:	46c0      	nop			; (mov r8, r8)
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
	...

08003fe4 <USART4_5_IRQHandler>:

/**
  * @brief This function handles USART4 and USART5 interrupt.
  */
void USART4_5_IRQHandler(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003fe8:	4b03      	ldr	r3, [pc, #12]	; (8003ff8 <USART4_5_IRQHandler+0x14>)
 8003fea:	0018      	movs	r0, r3
 8003fec:	f004 f80c 	bl	8008008 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 8003ff0:	46c0      	nop			; (mov r8, r8)
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	46c0      	nop			; (mov r8, r8)
 8003ff8:	20000818 	.word	0x20000818

08003ffc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004000:	4b03      	ldr	r3, [pc, #12]	; (8004010 <TIM7_IRQHandler+0x14>)
 8004002:	0018      	movs	r0, r3
 8004004:	f003 f95e 	bl	80072c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004008:	46c0      	nop			; (mov r8, r8)
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	46c0      	nop			; (mov r8, r8)
 8004010:	200007d8 	.word	0x200007d8

08004014 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004018:	4b03      	ldr	r3, [pc, #12]	; (8004028 <USART1_IRQHandler+0x14>)
 800401a:	0018      	movs	r0, r3
 800401c:	f003 fff4 	bl	8008008 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004020:	46c0      	nop			; (mov r8, r8)
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	46c0      	nop			; (mov r8, r8)
 8004028:	2000089c 	.word	0x2000089c

0800402c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004034:	4a14      	ldr	r2, [pc, #80]	; (8004088 <_sbrk+0x5c>)
 8004036:	4b15      	ldr	r3, [pc, #84]	; (800408c <_sbrk+0x60>)
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004040:	4b13      	ldr	r3, [pc, #76]	; (8004090 <_sbrk+0x64>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d102      	bne.n	800404e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004048:	4b11      	ldr	r3, [pc, #68]	; (8004090 <_sbrk+0x64>)
 800404a:	4a12      	ldr	r2, [pc, #72]	; (8004094 <_sbrk+0x68>)
 800404c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800404e:	4b10      	ldr	r3, [pc, #64]	; (8004090 <_sbrk+0x64>)
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	18d3      	adds	r3, r2, r3
 8004056:	693a      	ldr	r2, [r7, #16]
 8004058:	429a      	cmp	r2, r3
 800405a:	d207      	bcs.n	800406c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800405c:	f005 fa0c 	bl	8009478 <__errno>
 8004060:	0003      	movs	r3, r0
 8004062:	220c      	movs	r2, #12
 8004064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004066:	2301      	movs	r3, #1
 8004068:	425b      	negs	r3, r3
 800406a:	e009      	b.n	8004080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800406c:	4b08      	ldr	r3, [pc, #32]	; (8004090 <_sbrk+0x64>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004072:	4b07      	ldr	r3, [pc, #28]	; (8004090 <_sbrk+0x64>)
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	18d2      	adds	r2, r2, r3
 800407a:	4b05      	ldr	r3, [pc, #20]	; (8004090 <_sbrk+0x64>)
 800407c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800407e:	68fb      	ldr	r3, [r7, #12]
}
 8004080:	0018      	movs	r0, r3
 8004082:	46bd      	mov	sp, r7
 8004084:	b006      	add	sp, #24
 8004086:	bd80      	pop	{r7, pc}
 8004088:	20005000 	.word	0x20005000
 800408c:	00000400 	.word	0x00000400
 8004090:	2000029c 	.word	0x2000029c
 8004094:	20000938 	.word	0x20000938

08004098 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800409c:	46c0      	nop			; (mov r8, r8)
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
	...

080040a4 <GetColorValues>:
/**
 * @brief This functions sets RGB as
 * @details
 */
void GetColorValues(uint8_t *colors)
{
 80040a4:	b590      	push	{r4, r7, lr}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]

  // Colors are between 0 and 255; PWM values are from 0 to 32000
  // 32000/255 = 125.49; timer values are scaled down
  // to give an approximate 0-255 value
  colors[0] = (uint8_t)((float)htim3.Instance->CCR1 / 125.49f + 0.5f);
 80040ac:	4b29      	ldr	r3, [pc, #164]	; (8004154 <GetColorValues+0xb0>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040b2:	0018      	movs	r0, r3
 80040b4:	f7fc fff8 	bl	80010a8 <__aeabi_ui2f>
 80040b8:	1c03      	adds	r3, r0, #0
 80040ba:	4927      	ldr	r1, [pc, #156]	; (8004158 <GetColorValues+0xb4>)
 80040bc:	1c18      	adds	r0, r3, #0
 80040be:	f7fc fbe5 	bl	800088c <__aeabi_fdiv>
 80040c2:	1c03      	adds	r3, r0, #0
 80040c4:	21fc      	movs	r1, #252	; 0xfc
 80040c6:	0589      	lsls	r1, r1, #22
 80040c8:	1c18      	adds	r0, r3, #0
 80040ca:	f7fc fa43 	bl	8000554 <__aeabi_fadd>
 80040ce:	1c03      	adds	r3, r0, #0
 80040d0:	1c18      	adds	r0, r3, #0
 80040d2:	f7fc f93d 	bl	8000350 <__aeabi_f2uiz>
 80040d6:	0003      	movs	r3, r0
 80040d8:	b2da      	uxtb	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	701a      	strb	r2, [r3, #0]
  colors[1] = (uint8_t)((float)htim3.Instance->CCR2 / 125.49f + 0.5f);
 80040de:	4b1d      	ldr	r3, [pc, #116]	; (8004154 <GetColorValues+0xb0>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e4:	0018      	movs	r0, r3
 80040e6:	f7fc ffdf 	bl	80010a8 <__aeabi_ui2f>
 80040ea:	1c03      	adds	r3, r0, #0
 80040ec:	491a      	ldr	r1, [pc, #104]	; (8004158 <GetColorValues+0xb4>)
 80040ee:	1c18      	adds	r0, r3, #0
 80040f0:	f7fc fbcc 	bl	800088c <__aeabi_fdiv>
 80040f4:	1c03      	adds	r3, r0, #0
 80040f6:	21fc      	movs	r1, #252	; 0xfc
 80040f8:	0589      	lsls	r1, r1, #22
 80040fa:	1c18      	adds	r0, r3, #0
 80040fc:	f7fc fa2a 	bl	8000554 <__aeabi_fadd>
 8004100:	1c03      	adds	r3, r0, #0
 8004102:	1c1a      	adds	r2, r3, #0
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	1c5c      	adds	r4, r3, #1
 8004108:	1c10      	adds	r0, r2, #0
 800410a:	f7fc f921 	bl	8000350 <__aeabi_f2uiz>
 800410e:	0003      	movs	r3, r0
 8004110:	b2db      	uxtb	r3, r3
 8004112:	7023      	strb	r3, [r4, #0]
  colors[2] = (uint8_t)((float)htim3.Instance->CCR3 / 125.49f + 0.5f);
 8004114:	4b0f      	ldr	r3, [pc, #60]	; (8004154 <GetColorValues+0xb0>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800411a:	0018      	movs	r0, r3
 800411c:	f7fc ffc4 	bl	80010a8 <__aeabi_ui2f>
 8004120:	1c03      	adds	r3, r0, #0
 8004122:	490d      	ldr	r1, [pc, #52]	; (8004158 <GetColorValues+0xb4>)
 8004124:	1c18      	adds	r0, r3, #0
 8004126:	f7fc fbb1 	bl	800088c <__aeabi_fdiv>
 800412a:	1c03      	adds	r3, r0, #0
 800412c:	21fc      	movs	r1, #252	; 0xfc
 800412e:	0589      	lsls	r1, r1, #22
 8004130:	1c18      	adds	r0, r3, #0
 8004132:	f7fc fa0f 	bl	8000554 <__aeabi_fadd>
 8004136:	1c03      	adds	r3, r0, #0
 8004138:	1c1a      	adds	r2, r3, #0
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	1c9c      	adds	r4, r3, #2
 800413e:	1c10      	adds	r0, r2, #0
 8004140:	f7fc f906 	bl	8000350 <__aeabi_f2uiz>
 8004144:	0003      	movs	r3, r0
 8004146:	b2db      	uxtb	r3, r3
 8004148:	7023      	strb	r3, [r4, #0]
}
 800414a:	46c0      	nop			; (mov r8, r8)
 800414c:	46bd      	mov	sp, r7
 800414e:	b003      	add	sp, #12
 8004150:	bd90      	pop	{r4, r7, pc}
 8004152:	46c0      	nop			; (mov r8, r8)
 8004154:	20000758 	.word	0x20000758
 8004158:	42fafae1 	.word	0x42fafae1

0800415c <SetColorValues>:
 * @brief Set the Color Values object
 *
 * @param colors
 */
void SetColorValues(uint8_t *colors)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  if (colors[2] > 255)
  {
    colors[2] = 255;
  }
  // colors contains primary color values that must be conditioned for the 32000 range of PWM values
  htim3.Instance->CCR1 = (uint16_t)((float)colors[0] * 125.49f + 0.5f);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	0018      	movs	r0, r3
 800416a:	f7fc ff9d 	bl	80010a8 <__aeabi_ui2f>
 800416e:	1c03      	adds	r3, r0, #0
 8004170:	4925      	ldr	r1, [pc, #148]	; (8004208 <SetColorValues+0xac>)
 8004172:	1c18      	adds	r0, r3, #0
 8004174:	f7fc fc96 	bl	8000aa4 <__aeabi_fmul>
 8004178:	1c03      	adds	r3, r0, #0
 800417a:	21fc      	movs	r1, #252	; 0xfc
 800417c:	0589      	lsls	r1, r1, #22
 800417e:	1c18      	adds	r0, r3, #0
 8004180:	f7fc f9e8 	bl	8000554 <__aeabi_fadd>
 8004184:	1c03      	adds	r3, r0, #0
 8004186:	1c18      	adds	r0, r3, #0
 8004188:	f7fc f8e2 	bl	8000350 <__aeabi_f2uiz>
 800418c:	0003      	movs	r3, r0
 800418e:	b29a      	uxth	r2, r3
 8004190:	4b1e      	ldr	r3, [pc, #120]	; (800420c <SetColorValues+0xb0>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	635a      	str	r2, [r3, #52]	; 0x34
  htim3.Instance->CCR2 = (uint16_t)((float)colors[1] * 125.49f + 0.5f);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	3301      	adds	r3, #1
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	0018      	movs	r0, r3
 800419e:	f7fc ff83 	bl	80010a8 <__aeabi_ui2f>
 80041a2:	1c03      	adds	r3, r0, #0
 80041a4:	4918      	ldr	r1, [pc, #96]	; (8004208 <SetColorValues+0xac>)
 80041a6:	1c18      	adds	r0, r3, #0
 80041a8:	f7fc fc7c 	bl	8000aa4 <__aeabi_fmul>
 80041ac:	1c03      	adds	r3, r0, #0
 80041ae:	21fc      	movs	r1, #252	; 0xfc
 80041b0:	0589      	lsls	r1, r1, #22
 80041b2:	1c18      	adds	r0, r3, #0
 80041b4:	f7fc f9ce 	bl	8000554 <__aeabi_fadd>
 80041b8:	1c03      	adds	r3, r0, #0
 80041ba:	1c18      	adds	r0, r3, #0
 80041bc:	f7fc f8c8 	bl	8000350 <__aeabi_f2uiz>
 80041c0:	0003      	movs	r3, r0
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	4b11      	ldr	r3, [pc, #68]	; (800420c <SetColorValues+0xb0>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	639a      	str	r2, [r3, #56]	; 0x38
  htim3.Instance->CCR3 = (uint16_t)((float)colors[2] * 125.49f + 0.5f);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	3302      	adds	r3, #2
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	0018      	movs	r0, r3
 80041d2:	f7fc ff69 	bl	80010a8 <__aeabi_ui2f>
 80041d6:	1c03      	adds	r3, r0, #0
 80041d8:	490b      	ldr	r1, [pc, #44]	; (8004208 <SetColorValues+0xac>)
 80041da:	1c18      	adds	r0, r3, #0
 80041dc:	f7fc fc62 	bl	8000aa4 <__aeabi_fmul>
 80041e0:	1c03      	adds	r3, r0, #0
 80041e2:	21fc      	movs	r1, #252	; 0xfc
 80041e4:	0589      	lsls	r1, r1, #22
 80041e6:	1c18      	adds	r0, r3, #0
 80041e8:	f7fc f9b4 	bl	8000554 <__aeabi_fadd>
 80041ec:	1c03      	adds	r3, r0, #0
 80041ee:	1c18      	adds	r0, r3, #0
 80041f0:	f7fc f8ae 	bl	8000350 <__aeabi_f2uiz>
 80041f4:	0003      	movs	r3, r0
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	4b04      	ldr	r3, [pc, #16]	; (800420c <SetColorValues+0xb0>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80041fe:	46c0      	nop			; (mov r8, r8)
 8004200:	46bd      	mov	sp, r7
 8004202:	b002      	add	sp, #8
 8004204:	bd80      	pop	{r7, pc}
 8004206:	46c0      	nop			; (mov r8, r8)
 8004208:	42fafae1 	.word	0x42fafae1
 800420c:	20000758 	.word	0x20000758

08004210 <GetLuminanceValue>:
 * 3370/1000 = 3.37; lum values are scaled down
 * lum flip must be accounted for
 *
 */
uint16_t GetLuminanceValue(void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	af00      	add	r7, sp, #0
  return (uint16_t)(1000 - ((float)htim2.Instance->CCR1 / 3.37f));
 8004214:	4b0c      	ldr	r3, [pc, #48]	; (8004248 <GetLuminanceValue+0x38>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800421a:	0018      	movs	r0, r3
 800421c:	f7fc ff44 	bl	80010a8 <__aeabi_ui2f>
 8004220:	1c03      	adds	r3, r0, #0
 8004222:	490a      	ldr	r1, [pc, #40]	; (800424c <GetLuminanceValue+0x3c>)
 8004224:	1c18      	adds	r0, r3, #0
 8004226:	f7fc fb31 	bl	800088c <__aeabi_fdiv>
 800422a:	1c03      	adds	r3, r0, #0
 800422c:	1c19      	adds	r1, r3, #0
 800422e:	4808      	ldr	r0, [pc, #32]	; (8004250 <GetLuminanceValue+0x40>)
 8004230:	f7fc fd52 	bl	8000cd8 <__aeabi_fsub>
 8004234:	1c03      	adds	r3, r0, #0
 8004236:	1c18      	adds	r0, r3, #0
 8004238:	f7fc f88a 	bl	8000350 <__aeabi_f2uiz>
 800423c:	0003      	movs	r3, r0
 800423e:	b29b      	uxth	r3, r3
}
 8004240:	0018      	movs	r0, r3
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	46c0      	nop			; (mov r8, r8)
 8004248:	20000798 	.word	0x20000798
 800424c:	4057ae14 	.word	0x4057ae14
 8004250:	447a0000 	.word	0x447a0000

08004254 <SetLuminanceValue>:
 * @brief Set the Luminance Value object
 *
 * @param lum
 */
void SetLuminanceValue(uint16_t lum)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
 800425a:	0002      	movs	r2, r0
 800425c:	1dbb      	adds	r3, r7, #6
 800425e:	801a      	strh	r2, [r3, #0]
  // lum cap
  if (lum > 1000)
 8004260:	1dbb      	adds	r3, r7, #6
 8004262:	881a      	ldrh	r2, [r3, #0]
 8004264:	23fa      	movs	r3, #250	; 0xfa
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	429a      	cmp	r2, r3
 800426a:	d903      	bls.n	8004274 <SetLuminanceValue+0x20>
  {
    lum = 1000;
 800426c:	1dbb      	adds	r3, r7, #6
 800426e:	22fa      	movs	r2, #250	; 0xfa
 8004270:	0092      	lsls	r2, r2, #2
 8004272:	801a      	strh	r2, [r3, #0]
  }
  lum = 1000 - lum; // Flip
 8004274:	1dbb      	adds	r3, r7, #6
 8004276:	1dba      	adds	r2, r7, #6
 8004278:	8812      	ldrh	r2, [r2, #0]
 800427a:	21fa      	movs	r1, #250	; 0xfa
 800427c:	0089      	lsls	r1, r1, #2
 800427e:	1a8a      	subs	r2, r1, r2
 8004280:	801a      	strh	r2, [r3, #0]
  htim2.Instance->CCR1 = (uint16_t)((float)lum * 3.37f);
 8004282:	1dbb      	adds	r3, r7, #6
 8004284:	881b      	ldrh	r3, [r3, #0]
 8004286:	0018      	movs	r0, r3
 8004288:	f7fc ff0e 	bl	80010a8 <__aeabi_ui2f>
 800428c:	1c03      	adds	r3, r0, #0
 800428e:	4908      	ldr	r1, [pc, #32]	; (80042b0 <SetLuminanceValue+0x5c>)
 8004290:	1c18      	adds	r0, r3, #0
 8004292:	f7fc fc07 	bl	8000aa4 <__aeabi_fmul>
 8004296:	1c03      	adds	r3, r0, #0
 8004298:	1c18      	adds	r0, r3, #0
 800429a:	f7fc f859 	bl	8000350 <__aeabi_f2uiz>
 800429e:	0003      	movs	r3, r0
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	4b04      	ldr	r3, [pc, #16]	; (80042b4 <SetLuminanceValue+0x60>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80042a8:	46c0      	nop			; (mov r8, r8)
 80042aa:	46bd      	mov	sp, r7
 80042ac:	b002      	add	sp, #8
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	4057ae14 	.word	0x4057ae14
 80042b4:	20000798 	.word	0x20000798

080042b8 <GetRateValue>:
 * @brief Get the Rate Value object
 *
 * @return uint16_t
 */
uint16_t GetRateValue(void)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	af00      	add	r7, sp, #0
  return rate;
 80042bc:	4b02      	ldr	r3, [pc, #8]	; (80042c8 <GetRateValue+0x10>)
 80042be:	881b      	ldrh	r3, [r3, #0]
}
 80042c0:	0018      	movs	r0, r3
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	46c0      	nop			; (mov r8, r8)
 80042c8:	200002a0 	.word	0x200002a0

080042cc <SetRateValue>:
 * @brief Set the Rate Value object
 *
 * @param val
 */
void SetRateValue(uint16_t val)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	0002      	movs	r2, r0
 80042d4:	1dbb      	adds	r3, r7, #6
 80042d6:	801a      	strh	r2, [r3, #0]
  rate = val;
 80042d8:	4b03      	ldr	r3, [pc, #12]	; (80042e8 <SetRateValue+0x1c>)
 80042da:	1dba      	adds	r2, r7, #6
 80042dc:	8812      	ldrh	r2, [r2, #0]
 80042de:	801a      	strh	r2, [r3, #0]
}
 80042e0:	46c0      	nop			; (mov r8, r8)
 80042e2:	46bd      	mov	sp, r7
 80042e4:	b002      	add	sp, #8
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	200002a0 	.word	0x200002a0

080042ec <ProcessLuminance>:
/**
 * @brief
 *
 */
void ProcessLuminance(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	af00      	add	r7, sp, #0
  if (time_flag)
 80042f0:	4b25      	ldr	r3, [pc, #148]	; (8004388 <ProcessLuminance+0x9c>)
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d044      	beq.n	8004382 <ProcessLuminance+0x96>
  {

    if (dir == 0)
 80042f8:	4b24      	ldr	r3, [pc, #144]	; (800438c <ProcessLuminance+0xa0>)
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d10b      	bne.n	8004318 <ProcessLuminance+0x2c>
    {
      SetLuminanceValue(GetLuminanceValue() + rate);
 8004300:	f7ff ff86 	bl	8004210 <GetLuminanceValue>
 8004304:	0003      	movs	r3, r0
 8004306:	001a      	movs	r2, r3
 8004308:	4b21      	ldr	r3, [pc, #132]	; (8004390 <ProcessLuminance+0xa4>)
 800430a:	881b      	ldrh	r3, [r3, #0]
 800430c:	18d3      	adds	r3, r2, r3
 800430e:	b29b      	uxth	r3, r3
 8004310:	0018      	movs	r0, r3
 8004312:	f7ff ff9f 	bl	8004254 <SetLuminanceValue>
 8004316:	e016      	b.n	8004346 <ProcessLuminance+0x5a>
    }
    else
    {
      // prevent unsigned flips
      if ((int)GetLuminanceValue() - (int)rate < 0)
 8004318:	f7ff ff7a 	bl	8004210 <GetLuminanceValue>
 800431c:	0003      	movs	r3, r0
 800431e:	001a      	movs	r2, r3
 8004320:	4b1b      	ldr	r3, [pc, #108]	; (8004390 <ProcessLuminance+0xa4>)
 8004322:	881b      	ldrh	r3, [r3, #0]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	d503      	bpl.n	8004330 <ProcessLuminance+0x44>
      {
        SetLuminanceValue(0);
 8004328:	2000      	movs	r0, #0
 800432a:	f7ff ff93 	bl	8004254 <SetLuminanceValue>
 800432e:	e00a      	b.n	8004346 <ProcessLuminance+0x5a>
      }
      else
      {
        SetLuminanceValue(GetLuminanceValue() - rate);
 8004330:	f7ff ff6e 	bl	8004210 <GetLuminanceValue>
 8004334:	0003      	movs	r3, r0
 8004336:	001a      	movs	r2, r3
 8004338:	4b15      	ldr	r3, [pc, #84]	; (8004390 <ProcessLuminance+0xa4>)
 800433a:	881b      	ldrh	r3, [r3, #0]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	b29b      	uxth	r3, r3
 8004340:	0018      	movs	r0, r3
 8004342:	f7ff ff87 	bl	8004254 <SetLuminanceValue>
      }
    }
    if (dir == 0 && GetLuminanceValue() == 1000)
 8004346:	4b11      	ldr	r3, [pc, #68]	; (800438c <ProcessLuminance+0xa0>)
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10b      	bne.n	8004366 <ProcessLuminance+0x7a>
 800434e:	f7ff ff5f 	bl	8004210 <GetLuminanceValue>
 8004352:	0003      	movs	r3, r0
 8004354:	001a      	movs	r2, r3
 8004356:	23fa      	movs	r3, #250	; 0xfa
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	429a      	cmp	r2, r3
 800435c:	d103      	bne.n	8004366 <ProcessLuminance+0x7a>
    {
      dir = 1;
 800435e:	4b0b      	ldr	r3, [pc, #44]	; (800438c <ProcessLuminance+0xa0>)
 8004360:	2201      	movs	r2, #1
 8004362:	701a      	strb	r2, [r3, #0]
 8004364:	e00a      	b.n	800437c <ProcessLuminance+0x90>
    }
    else if (dir == 1 && GetLuminanceValue() == 0)
 8004366:	4b09      	ldr	r3, [pc, #36]	; (800438c <ProcessLuminance+0xa0>)
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	2b01      	cmp	r3, #1
 800436c:	d106      	bne.n	800437c <ProcessLuminance+0x90>
 800436e:	f7ff ff4f 	bl	8004210 <GetLuminanceValue>
 8004372:	1e03      	subs	r3, r0, #0
 8004374:	d102      	bne.n	800437c <ProcessLuminance+0x90>
    {
      dir = 0;
 8004376:	4b05      	ldr	r3, [pc, #20]	; (800438c <ProcessLuminance+0xa0>)
 8004378:	2200      	movs	r2, #0
 800437a:	701a      	strb	r2, [r3, #0]
    }

    time_flag = 0;
 800437c:	4b02      	ldr	r3, [pc, #8]	; (8004388 <ProcessLuminance+0x9c>)
 800437e:	2200      	movs	r2, #0
 8004380:	701a      	strb	r2, [r3, #0]
  }
}
 8004382:	46c0      	nop			; (mov r8, r8)
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	200002a2 	.word	0x200002a2
 800438c:	200002a3 	.word	0x200002a3
 8004390:	200002a0 	.word	0x200002a0

08004394 <HAL_TIM_PeriodElapsedCallback>:
 * @brief
 *
 * @param htim
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]

  if (htim == &htim7)
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	4b05      	ldr	r3, [pc, #20]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d102      	bne.n	80043aa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    time_flag = 1;
 80043a4:	4b04      	ldr	r3, [pc, #16]	; (80043b8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80043a6:	2201      	movs	r2, #1
 80043a8:	701a      	strb	r2, [r3, #0]
  }
}
 80043aa:	46c0      	nop			; (mov r8, r8)
 80043ac:	46bd      	mov	sp, r7
 80043ae:	b002      	add	sp, #8
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	46c0      	nop			; (mov r8, r8)
 80043b4:	200007d8 	.word	0x200007d8
 80043b8:	200002a2 	.word	0x200002a2

080043bc <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b08a      	sub	sp, #40	; 0x28
 80043c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80043c2:	2318      	movs	r3, #24
 80043c4:	18fb      	adds	r3, r7, r3
 80043c6:	0018      	movs	r0, r3
 80043c8:	2310      	movs	r3, #16
 80043ca:	001a      	movs	r2, r3
 80043cc:	2100      	movs	r1, #0
 80043ce:	f005 f87d 	bl	80094cc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043d2:	2310      	movs	r3, #16
 80043d4:	18fb      	adds	r3, r7, r3
 80043d6:	0018      	movs	r0, r3
 80043d8:	2308      	movs	r3, #8
 80043da:	001a      	movs	r2, r3
 80043dc:	2100      	movs	r1, #0
 80043de:	f005 f875 	bl	80094cc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80043e2:	003b      	movs	r3, r7
 80043e4:	0018      	movs	r0, r3
 80043e6:	2310      	movs	r3, #16
 80043e8:	001a      	movs	r2, r3
 80043ea:	2100      	movs	r1, #0
 80043ec:	f005 f86e 	bl	80094cc <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80043f0:	4b30      	ldr	r3, [pc, #192]	; (80044b4 <MX_TIM2_Init+0xf8>)
 80043f2:	2280      	movs	r2, #128	; 0x80
 80043f4:	05d2      	lsls	r2, r2, #23
 80043f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80043f8:	4b2e      	ldr	r3, [pc, #184]	; (80044b4 <MX_TIM2_Init+0xf8>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043fe:	4b2d      	ldr	r3, [pc, #180]	; (80044b4 <MX_TIM2_Init+0xf8>)
 8004400:	2200      	movs	r2, #0
 8004402:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3370;
 8004404:	4b2b      	ldr	r3, [pc, #172]	; (80044b4 <MX_TIM2_Init+0xf8>)
 8004406:	4a2c      	ldr	r2, [pc, #176]	; (80044b8 <MX_TIM2_Init+0xfc>)
 8004408:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800440a:	4b2a      	ldr	r3, [pc, #168]	; (80044b4 <MX_TIM2_Init+0xf8>)
 800440c:	2200      	movs	r2, #0
 800440e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004410:	4b28      	ldr	r3, [pc, #160]	; (80044b4 <MX_TIM2_Init+0xf8>)
 8004412:	2200      	movs	r2, #0
 8004414:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004416:	4b27      	ldr	r3, [pc, #156]	; (80044b4 <MX_TIM2_Init+0xf8>)
 8004418:	0018      	movs	r0, r3
 800441a:	f002 fde7 	bl	8006fec <HAL_TIM_Base_Init>
 800441e:	1e03      	subs	r3, r0, #0
 8004420:	d001      	beq.n	8004426 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8004422:	f7ff f9c7 	bl	80037b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004426:	2118      	movs	r1, #24
 8004428:	187b      	adds	r3, r7, r1
 800442a:	2280      	movs	r2, #128	; 0x80
 800442c:	0152      	lsls	r2, r2, #5
 800442e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004430:	187a      	adds	r2, r7, r1
 8004432:	4b20      	ldr	r3, [pc, #128]	; (80044b4 <MX_TIM2_Init+0xf8>)
 8004434:	0011      	movs	r1, r2
 8004436:	0018      	movs	r0, r3
 8004438:	f003 f8f2 	bl	8007620 <HAL_TIM_ConfigClockSource>
 800443c:	1e03      	subs	r3, r0, #0
 800443e:	d001      	beq.n	8004444 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8004440:	f7ff f9b8 	bl	80037b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004444:	4b1b      	ldr	r3, [pc, #108]	; (80044b4 <MX_TIM2_Init+0xf8>)
 8004446:	0018      	movs	r0, r3
 8004448:	f002 fe62 	bl	8007110 <HAL_TIM_PWM_Init>
 800444c:	1e03      	subs	r3, r0, #0
 800444e:	d001      	beq.n	8004454 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8004450:	f7ff f9b0 	bl	80037b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004454:	2110      	movs	r1, #16
 8004456:	187b      	adds	r3, r7, r1
 8004458:	2200      	movs	r2, #0
 800445a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800445c:	187b      	adds	r3, r7, r1
 800445e:	2200      	movs	r2, #0
 8004460:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004462:	187a      	adds	r2, r7, r1
 8004464:	4b13      	ldr	r3, [pc, #76]	; (80044b4 <MX_TIM2_Init+0xf8>)
 8004466:	0011      	movs	r1, r2
 8004468:	0018      	movs	r0, r3
 800446a:	f003 fbed 	bl	8007c48 <HAL_TIMEx_MasterConfigSynchronization>
 800446e:	1e03      	subs	r3, r0, #0
 8004470:	d001      	beq.n	8004476 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8004472:	f7ff f99f 	bl	80037b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004476:	003b      	movs	r3, r7
 8004478:	2260      	movs	r2, #96	; 0x60
 800447a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800447c:	003b      	movs	r3, r7
 800447e:	2200      	movs	r2, #0
 8004480:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004482:	003b      	movs	r3, r7
 8004484:	2200      	movs	r2, #0
 8004486:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004488:	003b      	movs	r3, r7
 800448a:	2200      	movs	r2, #0
 800448c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800448e:	0039      	movs	r1, r7
 8004490:	4b08      	ldr	r3, [pc, #32]	; (80044b4 <MX_TIM2_Init+0xf8>)
 8004492:	2200      	movs	r2, #0
 8004494:	0018      	movs	r0, r3
 8004496:	f002 fffd 	bl	8007494 <HAL_TIM_PWM_ConfigChannel>
 800449a:	1e03      	subs	r3, r0, #0
 800449c:	d001      	beq.n	80044a2 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 800449e:	f7ff f989 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80044a2:	4b04      	ldr	r3, [pc, #16]	; (80044b4 <MX_TIM2_Init+0xf8>)
 80044a4:	0018      	movs	r0, r3
 80044a6:	f000 f91b 	bl	80046e0 <HAL_TIM_MspPostInit>
}
 80044aa:	46c0      	nop			; (mov r8, r8)
 80044ac:	46bd      	mov	sp, r7
 80044ae:	b00a      	add	sp, #40	; 0x28
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	46c0      	nop			; (mov r8, r8)
 80044b4:	20000798 	.word	0x20000798
 80044b8:	00000d2a 	.word	0x00000d2a

080044bc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b08a      	sub	sp, #40	; 0x28
 80044c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80044c2:	2318      	movs	r3, #24
 80044c4:	18fb      	adds	r3, r7, r3
 80044c6:	0018      	movs	r0, r3
 80044c8:	2310      	movs	r3, #16
 80044ca:	001a      	movs	r2, r3
 80044cc:	2100      	movs	r1, #0
 80044ce:	f004 fffd 	bl	80094cc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044d2:	2310      	movs	r3, #16
 80044d4:	18fb      	adds	r3, r7, r3
 80044d6:	0018      	movs	r0, r3
 80044d8:	2308      	movs	r3, #8
 80044da:	001a      	movs	r2, r3
 80044dc:	2100      	movs	r1, #0
 80044de:	f004 fff5 	bl	80094cc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80044e2:	003b      	movs	r3, r7
 80044e4:	0018      	movs	r0, r3
 80044e6:	2310      	movs	r3, #16
 80044e8:	001a      	movs	r2, r3
 80044ea:	2100      	movs	r1, #0
 80044ec:	f004 ffee 	bl	80094cc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80044f0:	4b3e      	ldr	r3, [pc, #248]	; (80045ec <MX_TIM3_Init+0x130>)
 80044f2:	4a3f      	ldr	r2, [pc, #252]	; (80045f0 <MX_TIM3_Init+0x134>)
 80044f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80044f6:	4b3d      	ldr	r3, [pc, #244]	; (80045ec <MX_TIM3_Init+0x130>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044fc:	4b3b      	ldr	r3, [pc, #236]	; (80045ec <MX_TIM3_Init+0x130>)
 80044fe:	2200      	movs	r2, #0
 8004500:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32000;
 8004502:	4b3a      	ldr	r3, [pc, #232]	; (80045ec <MX_TIM3_Init+0x130>)
 8004504:	22fa      	movs	r2, #250	; 0xfa
 8004506:	01d2      	lsls	r2, r2, #7
 8004508:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800450a:	4b38      	ldr	r3, [pc, #224]	; (80045ec <MX_TIM3_Init+0x130>)
 800450c:	2200      	movs	r2, #0
 800450e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004510:	4b36      	ldr	r3, [pc, #216]	; (80045ec <MX_TIM3_Init+0x130>)
 8004512:	2200      	movs	r2, #0
 8004514:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004516:	4b35      	ldr	r3, [pc, #212]	; (80045ec <MX_TIM3_Init+0x130>)
 8004518:	0018      	movs	r0, r3
 800451a:	f002 fd67 	bl	8006fec <HAL_TIM_Base_Init>
 800451e:	1e03      	subs	r3, r0, #0
 8004520:	d001      	beq.n	8004526 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8004522:	f7ff f947 	bl	80037b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004526:	2118      	movs	r1, #24
 8004528:	187b      	adds	r3, r7, r1
 800452a:	2280      	movs	r2, #128	; 0x80
 800452c:	0152      	lsls	r2, r2, #5
 800452e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004530:	187a      	adds	r2, r7, r1
 8004532:	4b2e      	ldr	r3, [pc, #184]	; (80045ec <MX_TIM3_Init+0x130>)
 8004534:	0011      	movs	r1, r2
 8004536:	0018      	movs	r0, r3
 8004538:	f003 f872 	bl	8007620 <HAL_TIM_ConfigClockSource>
 800453c:	1e03      	subs	r3, r0, #0
 800453e:	d001      	beq.n	8004544 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8004540:	f7ff f938 	bl	80037b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004544:	4b29      	ldr	r3, [pc, #164]	; (80045ec <MX_TIM3_Init+0x130>)
 8004546:	0018      	movs	r0, r3
 8004548:	f002 fde2 	bl	8007110 <HAL_TIM_PWM_Init>
 800454c:	1e03      	subs	r3, r0, #0
 800454e:	d001      	beq.n	8004554 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8004550:	f7ff f930 	bl	80037b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004554:	2110      	movs	r1, #16
 8004556:	187b      	adds	r3, r7, r1
 8004558:	2200      	movs	r2, #0
 800455a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800455c:	187b      	adds	r3, r7, r1
 800455e:	2200      	movs	r2, #0
 8004560:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004562:	187a      	adds	r2, r7, r1
 8004564:	4b21      	ldr	r3, [pc, #132]	; (80045ec <MX_TIM3_Init+0x130>)
 8004566:	0011      	movs	r1, r2
 8004568:	0018      	movs	r0, r3
 800456a:	f003 fb6d 	bl	8007c48 <HAL_TIMEx_MasterConfigSynchronization>
 800456e:	1e03      	subs	r3, r0, #0
 8004570:	d001      	beq.n	8004576 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8004572:	f7ff f91f 	bl	80037b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004576:	003b      	movs	r3, r7
 8004578:	2260      	movs	r2, #96	; 0x60
 800457a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800457c:	003b      	movs	r3, r7
 800457e:	2200      	movs	r2, #0
 8004580:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004582:	003b      	movs	r3, r7
 8004584:	2200      	movs	r2, #0
 8004586:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004588:	003b      	movs	r3, r7
 800458a:	2200      	movs	r2, #0
 800458c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800458e:	0039      	movs	r1, r7
 8004590:	4b16      	ldr	r3, [pc, #88]	; (80045ec <MX_TIM3_Init+0x130>)
 8004592:	2200      	movs	r2, #0
 8004594:	0018      	movs	r0, r3
 8004596:	f002 ff7d 	bl	8007494 <HAL_TIM_PWM_ConfigChannel>
 800459a:	1e03      	subs	r3, r0, #0
 800459c:	d001      	beq.n	80045a2 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 800459e:	f7ff f909 	bl	80037b4 <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM3_TI1_GPIO) != HAL_OK)
 80045a2:	4b12      	ldr	r3, [pc, #72]	; (80045ec <MX_TIM3_Init+0x130>)
 80045a4:	2104      	movs	r1, #4
 80045a6:	0018      	movs	r0, r3
 80045a8:	f003 fbac 	bl	8007d04 <HAL_TIMEx_RemapConfig>
 80045ac:	1e03      	subs	r3, r0, #0
 80045ae:	d001      	beq.n	80045b4 <MX_TIM3_Init+0xf8>
  {
    Error_Handler();
 80045b0:	f7ff f900 	bl	80037b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80045b4:	0039      	movs	r1, r7
 80045b6:	4b0d      	ldr	r3, [pc, #52]	; (80045ec <MX_TIM3_Init+0x130>)
 80045b8:	2204      	movs	r2, #4
 80045ba:	0018      	movs	r0, r3
 80045bc:	f002 ff6a 	bl	8007494 <HAL_TIM_PWM_ConfigChannel>
 80045c0:	1e03      	subs	r3, r0, #0
 80045c2:	d001      	beq.n	80045c8 <MX_TIM3_Init+0x10c>
  {
    Error_Handler();
 80045c4:	f7ff f8f6 	bl	80037b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80045c8:	0039      	movs	r1, r7
 80045ca:	4b08      	ldr	r3, [pc, #32]	; (80045ec <MX_TIM3_Init+0x130>)
 80045cc:	2208      	movs	r2, #8
 80045ce:	0018      	movs	r0, r3
 80045d0:	f002 ff60 	bl	8007494 <HAL_TIM_PWM_ConfigChannel>
 80045d4:	1e03      	subs	r3, r0, #0
 80045d6:	d001      	beq.n	80045dc <MX_TIM3_Init+0x120>
  {
    Error_Handler();
 80045d8:	f7ff f8ec 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80045dc:	4b03      	ldr	r3, [pc, #12]	; (80045ec <MX_TIM3_Init+0x130>)
 80045de:	0018      	movs	r0, r3
 80045e0:	f000 f87e 	bl	80046e0 <HAL_TIM_MspPostInit>
}
 80045e4:	46c0      	nop			; (mov r8, r8)
 80045e6:	46bd      	mov	sp, r7
 80045e8:	b00a      	add	sp, #40	; 0x28
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	20000758 	.word	0x20000758
 80045f0:	40000400 	.word	0x40000400

080045f4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b082      	sub	sp, #8
 80045f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045fa:	003b      	movs	r3, r7
 80045fc:	0018      	movs	r0, r3
 80045fe:	2308      	movs	r3, #8
 8004600:	001a      	movs	r2, r3
 8004602:	2100      	movs	r1, #0
 8004604:	f004 ff62 	bl	80094cc <memset>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004608:	4b15      	ldr	r3, [pc, #84]	; (8004660 <MX_TIM7_Init+0x6c>)
 800460a:	4a16      	ldr	r2, [pc, #88]	; (8004664 <MX_TIM7_Init+0x70>)
 800460c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 31;
 800460e:	4b14      	ldr	r3, [pc, #80]	; (8004660 <MX_TIM7_Init+0x6c>)
 8004610:	221f      	movs	r2, #31
 8004612:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004614:	4b12      	ldr	r3, [pc, #72]	; (8004660 <MX_TIM7_Init+0x6c>)
 8004616:	2200      	movs	r2, #0
 8004618:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000;
 800461a:	4b11      	ldr	r3, [pc, #68]	; (8004660 <MX_TIM7_Init+0x6c>)
 800461c:	4a12      	ldr	r2, [pc, #72]	; (8004668 <MX_TIM7_Init+0x74>)
 800461e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004620:	4b0f      	ldr	r3, [pc, #60]	; (8004660 <MX_TIM7_Init+0x6c>)
 8004622:	2200      	movs	r2, #0
 8004624:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004626:	4b0e      	ldr	r3, [pc, #56]	; (8004660 <MX_TIM7_Init+0x6c>)
 8004628:	0018      	movs	r0, r3
 800462a:	f002 fcdf 	bl	8006fec <HAL_TIM_Base_Init>
 800462e:	1e03      	subs	r3, r0, #0
 8004630:	d001      	beq.n	8004636 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8004632:	f7ff f8bf 	bl	80037b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004636:	003b      	movs	r3, r7
 8004638:	2200      	movs	r2, #0
 800463a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800463c:	003b      	movs	r3, r7
 800463e:	2200      	movs	r2, #0
 8004640:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004642:	003a      	movs	r2, r7
 8004644:	4b06      	ldr	r3, [pc, #24]	; (8004660 <MX_TIM7_Init+0x6c>)
 8004646:	0011      	movs	r1, r2
 8004648:	0018      	movs	r0, r3
 800464a:	f003 fafd 	bl	8007c48 <HAL_TIMEx_MasterConfigSynchronization>
 800464e:	1e03      	subs	r3, r0, #0
 8004650:	d001      	beq.n	8004656 <MX_TIM7_Init+0x62>
  {
    Error_Handler();
 8004652:	f7ff f8af 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */
}
 8004656:	46c0      	nop			; (mov r8, r8)
 8004658:	46bd      	mov	sp, r7
 800465a:	b002      	add	sp, #8
 800465c:	bd80      	pop	{r7, pc}
 800465e:	46c0      	nop			; (mov r8, r8)
 8004660:	200007d8 	.word	0x200007d8
 8004664:	40001400 	.word	0x40001400
 8004668:	00002710 	.word	0x00002710

0800466c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *tim_baseHandle)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]

  if (tim_baseHandle->Instance == TIM2)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	2380      	movs	r3, #128	; 0x80
 800467a:	05db      	lsls	r3, r3, #23
 800467c:	429a      	cmp	r2, r3
 800467e:	d106      	bne.n	800468e <HAL_TIM_Base_MspInit+0x22>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004680:	4b14      	ldr	r3, [pc, #80]	; (80046d4 <HAL_TIM_Base_MspInit+0x68>)
 8004682:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004684:	4b13      	ldr	r3, [pc, #76]	; (80046d4 <HAL_TIM_Base_MspInit+0x68>)
 8004686:	2101      	movs	r1, #1
 8004688:	430a      	orrs	r2, r1
 800468a:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }
}
 800468c:	e01e      	b.n	80046cc <HAL_TIM_Base_MspInit+0x60>
  else if (tim_baseHandle->Instance == TIM3)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a11      	ldr	r2, [pc, #68]	; (80046d8 <HAL_TIM_Base_MspInit+0x6c>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d106      	bne.n	80046a6 <HAL_TIM_Base_MspInit+0x3a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004698:	4b0e      	ldr	r3, [pc, #56]	; (80046d4 <HAL_TIM_Base_MspInit+0x68>)
 800469a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800469c:	4b0d      	ldr	r3, [pc, #52]	; (80046d4 <HAL_TIM_Base_MspInit+0x68>)
 800469e:	2102      	movs	r1, #2
 80046a0:	430a      	orrs	r2, r1
 80046a2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80046a4:	e012      	b.n	80046cc <HAL_TIM_Base_MspInit+0x60>
  else if (tim_baseHandle->Instance == TIM7)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a0c      	ldr	r2, [pc, #48]	; (80046dc <HAL_TIM_Base_MspInit+0x70>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d10d      	bne.n	80046cc <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80046b0:	4b08      	ldr	r3, [pc, #32]	; (80046d4 <HAL_TIM_Base_MspInit+0x68>)
 80046b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046b4:	4b07      	ldr	r3, [pc, #28]	; (80046d4 <HAL_TIM_Base_MspInit+0x68>)
 80046b6:	2120      	movs	r1, #32
 80046b8:	430a      	orrs	r2, r1
 80046ba:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80046bc:	2200      	movs	r2, #0
 80046be:	2100      	movs	r1, #0
 80046c0:	2012      	movs	r0, #18
 80046c2:	f000 fd03 	bl	80050cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80046c6:	2012      	movs	r0, #18
 80046c8:	f000 fd15 	bl	80050f6 <HAL_NVIC_EnableIRQ>
}
 80046cc:	46c0      	nop			; (mov r8, r8)
 80046ce:	46bd      	mov	sp, r7
 80046d0:	b002      	add	sp, #8
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40021000 	.word	0x40021000
 80046d8:	40000400 	.word	0x40000400
 80046dc:	40001400 	.word	0x40001400

080046e0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *timHandle)
{
 80046e0:	b590      	push	{r4, r7, lr}
 80046e2:	b08b      	sub	sp, #44	; 0x2c
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046e8:	2414      	movs	r4, #20
 80046ea:	193b      	adds	r3, r7, r4
 80046ec:	0018      	movs	r0, r3
 80046ee:	2314      	movs	r3, #20
 80046f0:	001a      	movs	r2, r3
 80046f2:	2100      	movs	r1, #0
 80046f4:	f004 feea 	bl	80094cc <memset>
  if (timHandle->Instance == TIM2)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	2380      	movs	r3, #128	; 0x80
 80046fe:	05db      	lsls	r3, r3, #23
 8004700:	429a      	cmp	r2, r3
 8004702:	d123      	bne.n	800474c <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004704:	4b38      	ldr	r3, [pc, #224]	; (80047e8 <HAL_TIM_MspPostInit+0x108>)
 8004706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004708:	4b37      	ldr	r3, [pc, #220]	; (80047e8 <HAL_TIM_MspPostInit+0x108>)
 800470a:	2101      	movs	r1, #1
 800470c:	430a      	orrs	r2, r1
 800470e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004710:	4b35      	ldr	r3, [pc, #212]	; (80047e8 <HAL_TIM_MspPostInit+0x108>)
 8004712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004714:	2201      	movs	r2, #1
 8004716:	4013      	ands	r3, r2
 8004718:	613b      	str	r3, [r7, #16]
 800471a:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
     PA5     ------> TIM2_CH1
     */
    GPIO_InitStruct.Pin = TIM_LUM_Pin;
 800471c:	0021      	movs	r1, r4
 800471e:	187b      	adds	r3, r7, r1
 8004720:	2220      	movs	r2, #32
 8004722:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004724:	187b      	adds	r3, r7, r1
 8004726:	2212      	movs	r2, #18
 8004728:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800472a:	187b      	adds	r3, r7, r1
 800472c:	2200      	movs	r2, #0
 800472e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004730:	187b      	adds	r3, r7, r1
 8004732:	2200      	movs	r2, #0
 8004734:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8004736:	187b      	adds	r3, r7, r1
 8004738:	2205      	movs	r2, #5
 800473a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TIM_LUM_GPIO_Port, &GPIO_InitStruct);
 800473c:	187a      	adds	r2, r7, r1
 800473e:	23a0      	movs	r3, #160	; 0xa0
 8004740:	05db      	lsls	r3, r3, #23
 8004742:	0011      	movs	r1, r2
 8004744:	0018      	movs	r0, r3
 8004746:	f000 fd7b 	bl	8005240 <HAL_GPIO_Init>

    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }
}
 800474a:	e049      	b.n	80047e0 <HAL_TIM_MspPostInit+0x100>
  else if (timHandle->Instance == TIM3)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a26      	ldr	r2, [pc, #152]	; (80047ec <HAL_TIM_MspPostInit+0x10c>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d144      	bne.n	80047e0 <HAL_TIM_MspPostInit+0x100>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004756:	4b24      	ldr	r3, [pc, #144]	; (80047e8 <HAL_TIM_MspPostInit+0x108>)
 8004758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800475a:	4b23      	ldr	r3, [pc, #140]	; (80047e8 <HAL_TIM_MspPostInit+0x108>)
 800475c:	2101      	movs	r1, #1
 800475e:	430a      	orrs	r2, r1
 8004760:	62da      	str	r2, [r3, #44]	; 0x2c
 8004762:	4b21      	ldr	r3, [pc, #132]	; (80047e8 <HAL_TIM_MspPostInit+0x108>)
 8004764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004766:	2201      	movs	r2, #1
 8004768:	4013      	ands	r3, r2
 800476a:	60fb      	str	r3, [r7, #12]
 800476c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800476e:	4b1e      	ldr	r3, [pc, #120]	; (80047e8 <HAL_TIM_MspPostInit+0x108>)
 8004770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004772:	4b1d      	ldr	r3, [pc, #116]	; (80047e8 <HAL_TIM_MspPostInit+0x108>)
 8004774:	2102      	movs	r1, #2
 8004776:	430a      	orrs	r2, r1
 8004778:	62da      	str	r2, [r3, #44]	; 0x2c
 800477a:	4b1b      	ldr	r3, [pc, #108]	; (80047e8 <HAL_TIM_MspPostInit+0x108>)
 800477c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800477e:	2202      	movs	r2, #2
 8004780:	4013      	ands	r3, r2
 8004782:	60bb      	str	r3, [r7, #8]
 8004784:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TIM_RED_Pin | TIM_GREEN_Pin;
 8004786:	2414      	movs	r4, #20
 8004788:	193b      	adds	r3, r7, r4
 800478a:	22c0      	movs	r2, #192	; 0xc0
 800478c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800478e:	193b      	adds	r3, r7, r4
 8004790:	2202      	movs	r2, #2
 8004792:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004794:	193b      	adds	r3, r7, r4
 8004796:	2200      	movs	r2, #0
 8004798:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800479a:	193b      	adds	r3, r7, r4
 800479c:	2200      	movs	r2, #0
 800479e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80047a0:	193b      	adds	r3, r7, r4
 80047a2:	2202      	movs	r2, #2
 80047a4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047a6:	193a      	adds	r2, r7, r4
 80047a8:	23a0      	movs	r3, #160	; 0xa0
 80047aa:	05db      	lsls	r3, r3, #23
 80047ac:	0011      	movs	r1, r2
 80047ae:	0018      	movs	r0, r3
 80047b0:	f000 fd46 	bl	8005240 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TIM_BLUE_Pin;
 80047b4:	0021      	movs	r1, r4
 80047b6:	187b      	adds	r3, r7, r1
 80047b8:	2201      	movs	r2, #1
 80047ba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047bc:	187b      	adds	r3, r7, r1
 80047be:	2202      	movs	r2, #2
 80047c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c2:	187b      	adds	r3, r7, r1
 80047c4:	2200      	movs	r2, #0
 80047c6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047c8:	187b      	adds	r3, r7, r1
 80047ca:	2200      	movs	r2, #0
 80047cc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80047ce:	187b      	adds	r3, r7, r1
 80047d0:	2202      	movs	r2, #2
 80047d2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TIM_BLUE_GPIO_Port, &GPIO_InitStruct);
 80047d4:	187b      	adds	r3, r7, r1
 80047d6:	4a06      	ldr	r2, [pc, #24]	; (80047f0 <HAL_TIM_MspPostInit+0x110>)
 80047d8:	0019      	movs	r1, r3
 80047da:	0010      	movs	r0, r2
 80047dc:	f000 fd30 	bl	8005240 <HAL_GPIO_Init>
}
 80047e0:	46c0      	nop			; (mov r8, r8)
 80047e2:	46bd      	mov	sp, r7
 80047e4:	b00b      	add	sp, #44	; 0x2c
 80047e6:	bd90      	pop	{r4, r7, pc}
 80047e8:	40021000 	.word	0x40021000
 80047ec:	40000400 	.word	0x40000400
 80047f0:	50000400 	.word	0x50000400

080047f4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart5;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80047f8:	4b14      	ldr	r3, [pc, #80]	; (800484c <MX_USART1_UART_Init+0x58>)
 80047fa:	4a15      	ldr	r2, [pc, #84]	; (8004850 <MX_USART1_UART_Init+0x5c>)
 80047fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80047fe:	4b13      	ldr	r3, [pc, #76]	; (800484c <MX_USART1_UART_Init+0x58>)
 8004800:	22e1      	movs	r2, #225	; 0xe1
 8004802:	0252      	lsls	r2, r2, #9
 8004804:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004806:	4b11      	ldr	r3, [pc, #68]	; (800484c <MX_USART1_UART_Init+0x58>)
 8004808:	2200      	movs	r2, #0
 800480a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800480c:	4b0f      	ldr	r3, [pc, #60]	; (800484c <MX_USART1_UART_Init+0x58>)
 800480e:	2200      	movs	r2, #0
 8004810:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004812:	4b0e      	ldr	r3, [pc, #56]	; (800484c <MX_USART1_UART_Init+0x58>)
 8004814:	2200      	movs	r2, #0
 8004816:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004818:	4b0c      	ldr	r3, [pc, #48]	; (800484c <MX_USART1_UART_Init+0x58>)
 800481a:	220c      	movs	r2, #12
 800481c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800481e:	4b0b      	ldr	r3, [pc, #44]	; (800484c <MX_USART1_UART_Init+0x58>)
 8004820:	2200      	movs	r2, #0
 8004822:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004824:	4b09      	ldr	r3, [pc, #36]	; (800484c <MX_USART1_UART_Init+0x58>)
 8004826:	2200      	movs	r2, #0
 8004828:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800482a:	4b08      	ldr	r3, [pc, #32]	; (800484c <MX_USART1_UART_Init+0x58>)
 800482c:	2200      	movs	r2, #0
 800482e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004830:	4b06      	ldr	r3, [pc, #24]	; (800484c <MX_USART1_UART_Init+0x58>)
 8004832:	2200      	movs	r2, #0
 8004834:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004836:	4b05      	ldr	r3, [pc, #20]	; (800484c <MX_USART1_UART_Init+0x58>)
 8004838:	0018      	movs	r0, r3
 800483a:	f003 fa81 	bl	8007d40 <HAL_UART_Init>
 800483e:	1e03      	subs	r3, r0, #0
 8004840:	d001      	beq.n	8004846 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004842:	f7fe ffb7 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	2000089c 	.word	0x2000089c
 8004850:	40013800 	.word	0x40013800

08004854 <MX_USART5_UART_Init>:
/* USART5 init function */

void MX_USART5_UART_Init(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8004858:	4b14      	ldr	r3, [pc, #80]	; (80048ac <MX_USART5_UART_Init+0x58>)
 800485a:	4a15      	ldr	r2, [pc, #84]	; (80048b0 <MX_USART5_UART_Init+0x5c>)
 800485c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800485e:	4b13      	ldr	r3, [pc, #76]	; (80048ac <MX_USART5_UART_Init+0x58>)
 8004860:	22e1      	movs	r2, #225	; 0xe1
 8004862:	0252      	lsls	r2, r2, #9
 8004864:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8004866:	4b11      	ldr	r3, [pc, #68]	; (80048ac <MX_USART5_UART_Init+0x58>)
 8004868:	2200      	movs	r2, #0
 800486a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800486c:	4b0f      	ldr	r3, [pc, #60]	; (80048ac <MX_USART5_UART_Init+0x58>)
 800486e:	2200      	movs	r2, #0
 8004870:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8004872:	4b0e      	ldr	r3, [pc, #56]	; (80048ac <MX_USART5_UART_Init+0x58>)
 8004874:	2200      	movs	r2, #0
 8004876:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8004878:	4b0c      	ldr	r3, [pc, #48]	; (80048ac <MX_USART5_UART_Init+0x58>)
 800487a:	220c      	movs	r2, #12
 800487c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800487e:	4b0b      	ldr	r3, [pc, #44]	; (80048ac <MX_USART5_UART_Init+0x58>)
 8004880:	2200      	movs	r2, #0
 8004882:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8004884:	4b09      	ldr	r3, [pc, #36]	; (80048ac <MX_USART5_UART_Init+0x58>)
 8004886:	2200      	movs	r2, #0
 8004888:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800488a:	4b08      	ldr	r3, [pc, #32]	; (80048ac <MX_USART5_UART_Init+0x58>)
 800488c:	2200      	movs	r2, #0
 800488e:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004890:	4b06      	ldr	r3, [pc, #24]	; (80048ac <MX_USART5_UART_Init+0x58>)
 8004892:	2200      	movs	r2, #0
 8004894:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8004896:	4b05      	ldr	r3, [pc, #20]	; (80048ac <MX_USART5_UART_Init+0x58>)
 8004898:	0018      	movs	r0, r3
 800489a:	f003 fa51 	bl	8007d40 <HAL_UART_Init>
 800489e:	1e03      	subs	r3, r0, #0
 80048a0:	d001      	beq.n	80048a6 <MX_USART5_UART_Init+0x52>
  {
    Error_Handler();
 80048a2:	f7fe ff87 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 80048a6:	46c0      	nop			; (mov r8, r8)
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	20000818 	.word	0x20000818
 80048b0:	40005000 	.word	0x40005000

080048b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80048b4:	b590      	push	{r4, r7, lr}
 80048b6:	b08b      	sub	sp, #44	; 0x2c
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048bc:	2414      	movs	r4, #20
 80048be:	193b      	adds	r3, r7, r4
 80048c0:	0018      	movs	r0, r3
 80048c2:	2314      	movs	r3, #20
 80048c4:	001a      	movs	r2, r3
 80048c6:	2100      	movs	r1, #0
 80048c8:	f004 fe00 	bl	80094cc <memset>
  if(uartHandle->Instance==USART1)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a38      	ldr	r2, [pc, #224]	; (80049b4 <HAL_UART_MspInit+0x100>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d133      	bne.n	800493e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80048d6:	4b38      	ldr	r3, [pc, #224]	; (80049b8 <HAL_UART_MspInit+0x104>)
 80048d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048da:	4b37      	ldr	r3, [pc, #220]	; (80049b8 <HAL_UART_MspInit+0x104>)
 80048dc:	2180      	movs	r1, #128	; 0x80
 80048de:	01c9      	lsls	r1, r1, #7
 80048e0:	430a      	orrs	r2, r1
 80048e2:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048e4:	4b34      	ldr	r3, [pc, #208]	; (80049b8 <HAL_UART_MspInit+0x104>)
 80048e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048e8:	4b33      	ldr	r3, [pc, #204]	; (80049b8 <HAL_UART_MspInit+0x104>)
 80048ea:	2101      	movs	r1, #1
 80048ec:	430a      	orrs	r2, r1
 80048ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80048f0:	4b31      	ldr	r3, [pc, #196]	; (80049b8 <HAL_UART_MspInit+0x104>)
 80048f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f4:	2201      	movs	r2, #1
 80048f6:	4013      	ands	r3, r2
 80048f8:	613b      	str	r3, [r7, #16]
 80048fa:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA11     ------> USART1_CTS
    PA12     ------> USART1_RTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80048fc:	193b      	adds	r3, r7, r4
 80048fe:	22f0      	movs	r2, #240	; 0xf0
 8004900:	0152      	lsls	r2, r2, #5
 8004902:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004904:	0021      	movs	r1, r4
 8004906:	187b      	adds	r3, r7, r1
 8004908:	2202      	movs	r2, #2
 800490a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800490c:	187b      	adds	r3, r7, r1
 800490e:	2200      	movs	r2, #0
 8004910:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004912:	187b      	adds	r3, r7, r1
 8004914:	2203      	movs	r2, #3
 8004916:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004918:	187b      	adds	r3, r7, r1
 800491a:	2204      	movs	r2, #4
 800491c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800491e:	187a      	adds	r2, r7, r1
 8004920:	23a0      	movs	r3, #160	; 0xa0
 8004922:	05db      	lsls	r3, r3, #23
 8004924:	0011      	movs	r1, r2
 8004926:	0018      	movs	r0, r3
 8004928:	f000 fc8a 	bl	8005240 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800492c:	2200      	movs	r2, #0
 800492e:	2100      	movs	r1, #0
 8004930:	201b      	movs	r0, #27
 8004932:	f000 fbcb 	bl	80050cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004936:	201b      	movs	r0, #27
 8004938:	f000 fbdd 	bl	80050f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }
}
 800493c:	e035      	b.n	80049aa <HAL_UART_MspInit+0xf6>
  else if(uartHandle->Instance==USART5)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a1e      	ldr	r2, [pc, #120]	; (80049bc <HAL_UART_MspInit+0x108>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d130      	bne.n	80049aa <HAL_UART_MspInit+0xf6>
    __HAL_RCC_USART5_CLK_ENABLE();
 8004948:	4b1b      	ldr	r3, [pc, #108]	; (80049b8 <HAL_UART_MspInit+0x104>)
 800494a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800494c:	4b1a      	ldr	r3, [pc, #104]	; (80049b8 <HAL_UART_MspInit+0x104>)
 800494e:	2180      	movs	r1, #128	; 0x80
 8004950:	0349      	lsls	r1, r1, #13
 8004952:	430a      	orrs	r2, r1
 8004954:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004956:	4b18      	ldr	r3, [pc, #96]	; (80049b8 <HAL_UART_MspInit+0x104>)
 8004958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800495a:	4b17      	ldr	r3, [pc, #92]	; (80049b8 <HAL_UART_MspInit+0x104>)
 800495c:	2102      	movs	r1, #2
 800495e:	430a      	orrs	r2, r1
 8004960:	62da      	str	r2, [r3, #44]	; 0x2c
 8004962:	4b15      	ldr	r3, [pc, #84]	; (80049b8 <HAL_UART_MspInit+0x104>)
 8004964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004966:	2202      	movs	r2, #2
 8004968:	4013      	ands	r3, r2
 800496a:	60fb      	str	r3, [r7, #12]
 800496c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800496e:	2114      	movs	r1, #20
 8004970:	187b      	adds	r3, r7, r1
 8004972:	2218      	movs	r2, #24
 8004974:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004976:	187b      	adds	r3, r7, r1
 8004978:	2202      	movs	r2, #2
 800497a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800497c:	187b      	adds	r3, r7, r1
 800497e:	2200      	movs	r2, #0
 8004980:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004982:	187b      	adds	r3, r7, r1
 8004984:	2203      	movs	r2, #3
 8004986:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 8004988:	187b      	adds	r3, r7, r1
 800498a:	2206      	movs	r2, #6
 800498c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800498e:	187b      	adds	r3, r7, r1
 8004990:	4a0b      	ldr	r2, [pc, #44]	; (80049c0 <HAL_UART_MspInit+0x10c>)
 8004992:	0019      	movs	r1, r3
 8004994:	0010      	movs	r0, r2
 8004996:	f000 fc53 	bl	8005240 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
 800499a:	2200      	movs	r2, #0
 800499c:	2100      	movs	r1, #0
 800499e:	200e      	movs	r0, #14
 80049a0:	f000 fb94 	bl	80050cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 80049a4:	200e      	movs	r0, #14
 80049a6:	f000 fba6 	bl	80050f6 <HAL_NVIC_EnableIRQ>
}
 80049aa:	46c0      	nop			; (mov r8, r8)
 80049ac:	46bd      	mov	sp, r7
 80049ae:	b00b      	add	sp, #44	; 0x2c
 80049b0:	bd90      	pop	{r4, r7, pc}
 80049b2:	46c0      	nop			; (mov r8, r8)
 80049b4:	40013800 	.word	0x40013800
 80049b8:	40021000 	.word	0x40021000
 80049bc:	40005000 	.word	0x40005000
 80049c0:	50000400 	.word	0x50000400

080049c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
   ldr   r0, =_estack
 80049c4:	480d      	ldr	r0, [pc, #52]	; (80049fc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80049c6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80049c8:	480d      	ldr	r0, [pc, #52]	; (8004a00 <LoopForever+0x6>)
  ldr r1, =_edata
 80049ca:	490e      	ldr	r1, [pc, #56]	; (8004a04 <LoopForever+0xa>)
  ldr r2, =_sidata
 80049cc:	4a0e      	ldr	r2, [pc, #56]	; (8004a08 <LoopForever+0xe>)
  movs r3, #0
 80049ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80049d0:	e002      	b.n	80049d8 <LoopCopyDataInit>

080049d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049d6:	3304      	adds	r3, #4

080049d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049dc:	d3f9      	bcc.n	80049d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049de:	4a0b      	ldr	r2, [pc, #44]	; (8004a0c <LoopForever+0x12>)
  ldr r4, =_ebss
 80049e0:	4c0b      	ldr	r4, [pc, #44]	; (8004a10 <LoopForever+0x16>)
  movs r3, #0
 80049e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049e4:	e001      	b.n	80049ea <LoopFillZerobss>

080049e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049e8:	3204      	adds	r2, #4

080049ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049ec:	d3fb      	bcc.n	80049e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80049ee:	f7ff fb53 	bl	8004098 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80049f2:	f004 fd47 	bl	8009484 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80049f6:	f7fe fddb 	bl	80035b0 <main>

080049fa <LoopForever>:

LoopForever:
    b LoopForever
 80049fa:	e7fe      	b.n	80049fa <LoopForever>
   ldr   r0, =_estack
 80049fc:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8004a00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004a04:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8004a08:	0800af88 	.word	0x0800af88
  ldr r2, =_sbss
 8004a0c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8004a10:	20000934 	.word	0x20000934

08004a14 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a14:	e7fe      	b.n	8004a14 <ADC1_COMP_IRQHandler>
	...

08004a18 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004a1e:	1dfb      	adds	r3, r7, #7
 8004a20:	2200      	movs	r2, #0
 8004a22:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8004a24:	4b0b      	ldr	r3, [pc, #44]	; (8004a54 <HAL_Init+0x3c>)
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	4b0a      	ldr	r3, [pc, #40]	; (8004a54 <HAL_Init+0x3c>)
 8004a2a:	2140      	movs	r1, #64	; 0x40
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004a30:	2000      	movs	r0, #0
 8004a32:	f000 f811 	bl	8004a58 <HAL_InitTick>
 8004a36:	1e03      	subs	r3, r0, #0
 8004a38:	d003      	beq.n	8004a42 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8004a3a:	1dfb      	adds	r3, r7, #7
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	701a      	strb	r2, [r3, #0]
 8004a40:	e001      	b.n	8004a46 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004a42:	f7ff faa3 	bl	8003f8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004a46:	1dfb      	adds	r3, r7, #7
 8004a48:	781b      	ldrb	r3, [r3, #0]
}
 8004a4a:	0018      	movs	r0, r3
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	b002      	add	sp, #8
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	46c0      	nop			; (mov r8, r8)
 8004a54:	40022000 	.word	0x40022000

08004a58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a58:	b590      	push	{r4, r7, lr}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a60:	4b14      	ldr	r3, [pc, #80]	; (8004ab4 <HAL_InitTick+0x5c>)
 8004a62:	681c      	ldr	r4, [r3, #0]
 8004a64:	4b14      	ldr	r3, [pc, #80]	; (8004ab8 <HAL_InitTick+0x60>)
 8004a66:	781b      	ldrb	r3, [r3, #0]
 8004a68:	0019      	movs	r1, r3
 8004a6a:	23fa      	movs	r3, #250	; 0xfa
 8004a6c:	0098      	lsls	r0, r3, #2
 8004a6e:	f7fb fb5d 	bl	800012c <__udivsi3>
 8004a72:	0003      	movs	r3, r0
 8004a74:	0019      	movs	r1, r3
 8004a76:	0020      	movs	r0, r4
 8004a78:	f7fb fb58 	bl	800012c <__udivsi3>
 8004a7c:	0003      	movs	r3, r0
 8004a7e:	0018      	movs	r0, r3
 8004a80:	f000 fb49 	bl	8005116 <HAL_SYSTICK_Config>
 8004a84:	1e03      	subs	r3, r0, #0
 8004a86:	d001      	beq.n	8004a8c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e00f      	b.n	8004aac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b03      	cmp	r3, #3
 8004a90:	d80b      	bhi.n	8004aaa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a92:	6879      	ldr	r1, [r7, #4]
 8004a94:	2301      	movs	r3, #1
 8004a96:	425b      	negs	r3, r3
 8004a98:	2200      	movs	r2, #0
 8004a9a:	0018      	movs	r0, r3
 8004a9c:	f000 fb16 	bl	80050cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004aa0:	4b06      	ldr	r3, [pc, #24]	; (8004abc <HAL_InitTick+0x64>)
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	e000      	b.n	8004aac <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
}
 8004aac:	0018      	movs	r0, r3
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	b003      	add	sp, #12
 8004ab2:	bd90      	pop	{r4, r7, pc}
 8004ab4:	20000004 	.word	0x20000004
 8004ab8:	2000000c 	.word	0x2000000c
 8004abc:	20000008 	.word	0x20000008

08004ac0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ac4:	4b05      	ldr	r3, [pc, #20]	; (8004adc <HAL_IncTick+0x1c>)
 8004ac6:	781b      	ldrb	r3, [r3, #0]
 8004ac8:	001a      	movs	r2, r3
 8004aca:	4b05      	ldr	r3, [pc, #20]	; (8004ae0 <HAL_IncTick+0x20>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	18d2      	adds	r2, r2, r3
 8004ad0:	4b03      	ldr	r3, [pc, #12]	; (8004ae0 <HAL_IncTick+0x20>)
 8004ad2:	601a      	str	r2, [r3, #0]
}
 8004ad4:	46c0      	nop			; (mov r8, r8)
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	46c0      	nop			; (mov r8, r8)
 8004adc:	2000000c 	.word	0x2000000c
 8004ae0:	20000920 	.word	0x20000920

08004ae4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	af00      	add	r7, sp, #0
  return uwTick;
 8004ae8:	4b02      	ldr	r3, [pc, #8]	; (8004af4 <HAL_GetTick+0x10>)
 8004aea:	681b      	ldr	r3, [r3, #0]
}
 8004aec:	0018      	movs	r0, r3
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	46c0      	nop			; (mov r8, r8)
 8004af4:	20000920 	.word	0x20000920

08004af8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b00:	f7ff fff0 	bl	8004ae4 <HAL_GetTick>
 8004b04:	0003      	movs	r3, r0
 8004b06:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	3301      	adds	r3, #1
 8004b10:	d005      	beq.n	8004b1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b12:	4b0a      	ldr	r3, [pc, #40]	; (8004b3c <HAL_Delay+0x44>)
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	001a      	movs	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	189b      	adds	r3, r3, r2
 8004b1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004b1e:	46c0      	nop			; (mov r8, r8)
 8004b20:	f7ff ffe0 	bl	8004ae4 <HAL_GetTick>
 8004b24:	0002      	movs	r2, r0
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d8f7      	bhi.n	8004b20 <HAL_Delay+0x28>
  {
  }
}
 8004b30:	46c0      	nop			; (mov r8, r8)
 8004b32:	46c0      	nop			; (mov r8, r8)
 8004b34:	46bd      	mov	sp, r7
 8004b36:	b004      	add	sp, #16
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	46c0      	nop			; (mov r8, r8)
 8004b3c:	2000000c 	.word	0x2000000c

08004b40 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d101      	bne.n	8004b52 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e159      	b.n	8004e06 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10a      	bne.n	8004b70 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2250      	movs	r2, #80	; 0x50
 8004b64:	2100      	movs	r1, #0
 8004b66:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	0018      	movs	r0, r3
 8004b6c:	f7fe fc08 	bl	8003380 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b74:	2210      	movs	r2, #16
 8004b76:	4013      	ands	r3, r2
 8004b78:	2b10      	cmp	r3, #16
 8004b7a:	d005      	beq.n	8004b88 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	2204      	movs	r2, #4
 8004b84:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004b86:	d00b      	beq.n	8004ba0 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b8c:	2210      	movs	r2, #16
 8004b8e:	431a      	orrs	r2, r3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2250      	movs	r2, #80	; 0x50
 8004b98:	2100      	movs	r1, #0
 8004b9a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e132      	b.n	8004e06 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ba4:	4a9a      	ldr	r2, [pc, #616]	; (8004e10 <HAL_ADC_Init+0x2d0>)
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	2202      	movs	r2, #2
 8004baa:	431a      	orrs	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	2203      	movs	r2, #3
 8004bb8:	4013      	ands	r3, r2
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d108      	bne.n	8004bd0 <HAL_ADC_Init+0x90>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d101      	bne.n	8004bd0 <HAL_ADC_Init+0x90>
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e000      	b.n	8004bd2 <HAL_ADC_Init+0x92>
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d149      	bne.n	8004c6a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	23c0      	movs	r3, #192	; 0xc0
 8004bdc:	061b      	lsls	r3, r3, #24
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d00b      	beq.n	8004bfa <HAL_ADC_Init+0xba>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	685a      	ldr	r2, [r3, #4]
 8004be6:	2380      	movs	r3, #128	; 0x80
 8004be8:	05db      	lsls	r3, r3, #23
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d005      	beq.n	8004bfa <HAL_ADC_Init+0xba>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685a      	ldr	r2, [r3, #4]
 8004bf2:	2380      	movs	r3, #128	; 0x80
 8004bf4:	061b      	lsls	r3, r3, #24
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d111      	bne.n	8004c1e <HAL_ADC_Init+0xde>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	691a      	ldr	r2, [r3, #16]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	0092      	lsls	r2, r2, #2
 8004c06:	0892      	lsrs	r2, r2, #2
 8004c08:	611a      	str	r2, [r3, #16]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6919      	ldr	r1, [r3, #16]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685a      	ldr	r2, [r3, #4]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	611a      	str	r2, [r3, #16]
 8004c1c:	e014      	b.n	8004c48 <HAL_ADC_Init+0x108>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	691a      	ldr	r2, [r3, #16]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	0092      	lsls	r2, r2, #2
 8004c2a:	0892      	lsrs	r2, r2, #2
 8004c2c:	611a      	str	r2, [r3, #16]
 8004c2e:	4b79      	ldr	r3, [pc, #484]	; (8004e14 <HAL_ADC_Init+0x2d4>)
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	4b78      	ldr	r3, [pc, #480]	; (8004e14 <HAL_ADC_Init+0x2d4>)
 8004c34:	4978      	ldr	r1, [pc, #480]	; (8004e18 <HAL_ADC_Init+0x2d8>)
 8004c36:	400a      	ands	r2, r1
 8004c38:	601a      	str	r2, [r3, #0]
 8004c3a:	4b76      	ldr	r3, [pc, #472]	; (8004e14 <HAL_ADC_Init+0x2d4>)
 8004c3c:	6819      	ldr	r1, [r3, #0]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685a      	ldr	r2, [r3, #4]
 8004c42:	4b74      	ldr	r3, [pc, #464]	; (8004e14 <HAL_ADC_Init+0x2d4>)
 8004c44:	430a      	orrs	r2, r1
 8004c46:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68da      	ldr	r2, [r3, #12]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2118      	movs	r1, #24
 8004c54:	438a      	bics	r2, r1
 8004c56:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68d9      	ldr	r1, [r3, #12]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689a      	ldr	r2, [r3, #8]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	430a      	orrs	r2, r1
 8004c68:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8004c6a:	4b6a      	ldr	r3, [pc, #424]	; (8004e14 <HAL_ADC_Init+0x2d4>)
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	4b69      	ldr	r3, [pc, #420]	; (8004e14 <HAL_ADC_Init+0x2d4>)
 8004c70:	496a      	ldr	r1, [pc, #424]	; (8004e1c <HAL_ADC_Init+0x2dc>)
 8004c72:	400a      	ands	r2, r1
 8004c74:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8004c76:	4b67      	ldr	r3, [pc, #412]	; (8004e14 <HAL_ADC_Init+0x2d4>)
 8004c78:	6819      	ldr	r1, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c7e:	065a      	lsls	r2, r3, #25
 8004c80:	4b64      	ldr	r3, [pc, #400]	; (8004e14 <HAL_ADC_Init+0x2d4>)
 8004c82:	430a      	orrs	r2, r1
 8004c84:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689a      	ldr	r2, [r3, #8]
 8004c8c:	2380      	movs	r3, #128	; 0x80
 8004c8e:	055b      	lsls	r3, r3, #21
 8004c90:	4013      	ands	r3, r2
 8004c92:	d108      	bne.n	8004ca6 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	689a      	ldr	r2, [r3, #8]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2180      	movs	r1, #128	; 0x80
 8004ca0:	0549      	lsls	r1, r1, #21
 8004ca2:	430a      	orrs	r2, r1
 8004ca4:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68da      	ldr	r2, [r3, #12]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	495b      	ldr	r1, [pc, #364]	; (8004e20 <HAL_ADC_Init+0x2e0>)
 8004cb2:	400a      	ands	r2, r1
 8004cb4:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68d9      	ldr	r1, [r3, #12]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d101      	bne.n	8004ccc <HAL_ADC_Init+0x18c>
 8004cc8:	2304      	movs	r3, #4
 8004cca:	e000      	b.n	8004cce <HAL_ADC_Init+0x18e>
 8004ccc:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004cce:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2020      	movs	r0, #32
 8004cd4:	5c1b      	ldrb	r3, [r3, r0]
 8004cd6:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004cd8:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	202c      	movs	r0, #44	; 0x2c
 8004cde:	5c1b      	ldrb	r3, [r3, r0]
 8004ce0:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004ce2:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004ce8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8004cf0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004cf8:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d06:	23c2      	movs	r3, #194	; 0xc2
 8004d08:	33ff      	adds	r3, #255	; 0xff
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d00b      	beq.n	8004d26 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68d9      	ldr	r1, [r3, #12]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004d1c:	431a      	orrs	r2, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	430a      	orrs	r2, r1
 8004d24:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2221      	movs	r2, #33	; 0x21
 8004d2a:	5c9b      	ldrb	r3, [r3, r2]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d11a      	bne.n	8004d66 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2220      	movs	r2, #32
 8004d34:	5c9b      	ldrb	r3, [r3, r2]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d109      	bne.n	8004d4e <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68da      	ldr	r2, [r3, #12]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2180      	movs	r1, #128	; 0x80
 8004d46:	0249      	lsls	r1, r1, #9
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	60da      	str	r2, [r3, #12]
 8004d4c:	e00b      	b.n	8004d66 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d52:	2220      	movs	r2, #32
 8004d54:	431a      	orrs	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d5e:	2201      	movs	r2, #1
 8004d60:	431a      	orrs	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d11f      	bne.n	8004dae <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	691a      	ldr	r2, [r3, #16]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	492a      	ldr	r1, [pc, #168]	; (8004e24 <HAL_ADC_Init+0x2e4>)
 8004d7a:	400a      	ands	r2, r1
 8004d7c:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	6919      	ldr	r1, [r3, #16]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004d8c:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8004d92:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	430a      	orrs	r2, r1
 8004d9a:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	691a      	ldr	r2, [r3, #16]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2101      	movs	r1, #1
 8004da8:	430a      	orrs	r2, r1
 8004daa:	611a      	str	r2, [r3, #16]
 8004dac:	e00e      	b.n	8004dcc <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	2201      	movs	r2, #1
 8004db6:	4013      	ands	r3, r2
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d107      	bne.n	8004dcc <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	691a      	ldr	r2, [r3, #16]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2101      	movs	r1, #1
 8004dc8:	438a      	bics	r2, r1
 8004dca:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	695a      	ldr	r2, [r3, #20]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2107      	movs	r1, #7
 8004dd8:	438a      	bics	r2, r1
 8004dda:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6959      	ldr	r1, [r3, #20]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004df8:	2203      	movs	r2, #3
 8004dfa:	4393      	bics	r3, r2
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8004e04:	2300      	movs	r3, #0
}
 8004e06:	0018      	movs	r0, r3
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	b002      	add	sp, #8
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	46c0      	nop			; (mov r8, r8)
 8004e10:	fffffefd 	.word	0xfffffefd
 8004e14:	40012708 	.word	0x40012708
 8004e18:	ffc3ffff 	.word	0xffc3ffff
 8004e1c:	fdffffff 	.word	0xfdffffff
 8004e20:	fffe0219 	.word	0xfffe0219
 8004e24:	fffffc03 	.word	0xfffffc03

08004e28 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2250      	movs	r2, #80	; 0x50
 8004e36:	5c9b      	ldrb	r3, [r3, r2]
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d101      	bne.n	8004e40 <HAL_ADC_ConfigChannel+0x18>
 8004e3c:	2302      	movs	r3, #2
 8004e3e:	e06c      	b.n	8004f1a <HAL_ADC_ConfigChannel+0xf2>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2250      	movs	r2, #80	; 0x50
 8004e44:	2101      	movs	r1, #1
 8004e46:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	2204      	movs	r2, #4
 8004e50:	4013      	ands	r3, r2
 8004e52:	d00b      	beq.n	8004e6c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e58:	2220      	movs	r2, #32
 8004e5a:	431a      	orrs	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2250      	movs	r2, #80	; 0x50
 8004e64:	2100      	movs	r1, #0
 8004e66:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e056      	b.n	8004f1a <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	4a2c      	ldr	r2, [pc, #176]	; (8004f24 <HAL_ADC_ConfigChannel+0xfc>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d028      	beq.n	8004ec8 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	035b      	lsls	r3, r3, #13
 8004e82:	0b5a      	lsrs	r2, r3, #13
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	2380      	movs	r3, #128	; 0x80
 8004e92:	02db      	lsls	r3, r3, #11
 8004e94:	4013      	ands	r3, r2
 8004e96:	d009      	beq.n	8004eac <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8004e98:	4b23      	ldr	r3, [pc, #140]	; (8004f28 <HAL_ADC_ConfigChannel+0x100>)
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	4b22      	ldr	r3, [pc, #136]	; (8004f28 <HAL_ADC_ConfigChannel+0x100>)
 8004e9e:	2180      	movs	r1, #128	; 0x80
 8004ea0:	0409      	lsls	r1, r1, #16
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8004ea6:	200a      	movs	r0, #10
 8004ea8:	f000 f844 	bl	8004f34 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	2380      	movs	r3, #128	; 0x80
 8004eb2:	029b      	lsls	r3, r3, #10
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	d02b      	beq.n	8004f10 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8004eb8:	4b1b      	ldr	r3, [pc, #108]	; (8004f28 <HAL_ADC_ConfigChannel+0x100>)
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	4b1a      	ldr	r3, [pc, #104]	; (8004f28 <HAL_ADC_ConfigChannel+0x100>)
 8004ebe:	2180      	movs	r1, #128	; 0x80
 8004ec0:	03c9      	lsls	r1, r1, #15
 8004ec2:	430a      	orrs	r2, r1
 8004ec4:	601a      	str	r2, [r3, #0]
 8004ec6:	e023      	b.n	8004f10 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	035b      	lsls	r3, r3, #13
 8004ed4:	0b5b      	lsrs	r3, r3, #13
 8004ed6:	43d9      	mvns	r1, r3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	400a      	ands	r2, r1
 8004ede:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	2380      	movs	r3, #128	; 0x80
 8004ee6:	02db      	lsls	r3, r3, #11
 8004ee8:	4013      	ands	r3, r2
 8004eea:	d005      	beq.n	8004ef8 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8004eec:	4b0e      	ldr	r3, [pc, #56]	; (8004f28 <HAL_ADC_ConfigChannel+0x100>)
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	4b0d      	ldr	r3, [pc, #52]	; (8004f28 <HAL_ADC_ConfigChannel+0x100>)
 8004ef2:	490e      	ldr	r1, [pc, #56]	; (8004f2c <HAL_ADC_ConfigChannel+0x104>)
 8004ef4:	400a      	ands	r2, r1
 8004ef6:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	2380      	movs	r3, #128	; 0x80
 8004efe:	029b      	lsls	r3, r3, #10
 8004f00:	4013      	ands	r3, r2
 8004f02:	d005      	beq.n	8004f10 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8004f04:	4b08      	ldr	r3, [pc, #32]	; (8004f28 <HAL_ADC_ConfigChannel+0x100>)
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	4b07      	ldr	r3, [pc, #28]	; (8004f28 <HAL_ADC_ConfigChannel+0x100>)
 8004f0a:	4909      	ldr	r1, [pc, #36]	; (8004f30 <HAL_ADC_ConfigChannel+0x108>)
 8004f0c:	400a      	ands	r2, r1
 8004f0e:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2250      	movs	r2, #80	; 0x50
 8004f14:	2100      	movs	r1, #0
 8004f16:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8004f18:	2300      	movs	r3, #0
}
 8004f1a:	0018      	movs	r0, r3
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	b002      	add	sp, #8
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	46c0      	nop			; (mov r8, r8)
 8004f24:	00001001 	.word	0x00001001
 8004f28:	40012708 	.word	0x40012708
 8004f2c:	ff7fffff 	.word	0xff7fffff
 8004f30:	ffbfffff 	.word	0xffbfffff

08004f34 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8004f3c:	4b0b      	ldr	r3, [pc, #44]	; (8004f6c <ADC_DelayMicroSecond+0x38>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	490b      	ldr	r1, [pc, #44]	; (8004f70 <ADC_DelayMicroSecond+0x3c>)
 8004f42:	0018      	movs	r0, r3
 8004f44:	f7fb f8f2 	bl	800012c <__udivsi3>
 8004f48:	0003      	movs	r3, r0
 8004f4a:	001a      	movs	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4353      	muls	r3, r2
 8004f50:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8004f52:	e002      	b.n	8004f5a <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	3b01      	subs	r3, #1
 8004f58:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d1f9      	bne.n	8004f54 <ADC_DelayMicroSecond+0x20>
  } 
}
 8004f60:	46c0      	nop			; (mov r8, r8)
 8004f62:	46c0      	nop			; (mov r8, r8)
 8004f64:	46bd      	mov	sp, r7
 8004f66:	b004      	add	sp, #16
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	46c0      	nop			; (mov r8, r8)
 8004f6c:	20000004 	.word	0x20000004
 8004f70:	000f4240 	.word	0x000f4240

08004f74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b082      	sub	sp, #8
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	0002      	movs	r2, r0
 8004f7c:	1dfb      	adds	r3, r7, #7
 8004f7e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004f80:	1dfb      	adds	r3, r7, #7
 8004f82:	781b      	ldrb	r3, [r3, #0]
 8004f84:	2b7f      	cmp	r3, #127	; 0x7f
 8004f86:	d809      	bhi.n	8004f9c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f88:	1dfb      	adds	r3, r7, #7
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	001a      	movs	r2, r3
 8004f8e:	231f      	movs	r3, #31
 8004f90:	401a      	ands	r2, r3
 8004f92:	4b04      	ldr	r3, [pc, #16]	; (8004fa4 <__NVIC_EnableIRQ+0x30>)
 8004f94:	2101      	movs	r1, #1
 8004f96:	4091      	lsls	r1, r2
 8004f98:	000a      	movs	r2, r1
 8004f9a:	601a      	str	r2, [r3, #0]
  }
}
 8004f9c:	46c0      	nop			; (mov r8, r8)
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	b002      	add	sp, #8
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	e000e100 	.word	0xe000e100

08004fa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fa8:	b590      	push	{r4, r7, lr}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	0002      	movs	r2, r0
 8004fb0:	6039      	str	r1, [r7, #0]
 8004fb2:	1dfb      	adds	r3, r7, #7
 8004fb4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004fb6:	1dfb      	adds	r3, r7, #7
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	2b7f      	cmp	r3, #127	; 0x7f
 8004fbc:	d828      	bhi.n	8005010 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004fbe:	4a2f      	ldr	r2, [pc, #188]	; (800507c <__NVIC_SetPriority+0xd4>)
 8004fc0:	1dfb      	adds	r3, r7, #7
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	b25b      	sxtb	r3, r3
 8004fc6:	089b      	lsrs	r3, r3, #2
 8004fc8:	33c0      	adds	r3, #192	; 0xc0
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	589b      	ldr	r3, [r3, r2]
 8004fce:	1dfa      	adds	r2, r7, #7
 8004fd0:	7812      	ldrb	r2, [r2, #0]
 8004fd2:	0011      	movs	r1, r2
 8004fd4:	2203      	movs	r2, #3
 8004fd6:	400a      	ands	r2, r1
 8004fd8:	00d2      	lsls	r2, r2, #3
 8004fda:	21ff      	movs	r1, #255	; 0xff
 8004fdc:	4091      	lsls	r1, r2
 8004fde:	000a      	movs	r2, r1
 8004fe0:	43d2      	mvns	r2, r2
 8004fe2:	401a      	ands	r2, r3
 8004fe4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	019b      	lsls	r3, r3, #6
 8004fea:	22ff      	movs	r2, #255	; 0xff
 8004fec:	401a      	ands	r2, r3
 8004fee:	1dfb      	adds	r3, r7, #7
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	0018      	movs	r0, r3
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	4003      	ands	r3, r0
 8004ff8:	00db      	lsls	r3, r3, #3
 8004ffa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ffc:	481f      	ldr	r0, [pc, #124]	; (800507c <__NVIC_SetPriority+0xd4>)
 8004ffe:	1dfb      	adds	r3, r7, #7
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	b25b      	sxtb	r3, r3
 8005004:	089b      	lsrs	r3, r3, #2
 8005006:	430a      	orrs	r2, r1
 8005008:	33c0      	adds	r3, #192	; 0xc0
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800500e:	e031      	b.n	8005074 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005010:	4a1b      	ldr	r2, [pc, #108]	; (8005080 <__NVIC_SetPriority+0xd8>)
 8005012:	1dfb      	adds	r3, r7, #7
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	0019      	movs	r1, r3
 8005018:	230f      	movs	r3, #15
 800501a:	400b      	ands	r3, r1
 800501c:	3b08      	subs	r3, #8
 800501e:	089b      	lsrs	r3, r3, #2
 8005020:	3306      	adds	r3, #6
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	18d3      	adds	r3, r2, r3
 8005026:	3304      	adds	r3, #4
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	1dfa      	adds	r2, r7, #7
 800502c:	7812      	ldrb	r2, [r2, #0]
 800502e:	0011      	movs	r1, r2
 8005030:	2203      	movs	r2, #3
 8005032:	400a      	ands	r2, r1
 8005034:	00d2      	lsls	r2, r2, #3
 8005036:	21ff      	movs	r1, #255	; 0xff
 8005038:	4091      	lsls	r1, r2
 800503a:	000a      	movs	r2, r1
 800503c:	43d2      	mvns	r2, r2
 800503e:	401a      	ands	r2, r3
 8005040:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	019b      	lsls	r3, r3, #6
 8005046:	22ff      	movs	r2, #255	; 0xff
 8005048:	401a      	ands	r2, r3
 800504a:	1dfb      	adds	r3, r7, #7
 800504c:	781b      	ldrb	r3, [r3, #0]
 800504e:	0018      	movs	r0, r3
 8005050:	2303      	movs	r3, #3
 8005052:	4003      	ands	r3, r0
 8005054:	00db      	lsls	r3, r3, #3
 8005056:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005058:	4809      	ldr	r0, [pc, #36]	; (8005080 <__NVIC_SetPriority+0xd8>)
 800505a:	1dfb      	adds	r3, r7, #7
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	001c      	movs	r4, r3
 8005060:	230f      	movs	r3, #15
 8005062:	4023      	ands	r3, r4
 8005064:	3b08      	subs	r3, #8
 8005066:	089b      	lsrs	r3, r3, #2
 8005068:	430a      	orrs	r2, r1
 800506a:	3306      	adds	r3, #6
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	18c3      	adds	r3, r0, r3
 8005070:	3304      	adds	r3, #4
 8005072:	601a      	str	r2, [r3, #0]
}
 8005074:	46c0      	nop			; (mov r8, r8)
 8005076:	46bd      	mov	sp, r7
 8005078:	b003      	add	sp, #12
 800507a:	bd90      	pop	{r4, r7, pc}
 800507c:	e000e100 	.word	0xe000e100
 8005080:	e000ed00 	.word	0xe000ed00

08005084 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	1e5a      	subs	r2, r3, #1
 8005090:	2380      	movs	r3, #128	; 0x80
 8005092:	045b      	lsls	r3, r3, #17
 8005094:	429a      	cmp	r2, r3
 8005096:	d301      	bcc.n	800509c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005098:	2301      	movs	r3, #1
 800509a:	e010      	b.n	80050be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800509c:	4b0a      	ldr	r3, [pc, #40]	; (80050c8 <SysTick_Config+0x44>)
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	3a01      	subs	r2, #1
 80050a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80050a4:	2301      	movs	r3, #1
 80050a6:	425b      	negs	r3, r3
 80050a8:	2103      	movs	r1, #3
 80050aa:	0018      	movs	r0, r3
 80050ac:	f7ff ff7c 	bl	8004fa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80050b0:	4b05      	ldr	r3, [pc, #20]	; (80050c8 <SysTick_Config+0x44>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80050b6:	4b04      	ldr	r3, [pc, #16]	; (80050c8 <SysTick_Config+0x44>)
 80050b8:	2207      	movs	r2, #7
 80050ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80050bc:	2300      	movs	r3, #0
}
 80050be:	0018      	movs	r0, r3
 80050c0:	46bd      	mov	sp, r7
 80050c2:	b002      	add	sp, #8
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	46c0      	nop			; (mov r8, r8)
 80050c8:	e000e010 	.word	0xe000e010

080050cc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60b9      	str	r1, [r7, #8]
 80050d4:	607a      	str	r2, [r7, #4]
 80050d6:	210f      	movs	r1, #15
 80050d8:	187b      	adds	r3, r7, r1
 80050da:	1c02      	adds	r2, r0, #0
 80050dc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	187b      	adds	r3, r7, r1
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	b25b      	sxtb	r3, r3
 80050e6:	0011      	movs	r1, r2
 80050e8:	0018      	movs	r0, r3
 80050ea:	f7ff ff5d 	bl	8004fa8 <__NVIC_SetPriority>
}
 80050ee:	46c0      	nop			; (mov r8, r8)
 80050f0:	46bd      	mov	sp, r7
 80050f2:	b004      	add	sp, #16
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b082      	sub	sp, #8
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	0002      	movs	r2, r0
 80050fe:	1dfb      	adds	r3, r7, #7
 8005100:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005102:	1dfb      	adds	r3, r7, #7
 8005104:	781b      	ldrb	r3, [r3, #0]
 8005106:	b25b      	sxtb	r3, r3
 8005108:	0018      	movs	r0, r3
 800510a:	f7ff ff33 	bl	8004f74 <__NVIC_EnableIRQ>
}
 800510e:	46c0      	nop			; (mov r8, r8)
 8005110:	46bd      	mov	sp, r7
 8005112:	b002      	add	sp, #8
 8005114:	bd80      	pop	{r7, pc}

08005116 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005116:	b580      	push	{r7, lr}
 8005118:	b082      	sub	sp, #8
 800511a:	af00      	add	r7, sp, #0
 800511c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	0018      	movs	r0, r3
 8005122:	f7ff ffaf 	bl	8005084 <SysTick_Config>
 8005126:	0003      	movs	r3, r0
}
 8005128:	0018      	movs	r0, r3
 800512a:	46bd      	mov	sp, r7
 800512c:	b002      	add	sp, #8
 800512e:	bd80      	pop	{r7, pc}

08005130 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005138:	230f      	movs	r3, #15
 800513a:	18fb      	adds	r3, r7, r3
 800513c:	2200      	movs	r2, #0
 800513e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2225      	movs	r2, #37	; 0x25
 8005144:	5c9b      	ldrb	r3, [r3, r2]
 8005146:	b2db      	uxtb	r3, r3
 8005148:	2b02      	cmp	r3, #2
 800514a:	d008      	beq.n	800515e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2204      	movs	r2, #4
 8005150:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2224      	movs	r2, #36	; 0x24
 8005156:	2100      	movs	r1, #0
 8005158:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e024      	b.n	80051a8 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	210e      	movs	r1, #14
 800516a:	438a      	bics	r2, r1
 800516c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2101      	movs	r1, #1
 800517a:	438a      	bics	r2, r1
 800517c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005182:	221c      	movs	r2, #28
 8005184:	401a      	ands	r2, r3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518a:	2101      	movs	r1, #1
 800518c:	4091      	lsls	r1, r2
 800518e:	000a      	movs	r2, r1
 8005190:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2225      	movs	r2, #37	; 0x25
 8005196:	2101      	movs	r1, #1
 8005198:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2224      	movs	r2, #36	; 0x24
 800519e:	2100      	movs	r1, #0
 80051a0:	5499      	strb	r1, [r3, r2]

    return status;
 80051a2:	230f      	movs	r3, #15
 80051a4:	18fb      	adds	r3, r7, r3
 80051a6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80051a8:	0018      	movs	r0, r3
 80051aa:	46bd      	mov	sp, r7
 80051ac:	b004      	add	sp, #16
 80051ae:	bd80      	pop	{r7, pc}

080051b0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051b8:	210f      	movs	r1, #15
 80051ba:	187b      	adds	r3, r7, r1
 80051bc:	2200      	movs	r2, #0
 80051be:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2225      	movs	r2, #37	; 0x25
 80051c4:	5c9b      	ldrb	r3, [r3, r2]
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d006      	beq.n	80051da <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2204      	movs	r2, #4
 80051d0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80051d2:	187b      	adds	r3, r7, r1
 80051d4:	2201      	movs	r2, #1
 80051d6:	701a      	strb	r2, [r3, #0]
 80051d8:	e02a      	b.n	8005230 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	210e      	movs	r1, #14
 80051e6:	438a      	bics	r2, r1
 80051e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2101      	movs	r1, #1
 80051f6:	438a      	bics	r2, r1
 80051f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051fe:	221c      	movs	r2, #28
 8005200:	401a      	ands	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005206:	2101      	movs	r1, #1
 8005208:	4091      	lsls	r1, r2
 800520a:	000a      	movs	r2, r1
 800520c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2225      	movs	r2, #37	; 0x25
 8005212:	2101      	movs	r1, #1
 8005214:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2224      	movs	r2, #36	; 0x24
 800521a:	2100      	movs	r1, #0
 800521c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005222:	2b00      	cmp	r3, #0
 8005224:	d004      	beq.n	8005230 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	0010      	movs	r0, r2
 800522e:	4798      	blx	r3
    }
  }
  return status;
 8005230:	230f      	movs	r3, #15
 8005232:	18fb      	adds	r3, r7, r3
 8005234:	781b      	ldrb	r3, [r3, #0]
}
 8005236:	0018      	movs	r0, r3
 8005238:	46bd      	mov	sp, r7
 800523a:	b004      	add	sp, #16
 800523c:	bd80      	pop	{r7, pc}
	...

08005240 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800524a:	2300      	movs	r3, #0
 800524c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800524e:	2300      	movs	r3, #0
 8005250:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8005252:	2300      	movs	r3, #0
 8005254:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8005256:	e155      	b.n	8005504 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2101      	movs	r1, #1
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	4091      	lsls	r1, r2
 8005262:	000a      	movs	r2, r1
 8005264:	4013      	ands	r3, r2
 8005266:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d100      	bne.n	8005270 <HAL_GPIO_Init+0x30>
 800526e:	e146      	b.n	80054fe <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	2203      	movs	r2, #3
 8005276:	4013      	ands	r3, r2
 8005278:	2b01      	cmp	r3, #1
 800527a:	d005      	beq.n	8005288 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	2203      	movs	r2, #3
 8005282:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005284:	2b02      	cmp	r3, #2
 8005286:	d130      	bne.n	80052ea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	005b      	lsls	r3, r3, #1
 8005292:	2203      	movs	r2, #3
 8005294:	409a      	lsls	r2, r3
 8005296:	0013      	movs	r3, r2
 8005298:	43da      	mvns	r2, r3
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	4013      	ands	r3, r2
 800529e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	68da      	ldr	r2, [r3, #12]
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	005b      	lsls	r3, r3, #1
 80052a8:	409a      	lsls	r2, r3
 80052aa:	0013      	movs	r3, r2
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80052be:	2201      	movs	r2, #1
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	409a      	lsls	r2, r3
 80052c4:	0013      	movs	r3, r2
 80052c6:	43da      	mvns	r2, r3
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	4013      	ands	r3, r2
 80052cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	091b      	lsrs	r3, r3, #4
 80052d4:	2201      	movs	r2, #1
 80052d6:	401a      	ands	r2, r3
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	409a      	lsls	r2, r3
 80052dc:	0013      	movs	r3, r2
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	693a      	ldr	r2, [r7, #16]
 80052e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	2203      	movs	r2, #3
 80052f0:	4013      	ands	r3, r2
 80052f2:	2b03      	cmp	r3, #3
 80052f4:	d017      	beq.n	8005326 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	005b      	lsls	r3, r3, #1
 8005300:	2203      	movs	r2, #3
 8005302:	409a      	lsls	r2, r3
 8005304:	0013      	movs	r3, r2
 8005306:	43da      	mvns	r2, r3
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	4013      	ands	r3, r2
 800530c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	689a      	ldr	r2, [r3, #8]
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	005b      	lsls	r3, r3, #1
 8005316:	409a      	lsls	r2, r3
 8005318:	0013      	movs	r3, r2
 800531a:	693a      	ldr	r2, [r7, #16]
 800531c:	4313      	orrs	r3, r2
 800531e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	2203      	movs	r2, #3
 800532c:	4013      	ands	r3, r2
 800532e:	2b02      	cmp	r3, #2
 8005330:	d123      	bne.n	800537a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	08da      	lsrs	r2, r3, #3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	3208      	adds	r2, #8
 800533a:	0092      	lsls	r2, r2, #2
 800533c:	58d3      	ldr	r3, [r2, r3]
 800533e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	2207      	movs	r2, #7
 8005344:	4013      	ands	r3, r2
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	220f      	movs	r2, #15
 800534a:	409a      	lsls	r2, r3
 800534c:	0013      	movs	r3, r2
 800534e:	43da      	mvns	r2, r3
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	4013      	ands	r3, r2
 8005354:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	691a      	ldr	r2, [r3, #16]
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	2107      	movs	r1, #7
 800535e:	400b      	ands	r3, r1
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	409a      	lsls	r2, r3
 8005364:	0013      	movs	r3, r2
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	4313      	orrs	r3, r2
 800536a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	08da      	lsrs	r2, r3, #3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	3208      	adds	r2, #8
 8005374:	0092      	lsls	r2, r2, #2
 8005376:	6939      	ldr	r1, [r7, #16]
 8005378:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	005b      	lsls	r3, r3, #1
 8005384:	2203      	movs	r2, #3
 8005386:	409a      	lsls	r2, r3
 8005388:	0013      	movs	r3, r2
 800538a:	43da      	mvns	r2, r3
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	4013      	ands	r3, r2
 8005390:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	2203      	movs	r2, #3
 8005398:	401a      	ands	r2, r3
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	005b      	lsls	r3, r3, #1
 800539e:	409a      	lsls	r2, r3
 80053a0:	0013      	movs	r3, r2
 80053a2:	693a      	ldr	r2, [r7, #16]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	693a      	ldr	r2, [r7, #16]
 80053ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	23c0      	movs	r3, #192	; 0xc0
 80053b4:	029b      	lsls	r3, r3, #10
 80053b6:	4013      	ands	r3, r2
 80053b8:	d100      	bne.n	80053bc <HAL_GPIO_Init+0x17c>
 80053ba:	e0a0      	b.n	80054fe <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053bc:	4b57      	ldr	r3, [pc, #348]	; (800551c <HAL_GPIO_Init+0x2dc>)
 80053be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053c0:	4b56      	ldr	r3, [pc, #344]	; (800551c <HAL_GPIO_Init+0x2dc>)
 80053c2:	2101      	movs	r1, #1
 80053c4:	430a      	orrs	r2, r1
 80053c6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80053c8:	4a55      	ldr	r2, [pc, #340]	; (8005520 <HAL_GPIO_Init+0x2e0>)
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	089b      	lsrs	r3, r3, #2
 80053ce:	3302      	adds	r3, #2
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	589b      	ldr	r3, [r3, r2]
 80053d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	2203      	movs	r2, #3
 80053da:	4013      	ands	r3, r2
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	220f      	movs	r2, #15
 80053e0:	409a      	lsls	r2, r3
 80053e2:	0013      	movs	r3, r2
 80053e4:	43da      	mvns	r2, r3
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	4013      	ands	r3, r2
 80053ea:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	23a0      	movs	r3, #160	; 0xa0
 80053f0:	05db      	lsls	r3, r3, #23
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d01f      	beq.n	8005436 <HAL_GPIO_Init+0x1f6>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a4a      	ldr	r2, [pc, #296]	; (8005524 <HAL_GPIO_Init+0x2e4>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d019      	beq.n	8005432 <HAL_GPIO_Init+0x1f2>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a49      	ldr	r2, [pc, #292]	; (8005528 <HAL_GPIO_Init+0x2e8>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d013      	beq.n	800542e <HAL_GPIO_Init+0x1ee>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a48      	ldr	r2, [pc, #288]	; (800552c <HAL_GPIO_Init+0x2ec>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d00d      	beq.n	800542a <HAL_GPIO_Init+0x1ea>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a47      	ldr	r2, [pc, #284]	; (8005530 <HAL_GPIO_Init+0x2f0>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d007      	beq.n	8005426 <HAL_GPIO_Init+0x1e6>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a46      	ldr	r2, [pc, #280]	; (8005534 <HAL_GPIO_Init+0x2f4>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d101      	bne.n	8005422 <HAL_GPIO_Init+0x1e2>
 800541e:	2305      	movs	r3, #5
 8005420:	e00a      	b.n	8005438 <HAL_GPIO_Init+0x1f8>
 8005422:	2306      	movs	r3, #6
 8005424:	e008      	b.n	8005438 <HAL_GPIO_Init+0x1f8>
 8005426:	2304      	movs	r3, #4
 8005428:	e006      	b.n	8005438 <HAL_GPIO_Init+0x1f8>
 800542a:	2303      	movs	r3, #3
 800542c:	e004      	b.n	8005438 <HAL_GPIO_Init+0x1f8>
 800542e:	2302      	movs	r3, #2
 8005430:	e002      	b.n	8005438 <HAL_GPIO_Init+0x1f8>
 8005432:	2301      	movs	r3, #1
 8005434:	e000      	b.n	8005438 <HAL_GPIO_Init+0x1f8>
 8005436:	2300      	movs	r3, #0
 8005438:	697a      	ldr	r2, [r7, #20]
 800543a:	2103      	movs	r1, #3
 800543c:	400a      	ands	r2, r1
 800543e:	0092      	lsls	r2, r2, #2
 8005440:	4093      	lsls	r3, r2
 8005442:	693a      	ldr	r2, [r7, #16]
 8005444:	4313      	orrs	r3, r2
 8005446:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005448:	4935      	ldr	r1, [pc, #212]	; (8005520 <HAL_GPIO_Init+0x2e0>)
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	089b      	lsrs	r3, r3, #2
 800544e:	3302      	adds	r3, #2
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005456:	4b38      	ldr	r3, [pc, #224]	; (8005538 <HAL_GPIO_Init+0x2f8>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	43da      	mvns	r2, r3
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	4013      	ands	r3, r2
 8005464:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	685a      	ldr	r2, [r3, #4]
 800546a:	2380      	movs	r3, #128	; 0x80
 800546c:	025b      	lsls	r3, r3, #9
 800546e:	4013      	ands	r3, r2
 8005470:	d003      	beq.n	800547a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	4313      	orrs	r3, r2
 8005478:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800547a:	4b2f      	ldr	r3, [pc, #188]	; (8005538 <HAL_GPIO_Init+0x2f8>)
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8005480:	4b2d      	ldr	r3, [pc, #180]	; (8005538 <HAL_GPIO_Init+0x2f8>)
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	43da      	mvns	r2, r3
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	4013      	ands	r3, r2
 800548e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	685a      	ldr	r2, [r3, #4]
 8005494:	2380      	movs	r3, #128	; 0x80
 8005496:	029b      	lsls	r3, r3, #10
 8005498:	4013      	ands	r3, r2
 800549a:	d003      	beq.n	80054a4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80054a4:	4b24      	ldr	r3, [pc, #144]	; (8005538 <HAL_GPIO_Init+0x2f8>)
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80054aa:	4b23      	ldr	r3, [pc, #140]	; (8005538 <HAL_GPIO_Init+0x2f8>)
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	43da      	mvns	r2, r3
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	4013      	ands	r3, r2
 80054b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	685a      	ldr	r2, [r3, #4]
 80054be:	2380      	movs	r3, #128	; 0x80
 80054c0:	035b      	lsls	r3, r3, #13
 80054c2:	4013      	ands	r3, r2
 80054c4:	d003      	beq.n	80054ce <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80054c6:	693a      	ldr	r2, [r7, #16]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80054ce:	4b1a      	ldr	r3, [pc, #104]	; (8005538 <HAL_GPIO_Init+0x2f8>)
 80054d0:	693a      	ldr	r2, [r7, #16]
 80054d2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80054d4:	4b18      	ldr	r3, [pc, #96]	; (8005538 <HAL_GPIO_Init+0x2f8>)
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	43da      	mvns	r2, r3
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	4013      	ands	r3, r2
 80054e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	685a      	ldr	r2, [r3, #4]
 80054e8:	2380      	movs	r3, #128	; 0x80
 80054ea:	039b      	lsls	r3, r3, #14
 80054ec:	4013      	ands	r3, r2
 80054ee:	d003      	beq.n	80054f8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80054f0:	693a      	ldr	r2, [r7, #16]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80054f8:	4b0f      	ldr	r3, [pc, #60]	; (8005538 <HAL_GPIO_Init+0x2f8>)
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	3301      	adds	r3, #1
 8005502:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	40da      	lsrs	r2, r3
 800550c:	1e13      	subs	r3, r2, #0
 800550e:	d000      	beq.n	8005512 <HAL_GPIO_Init+0x2d2>
 8005510:	e6a2      	b.n	8005258 <HAL_GPIO_Init+0x18>
  }
}
 8005512:	46c0      	nop			; (mov r8, r8)
 8005514:	46c0      	nop			; (mov r8, r8)
 8005516:	46bd      	mov	sp, r7
 8005518:	b006      	add	sp, #24
 800551a:	bd80      	pop	{r7, pc}
 800551c:	40021000 	.word	0x40021000
 8005520:	40010000 	.word	0x40010000
 8005524:	50000400 	.word	0x50000400
 8005528:	50000800 	.word	0x50000800
 800552c:	50000c00 	.word	0x50000c00
 8005530:	50001000 	.word	0x50001000
 8005534:	50001c00 	.word	0x50001c00
 8005538:	40010400 	.word	0x40010400

0800553c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d101      	bne.n	800554e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e082      	b.n	8005654 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2241      	movs	r2, #65	; 0x41
 8005552:	5c9b      	ldrb	r3, [r3, r2]
 8005554:	b2db      	uxtb	r3, r3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d107      	bne.n	800556a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2240      	movs	r2, #64	; 0x40
 800555e:	2100      	movs	r1, #0
 8005560:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	0018      	movs	r0, r3
 8005566:	f7fd ffdf 	bl	8003528 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2241      	movs	r2, #65	; 0x41
 800556e:	2124      	movs	r1, #36	; 0x24
 8005570:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2101      	movs	r1, #1
 800557e:	438a      	bics	r2, r1
 8005580:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4934      	ldr	r1, [pc, #208]	; (800565c <HAL_I2C_Init+0x120>)
 800558c:	400a      	ands	r2, r1
 800558e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689a      	ldr	r2, [r3, #8]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4931      	ldr	r1, [pc, #196]	; (8005660 <HAL_I2C_Init+0x124>)
 800559c:	400a      	ands	r2, r1
 800559e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d108      	bne.n	80055ba <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	689a      	ldr	r2, [r3, #8]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	2180      	movs	r1, #128	; 0x80
 80055b2:	0209      	lsls	r1, r1, #8
 80055b4:	430a      	orrs	r2, r1
 80055b6:	609a      	str	r2, [r3, #8]
 80055b8:	e007      	b.n	80055ca <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	689a      	ldr	r2, [r3, #8]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2184      	movs	r1, #132	; 0x84
 80055c4:	0209      	lsls	r1, r1, #8
 80055c6:	430a      	orrs	r2, r1
 80055c8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d104      	bne.n	80055dc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2280      	movs	r2, #128	; 0x80
 80055d8:	0112      	lsls	r2, r2, #4
 80055da:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	685a      	ldr	r2, [r3, #4]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	491f      	ldr	r1, [pc, #124]	; (8005664 <HAL_I2C_Init+0x128>)
 80055e8:	430a      	orrs	r2, r1
 80055ea:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68da      	ldr	r2, [r3, #12]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	491a      	ldr	r1, [pc, #104]	; (8005660 <HAL_I2C_Init+0x124>)
 80055f8:	400a      	ands	r2, r1
 80055fa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	691a      	ldr	r2, [r3, #16]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	695b      	ldr	r3, [r3, #20]
 8005604:	431a      	orrs	r2, r3
 8005606:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	699b      	ldr	r3, [r3, #24]
 800560c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	430a      	orrs	r2, r1
 8005614:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	69d9      	ldr	r1, [r3, #28]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a1a      	ldr	r2, [r3, #32]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	430a      	orrs	r2, r1
 8005624:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2101      	movs	r1, #1
 8005632:	430a      	orrs	r2, r1
 8005634:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2241      	movs	r2, #65	; 0x41
 8005640:	2120      	movs	r1, #32
 8005642:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2242      	movs	r2, #66	; 0x42
 800564e:	2100      	movs	r1, #0
 8005650:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	0018      	movs	r0, r3
 8005656:	46bd      	mov	sp, r7
 8005658:	b002      	add	sp, #8
 800565a:	bd80      	pop	{r7, pc}
 800565c:	f0ffffff 	.word	0xf0ffffff
 8005660:	ffff7fff 	.word	0xffff7fff
 8005664:	02008000 	.word	0x02008000

08005668 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005668:	b590      	push	{r4, r7, lr}
 800566a:	b089      	sub	sp, #36	; 0x24
 800566c:	af02      	add	r7, sp, #8
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	0008      	movs	r0, r1
 8005672:	607a      	str	r2, [r7, #4]
 8005674:	0019      	movs	r1, r3
 8005676:	230a      	movs	r3, #10
 8005678:	18fb      	adds	r3, r7, r3
 800567a:	1c02      	adds	r2, r0, #0
 800567c:	801a      	strh	r2, [r3, #0]
 800567e:	2308      	movs	r3, #8
 8005680:	18fb      	adds	r3, r7, r3
 8005682:	1c0a      	adds	r2, r1, #0
 8005684:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2241      	movs	r2, #65	; 0x41
 800568a:	5c9b      	ldrb	r3, [r3, r2]
 800568c:	b2db      	uxtb	r3, r3
 800568e:	2b20      	cmp	r3, #32
 8005690:	d000      	beq.n	8005694 <HAL_I2C_Master_Transmit+0x2c>
 8005692:	e0e7      	b.n	8005864 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2240      	movs	r2, #64	; 0x40
 8005698:	5c9b      	ldrb	r3, [r3, r2]
 800569a:	2b01      	cmp	r3, #1
 800569c:	d101      	bne.n	80056a2 <HAL_I2C_Master_Transmit+0x3a>
 800569e:	2302      	movs	r3, #2
 80056a0:	e0e1      	b.n	8005866 <HAL_I2C_Master_Transmit+0x1fe>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2240      	movs	r2, #64	; 0x40
 80056a6:	2101      	movs	r1, #1
 80056a8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80056aa:	f7ff fa1b 	bl	8004ae4 <HAL_GetTick>
 80056ae:	0003      	movs	r3, r0
 80056b0:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80056b2:	2380      	movs	r3, #128	; 0x80
 80056b4:	0219      	lsls	r1, r3, #8
 80056b6:	68f8      	ldr	r0, [r7, #12]
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	9300      	str	r3, [sp, #0]
 80056bc:	2319      	movs	r3, #25
 80056be:	2201      	movs	r2, #1
 80056c0:	f000 fbac 	bl	8005e1c <I2C_WaitOnFlagUntilTimeout>
 80056c4:	1e03      	subs	r3, r0, #0
 80056c6:	d001      	beq.n	80056cc <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e0cc      	b.n	8005866 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2241      	movs	r2, #65	; 0x41
 80056d0:	2121      	movs	r1, #33	; 0x21
 80056d2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2242      	movs	r2, #66	; 0x42
 80056d8:	2110      	movs	r1, #16
 80056da:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2208      	movs	r2, #8
 80056ec:	18ba      	adds	r2, r7, r2
 80056ee:	8812      	ldrh	r2, [r2, #0]
 80056f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	2bff      	cmp	r3, #255	; 0xff
 8005700:	d911      	bls.n	8005726 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	22ff      	movs	r2, #255	; 0xff
 8005706:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800570c:	b2da      	uxtb	r2, r3
 800570e:	2380      	movs	r3, #128	; 0x80
 8005710:	045c      	lsls	r4, r3, #17
 8005712:	230a      	movs	r3, #10
 8005714:	18fb      	adds	r3, r7, r3
 8005716:	8819      	ldrh	r1, [r3, #0]
 8005718:	68f8      	ldr	r0, [r7, #12]
 800571a:	4b55      	ldr	r3, [pc, #340]	; (8005870 <HAL_I2C_Master_Transmit+0x208>)
 800571c:	9300      	str	r3, [sp, #0]
 800571e:	0023      	movs	r3, r4
 8005720:	f000 fcb0 	bl	8006084 <I2C_TransferConfig>
 8005724:	e075      	b.n	8005812 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800572a:	b29a      	uxth	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005734:	b2da      	uxtb	r2, r3
 8005736:	2380      	movs	r3, #128	; 0x80
 8005738:	049c      	lsls	r4, r3, #18
 800573a:	230a      	movs	r3, #10
 800573c:	18fb      	adds	r3, r7, r3
 800573e:	8819      	ldrh	r1, [r3, #0]
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	4b4b      	ldr	r3, [pc, #300]	; (8005870 <HAL_I2C_Master_Transmit+0x208>)
 8005744:	9300      	str	r3, [sp, #0]
 8005746:	0023      	movs	r3, r4
 8005748:	f000 fc9c 	bl	8006084 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800574c:	e061      	b.n	8005812 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800574e:	697a      	ldr	r2, [r7, #20]
 8005750:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	0018      	movs	r0, r3
 8005756:	f000 fba0 	bl	8005e9a <I2C_WaitOnTXISFlagUntilTimeout>
 800575a:	1e03      	subs	r3, r0, #0
 800575c:	d001      	beq.n	8005762 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e081      	b.n	8005866 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005766:	781a      	ldrb	r2, [r3, #0]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005772:	1c5a      	adds	r2, r3, #1
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800577c:	b29b      	uxth	r3, r3
 800577e:	3b01      	subs	r3, #1
 8005780:	b29a      	uxth	r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800578a:	3b01      	subs	r3, #1
 800578c:	b29a      	uxth	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005796:	b29b      	uxth	r3, r3
 8005798:	2b00      	cmp	r3, #0
 800579a:	d03a      	beq.n	8005812 <HAL_I2C_Master_Transmit+0x1aa>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d136      	bne.n	8005812 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80057a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057a6:	68f8      	ldr	r0, [r7, #12]
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	9300      	str	r3, [sp, #0]
 80057ac:	0013      	movs	r3, r2
 80057ae:	2200      	movs	r2, #0
 80057b0:	2180      	movs	r1, #128	; 0x80
 80057b2:	f000 fb33 	bl	8005e1c <I2C_WaitOnFlagUntilTimeout>
 80057b6:	1e03      	subs	r3, r0, #0
 80057b8:	d001      	beq.n	80057be <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e053      	b.n	8005866 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	2bff      	cmp	r3, #255	; 0xff
 80057c6:	d911      	bls.n	80057ec <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	22ff      	movs	r2, #255	; 0xff
 80057cc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057d2:	b2da      	uxtb	r2, r3
 80057d4:	2380      	movs	r3, #128	; 0x80
 80057d6:	045c      	lsls	r4, r3, #17
 80057d8:	230a      	movs	r3, #10
 80057da:	18fb      	adds	r3, r7, r3
 80057dc:	8819      	ldrh	r1, [r3, #0]
 80057de:	68f8      	ldr	r0, [r7, #12]
 80057e0:	2300      	movs	r3, #0
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	0023      	movs	r3, r4
 80057e6:	f000 fc4d 	bl	8006084 <I2C_TransferConfig>
 80057ea:	e012      	b.n	8005812 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f0:	b29a      	uxth	r2, r3
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057fa:	b2da      	uxtb	r2, r3
 80057fc:	2380      	movs	r3, #128	; 0x80
 80057fe:	049c      	lsls	r4, r3, #18
 8005800:	230a      	movs	r3, #10
 8005802:	18fb      	adds	r3, r7, r3
 8005804:	8819      	ldrh	r1, [r3, #0]
 8005806:	68f8      	ldr	r0, [r7, #12]
 8005808:	2300      	movs	r3, #0
 800580a:	9300      	str	r3, [sp, #0]
 800580c:	0023      	movs	r3, r4
 800580e:	f000 fc39 	bl	8006084 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005816:	b29b      	uxth	r3, r3
 8005818:	2b00      	cmp	r3, #0
 800581a:	d198      	bne.n	800574e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800581c:	697a      	ldr	r2, [r7, #20]
 800581e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	0018      	movs	r0, r3
 8005824:	f000 fb78 	bl	8005f18 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005828:	1e03      	subs	r3, r0, #0
 800582a:	d001      	beq.n	8005830 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e01a      	b.n	8005866 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2220      	movs	r2, #32
 8005836:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685a      	ldr	r2, [r3, #4]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	490c      	ldr	r1, [pc, #48]	; (8005874 <HAL_I2C_Master_Transmit+0x20c>)
 8005844:	400a      	ands	r2, r1
 8005846:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2241      	movs	r2, #65	; 0x41
 800584c:	2120      	movs	r1, #32
 800584e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2242      	movs	r2, #66	; 0x42
 8005854:	2100      	movs	r1, #0
 8005856:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2240      	movs	r2, #64	; 0x40
 800585c:	2100      	movs	r1, #0
 800585e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005860:	2300      	movs	r3, #0
 8005862:	e000      	b.n	8005866 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8005864:	2302      	movs	r3, #2
  }
}
 8005866:	0018      	movs	r0, r3
 8005868:	46bd      	mov	sp, r7
 800586a:	b007      	add	sp, #28
 800586c:	bd90      	pop	{r4, r7, pc}
 800586e:	46c0      	nop			; (mov r8, r8)
 8005870:	80002000 	.word	0x80002000
 8005874:	fe00e800 	.word	0xfe00e800

08005878 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005878:	b590      	push	{r4, r7, lr}
 800587a:	b089      	sub	sp, #36	; 0x24
 800587c:	af02      	add	r7, sp, #8
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	000c      	movs	r4, r1
 8005882:	0010      	movs	r0, r2
 8005884:	0019      	movs	r1, r3
 8005886:	230a      	movs	r3, #10
 8005888:	18fb      	adds	r3, r7, r3
 800588a:	1c22      	adds	r2, r4, #0
 800588c:	801a      	strh	r2, [r3, #0]
 800588e:	2308      	movs	r3, #8
 8005890:	18fb      	adds	r3, r7, r3
 8005892:	1c02      	adds	r2, r0, #0
 8005894:	801a      	strh	r2, [r3, #0]
 8005896:	1dbb      	adds	r3, r7, #6
 8005898:	1c0a      	adds	r2, r1, #0
 800589a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2241      	movs	r2, #65	; 0x41
 80058a0:	5c9b      	ldrb	r3, [r3, r2]
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b20      	cmp	r3, #32
 80058a6:	d000      	beq.n	80058aa <HAL_I2C_Mem_Read+0x32>
 80058a8:	e110      	b.n	8005acc <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80058aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d004      	beq.n	80058ba <HAL_I2C_Mem_Read+0x42>
 80058b0:	232c      	movs	r3, #44	; 0x2c
 80058b2:	18fb      	adds	r3, r7, r3
 80058b4:	881b      	ldrh	r3, [r3, #0]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d105      	bne.n	80058c6 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2280      	movs	r2, #128	; 0x80
 80058be:	0092      	lsls	r2, r2, #2
 80058c0:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e103      	b.n	8005ace <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2240      	movs	r2, #64	; 0x40
 80058ca:	5c9b      	ldrb	r3, [r3, r2]
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d101      	bne.n	80058d4 <HAL_I2C_Mem_Read+0x5c>
 80058d0:	2302      	movs	r3, #2
 80058d2:	e0fc      	b.n	8005ace <HAL_I2C_Mem_Read+0x256>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2240      	movs	r2, #64	; 0x40
 80058d8:	2101      	movs	r1, #1
 80058da:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80058dc:	f7ff f902 	bl	8004ae4 <HAL_GetTick>
 80058e0:	0003      	movs	r3, r0
 80058e2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80058e4:	2380      	movs	r3, #128	; 0x80
 80058e6:	0219      	lsls	r1, r3, #8
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	9300      	str	r3, [sp, #0]
 80058ee:	2319      	movs	r3, #25
 80058f0:	2201      	movs	r2, #1
 80058f2:	f000 fa93 	bl	8005e1c <I2C_WaitOnFlagUntilTimeout>
 80058f6:	1e03      	subs	r3, r0, #0
 80058f8:	d001      	beq.n	80058fe <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e0e7      	b.n	8005ace <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2241      	movs	r2, #65	; 0x41
 8005902:	2122      	movs	r1, #34	; 0x22
 8005904:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2242      	movs	r2, #66	; 0x42
 800590a:	2140      	movs	r1, #64	; 0x40
 800590c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005918:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	222c      	movs	r2, #44	; 0x2c
 800591e:	18ba      	adds	r2, r7, r2
 8005920:	8812      	ldrh	r2, [r2, #0]
 8005922:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2200      	movs	r2, #0
 8005928:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800592a:	1dbb      	adds	r3, r7, #6
 800592c:	881c      	ldrh	r4, [r3, #0]
 800592e:	2308      	movs	r3, #8
 8005930:	18fb      	adds	r3, r7, r3
 8005932:	881a      	ldrh	r2, [r3, #0]
 8005934:	230a      	movs	r3, #10
 8005936:	18fb      	adds	r3, r7, r3
 8005938:	8819      	ldrh	r1, [r3, #0]
 800593a:	68f8      	ldr	r0, [r7, #12]
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	9301      	str	r3, [sp, #4]
 8005940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	0023      	movs	r3, r4
 8005946:	f000 f9e5 	bl	8005d14 <I2C_RequestMemoryRead>
 800594a:	1e03      	subs	r3, r0, #0
 800594c:	d005      	beq.n	800595a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2240      	movs	r2, #64	; 0x40
 8005952:	2100      	movs	r1, #0
 8005954:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e0b9      	b.n	8005ace <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800595e:	b29b      	uxth	r3, r3
 8005960:	2bff      	cmp	r3, #255	; 0xff
 8005962:	d911      	bls.n	8005988 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	22ff      	movs	r2, #255	; 0xff
 8005968:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800596e:	b2da      	uxtb	r2, r3
 8005970:	2380      	movs	r3, #128	; 0x80
 8005972:	045c      	lsls	r4, r3, #17
 8005974:	230a      	movs	r3, #10
 8005976:	18fb      	adds	r3, r7, r3
 8005978:	8819      	ldrh	r1, [r3, #0]
 800597a:	68f8      	ldr	r0, [r7, #12]
 800597c:	4b56      	ldr	r3, [pc, #344]	; (8005ad8 <HAL_I2C_Mem_Read+0x260>)
 800597e:	9300      	str	r3, [sp, #0]
 8005980:	0023      	movs	r3, r4
 8005982:	f000 fb7f 	bl	8006084 <I2C_TransferConfig>
 8005986:	e012      	b.n	80059ae <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800598c:	b29a      	uxth	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005996:	b2da      	uxtb	r2, r3
 8005998:	2380      	movs	r3, #128	; 0x80
 800599a:	049c      	lsls	r4, r3, #18
 800599c:	230a      	movs	r3, #10
 800599e:	18fb      	adds	r3, r7, r3
 80059a0:	8819      	ldrh	r1, [r3, #0]
 80059a2:	68f8      	ldr	r0, [r7, #12]
 80059a4:	4b4c      	ldr	r3, [pc, #304]	; (8005ad8 <HAL_I2C_Mem_Read+0x260>)
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	0023      	movs	r3, r4
 80059aa:	f000 fb6b 	bl	8006084 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80059ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059b0:	68f8      	ldr	r0, [r7, #12]
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	9300      	str	r3, [sp, #0]
 80059b6:	0013      	movs	r3, r2
 80059b8:	2200      	movs	r2, #0
 80059ba:	2104      	movs	r1, #4
 80059bc:	f000 fa2e 	bl	8005e1c <I2C_WaitOnFlagUntilTimeout>
 80059c0:	1e03      	subs	r3, r0, #0
 80059c2:	d001      	beq.n	80059c8 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	e082      	b.n	8005ace <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d2:	b2d2      	uxtb	r2, r2
 80059d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059da:	1c5a      	adds	r2, r3, #1
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059e4:	3b01      	subs	r3, #1
 80059e6:	b29a      	uxth	r2, r3
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	3b01      	subs	r3, #1
 80059f4:	b29a      	uxth	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d03a      	beq.n	8005a7a <HAL_I2C_Mem_Read+0x202>
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d136      	bne.n	8005a7a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005a0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	0013      	movs	r3, r2
 8005a16:	2200      	movs	r2, #0
 8005a18:	2180      	movs	r1, #128	; 0x80
 8005a1a:	f000 f9ff 	bl	8005e1c <I2C_WaitOnFlagUntilTimeout>
 8005a1e:	1e03      	subs	r3, r0, #0
 8005a20:	d001      	beq.n	8005a26 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e053      	b.n	8005ace <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	2bff      	cmp	r3, #255	; 0xff
 8005a2e:	d911      	bls.n	8005a54 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	22ff      	movs	r2, #255	; 0xff
 8005a34:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a3a:	b2da      	uxtb	r2, r3
 8005a3c:	2380      	movs	r3, #128	; 0x80
 8005a3e:	045c      	lsls	r4, r3, #17
 8005a40:	230a      	movs	r3, #10
 8005a42:	18fb      	adds	r3, r7, r3
 8005a44:	8819      	ldrh	r1, [r3, #0]
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	2300      	movs	r3, #0
 8005a4a:	9300      	str	r3, [sp, #0]
 8005a4c:	0023      	movs	r3, r4
 8005a4e:	f000 fb19 	bl	8006084 <I2C_TransferConfig>
 8005a52:	e012      	b.n	8005a7a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a62:	b2da      	uxtb	r2, r3
 8005a64:	2380      	movs	r3, #128	; 0x80
 8005a66:	049c      	lsls	r4, r3, #18
 8005a68:	230a      	movs	r3, #10
 8005a6a:	18fb      	adds	r3, r7, r3
 8005a6c:	8819      	ldrh	r1, [r3, #0]
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	2300      	movs	r3, #0
 8005a72:	9300      	str	r3, [sp, #0]
 8005a74:	0023      	movs	r3, r4
 8005a76:	f000 fb05 	bl	8006084 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d194      	bne.n	80059ae <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a84:	697a      	ldr	r2, [r7, #20]
 8005a86:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	0018      	movs	r0, r3
 8005a8c:	f000 fa44 	bl	8005f18 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005a90:	1e03      	subs	r3, r0, #0
 8005a92:	d001      	beq.n	8005a98 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e01a      	b.n	8005ace <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685a      	ldr	r2, [r3, #4]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	490c      	ldr	r1, [pc, #48]	; (8005adc <HAL_I2C_Mem_Read+0x264>)
 8005aac:	400a      	ands	r2, r1
 8005aae:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2241      	movs	r2, #65	; 0x41
 8005ab4:	2120      	movs	r1, #32
 8005ab6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2242      	movs	r2, #66	; 0x42
 8005abc:	2100      	movs	r1, #0
 8005abe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2240      	movs	r2, #64	; 0x40
 8005ac4:	2100      	movs	r1, #0
 8005ac6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	e000      	b.n	8005ace <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8005acc:	2302      	movs	r3, #2
  }
}
 8005ace:	0018      	movs	r0, r3
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	b007      	add	sp, #28
 8005ad4:	bd90      	pop	{r4, r7, pc}
 8005ad6:	46c0      	nop			; (mov r8, r8)
 8005ad8:	80002400 	.word	0x80002400
 8005adc:	fe00e800 	.word	0xfe00e800

08005ae0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b08a      	sub	sp, #40	; 0x28
 8005ae4:	af02      	add	r7, sp, #8
 8005ae6:	60f8      	str	r0, [r7, #12]
 8005ae8:	607a      	str	r2, [r7, #4]
 8005aea:	603b      	str	r3, [r7, #0]
 8005aec:	230a      	movs	r3, #10
 8005aee:	18fb      	adds	r3, r7, r3
 8005af0:	1c0a      	adds	r2, r1, #0
 8005af2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8005af4:	2300      	movs	r3, #0
 8005af6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2241      	movs	r2, #65	; 0x41
 8005afc:	5c9b      	ldrb	r3, [r3, r2]
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	2b20      	cmp	r3, #32
 8005b02:	d000      	beq.n	8005b06 <HAL_I2C_IsDeviceReady+0x26>
 8005b04:	e0fe      	b.n	8005d04 <HAL_I2C_IsDeviceReady+0x224>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	699a      	ldr	r2, [r3, #24]
 8005b0c:	2380      	movs	r3, #128	; 0x80
 8005b0e:	021b      	lsls	r3, r3, #8
 8005b10:	401a      	ands	r2, r3
 8005b12:	2380      	movs	r3, #128	; 0x80
 8005b14:	021b      	lsls	r3, r3, #8
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d101      	bne.n	8005b1e <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	e0f3      	b.n	8005d06 <HAL_I2C_IsDeviceReady+0x226>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2240      	movs	r2, #64	; 0x40
 8005b22:	5c9b      	ldrb	r3, [r3, r2]
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d101      	bne.n	8005b2c <HAL_I2C_IsDeviceReady+0x4c>
 8005b28:	2302      	movs	r3, #2
 8005b2a:	e0ec      	b.n	8005d06 <HAL_I2C_IsDeviceReady+0x226>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2240      	movs	r2, #64	; 0x40
 8005b30:	2101      	movs	r1, #1
 8005b32:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2241      	movs	r2, #65	; 0x41
 8005b38:	2124      	movs	r1, #36	; 0x24
 8005b3a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d107      	bne.n	8005b5a <HAL_I2C_IsDeviceReady+0x7a>
 8005b4a:	230a      	movs	r3, #10
 8005b4c:	18fb      	adds	r3, r7, r3
 8005b4e:	881b      	ldrh	r3, [r3, #0]
 8005b50:	059b      	lsls	r3, r3, #22
 8005b52:	0d9b      	lsrs	r3, r3, #22
 8005b54:	4a6e      	ldr	r2, [pc, #440]	; (8005d10 <HAL_I2C_IsDeviceReady+0x230>)
 8005b56:	431a      	orrs	r2, r3
 8005b58:	e007      	b.n	8005b6a <HAL_I2C_IsDeviceReady+0x8a>
 8005b5a:	230a      	movs	r3, #10
 8005b5c:	18fb      	adds	r3, r7, r3
 8005b5e:	881b      	ldrh	r3, [r3, #0]
 8005b60:	059b      	lsls	r3, r3, #22
 8005b62:	0d9b      	lsrs	r3, r3, #22
 8005b64:	22a0      	movs	r2, #160	; 0xa0
 8005b66:	0192      	lsls	r2, r2, #6
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8005b70:	f7fe ffb8 	bl	8004ae4 <HAL_GetTick>
 8005b74:	0003      	movs	r3, r0
 8005b76:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	2220      	movs	r2, #32
 8005b80:	4013      	ands	r3, r2
 8005b82:	3b20      	subs	r3, #32
 8005b84:	425a      	negs	r2, r3
 8005b86:	4153      	adcs	r3, r2
 8005b88:	b2da      	uxtb	r2, r3
 8005b8a:	231f      	movs	r3, #31
 8005b8c:	18fb      	adds	r3, r7, r3
 8005b8e:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	699b      	ldr	r3, [r3, #24]
 8005b96:	2210      	movs	r2, #16
 8005b98:	4013      	ands	r3, r2
 8005b9a:	3b10      	subs	r3, #16
 8005b9c:	425a      	negs	r2, r3
 8005b9e:	4153      	adcs	r3, r2
 8005ba0:	b2da      	uxtb	r2, r3
 8005ba2:	231e      	movs	r3, #30
 8005ba4:	18fb      	adds	r3, r7, r3
 8005ba6:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005ba8:	e035      	b.n	8005c16 <HAL_I2C_IsDeviceReady+0x136>
      {
        if (Timeout != HAL_MAX_DELAY)
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	3301      	adds	r3, #1
 8005bae:	d01a      	beq.n	8005be6 <HAL_I2C_IsDeviceReady+0x106>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005bb0:	f7fe ff98 	bl	8004ae4 <HAL_GetTick>
 8005bb4:	0002      	movs	r2, r0
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	683a      	ldr	r2, [r7, #0]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d302      	bcc.n	8005bc6 <HAL_I2C_IsDeviceReady+0xe6>
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d10f      	bne.n	8005be6 <HAL_I2C_IsDeviceReady+0x106>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2241      	movs	r2, #65	; 0x41
 8005bca:	2120      	movs	r1, #32
 8005bcc:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bd2:	2220      	movs	r2, #32
 8005bd4:	431a      	orrs	r2, r3
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2240      	movs	r2, #64	; 0x40
 8005bde:	2100      	movs	r1, #0
 8005be0:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e08f      	b.n	8005d06 <HAL_I2C_IsDeviceReady+0x226>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	699b      	ldr	r3, [r3, #24]
 8005bec:	2220      	movs	r2, #32
 8005bee:	4013      	ands	r3, r2
 8005bf0:	3b20      	subs	r3, #32
 8005bf2:	425a      	negs	r2, r3
 8005bf4:	4153      	adcs	r3, r2
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	231f      	movs	r3, #31
 8005bfa:	18fb      	adds	r3, r7, r3
 8005bfc:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	2210      	movs	r2, #16
 8005c06:	4013      	ands	r3, r2
 8005c08:	3b10      	subs	r3, #16
 8005c0a:	425a      	negs	r2, r3
 8005c0c:	4153      	adcs	r3, r2
 8005c0e:	b2da      	uxtb	r2, r3
 8005c10:	231e      	movs	r3, #30
 8005c12:	18fb      	adds	r3, r7, r3
 8005c14:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005c16:	231f      	movs	r3, #31
 8005c18:	18fb      	adds	r3, r7, r3
 8005c1a:	781b      	ldrb	r3, [r3, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d104      	bne.n	8005c2a <HAL_I2C_IsDeviceReady+0x14a>
 8005c20:	231e      	movs	r3, #30
 8005c22:	18fb      	adds	r3, r7, r3
 8005c24:	781b      	ldrb	r3, [r3, #0]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d0bf      	beq.n	8005baa <HAL_I2C_IsDeviceReady+0xca>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	2210      	movs	r2, #16
 8005c32:	4013      	ands	r3, r2
 8005c34:	2b10      	cmp	r3, #16
 8005c36:	d01a      	beq.n	8005c6e <HAL_I2C_IsDeviceReady+0x18e>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005c38:	683a      	ldr	r2, [r7, #0]
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	9300      	str	r3, [sp, #0]
 8005c40:	0013      	movs	r3, r2
 8005c42:	2200      	movs	r2, #0
 8005c44:	2120      	movs	r1, #32
 8005c46:	f000 f8e9 	bl	8005e1c <I2C_WaitOnFlagUntilTimeout>
 8005c4a:	1e03      	subs	r3, r0, #0
 8005c4c:	d001      	beq.n	8005c52 <HAL_I2C_IsDeviceReady+0x172>
        {
          return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e059      	b.n	8005d06 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	2220      	movs	r2, #32
 8005c58:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2241      	movs	r2, #65	; 0x41
 8005c5e:	2120      	movs	r1, #32
 8005c60:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2240      	movs	r2, #64	; 0x40
 8005c66:	2100      	movs	r1, #0
 8005c68:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	e04b      	b.n	8005d06 <HAL_I2C_IsDeviceReady+0x226>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005c6e:	683a      	ldr	r2, [r7, #0]
 8005c70:	68f8      	ldr	r0, [r7, #12]
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	0013      	movs	r3, r2
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2120      	movs	r1, #32
 8005c7c:	f000 f8ce 	bl	8005e1c <I2C_WaitOnFlagUntilTimeout>
 8005c80:	1e03      	subs	r3, r0, #0
 8005c82:	d001      	beq.n	8005c88 <HAL_I2C_IsDeviceReady+0x1a8>
        {
          return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e03e      	b.n	8005d06 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	2210      	movs	r2, #16
 8005c8e:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2220      	movs	r2, #32
 8005c96:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d119      	bne.n	8005cd4 <HAL_I2C_IsDeviceReady+0x1f4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	685a      	ldr	r2, [r3, #4]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2180      	movs	r1, #128	; 0x80
 8005cac:	01c9      	lsls	r1, r1, #7
 8005cae:	430a      	orrs	r2, r1
 8005cb0:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005cb2:	683a      	ldr	r2, [r7, #0]
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	9300      	str	r3, [sp, #0]
 8005cba:	0013      	movs	r3, r2
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	2120      	movs	r1, #32
 8005cc0:	f000 f8ac 	bl	8005e1c <I2C_WaitOnFlagUntilTimeout>
 8005cc4:	1e03      	subs	r3, r0, #0
 8005cc6:	d001      	beq.n	8005ccc <HAL_I2C_IsDeviceReady+0x1ec>
        {
          return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e01c      	b.n	8005d06 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2220      	movs	r2, #32
 8005cd2:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d900      	bls.n	8005ce4 <HAL_I2C_IsDeviceReady+0x204>
 8005ce2:	e72e      	b.n	8005b42 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2241      	movs	r2, #65	; 0x41
 8005ce8:	2120      	movs	r1, #32
 8005cea:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cf0:	2220      	movs	r2, #32
 8005cf2:	431a      	orrs	r2, r3
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2240      	movs	r2, #64	; 0x40
 8005cfc:	2100      	movs	r1, #0
 8005cfe:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e000      	b.n	8005d06 <HAL_I2C_IsDeviceReady+0x226>
  }
  else
  {
    return HAL_BUSY;
 8005d04:	2302      	movs	r3, #2
  }
}
 8005d06:	0018      	movs	r0, r3
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	b008      	add	sp, #32
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	46c0      	nop			; (mov r8, r8)
 8005d10:	02002000 	.word	0x02002000

08005d14 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005d14:	b5b0      	push	{r4, r5, r7, lr}
 8005d16:	b086      	sub	sp, #24
 8005d18:	af02      	add	r7, sp, #8
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	000c      	movs	r4, r1
 8005d1e:	0010      	movs	r0, r2
 8005d20:	0019      	movs	r1, r3
 8005d22:	250a      	movs	r5, #10
 8005d24:	197b      	adds	r3, r7, r5
 8005d26:	1c22      	adds	r2, r4, #0
 8005d28:	801a      	strh	r2, [r3, #0]
 8005d2a:	2308      	movs	r3, #8
 8005d2c:	18fb      	adds	r3, r7, r3
 8005d2e:	1c02      	adds	r2, r0, #0
 8005d30:	801a      	strh	r2, [r3, #0]
 8005d32:	1dbb      	adds	r3, r7, #6
 8005d34:	1c0a      	adds	r2, r1, #0
 8005d36:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005d38:	1dbb      	adds	r3, r7, #6
 8005d3a:	881b      	ldrh	r3, [r3, #0]
 8005d3c:	b2da      	uxtb	r2, r3
 8005d3e:	197b      	adds	r3, r7, r5
 8005d40:	8819      	ldrh	r1, [r3, #0]
 8005d42:	68f8      	ldr	r0, [r7, #12]
 8005d44:	4b23      	ldr	r3, [pc, #140]	; (8005dd4 <I2C_RequestMemoryRead+0xc0>)
 8005d46:	9300      	str	r3, [sp, #0]
 8005d48:	2300      	movs	r3, #0
 8005d4a:	f000 f99b 	bl	8006084 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d50:	6a39      	ldr	r1, [r7, #32]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	0018      	movs	r0, r3
 8005d56:	f000 f8a0 	bl	8005e9a <I2C_WaitOnTXISFlagUntilTimeout>
 8005d5a:	1e03      	subs	r3, r0, #0
 8005d5c:	d001      	beq.n	8005d62 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e033      	b.n	8005dca <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d62:	1dbb      	adds	r3, r7, #6
 8005d64:	881b      	ldrh	r3, [r3, #0]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d107      	bne.n	8005d7a <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d6a:	2308      	movs	r3, #8
 8005d6c:	18fb      	adds	r3, r7, r3
 8005d6e:	881b      	ldrh	r3, [r3, #0]
 8005d70:	b2da      	uxtb	r2, r3
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	629a      	str	r2, [r3, #40]	; 0x28
 8005d78:	e019      	b.n	8005dae <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005d7a:	2308      	movs	r3, #8
 8005d7c:	18fb      	adds	r3, r7, r3
 8005d7e:	881b      	ldrh	r3, [r3, #0]
 8005d80:	0a1b      	lsrs	r3, r3, #8
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	b2da      	uxtb	r2, r3
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d8e:	6a39      	ldr	r1, [r7, #32]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	0018      	movs	r0, r3
 8005d94:	f000 f881 	bl	8005e9a <I2C_WaitOnTXISFlagUntilTimeout>
 8005d98:	1e03      	subs	r3, r0, #0
 8005d9a:	d001      	beq.n	8005da0 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e014      	b.n	8005dca <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005da0:	2308      	movs	r3, #8
 8005da2:	18fb      	adds	r3, r7, r3
 8005da4:	881b      	ldrh	r3, [r3, #0]
 8005da6:	b2da      	uxtb	r2, r3
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005dae:	6a3a      	ldr	r2, [r7, #32]
 8005db0:	68f8      	ldr	r0, [r7, #12]
 8005db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	0013      	movs	r3, r2
 8005db8:	2200      	movs	r2, #0
 8005dba:	2140      	movs	r1, #64	; 0x40
 8005dbc:	f000 f82e 	bl	8005e1c <I2C_WaitOnFlagUntilTimeout>
 8005dc0:	1e03      	subs	r3, r0, #0
 8005dc2:	d001      	beq.n	8005dc8 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e000      	b.n	8005dca <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	0018      	movs	r0, r3
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	b004      	add	sp, #16
 8005dd0:	bdb0      	pop	{r4, r5, r7, pc}
 8005dd2:	46c0      	nop			; (mov r8, r8)
 8005dd4:	80002000 	.word	0x80002000

08005dd8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b082      	sub	sp, #8
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	699b      	ldr	r3, [r3, #24]
 8005de6:	2202      	movs	r2, #2
 8005de8:	4013      	ands	r3, r2
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d103      	bne.n	8005df6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2200      	movs	r2, #0
 8005df4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	4013      	ands	r3, r2
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d007      	beq.n	8005e14 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	699a      	ldr	r2, [r3, #24]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2101      	movs	r1, #1
 8005e10:	430a      	orrs	r2, r1
 8005e12:	619a      	str	r2, [r3, #24]
  }
}
 8005e14:	46c0      	nop			; (mov r8, r8)
 8005e16:	46bd      	mov	sp, r7
 8005e18:	b002      	add	sp, #8
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	60f8      	str	r0, [r7, #12]
 8005e24:	60b9      	str	r1, [r7, #8]
 8005e26:	603b      	str	r3, [r7, #0]
 8005e28:	1dfb      	adds	r3, r7, #7
 8005e2a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e2c:	e021      	b.n	8005e72 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	3301      	adds	r3, #1
 8005e32:	d01e      	beq.n	8005e72 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e34:	f7fe fe56 	bl	8004ae4 <HAL_GetTick>
 8005e38:	0002      	movs	r2, r0
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	683a      	ldr	r2, [r7, #0]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d302      	bcc.n	8005e4a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d113      	bne.n	8005e72 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e4e:	2220      	movs	r2, #32
 8005e50:	431a      	orrs	r2, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2241      	movs	r2, #65	; 0x41
 8005e5a:	2120      	movs	r1, #32
 8005e5c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2242      	movs	r2, #66	; 0x42
 8005e62:	2100      	movs	r1, #0
 8005e64:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2240      	movs	r2, #64	; 0x40
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e00f      	b.n	8005e92 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	699b      	ldr	r3, [r3, #24]
 8005e78:	68ba      	ldr	r2, [r7, #8]
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	68ba      	ldr	r2, [r7, #8]
 8005e7e:	1ad3      	subs	r3, r2, r3
 8005e80:	425a      	negs	r2, r3
 8005e82:	4153      	adcs	r3, r2
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	001a      	movs	r2, r3
 8005e88:	1dfb      	adds	r3, r7, #7
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d0ce      	beq.n	8005e2e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	0018      	movs	r0, r3
 8005e94:	46bd      	mov	sp, r7
 8005e96:	b004      	add	sp, #16
 8005e98:	bd80      	pop	{r7, pc}

08005e9a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005e9a:	b580      	push	{r7, lr}
 8005e9c:	b084      	sub	sp, #16
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	60f8      	str	r0, [r7, #12]
 8005ea2:	60b9      	str	r1, [r7, #8]
 8005ea4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005ea6:	e02b      	b.n	8005f00 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	68b9      	ldr	r1, [r7, #8]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	0018      	movs	r0, r3
 8005eb0:	f000 f86e 	bl	8005f90 <I2C_IsAcknowledgeFailed>
 8005eb4:	1e03      	subs	r3, r0, #0
 8005eb6:	d001      	beq.n	8005ebc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e029      	b.n	8005f10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	d01e      	beq.n	8005f00 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ec2:	f7fe fe0f 	bl	8004ae4 <HAL_GetTick>
 8005ec6:	0002      	movs	r2, r0
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	1ad3      	subs	r3, r2, r3
 8005ecc:	68ba      	ldr	r2, [r7, #8]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d302      	bcc.n	8005ed8 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d113      	bne.n	8005f00 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005edc:	2220      	movs	r2, #32
 8005ede:	431a      	orrs	r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2241      	movs	r2, #65	; 0x41
 8005ee8:	2120      	movs	r1, #32
 8005eea:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2242      	movs	r2, #66	; 0x42
 8005ef0:	2100      	movs	r1, #0
 8005ef2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2240      	movs	r2, #64	; 0x40
 8005ef8:	2100      	movs	r1, #0
 8005efa:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	e007      	b.n	8005f10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	699b      	ldr	r3, [r3, #24]
 8005f06:	2202      	movs	r2, #2
 8005f08:	4013      	ands	r3, r2
 8005f0a:	2b02      	cmp	r3, #2
 8005f0c:	d1cc      	bne.n	8005ea8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005f0e:	2300      	movs	r3, #0
}
 8005f10:	0018      	movs	r0, r3
 8005f12:	46bd      	mov	sp, r7
 8005f14:	b004      	add	sp, #16
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005f24:	e028      	b.n	8005f78 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	68b9      	ldr	r1, [r7, #8]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	0018      	movs	r0, r3
 8005f2e:	f000 f82f 	bl	8005f90 <I2C_IsAcknowledgeFailed>
 8005f32:	1e03      	subs	r3, r0, #0
 8005f34:	d001      	beq.n	8005f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e026      	b.n	8005f88 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f3a:	f7fe fdd3 	bl	8004ae4 <HAL_GetTick>
 8005f3e:	0002      	movs	r2, r0
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	1ad3      	subs	r3, r2, r3
 8005f44:	68ba      	ldr	r2, [r7, #8]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d302      	bcc.n	8005f50 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d113      	bne.n	8005f78 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f54:	2220      	movs	r2, #32
 8005f56:	431a      	orrs	r2, r3
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2241      	movs	r2, #65	; 0x41
 8005f60:	2120      	movs	r1, #32
 8005f62:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2242      	movs	r2, #66	; 0x42
 8005f68:	2100      	movs	r1, #0
 8005f6a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2240      	movs	r2, #64	; 0x40
 8005f70:	2100      	movs	r1, #0
 8005f72:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e007      	b.n	8005f88 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	2220      	movs	r2, #32
 8005f80:	4013      	ands	r3, r2
 8005f82:	2b20      	cmp	r3, #32
 8005f84:	d1cf      	bne.n	8005f26 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	0018      	movs	r0, r3
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	b004      	add	sp, #16
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	2210      	movs	r2, #16
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	2b10      	cmp	r3, #16
 8005fa8:	d164      	bne.n	8006074 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	685a      	ldr	r2, [r3, #4]
 8005fb0:	2380      	movs	r3, #128	; 0x80
 8005fb2:	049b      	lsls	r3, r3, #18
 8005fb4:	401a      	ands	r2, r3
 8005fb6:	2380      	movs	r3, #128	; 0x80
 8005fb8:	049b      	lsls	r3, r3, #18
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d02b      	beq.n	8006016 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2180      	movs	r1, #128	; 0x80
 8005fca:	01c9      	lsls	r1, r1, #7
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005fd0:	e021      	b.n	8006016 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	3301      	adds	r3, #1
 8005fd6:	d01e      	beq.n	8006016 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fd8:	f7fe fd84 	bl	8004ae4 <HAL_GetTick>
 8005fdc:	0002      	movs	r2, r0
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d302      	bcc.n	8005fee <I2C_IsAcknowledgeFailed+0x5e>
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d113      	bne.n	8006016 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ff2:	2220      	movs	r2, #32
 8005ff4:	431a      	orrs	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2241      	movs	r2, #65	; 0x41
 8005ffe:	2120      	movs	r1, #32
 8006000:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2242      	movs	r2, #66	; 0x42
 8006006:	2100      	movs	r1, #0
 8006008:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2240      	movs	r2, #64	; 0x40
 800600e:	2100      	movs	r1, #0
 8006010:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e02f      	b.n	8006076 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	699b      	ldr	r3, [r3, #24]
 800601c:	2220      	movs	r2, #32
 800601e:	4013      	ands	r3, r2
 8006020:	2b20      	cmp	r3, #32
 8006022:	d1d6      	bne.n	8005fd2 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2210      	movs	r2, #16
 800602a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2220      	movs	r2, #32
 8006032:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	0018      	movs	r0, r3
 8006038:	f7ff fece 	bl	8005dd8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	490e      	ldr	r1, [pc, #56]	; (8006080 <I2C_IsAcknowledgeFailed+0xf0>)
 8006048:	400a      	ands	r2, r1
 800604a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006050:	2204      	movs	r2, #4
 8006052:	431a      	orrs	r2, r3
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2241      	movs	r2, #65	; 0x41
 800605c:	2120      	movs	r1, #32
 800605e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2242      	movs	r2, #66	; 0x42
 8006064:	2100      	movs	r1, #0
 8006066:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2240      	movs	r2, #64	; 0x40
 800606c:	2100      	movs	r1, #0
 800606e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	e000      	b.n	8006076 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	0018      	movs	r0, r3
 8006078:	46bd      	mov	sp, r7
 800607a:	b004      	add	sp, #16
 800607c:	bd80      	pop	{r7, pc}
 800607e:	46c0      	nop			; (mov r8, r8)
 8006080:	fe00e800 	.word	0xfe00e800

08006084 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006084:	b590      	push	{r4, r7, lr}
 8006086:	b085      	sub	sp, #20
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	0008      	movs	r0, r1
 800608e:	0011      	movs	r1, r2
 8006090:	607b      	str	r3, [r7, #4]
 8006092:	240a      	movs	r4, #10
 8006094:	193b      	adds	r3, r7, r4
 8006096:	1c02      	adds	r2, r0, #0
 8006098:	801a      	strh	r2, [r3, #0]
 800609a:	2009      	movs	r0, #9
 800609c:	183b      	adds	r3, r7, r0
 800609e:	1c0a      	adds	r2, r1, #0
 80060a0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	6a3a      	ldr	r2, [r7, #32]
 80060aa:	0d51      	lsrs	r1, r2, #21
 80060ac:	2280      	movs	r2, #128	; 0x80
 80060ae:	00d2      	lsls	r2, r2, #3
 80060b0:	400a      	ands	r2, r1
 80060b2:	490e      	ldr	r1, [pc, #56]	; (80060ec <I2C_TransferConfig+0x68>)
 80060b4:	430a      	orrs	r2, r1
 80060b6:	43d2      	mvns	r2, r2
 80060b8:	401a      	ands	r2, r3
 80060ba:	0011      	movs	r1, r2
 80060bc:	193b      	adds	r3, r7, r4
 80060be:	881b      	ldrh	r3, [r3, #0]
 80060c0:	059b      	lsls	r3, r3, #22
 80060c2:	0d9a      	lsrs	r2, r3, #22
 80060c4:	183b      	adds	r3, r7, r0
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	0418      	lsls	r0, r3, #16
 80060ca:	23ff      	movs	r3, #255	; 0xff
 80060cc:	041b      	lsls	r3, r3, #16
 80060ce:	4003      	ands	r3, r0
 80060d0:	431a      	orrs	r2, r3
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	431a      	orrs	r2, r3
 80060d6:	6a3b      	ldr	r3, [r7, #32]
 80060d8:	431a      	orrs	r2, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	430a      	orrs	r2, r1
 80060e0:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80060e2:	46c0      	nop			; (mov r8, r8)
 80060e4:	46bd      	mov	sp, r7
 80060e6:	b005      	add	sp, #20
 80060e8:	bd90      	pop	{r4, r7, pc}
 80060ea:	46c0      	nop			; (mov r8, r8)
 80060ec:	03ff63ff 	.word	0x03ff63ff

080060f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2241      	movs	r2, #65	; 0x41
 80060fe:	5c9b      	ldrb	r3, [r3, r2]
 8006100:	b2db      	uxtb	r3, r3
 8006102:	2b20      	cmp	r3, #32
 8006104:	d138      	bne.n	8006178 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2240      	movs	r2, #64	; 0x40
 800610a:	5c9b      	ldrb	r3, [r3, r2]
 800610c:	2b01      	cmp	r3, #1
 800610e:	d101      	bne.n	8006114 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006110:	2302      	movs	r3, #2
 8006112:	e032      	b.n	800617a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2240      	movs	r2, #64	; 0x40
 8006118:	2101      	movs	r1, #1
 800611a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2241      	movs	r2, #65	; 0x41
 8006120:	2124      	movs	r1, #36	; 0x24
 8006122:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2101      	movs	r1, #1
 8006130:	438a      	bics	r2, r1
 8006132:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4911      	ldr	r1, [pc, #68]	; (8006184 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006140:	400a      	ands	r2, r1
 8006142:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	6819      	ldr	r1, [r3, #0]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	683a      	ldr	r2, [r7, #0]
 8006150:	430a      	orrs	r2, r1
 8006152:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2101      	movs	r1, #1
 8006160:	430a      	orrs	r2, r1
 8006162:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2241      	movs	r2, #65	; 0x41
 8006168:	2120      	movs	r1, #32
 800616a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2240      	movs	r2, #64	; 0x40
 8006170:	2100      	movs	r1, #0
 8006172:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006174:	2300      	movs	r3, #0
 8006176:	e000      	b.n	800617a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006178:	2302      	movs	r3, #2
  }
}
 800617a:	0018      	movs	r0, r3
 800617c:	46bd      	mov	sp, r7
 800617e:	b002      	add	sp, #8
 8006180:	bd80      	pop	{r7, pc}
 8006182:	46c0      	nop			; (mov r8, r8)
 8006184:	ffffefff 	.word	0xffffefff

08006188 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2241      	movs	r2, #65	; 0x41
 8006196:	5c9b      	ldrb	r3, [r3, r2]
 8006198:	b2db      	uxtb	r3, r3
 800619a:	2b20      	cmp	r3, #32
 800619c:	d139      	bne.n	8006212 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2240      	movs	r2, #64	; 0x40
 80061a2:	5c9b      	ldrb	r3, [r3, r2]
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d101      	bne.n	80061ac <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80061a8:	2302      	movs	r3, #2
 80061aa:	e033      	b.n	8006214 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2240      	movs	r2, #64	; 0x40
 80061b0:	2101      	movs	r1, #1
 80061b2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2241      	movs	r2, #65	; 0x41
 80061b8:	2124      	movs	r1, #36	; 0x24
 80061ba:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2101      	movs	r1, #1
 80061c8:	438a      	bics	r2, r1
 80061ca:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	4a11      	ldr	r2, [pc, #68]	; (800621c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80061d8:	4013      	ands	r3, r2
 80061da:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	021b      	lsls	r3, r3, #8
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	2101      	movs	r1, #1
 80061fa:	430a      	orrs	r2, r1
 80061fc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2241      	movs	r2, #65	; 0x41
 8006202:	2120      	movs	r1, #32
 8006204:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2240      	movs	r2, #64	; 0x40
 800620a:	2100      	movs	r1, #0
 800620c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800620e:	2300      	movs	r3, #0
 8006210:	e000      	b.n	8006214 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006212:	2302      	movs	r3, #2
  }
}
 8006214:	0018      	movs	r0, r3
 8006216:	46bd      	mov	sp, r7
 8006218:	b004      	add	sp, #16
 800621a:	bd80      	pop	{r7, pc}
 800621c:	fffff0ff 	.word	0xfffff0ff

08006220 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006220:	b5b0      	push	{r4, r5, r7, lr}
 8006222:	b08a      	sub	sp, #40	; 0x28
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d102      	bne.n	8006234 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	f000 fb6c 	bl	800690c <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006234:	4bc8      	ldr	r3, [pc, #800]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 8006236:	68db      	ldr	r3, [r3, #12]
 8006238:	220c      	movs	r2, #12
 800623a:	4013      	ands	r3, r2
 800623c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800623e:	4bc6      	ldr	r3, [pc, #792]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 8006240:	68da      	ldr	r2, [r3, #12]
 8006242:	2380      	movs	r3, #128	; 0x80
 8006244:	025b      	lsls	r3, r3, #9
 8006246:	4013      	ands	r3, r2
 8006248:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2201      	movs	r2, #1
 8006250:	4013      	ands	r3, r2
 8006252:	d100      	bne.n	8006256 <HAL_RCC_OscConfig+0x36>
 8006254:	e07d      	b.n	8006352 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	2b08      	cmp	r3, #8
 800625a:	d007      	beq.n	800626c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	2b0c      	cmp	r3, #12
 8006260:	d112      	bne.n	8006288 <HAL_RCC_OscConfig+0x68>
 8006262:	69ba      	ldr	r2, [r7, #24]
 8006264:	2380      	movs	r3, #128	; 0x80
 8006266:	025b      	lsls	r3, r3, #9
 8006268:	429a      	cmp	r2, r3
 800626a:	d10d      	bne.n	8006288 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800626c:	4bba      	ldr	r3, [pc, #744]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	2380      	movs	r3, #128	; 0x80
 8006272:	029b      	lsls	r3, r3, #10
 8006274:	4013      	ands	r3, r2
 8006276:	d100      	bne.n	800627a <HAL_RCC_OscConfig+0x5a>
 8006278:	e06a      	b.n	8006350 <HAL_RCC_OscConfig+0x130>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d166      	bne.n	8006350 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	f000 fb42 	bl	800690c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685a      	ldr	r2, [r3, #4]
 800628c:	2380      	movs	r3, #128	; 0x80
 800628e:	025b      	lsls	r3, r3, #9
 8006290:	429a      	cmp	r2, r3
 8006292:	d107      	bne.n	80062a4 <HAL_RCC_OscConfig+0x84>
 8006294:	4bb0      	ldr	r3, [pc, #704]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	4baf      	ldr	r3, [pc, #700]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 800629a:	2180      	movs	r1, #128	; 0x80
 800629c:	0249      	lsls	r1, r1, #9
 800629e:	430a      	orrs	r2, r1
 80062a0:	601a      	str	r2, [r3, #0]
 80062a2:	e027      	b.n	80062f4 <HAL_RCC_OscConfig+0xd4>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685a      	ldr	r2, [r3, #4]
 80062a8:	23a0      	movs	r3, #160	; 0xa0
 80062aa:	02db      	lsls	r3, r3, #11
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d10e      	bne.n	80062ce <HAL_RCC_OscConfig+0xae>
 80062b0:	4ba9      	ldr	r3, [pc, #676]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	4ba8      	ldr	r3, [pc, #672]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80062b6:	2180      	movs	r1, #128	; 0x80
 80062b8:	02c9      	lsls	r1, r1, #11
 80062ba:	430a      	orrs	r2, r1
 80062bc:	601a      	str	r2, [r3, #0]
 80062be:	4ba6      	ldr	r3, [pc, #664]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	4ba5      	ldr	r3, [pc, #660]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80062c4:	2180      	movs	r1, #128	; 0x80
 80062c6:	0249      	lsls	r1, r1, #9
 80062c8:	430a      	orrs	r2, r1
 80062ca:	601a      	str	r2, [r3, #0]
 80062cc:	e012      	b.n	80062f4 <HAL_RCC_OscConfig+0xd4>
 80062ce:	4ba2      	ldr	r3, [pc, #648]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	4ba1      	ldr	r3, [pc, #644]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80062d4:	49a1      	ldr	r1, [pc, #644]	; (800655c <HAL_RCC_OscConfig+0x33c>)
 80062d6:	400a      	ands	r2, r1
 80062d8:	601a      	str	r2, [r3, #0]
 80062da:	4b9f      	ldr	r3, [pc, #636]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	2380      	movs	r3, #128	; 0x80
 80062e0:	025b      	lsls	r3, r3, #9
 80062e2:	4013      	ands	r3, r2
 80062e4:	60fb      	str	r3, [r7, #12]
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	4b9b      	ldr	r3, [pc, #620]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	4b9a      	ldr	r3, [pc, #616]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80062ee:	499c      	ldr	r1, [pc, #624]	; (8006560 <HAL_RCC_OscConfig+0x340>)
 80062f0:	400a      	ands	r2, r1
 80062f2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d014      	beq.n	8006326 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062fc:	f7fe fbf2 	bl	8004ae4 <HAL_GetTick>
 8006300:	0003      	movs	r3, r0
 8006302:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006304:	e008      	b.n	8006318 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006306:	f7fe fbed 	bl	8004ae4 <HAL_GetTick>
 800630a:	0002      	movs	r2, r0
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	1ad3      	subs	r3, r2, r3
 8006310:	2b64      	cmp	r3, #100	; 0x64
 8006312:	d901      	bls.n	8006318 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8006314:	2303      	movs	r3, #3
 8006316:	e2f9      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006318:	4b8f      	ldr	r3, [pc, #572]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	2380      	movs	r3, #128	; 0x80
 800631e:	029b      	lsls	r3, r3, #10
 8006320:	4013      	ands	r3, r2
 8006322:	d0f0      	beq.n	8006306 <HAL_RCC_OscConfig+0xe6>
 8006324:	e015      	b.n	8006352 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006326:	f7fe fbdd 	bl	8004ae4 <HAL_GetTick>
 800632a:	0003      	movs	r3, r0
 800632c:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800632e:	e008      	b.n	8006342 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006330:	f7fe fbd8 	bl	8004ae4 <HAL_GetTick>
 8006334:	0002      	movs	r2, r0
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	2b64      	cmp	r3, #100	; 0x64
 800633c:	d901      	bls.n	8006342 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e2e4      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006342:	4b85      	ldr	r3, [pc, #532]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	2380      	movs	r3, #128	; 0x80
 8006348:	029b      	lsls	r3, r3, #10
 800634a:	4013      	ands	r3, r2
 800634c:	d1f0      	bne.n	8006330 <HAL_RCC_OscConfig+0x110>
 800634e:	e000      	b.n	8006352 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006350:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2202      	movs	r2, #2
 8006358:	4013      	ands	r3, r2
 800635a:	d100      	bne.n	800635e <HAL_RCC_OscConfig+0x13e>
 800635c:	e099      	b.n	8006492 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8006364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006366:	2220      	movs	r2, #32
 8006368:	4013      	ands	r3, r2
 800636a:	d009      	beq.n	8006380 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800636c:	4b7a      	ldr	r3, [pc, #488]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	4b79      	ldr	r3, [pc, #484]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 8006372:	2120      	movs	r1, #32
 8006374:	430a      	orrs	r2, r1
 8006376:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8006378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800637a:	2220      	movs	r2, #32
 800637c:	4393      	bics	r3, r2
 800637e:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	2b04      	cmp	r3, #4
 8006384:	d005      	beq.n	8006392 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	2b0c      	cmp	r3, #12
 800638a:	d13e      	bne.n	800640a <HAL_RCC_OscConfig+0x1ea>
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d13b      	bne.n	800640a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8006392:	4b71      	ldr	r3, [pc, #452]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	2204      	movs	r2, #4
 8006398:	4013      	ands	r3, r2
 800639a:	d004      	beq.n	80063a6 <HAL_RCC_OscConfig+0x186>
 800639c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d101      	bne.n	80063a6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e2b2      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063a6:	4b6c      	ldr	r3, [pc, #432]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	4a6e      	ldr	r2, [pc, #440]	; (8006564 <HAL_RCC_OscConfig+0x344>)
 80063ac:	4013      	ands	r3, r2
 80063ae:	0019      	movs	r1, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	691b      	ldr	r3, [r3, #16]
 80063b4:	021a      	lsls	r2, r3, #8
 80063b6:	4b68      	ldr	r3, [pc, #416]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80063b8:	430a      	orrs	r2, r1
 80063ba:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80063bc:	4b66      	ldr	r3, [pc, #408]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	2209      	movs	r2, #9
 80063c2:	4393      	bics	r3, r2
 80063c4:	0019      	movs	r1, r3
 80063c6:	4b64      	ldr	r3, [pc, #400]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80063c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063ca:	430a      	orrs	r2, r1
 80063cc:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063ce:	f000 fbeb 	bl	8006ba8 <HAL_RCC_GetSysClockFreq>
 80063d2:	0001      	movs	r1, r0
 80063d4:	4b60      	ldr	r3, [pc, #384]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	091b      	lsrs	r3, r3, #4
 80063da:	220f      	movs	r2, #15
 80063dc:	4013      	ands	r3, r2
 80063de:	4a62      	ldr	r2, [pc, #392]	; (8006568 <HAL_RCC_OscConfig+0x348>)
 80063e0:	5cd3      	ldrb	r3, [r2, r3]
 80063e2:	000a      	movs	r2, r1
 80063e4:	40da      	lsrs	r2, r3
 80063e6:	4b61      	ldr	r3, [pc, #388]	; (800656c <HAL_RCC_OscConfig+0x34c>)
 80063e8:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80063ea:	4b61      	ldr	r3, [pc, #388]	; (8006570 <HAL_RCC_OscConfig+0x350>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2513      	movs	r5, #19
 80063f0:	197c      	adds	r4, r7, r5
 80063f2:	0018      	movs	r0, r3
 80063f4:	f7fe fb30 	bl	8004a58 <HAL_InitTick>
 80063f8:	0003      	movs	r3, r0
 80063fa:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80063fc:	197b      	adds	r3, r7, r5
 80063fe:	781b      	ldrb	r3, [r3, #0]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d046      	beq.n	8006492 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8006404:	197b      	adds	r3, r7, r5
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	e280      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800640a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640c:	2b00      	cmp	r3, #0
 800640e:	d027      	beq.n	8006460 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8006410:	4b51      	ldr	r3, [pc, #324]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	2209      	movs	r2, #9
 8006416:	4393      	bics	r3, r2
 8006418:	0019      	movs	r1, r3
 800641a:	4b4f      	ldr	r3, [pc, #316]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 800641c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800641e:	430a      	orrs	r2, r1
 8006420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006422:	f7fe fb5f 	bl	8004ae4 <HAL_GetTick>
 8006426:	0003      	movs	r3, r0
 8006428:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800642a:	e008      	b.n	800643e <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800642c:	f7fe fb5a 	bl	8004ae4 <HAL_GetTick>
 8006430:	0002      	movs	r2, r0
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	2b02      	cmp	r3, #2
 8006438:	d901      	bls.n	800643e <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e266      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800643e:	4b46      	ldr	r3, [pc, #280]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2204      	movs	r2, #4
 8006444:	4013      	ands	r3, r2
 8006446:	d0f1      	beq.n	800642c <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006448:	4b43      	ldr	r3, [pc, #268]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	4a45      	ldr	r2, [pc, #276]	; (8006564 <HAL_RCC_OscConfig+0x344>)
 800644e:	4013      	ands	r3, r2
 8006450:	0019      	movs	r1, r3
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	021a      	lsls	r2, r3, #8
 8006458:	4b3f      	ldr	r3, [pc, #252]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 800645a:	430a      	orrs	r2, r1
 800645c:	605a      	str	r2, [r3, #4]
 800645e:	e018      	b.n	8006492 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006460:	4b3d      	ldr	r3, [pc, #244]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	4b3c      	ldr	r3, [pc, #240]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 8006466:	2101      	movs	r1, #1
 8006468:	438a      	bics	r2, r1
 800646a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800646c:	f7fe fb3a 	bl	8004ae4 <HAL_GetTick>
 8006470:	0003      	movs	r3, r0
 8006472:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006474:	e008      	b.n	8006488 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006476:	f7fe fb35 	bl	8004ae4 <HAL_GetTick>
 800647a:	0002      	movs	r2, r0
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	2b02      	cmp	r3, #2
 8006482:	d901      	bls.n	8006488 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e241      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006488:	4b33      	ldr	r3, [pc, #204]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2204      	movs	r2, #4
 800648e:	4013      	ands	r3, r2
 8006490:	d1f1      	bne.n	8006476 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2210      	movs	r2, #16
 8006498:	4013      	ands	r3, r2
 800649a:	d100      	bne.n	800649e <HAL_RCC_OscConfig+0x27e>
 800649c:	e0a1      	b.n	80065e2 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800649e:	69fb      	ldr	r3, [r7, #28]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d140      	bne.n	8006526 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80064a4:	4b2c      	ldr	r3, [pc, #176]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	2380      	movs	r3, #128	; 0x80
 80064aa:	009b      	lsls	r3, r3, #2
 80064ac:	4013      	ands	r3, r2
 80064ae:	d005      	beq.n	80064bc <HAL_RCC_OscConfig+0x29c>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	699b      	ldr	r3, [r3, #24]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d101      	bne.n	80064bc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	e227      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80064bc:	4b26      	ldr	r3, [pc, #152]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	4a2c      	ldr	r2, [pc, #176]	; (8006574 <HAL_RCC_OscConfig+0x354>)
 80064c2:	4013      	ands	r3, r2
 80064c4:	0019      	movs	r1, r3
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6a1a      	ldr	r2, [r3, #32]
 80064ca:	4b23      	ldr	r3, [pc, #140]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80064cc:	430a      	orrs	r2, r1
 80064ce:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80064d0:	4b21      	ldr	r3, [pc, #132]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	021b      	lsls	r3, r3, #8
 80064d6:	0a19      	lsrs	r1, r3, #8
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	69db      	ldr	r3, [r3, #28]
 80064dc:	061a      	lsls	r2, r3, #24
 80064de:	4b1e      	ldr	r3, [pc, #120]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80064e0:	430a      	orrs	r2, r1
 80064e2:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a1b      	ldr	r3, [r3, #32]
 80064e8:	0b5b      	lsrs	r3, r3, #13
 80064ea:	3301      	adds	r3, #1
 80064ec:	2280      	movs	r2, #128	; 0x80
 80064ee:	0212      	lsls	r2, r2, #8
 80064f0:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80064f2:	4b19      	ldr	r3, [pc, #100]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	091b      	lsrs	r3, r3, #4
 80064f8:	210f      	movs	r1, #15
 80064fa:	400b      	ands	r3, r1
 80064fc:	491a      	ldr	r1, [pc, #104]	; (8006568 <HAL_RCC_OscConfig+0x348>)
 80064fe:	5ccb      	ldrb	r3, [r1, r3]
 8006500:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006502:	4b1a      	ldr	r3, [pc, #104]	; (800656c <HAL_RCC_OscConfig+0x34c>)
 8006504:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8006506:	4b1a      	ldr	r3, [pc, #104]	; (8006570 <HAL_RCC_OscConfig+0x350>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2513      	movs	r5, #19
 800650c:	197c      	adds	r4, r7, r5
 800650e:	0018      	movs	r0, r3
 8006510:	f7fe faa2 	bl	8004a58 <HAL_InitTick>
 8006514:	0003      	movs	r3, r0
 8006516:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8006518:	197b      	adds	r3, r7, r5
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d060      	beq.n	80065e2 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8006520:	197b      	adds	r3, r7, r5
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	e1f2      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	699b      	ldr	r3, [r3, #24]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d03f      	beq.n	80065ae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800652e:	4b0a      	ldr	r3, [pc, #40]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	4b09      	ldr	r3, [pc, #36]	; (8006558 <HAL_RCC_OscConfig+0x338>)
 8006534:	2180      	movs	r1, #128	; 0x80
 8006536:	0049      	lsls	r1, r1, #1
 8006538:	430a      	orrs	r2, r1
 800653a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800653c:	f7fe fad2 	bl	8004ae4 <HAL_GetTick>
 8006540:	0003      	movs	r3, r0
 8006542:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006544:	e018      	b.n	8006578 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006546:	f7fe facd 	bl	8004ae4 <HAL_GetTick>
 800654a:	0002      	movs	r2, r0
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	2b02      	cmp	r3, #2
 8006552:	d911      	bls.n	8006578 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	e1d9      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
 8006558:	40021000 	.word	0x40021000
 800655c:	fffeffff 	.word	0xfffeffff
 8006560:	fffbffff 	.word	0xfffbffff
 8006564:	ffffe0ff 	.word	0xffffe0ff
 8006568:	0800ae94 	.word	0x0800ae94
 800656c:	20000004 	.word	0x20000004
 8006570:	20000008 	.word	0x20000008
 8006574:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006578:	4bc9      	ldr	r3, [pc, #804]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	2380      	movs	r3, #128	; 0x80
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	4013      	ands	r3, r2
 8006582:	d0e0      	beq.n	8006546 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006584:	4bc6      	ldr	r3, [pc, #792]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	4ac6      	ldr	r2, [pc, #792]	; (80068a4 <HAL_RCC_OscConfig+0x684>)
 800658a:	4013      	ands	r3, r2
 800658c:	0019      	movs	r1, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a1a      	ldr	r2, [r3, #32]
 8006592:	4bc3      	ldr	r3, [pc, #780]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006594:	430a      	orrs	r2, r1
 8006596:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006598:	4bc1      	ldr	r3, [pc, #772]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	021b      	lsls	r3, r3, #8
 800659e:	0a19      	lsrs	r1, r3, #8
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	69db      	ldr	r3, [r3, #28]
 80065a4:	061a      	lsls	r2, r3, #24
 80065a6:	4bbe      	ldr	r3, [pc, #760]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80065a8:	430a      	orrs	r2, r1
 80065aa:	605a      	str	r2, [r3, #4]
 80065ac:	e019      	b.n	80065e2 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80065ae:	4bbc      	ldr	r3, [pc, #752]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	4bbb      	ldr	r3, [pc, #748]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80065b4:	49bc      	ldr	r1, [pc, #752]	; (80068a8 <HAL_RCC_OscConfig+0x688>)
 80065b6:	400a      	ands	r2, r1
 80065b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065ba:	f7fe fa93 	bl	8004ae4 <HAL_GetTick>
 80065be:	0003      	movs	r3, r0
 80065c0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80065c2:	e008      	b.n	80065d6 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80065c4:	f7fe fa8e 	bl	8004ae4 <HAL_GetTick>
 80065c8:	0002      	movs	r2, r0
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	1ad3      	subs	r3, r2, r3
 80065ce:	2b02      	cmp	r3, #2
 80065d0:	d901      	bls.n	80065d6 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e19a      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80065d6:	4bb2      	ldr	r3, [pc, #712]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	2380      	movs	r3, #128	; 0x80
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	4013      	ands	r3, r2
 80065e0:	d1f0      	bne.n	80065c4 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2208      	movs	r2, #8
 80065e8:	4013      	ands	r3, r2
 80065ea:	d036      	beq.n	800665a <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	695b      	ldr	r3, [r3, #20]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d019      	beq.n	8006628 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065f4:	4baa      	ldr	r3, [pc, #680]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80065f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80065f8:	4ba9      	ldr	r3, [pc, #676]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80065fa:	2101      	movs	r1, #1
 80065fc:	430a      	orrs	r2, r1
 80065fe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006600:	f7fe fa70 	bl	8004ae4 <HAL_GetTick>
 8006604:	0003      	movs	r3, r0
 8006606:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006608:	e008      	b.n	800661c <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800660a:	f7fe fa6b 	bl	8004ae4 <HAL_GetTick>
 800660e:	0002      	movs	r2, r0
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	1ad3      	subs	r3, r2, r3
 8006614:	2b02      	cmp	r3, #2
 8006616:	d901      	bls.n	800661c <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8006618:	2303      	movs	r3, #3
 800661a:	e177      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800661c:	4ba0      	ldr	r3, [pc, #640]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800661e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006620:	2202      	movs	r2, #2
 8006622:	4013      	ands	r3, r2
 8006624:	d0f1      	beq.n	800660a <HAL_RCC_OscConfig+0x3ea>
 8006626:	e018      	b.n	800665a <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006628:	4b9d      	ldr	r3, [pc, #628]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800662a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800662c:	4b9c      	ldr	r3, [pc, #624]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800662e:	2101      	movs	r1, #1
 8006630:	438a      	bics	r2, r1
 8006632:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006634:	f7fe fa56 	bl	8004ae4 <HAL_GetTick>
 8006638:	0003      	movs	r3, r0
 800663a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800663c:	e008      	b.n	8006650 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800663e:	f7fe fa51 	bl	8004ae4 <HAL_GetTick>
 8006642:	0002      	movs	r2, r0
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	1ad3      	subs	r3, r2, r3
 8006648:	2b02      	cmp	r3, #2
 800664a:	d901      	bls.n	8006650 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 800664c:	2303      	movs	r3, #3
 800664e:	e15d      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006650:	4b93      	ldr	r3, [pc, #588]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006652:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006654:	2202      	movs	r2, #2
 8006656:	4013      	ands	r3, r2
 8006658:	d1f1      	bne.n	800663e <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	2204      	movs	r2, #4
 8006660:	4013      	ands	r3, r2
 8006662:	d100      	bne.n	8006666 <HAL_RCC_OscConfig+0x446>
 8006664:	e0ae      	b.n	80067c4 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006666:	2023      	movs	r0, #35	; 0x23
 8006668:	183b      	adds	r3, r7, r0
 800666a:	2200      	movs	r2, #0
 800666c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800666e:	4b8c      	ldr	r3, [pc, #560]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006670:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006672:	2380      	movs	r3, #128	; 0x80
 8006674:	055b      	lsls	r3, r3, #21
 8006676:	4013      	ands	r3, r2
 8006678:	d109      	bne.n	800668e <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800667a:	4b89      	ldr	r3, [pc, #548]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800667c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800667e:	4b88      	ldr	r3, [pc, #544]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006680:	2180      	movs	r1, #128	; 0x80
 8006682:	0549      	lsls	r1, r1, #21
 8006684:	430a      	orrs	r2, r1
 8006686:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8006688:	183b      	adds	r3, r7, r0
 800668a:	2201      	movs	r2, #1
 800668c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800668e:	4b87      	ldr	r3, [pc, #540]	; (80068ac <HAL_RCC_OscConfig+0x68c>)
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	2380      	movs	r3, #128	; 0x80
 8006694:	005b      	lsls	r3, r3, #1
 8006696:	4013      	ands	r3, r2
 8006698:	d11a      	bne.n	80066d0 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800669a:	4b84      	ldr	r3, [pc, #528]	; (80068ac <HAL_RCC_OscConfig+0x68c>)
 800669c:	681a      	ldr	r2, [r3, #0]
 800669e:	4b83      	ldr	r3, [pc, #524]	; (80068ac <HAL_RCC_OscConfig+0x68c>)
 80066a0:	2180      	movs	r1, #128	; 0x80
 80066a2:	0049      	lsls	r1, r1, #1
 80066a4:	430a      	orrs	r2, r1
 80066a6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066a8:	f7fe fa1c 	bl	8004ae4 <HAL_GetTick>
 80066ac:	0003      	movs	r3, r0
 80066ae:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066b0:	e008      	b.n	80066c4 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066b2:	f7fe fa17 	bl	8004ae4 <HAL_GetTick>
 80066b6:	0002      	movs	r2, r0
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	2b64      	cmp	r3, #100	; 0x64
 80066be:	d901      	bls.n	80066c4 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80066c0:	2303      	movs	r3, #3
 80066c2:	e123      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066c4:	4b79      	ldr	r3, [pc, #484]	; (80068ac <HAL_RCC_OscConfig+0x68c>)
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	2380      	movs	r3, #128	; 0x80
 80066ca:	005b      	lsls	r3, r3, #1
 80066cc:	4013      	ands	r3, r2
 80066ce:	d0f0      	beq.n	80066b2 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	689a      	ldr	r2, [r3, #8]
 80066d4:	2380      	movs	r3, #128	; 0x80
 80066d6:	005b      	lsls	r3, r3, #1
 80066d8:	429a      	cmp	r2, r3
 80066da:	d107      	bne.n	80066ec <HAL_RCC_OscConfig+0x4cc>
 80066dc:	4b70      	ldr	r3, [pc, #448]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80066de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80066e0:	4b6f      	ldr	r3, [pc, #444]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80066e2:	2180      	movs	r1, #128	; 0x80
 80066e4:	0049      	lsls	r1, r1, #1
 80066e6:	430a      	orrs	r2, r1
 80066e8:	651a      	str	r2, [r3, #80]	; 0x50
 80066ea:	e031      	b.n	8006750 <HAL_RCC_OscConfig+0x530>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d10c      	bne.n	800670e <HAL_RCC_OscConfig+0x4ee>
 80066f4:	4b6a      	ldr	r3, [pc, #424]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80066f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80066f8:	4b69      	ldr	r3, [pc, #420]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80066fa:	496b      	ldr	r1, [pc, #428]	; (80068a8 <HAL_RCC_OscConfig+0x688>)
 80066fc:	400a      	ands	r2, r1
 80066fe:	651a      	str	r2, [r3, #80]	; 0x50
 8006700:	4b67      	ldr	r3, [pc, #412]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006702:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006704:	4b66      	ldr	r3, [pc, #408]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006706:	496a      	ldr	r1, [pc, #424]	; (80068b0 <HAL_RCC_OscConfig+0x690>)
 8006708:	400a      	ands	r2, r1
 800670a:	651a      	str	r2, [r3, #80]	; 0x50
 800670c:	e020      	b.n	8006750 <HAL_RCC_OscConfig+0x530>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	689a      	ldr	r2, [r3, #8]
 8006712:	23a0      	movs	r3, #160	; 0xa0
 8006714:	00db      	lsls	r3, r3, #3
 8006716:	429a      	cmp	r2, r3
 8006718:	d10e      	bne.n	8006738 <HAL_RCC_OscConfig+0x518>
 800671a:	4b61      	ldr	r3, [pc, #388]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800671c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800671e:	4b60      	ldr	r3, [pc, #384]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006720:	2180      	movs	r1, #128	; 0x80
 8006722:	00c9      	lsls	r1, r1, #3
 8006724:	430a      	orrs	r2, r1
 8006726:	651a      	str	r2, [r3, #80]	; 0x50
 8006728:	4b5d      	ldr	r3, [pc, #372]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800672a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800672c:	4b5c      	ldr	r3, [pc, #368]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800672e:	2180      	movs	r1, #128	; 0x80
 8006730:	0049      	lsls	r1, r1, #1
 8006732:	430a      	orrs	r2, r1
 8006734:	651a      	str	r2, [r3, #80]	; 0x50
 8006736:	e00b      	b.n	8006750 <HAL_RCC_OscConfig+0x530>
 8006738:	4b59      	ldr	r3, [pc, #356]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800673a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800673c:	4b58      	ldr	r3, [pc, #352]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800673e:	495a      	ldr	r1, [pc, #360]	; (80068a8 <HAL_RCC_OscConfig+0x688>)
 8006740:	400a      	ands	r2, r1
 8006742:	651a      	str	r2, [r3, #80]	; 0x50
 8006744:	4b56      	ldr	r3, [pc, #344]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006746:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006748:	4b55      	ldr	r3, [pc, #340]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800674a:	4959      	ldr	r1, [pc, #356]	; (80068b0 <HAL_RCC_OscConfig+0x690>)
 800674c:	400a      	ands	r2, r1
 800674e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d015      	beq.n	8006784 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006758:	f7fe f9c4 	bl	8004ae4 <HAL_GetTick>
 800675c:	0003      	movs	r3, r0
 800675e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006760:	e009      	b.n	8006776 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006762:	f7fe f9bf 	bl	8004ae4 <HAL_GetTick>
 8006766:	0002      	movs	r2, r0
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	1ad3      	subs	r3, r2, r3
 800676c:	4a51      	ldr	r2, [pc, #324]	; (80068b4 <HAL_RCC_OscConfig+0x694>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d901      	bls.n	8006776 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8006772:	2303      	movs	r3, #3
 8006774:	e0ca      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006776:	4b4a      	ldr	r3, [pc, #296]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006778:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800677a:	2380      	movs	r3, #128	; 0x80
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	4013      	ands	r3, r2
 8006780:	d0ef      	beq.n	8006762 <HAL_RCC_OscConfig+0x542>
 8006782:	e014      	b.n	80067ae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006784:	f7fe f9ae 	bl	8004ae4 <HAL_GetTick>
 8006788:	0003      	movs	r3, r0
 800678a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800678c:	e009      	b.n	80067a2 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800678e:	f7fe f9a9 	bl	8004ae4 <HAL_GetTick>
 8006792:	0002      	movs	r2, r0
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	4a46      	ldr	r2, [pc, #280]	; (80068b4 <HAL_RCC_OscConfig+0x694>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d901      	bls.n	80067a2 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800679e:	2303      	movs	r3, #3
 80067a0:	e0b4      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80067a2:	4b3f      	ldr	r3, [pc, #252]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80067a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80067a6:	2380      	movs	r3, #128	; 0x80
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	4013      	ands	r3, r2
 80067ac:	d1ef      	bne.n	800678e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80067ae:	2323      	movs	r3, #35	; 0x23
 80067b0:	18fb      	adds	r3, r7, r3
 80067b2:	781b      	ldrb	r3, [r3, #0]
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d105      	bne.n	80067c4 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067b8:	4b39      	ldr	r3, [pc, #228]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80067ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067bc:	4b38      	ldr	r3, [pc, #224]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80067be:	493e      	ldr	r1, [pc, #248]	; (80068b8 <HAL_RCC_OscConfig+0x698>)
 80067c0:	400a      	ands	r2, r1
 80067c2:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d100      	bne.n	80067ce <HAL_RCC_OscConfig+0x5ae>
 80067cc:	e09d      	b.n	800690a <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80067ce:	69fb      	ldr	r3, [r7, #28]
 80067d0:	2b0c      	cmp	r3, #12
 80067d2:	d100      	bne.n	80067d6 <HAL_RCC_OscConfig+0x5b6>
 80067d4:	e076      	b.n	80068c4 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d145      	bne.n	800686a <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067de:	4b30      	ldr	r3, [pc, #192]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	4b2f      	ldr	r3, [pc, #188]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 80067e4:	4935      	ldr	r1, [pc, #212]	; (80068bc <HAL_RCC_OscConfig+0x69c>)
 80067e6:	400a      	ands	r2, r1
 80067e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067ea:	f7fe f97b 	bl	8004ae4 <HAL_GetTick>
 80067ee:	0003      	movs	r3, r0
 80067f0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80067f2:	e008      	b.n	8006806 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067f4:	f7fe f976 	bl	8004ae4 <HAL_GetTick>
 80067f8:	0002      	movs	r2, r0
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	1ad3      	subs	r3, r2, r3
 80067fe:	2b02      	cmp	r3, #2
 8006800:	d901      	bls.n	8006806 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8006802:	2303      	movs	r3, #3
 8006804:	e082      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006806:	4b26      	ldr	r3, [pc, #152]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	2380      	movs	r3, #128	; 0x80
 800680c:	049b      	lsls	r3, r3, #18
 800680e:	4013      	ands	r3, r2
 8006810:	d1f0      	bne.n	80067f4 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006812:	4b23      	ldr	r3, [pc, #140]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	4a2a      	ldr	r2, [pc, #168]	; (80068c0 <HAL_RCC_OscConfig+0x6a0>)
 8006818:	4013      	ands	r3, r2
 800681a:	0019      	movs	r1, r3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006824:	431a      	orrs	r2, r3
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800682a:	431a      	orrs	r2, r3
 800682c:	4b1c      	ldr	r3, [pc, #112]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800682e:	430a      	orrs	r2, r1
 8006830:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006832:	4b1b      	ldr	r3, [pc, #108]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	4b1a      	ldr	r3, [pc, #104]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006838:	2180      	movs	r1, #128	; 0x80
 800683a:	0449      	lsls	r1, r1, #17
 800683c:	430a      	orrs	r2, r1
 800683e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006840:	f7fe f950 	bl	8004ae4 <HAL_GetTick>
 8006844:	0003      	movs	r3, r0
 8006846:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006848:	e008      	b.n	800685c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800684a:	f7fe f94b 	bl	8004ae4 <HAL_GetTick>
 800684e:	0002      	movs	r2, r0
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	2b02      	cmp	r3, #2
 8006856:	d901      	bls.n	800685c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	e057      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800685c:	4b10      	ldr	r3, [pc, #64]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	2380      	movs	r3, #128	; 0x80
 8006862:	049b      	lsls	r3, r3, #18
 8006864:	4013      	ands	r3, r2
 8006866:	d0f0      	beq.n	800684a <HAL_RCC_OscConfig+0x62a>
 8006868:	e04f      	b.n	800690a <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800686a:	4b0d      	ldr	r3, [pc, #52]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	4b0c      	ldr	r3, [pc, #48]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006870:	4912      	ldr	r1, [pc, #72]	; (80068bc <HAL_RCC_OscConfig+0x69c>)
 8006872:	400a      	ands	r2, r1
 8006874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006876:	f7fe f935 	bl	8004ae4 <HAL_GetTick>
 800687a:	0003      	movs	r3, r0
 800687c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800687e:	e008      	b.n	8006892 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006880:	f7fe f930 	bl	8004ae4 <HAL_GetTick>
 8006884:	0002      	movs	r2, r0
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	2b02      	cmp	r3, #2
 800688c:	d901      	bls.n	8006892 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800688e:	2303      	movs	r3, #3
 8006890:	e03c      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006892:	4b03      	ldr	r3, [pc, #12]	; (80068a0 <HAL_RCC_OscConfig+0x680>)
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	2380      	movs	r3, #128	; 0x80
 8006898:	049b      	lsls	r3, r3, #18
 800689a:	4013      	ands	r3, r2
 800689c:	d1f0      	bne.n	8006880 <HAL_RCC_OscConfig+0x660>
 800689e:	e034      	b.n	800690a <HAL_RCC_OscConfig+0x6ea>
 80068a0:	40021000 	.word	0x40021000
 80068a4:	ffff1fff 	.word	0xffff1fff
 80068a8:	fffffeff 	.word	0xfffffeff
 80068ac:	40007000 	.word	0x40007000
 80068b0:	fffffbff 	.word	0xfffffbff
 80068b4:	00001388 	.word	0x00001388
 80068b8:	efffffff 	.word	0xefffffff
 80068bc:	feffffff 	.word	0xfeffffff
 80068c0:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d101      	bne.n	80068d0 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e01d      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80068d0:	4b10      	ldr	r3, [pc, #64]	; (8006914 <HAL_RCC_OscConfig+0x6f4>)
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068d6:	69ba      	ldr	r2, [r7, #24]
 80068d8:	2380      	movs	r3, #128	; 0x80
 80068da:	025b      	lsls	r3, r3, #9
 80068dc:	401a      	ands	r2, r3
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d10f      	bne.n	8006906 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80068e6:	69ba      	ldr	r2, [r7, #24]
 80068e8:	23f0      	movs	r3, #240	; 0xf0
 80068ea:	039b      	lsls	r3, r3, #14
 80068ec:	401a      	ands	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d107      	bne.n	8006906 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80068f6:	69ba      	ldr	r2, [r7, #24]
 80068f8:	23c0      	movs	r3, #192	; 0xc0
 80068fa:	041b      	lsls	r3, r3, #16
 80068fc:	401a      	ands	r2, r3
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006902:	429a      	cmp	r2, r3
 8006904:	d001      	beq.n	800690a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e000      	b.n	800690c <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800690a:	2300      	movs	r3, #0
}
 800690c:	0018      	movs	r0, r3
 800690e:	46bd      	mov	sp, r7
 8006910:	b00a      	add	sp, #40	; 0x28
 8006912:	bdb0      	pop	{r4, r5, r7, pc}
 8006914:	40021000 	.word	0x40021000

08006918 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006918:	b5b0      	push	{r4, r5, r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d101      	bne.n	800692c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	e128      	b.n	8006b7e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800692c:	4b96      	ldr	r3, [pc, #600]	; (8006b88 <HAL_RCC_ClockConfig+0x270>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2201      	movs	r2, #1
 8006932:	4013      	ands	r3, r2
 8006934:	683a      	ldr	r2, [r7, #0]
 8006936:	429a      	cmp	r2, r3
 8006938:	d91e      	bls.n	8006978 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800693a:	4b93      	ldr	r3, [pc, #588]	; (8006b88 <HAL_RCC_ClockConfig+0x270>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	2201      	movs	r2, #1
 8006940:	4393      	bics	r3, r2
 8006942:	0019      	movs	r1, r3
 8006944:	4b90      	ldr	r3, [pc, #576]	; (8006b88 <HAL_RCC_ClockConfig+0x270>)
 8006946:	683a      	ldr	r2, [r7, #0]
 8006948:	430a      	orrs	r2, r1
 800694a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800694c:	f7fe f8ca 	bl	8004ae4 <HAL_GetTick>
 8006950:	0003      	movs	r3, r0
 8006952:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006954:	e009      	b.n	800696a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006956:	f7fe f8c5 	bl	8004ae4 <HAL_GetTick>
 800695a:	0002      	movs	r2, r0
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	4a8a      	ldr	r2, [pc, #552]	; (8006b8c <HAL_RCC_ClockConfig+0x274>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d901      	bls.n	800696a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006966:	2303      	movs	r3, #3
 8006968:	e109      	b.n	8006b7e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800696a:	4b87      	ldr	r3, [pc, #540]	; (8006b88 <HAL_RCC_ClockConfig+0x270>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2201      	movs	r2, #1
 8006970:	4013      	ands	r3, r2
 8006972:	683a      	ldr	r2, [r7, #0]
 8006974:	429a      	cmp	r2, r3
 8006976:	d1ee      	bne.n	8006956 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2202      	movs	r2, #2
 800697e:	4013      	ands	r3, r2
 8006980:	d009      	beq.n	8006996 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006982:	4b83      	ldr	r3, [pc, #524]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	22f0      	movs	r2, #240	; 0xf0
 8006988:	4393      	bics	r3, r2
 800698a:	0019      	movs	r1, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	689a      	ldr	r2, [r3, #8]
 8006990:	4b7f      	ldr	r3, [pc, #508]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 8006992:	430a      	orrs	r2, r1
 8006994:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	2201      	movs	r2, #1
 800699c:	4013      	ands	r3, r2
 800699e:	d100      	bne.n	80069a2 <HAL_RCC_ClockConfig+0x8a>
 80069a0:	e089      	b.n	8006ab6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	2b02      	cmp	r3, #2
 80069a8:	d107      	bne.n	80069ba <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80069aa:	4b79      	ldr	r3, [pc, #484]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	2380      	movs	r3, #128	; 0x80
 80069b0:	029b      	lsls	r3, r3, #10
 80069b2:	4013      	ands	r3, r2
 80069b4:	d120      	bne.n	80069f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	e0e1      	b.n	8006b7e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	2b03      	cmp	r3, #3
 80069c0:	d107      	bne.n	80069d2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80069c2:	4b73      	ldr	r3, [pc, #460]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	2380      	movs	r3, #128	; 0x80
 80069c8:	049b      	lsls	r3, r3, #18
 80069ca:	4013      	ands	r3, r2
 80069cc:	d114      	bne.n	80069f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80069ce:	2301      	movs	r3, #1
 80069d0:	e0d5      	b.n	8006b7e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d106      	bne.n	80069e8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80069da:	4b6d      	ldr	r3, [pc, #436]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	2204      	movs	r2, #4
 80069e0:	4013      	ands	r3, r2
 80069e2:	d109      	bne.n	80069f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	e0ca      	b.n	8006b7e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80069e8:	4b69      	ldr	r3, [pc, #420]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 80069ea:	681a      	ldr	r2, [r3, #0]
 80069ec:	2380      	movs	r3, #128	; 0x80
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	4013      	ands	r3, r2
 80069f2:	d101      	bne.n	80069f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	e0c2      	b.n	8006b7e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80069f8:	4b65      	ldr	r3, [pc, #404]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	2203      	movs	r2, #3
 80069fe:	4393      	bics	r3, r2
 8006a00:	0019      	movs	r1, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	685a      	ldr	r2, [r3, #4]
 8006a06:	4b62      	ldr	r3, [pc, #392]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 8006a08:	430a      	orrs	r2, r1
 8006a0a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a0c:	f7fe f86a 	bl	8004ae4 <HAL_GetTick>
 8006a10:	0003      	movs	r3, r0
 8006a12:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	2b02      	cmp	r3, #2
 8006a1a:	d111      	bne.n	8006a40 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006a1c:	e009      	b.n	8006a32 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a1e:	f7fe f861 	bl	8004ae4 <HAL_GetTick>
 8006a22:	0002      	movs	r2, r0
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	1ad3      	subs	r3, r2, r3
 8006a28:	4a58      	ldr	r2, [pc, #352]	; (8006b8c <HAL_RCC_ClockConfig+0x274>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d901      	bls.n	8006a32 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8006a2e:	2303      	movs	r3, #3
 8006a30:	e0a5      	b.n	8006b7e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006a32:	4b57      	ldr	r3, [pc, #348]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 8006a34:	68db      	ldr	r3, [r3, #12]
 8006a36:	220c      	movs	r2, #12
 8006a38:	4013      	ands	r3, r2
 8006a3a:	2b08      	cmp	r3, #8
 8006a3c:	d1ef      	bne.n	8006a1e <HAL_RCC_ClockConfig+0x106>
 8006a3e:	e03a      	b.n	8006ab6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	2b03      	cmp	r3, #3
 8006a46:	d111      	bne.n	8006a6c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a48:	e009      	b.n	8006a5e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a4a:	f7fe f84b 	bl	8004ae4 <HAL_GetTick>
 8006a4e:	0002      	movs	r2, r0
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	1ad3      	subs	r3, r2, r3
 8006a54:	4a4d      	ldr	r2, [pc, #308]	; (8006b8c <HAL_RCC_ClockConfig+0x274>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d901      	bls.n	8006a5e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8006a5a:	2303      	movs	r3, #3
 8006a5c:	e08f      	b.n	8006b7e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a5e:	4b4c      	ldr	r3, [pc, #304]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	220c      	movs	r2, #12
 8006a64:	4013      	ands	r3, r2
 8006a66:	2b0c      	cmp	r3, #12
 8006a68:	d1ef      	bne.n	8006a4a <HAL_RCC_ClockConfig+0x132>
 8006a6a:	e024      	b.n	8006ab6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d11b      	bne.n	8006aac <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006a74:	e009      	b.n	8006a8a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a76:	f7fe f835 	bl	8004ae4 <HAL_GetTick>
 8006a7a:	0002      	movs	r2, r0
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	1ad3      	subs	r3, r2, r3
 8006a80:	4a42      	ldr	r2, [pc, #264]	; (8006b8c <HAL_RCC_ClockConfig+0x274>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d901      	bls.n	8006a8a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8006a86:	2303      	movs	r3, #3
 8006a88:	e079      	b.n	8006b7e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006a8a:	4b41      	ldr	r3, [pc, #260]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	220c      	movs	r2, #12
 8006a90:	4013      	ands	r3, r2
 8006a92:	2b04      	cmp	r3, #4
 8006a94:	d1ef      	bne.n	8006a76 <HAL_RCC_ClockConfig+0x15e>
 8006a96:	e00e      	b.n	8006ab6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a98:	f7fe f824 	bl	8004ae4 <HAL_GetTick>
 8006a9c:	0002      	movs	r2, r0
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	4a3a      	ldr	r2, [pc, #232]	; (8006b8c <HAL_RCC_ClockConfig+0x274>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d901      	bls.n	8006aac <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	e068      	b.n	8006b7e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006aac:	4b38      	ldr	r3, [pc, #224]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	220c      	movs	r2, #12
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	d1f0      	bne.n	8006a98 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006ab6:	4b34      	ldr	r3, [pc, #208]	; (8006b88 <HAL_RCC_ClockConfig+0x270>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2201      	movs	r2, #1
 8006abc:	4013      	ands	r3, r2
 8006abe:	683a      	ldr	r2, [r7, #0]
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	d21e      	bcs.n	8006b02 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ac4:	4b30      	ldr	r3, [pc, #192]	; (8006b88 <HAL_RCC_ClockConfig+0x270>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2201      	movs	r2, #1
 8006aca:	4393      	bics	r3, r2
 8006acc:	0019      	movs	r1, r3
 8006ace:	4b2e      	ldr	r3, [pc, #184]	; (8006b88 <HAL_RCC_ClockConfig+0x270>)
 8006ad0:	683a      	ldr	r2, [r7, #0]
 8006ad2:	430a      	orrs	r2, r1
 8006ad4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006ad6:	f7fe f805 	bl	8004ae4 <HAL_GetTick>
 8006ada:	0003      	movs	r3, r0
 8006adc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ade:	e009      	b.n	8006af4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ae0:	f7fe f800 	bl	8004ae4 <HAL_GetTick>
 8006ae4:	0002      	movs	r2, r0
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	4a28      	ldr	r2, [pc, #160]	; (8006b8c <HAL_RCC_ClockConfig+0x274>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d901      	bls.n	8006af4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8006af0:	2303      	movs	r3, #3
 8006af2:	e044      	b.n	8006b7e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006af4:	4b24      	ldr	r3, [pc, #144]	; (8006b88 <HAL_RCC_ClockConfig+0x270>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2201      	movs	r2, #1
 8006afa:	4013      	ands	r3, r2
 8006afc:	683a      	ldr	r2, [r7, #0]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d1ee      	bne.n	8006ae0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	2204      	movs	r2, #4
 8006b08:	4013      	ands	r3, r2
 8006b0a:	d009      	beq.n	8006b20 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b0c:	4b20      	ldr	r3, [pc, #128]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	4a20      	ldr	r2, [pc, #128]	; (8006b94 <HAL_RCC_ClockConfig+0x27c>)
 8006b12:	4013      	ands	r3, r2
 8006b14:	0019      	movs	r1, r3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	68da      	ldr	r2, [r3, #12]
 8006b1a:	4b1d      	ldr	r3, [pc, #116]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 8006b1c:	430a      	orrs	r2, r1
 8006b1e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2208      	movs	r2, #8
 8006b26:	4013      	ands	r3, r2
 8006b28:	d00a      	beq.n	8006b40 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006b2a:	4b19      	ldr	r3, [pc, #100]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	4a1a      	ldr	r2, [pc, #104]	; (8006b98 <HAL_RCC_ClockConfig+0x280>)
 8006b30:	4013      	ands	r3, r2
 8006b32:	0019      	movs	r1, r3
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	691b      	ldr	r3, [r3, #16]
 8006b38:	00da      	lsls	r2, r3, #3
 8006b3a:	4b15      	ldr	r3, [pc, #84]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 8006b3c:	430a      	orrs	r2, r1
 8006b3e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006b40:	f000 f832 	bl	8006ba8 <HAL_RCC_GetSysClockFreq>
 8006b44:	0001      	movs	r1, r0
 8006b46:	4b12      	ldr	r3, [pc, #72]	; (8006b90 <HAL_RCC_ClockConfig+0x278>)
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	091b      	lsrs	r3, r3, #4
 8006b4c:	220f      	movs	r2, #15
 8006b4e:	4013      	ands	r3, r2
 8006b50:	4a12      	ldr	r2, [pc, #72]	; (8006b9c <HAL_RCC_ClockConfig+0x284>)
 8006b52:	5cd3      	ldrb	r3, [r2, r3]
 8006b54:	000a      	movs	r2, r1
 8006b56:	40da      	lsrs	r2, r3
 8006b58:	4b11      	ldr	r3, [pc, #68]	; (8006ba0 <HAL_RCC_ClockConfig+0x288>)
 8006b5a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006b5c:	4b11      	ldr	r3, [pc, #68]	; (8006ba4 <HAL_RCC_ClockConfig+0x28c>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	250b      	movs	r5, #11
 8006b62:	197c      	adds	r4, r7, r5
 8006b64:	0018      	movs	r0, r3
 8006b66:	f7fd ff77 	bl	8004a58 <HAL_InitTick>
 8006b6a:	0003      	movs	r3, r0
 8006b6c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8006b6e:	197b      	adds	r3, r7, r5
 8006b70:	781b      	ldrb	r3, [r3, #0]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d002      	beq.n	8006b7c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8006b76:	197b      	adds	r3, r7, r5
 8006b78:	781b      	ldrb	r3, [r3, #0]
 8006b7a:	e000      	b.n	8006b7e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	0018      	movs	r0, r3
 8006b80:	46bd      	mov	sp, r7
 8006b82:	b004      	add	sp, #16
 8006b84:	bdb0      	pop	{r4, r5, r7, pc}
 8006b86:	46c0      	nop			; (mov r8, r8)
 8006b88:	40022000 	.word	0x40022000
 8006b8c:	00001388 	.word	0x00001388
 8006b90:	40021000 	.word	0x40021000
 8006b94:	fffff8ff 	.word	0xfffff8ff
 8006b98:	ffffc7ff 	.word	0xffffc7ff
 8006b9c:	0800ae94 	.word	0x0800ae94
 8006ba0:	20000004 	.word	0x20000004
 8006ba4:	20000008 	.word	0x20000008

08006ba8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ba8:	b5b0      	push	{r4, r5, r7, lr}
 8006baa:	b08e      	sub	sp, #56	; 0x38
 8006bac:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8006bae:	4b4c      	ldr	r3, [pc, #304]	; (8006ce0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006bb0:	68db      	ldr	r3, [r3, #12]
 8006bb2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006bb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006bb6:	230c      	movs	r3, #12
 8006bb8:	4013      	ands	r3, r2
 8006bba:	2b0c      	cmp	r3, #12
 8006bbc:	d014      	beq.n	8006be8 <HAL_RCC_GetSysClockFreq+0x40>
 8006bbe:	d900      	bls.n	8006bc2 <HAL_RCC_GetSysClockFreq+0x1a>
 8006bc0:	e07b      	b.n	8006cba <HAL_RCC_GetSysClockFreq+0x112>
 8006bc2:	2b04      	cmp	r3, #4
 8006bc4:	d002      	beq.n	8006bcc <HAL_RCC_GetSysClockFreq+0x24>
 8006bc6:	2b08      	cmp	r3, #8
 8006bc8:	d00b      	beq.n	8006be2 <HAL_RCC_GetSysClockFreq+0x3a>
 8006bca:	e076      	b.n	8006cba <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006bcc:	4b44      	ldr	r3, [pc, #272]	; (8006ce0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	2210      	movs	r2, #16
 8006bd2:	4013      	ands	r3, r2
 8006bd4:	d002      	beq.n	8006bdc <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8006bd6:	4b43      	ldr	r3, [pc, #268]	; (8006ce4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006bd8:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8006bda:	e07c      	b.n	8006cd6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8006bdc:	4b42      	ldr	r3, [pc, #264]	; (8006ce8 <HAL_RCC_GetSysClockFreq+0x140>)
 8006bde:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006be0:	e079      	b.n	8006cd6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006be2:	4b42      	ldr	r3, [pc, #264]	; (8006cec <HAL_RCC_GetSysClockFreq+0x144>)
 8006be4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006be6:	e076      	b.n	8006cd6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8006be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bea:	0c9a      	lsrs	r2, r3, #18
 8006bec:	230f      	movs	r3, #15
 8006bee:	401a      	ands	r2, r3
 8006bf0:	4b3f      	ldr	r3, [pc, #252]	; (8006cf0 <HAL_RCC_GetSysClockFreq+0x148>)
 8006bf2:	5c9b      	ldrb	r3, [r3, r2]
 8006bf4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8006bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bf8:	0d9a      	lsrs	r2, r3, #22
 8006bfa:	2303      	movs	r3, #3
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	3301      	adds	r3, #1
 8006c00:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c02:	4b37      	ldr	r3, [pc, #220]	; (8006ce0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006c04:	68da      	ldr	r2, [r3, #12]
 8006c06:	2380      	movs	r3, #128	; 0x80
 8006c08:	025b      	lsls	r3, r3, #9
 8006c0a:	4013      	ands	r3, r2
 8006c0c:	d01a      	beq.n	8006c44 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c10:	61bb      	str	r3, [r7, #24]
 8006c12:	2300      	movs	r3, #0
 8006c14:	61fb      	str	r3, [r7, #28]
 8006c16:	4a35      	ldr	r2, [pc, #212]	; (8006cec <HAL_RCC_GetSysClockFreq+0x144>)
 8006c18:	2300      	movs	r3, #0
 8006c1a:	69b8      	ldr	r0, [r7, #24]
 8006c1c:	69f9      	ldr	r1, [r7, #28]
 8006c1e:	f7f9 fb6f 	bl	8000300 <__aeabi_lmul>
 8006c22:	0002      	movs	r2, r0
 8006c24:	000b      	movs	r3, r1
 8006c26:	0010      	movs	r0, r2
 8006c28:	0019      	movs	r1, r3
 8006c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2c:	613b      	str	r3, [r7, #16]
 8006c2e:	2300      	movs	r3, #0
 8006c30:	617b      	str	r3, [r7, #20]
 8006c32:	693a      	ldr	r2, [r7, #16]
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	f7f9 fb43 	bl	80002c0 <__aeabi_uldivmod>
 8006c3a:	0002      	movs	r2, r0
 8006c3c:	000b      	movs	r3, r1
 8006c3e:	0013      	movs	r3, r2
 8006c40:	637b      	str	r3, [r7, #52]	; 0x34
 8006c42:	e037      	b.n	8006cb4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006c44:	4b26      	ldr	r3, [pc, #152]	; (8006ce0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	2210      	movs	r2, #16
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	d01a      	beq.n	8006c84 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8006c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c50:	60bb      	str	r3, [r7, #8]
 8006c52:	2300      	movs	r3, #0
 8006c54:	60fb      	str	r3, [r7, #12]
 8006c56:	4a23      	ldr	r2, [pc, #140]	; (8006ce4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006c58:	2300      	movs	r3, #0
 8006c5a:	68b8      	ldr	r0, [r7, #8]
 8006c5c:	68f9      	ldr	r1, [r7, #12]
 8006c5e:	f7f9 fb4f 	bl	8000300 <__aeabi_lmul>
 8006c62:	0002      	movs	r2, r0
 8006c64:	000b      	movs	r3, r1
 8006c66:	0010      	movs	r0, r2
 8006c68:	0019      	movs	r1, r3
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c6c:	603b      	str	r3, [r7, #0]
 8006c6e:	2300      	movs	r3, #0
 8006c70:	607b      	str	r3, [r7, #4]
 8006c72:	683a      	ldr	r2, [r7, #0]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f7f9 fb23 	bl	80002c0 <__aeabi_uldivmod>
 8006c7a:	0002      	movs	r2, r0
 8006c7c:	000b      	movs	r3, r1
 8006c7e:	0013      	movs	r3, r2
 8006c80:	637b      	str	r3, [r7, #52]	; 0x34
 8006c82:	e017      	b.n	8006cb4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c86:	0018      	movs	r0, r3
 8006c88:	2300      	movs	r3, #0
 8006c8a:	0019      	movs	r1, r3
 8006c8c:	4a16      	ldr	r2, [pc, #88]	; (8006ce8 <HAL_RCC_GetSysClockFreq+0x140>)
 8006c8e:	2300      	movs	r3, #0
 8006c90:	f7f9 fb36 	bl	8000300 <__aeabi_lmul>
 8006c94:	0002      	movs	r2, r0
 8006c96:	000b      	movs	r3, r1
 8006c98:	0010      	movs	r0, r2
 8006c9a:	0019      	movs	r1, r3
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9e:	001c      	movs	r4, r3
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	001d      	movs	r5, r3
 8006ca4:	0022      	movs	r2, r4
 8006ca6:	002b      	movs	r3, r5
 8006ca8:	f7f9 fb0a 	bl	80002c0 <__aeabi_uldivmod>
 8006cac:	0002      	movs	r2, r0
 8006cae:	000b      	movs	r3, r1
 8006cb0:	0013      	movs	r3, r2
 8006cb2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8006cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cb6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006cb8:	e00d      	b.n	8006cd6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8006cba:	4b09      	ldr	r3, [pc, #36]	; (8006ce0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	0b5b      	lsrs	r3, r3, #13
 8006cc0:	2207      	movs	r2, #7
 8006cc2:	4013      	ands	r3, r2
 8006cc4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8006cc6:	6a3b      	ldr	r3, [r7, #32]
 8006cc8:	3301      	adds	r3, #1
 8006cca:	2280      	movs	r2, #128	; 0x80
 8006ccc:	0212      	lsls	r2, r2, #8
 8006cce:	409a      	lsls	r2, r3
 8006cd0:	0013      	movs	r3, r2
 8006cd2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006cd4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8006cd8:	0018      	movs	r0, r3
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	b00e      	add	sp, #56	; 0x38
 8006cde:	bdb0      	pop	{r4, r5, r7, pc}
 8006ce0:	40021000 	.word	0x40021000
 8006ce4:	003d0900 	.word	0x003d0900
 8006ce8:	00f42400 	.word	0x00f42400
 8006cec:	007a1200 	.word	0x007a1200
 8006cf0:	0800aeac 	.word	0x0800aeac

08006cf4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cf8:	4b02      	ldr	r3, [pc, #8]	; (8006d04 <HAL_RCC_GetHCLKFreq+0x10>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
}
 8006cfc:	0018      	movs	r0, r3
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
 8006d02:	46c0      	nop			; (mov r8, r8)
 8006d04:	20000004 	.word	0x20000004

08006d08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006d0c:	f7ff fff2 	bl	8006cf4 <HAL_RCC_GetHCLKFreq>
 8006d10:	0001      	movs	r1, r0
 8006d12:	4b06      	ldr	r3, [pc, #24]	; (8006d2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	0a1b      	lsrs	r3, r3, #8
 8006d18:	2207      	movs	r2, #7
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	4a04      	ldr	r2, [pc, #16]	; (8006d30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006d1e:	5cd3      	ldrb	r3, [r2, r3]
 8006d20:	40d9      	lsrs	r1, r3
 8006d22:	000b      	movs	r3, r1
}
 8006d24:	0018      	movs	r0, r3
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
 8006d2a:	46c0      	nop			; (mov r8, r8)
 8006d2c:	40021000 	.word	0x40021000
 8006d30:	0800aea4 	.word	0x0800aea4

08006d34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006d38:	f7ff ffdc 	bl	8006cf4 <HAL_RCC_GetHCLKFreq>
 8006d3c:	0001      	movs	r1, r0
 8006d3e:	4b06      	ldr	r3, [pc, #24]	; (8006d58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	0adb      	lsrs	r3, r3, #11
 8006d44:	2207      	movs	r2, #7
 8006d46:	4013      	ands	r3, r2
 8006d48:	4a04      	ldr	r2, [pc, #16]	; (8006d5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8006d4a:	5cd3      	ldrb	r3, [r2, r3]
 8006d4c:	40d9      	lsrs	r1, r3
 8006d4e:	000b      	movs	r3, r1
}
 8006d50:	0018      	movs	r0, r3
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	46c0      	nop			; (mov r8, r8)
 8006d58:	40021000 	.word	0x40021000
 8006d5c:	0800aea4 	.word	0x0800aea4

08006d60 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b086      	sub	sp, #24
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8006d68:	2017      	movs	r0, #23
 8006d6a:	183b      	adds	r3, r7, r0
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2220      	movs	r2, #32
 8006d76:	4013      	ands	r3, r2
 8006d78:	d100      	bne.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8006d7a:	e0c2      	b.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d7c:	4b91      	ldr	r3, [pc, #580]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006d7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d80:	2380      	movs	r3, #128	; 0x80
 8006d82:	055b      	lsls	r3, r3, #21
 8006d84:	4013      	ands	r3, r2
 8006d86:	d109      	bne.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d88:	4b8e      	ldr	r3, [pc, #568]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006d8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d8c:	4b8d      	ldr	r3, [pc, #564]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006d8e:	2180      	movs	r1, #128	; 0x80
 8006d90:	0549      	lsls	r1, r1, #21
 8006d92:	430a      	orrs	r2, r1
 8006d94:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8006d96:	183b      	adds	r3, r7, r0
 8006d98:	2201      	movs	r2, #1
 8006d9a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d9c:	4b8a      	ldr	r3, [pc, #552]	; (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	2380      	movs	r3, #128	; 0x80
 8006da2:	005b      	lsls	r3, r3, #1
 8006da4:	4013      	ands	r3, r2
 8006da6:	d11a      	bne.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006da8:	4b87      	ldr	r3, [pc, #540]	; (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	4b86      	ldr	r3, [pc, #536]	; (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006dae:	2180      	movs	r1, #128	; 0x80
 8006db0:	0049      	lsls	r1, r1, #1
 8006db2:	430a      	orrs	r2, r1
 8006db4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006db6:	f7fd fe95 	bl	8004ae4 <HAL_GetTick>
 8006dba:	0003      	movs	r3, r0
 8006dbc:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dbe:	e008      	b.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006dc0:	f7fd fe90 	bl	8004ae4 <HAL_GetTick>
 8006dc4:	0002      	movs	r2, r0
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	2b64      	cmp	r3, #100	; 0x64
 8006dcc:	d901      	bls.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8006dce:	2303      	movs	r3, #3
 8006dd0:	e0f3      	b.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x25a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dd2:	4b7d      	ldr	r3, [pc, #500]	; (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	2380      	movs	r3, #128	; 0x80
 8006dd8:	005b      	lsls	r3, r3, #1
 8006dda:	4013      	ands	r3, r2
 8006ddc:	d0f0      	beq.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8006dde:	4b79      	ldr	r3, [pc, #484]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	23c0      	movs	r3, #192	; 0xc0
 8006de4:	039b      	lsls	r3, r3, #14
 8006de6:	4013      	ands	r3, r2
 8006de8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	685a      	ldr	r2, [r3, #4]
 8006dee:	23c0      	movs	r3, #192	; 0xc0
 8006df0:	039b      	lsls	r3, r3, #14
 8006df2:	4013      	ands	r3, r2
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d013      	beq.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	685a      	ldr	r2, [r3, #4]
 8006dfe:	23c0      	movs	r3, #192	; 0xc0
 8006e00:	029b      	lsls	r3, r3, #10
 8006e02:	401a      	ands	r2, r3
 8006e04:	23c0      	movs	r3, #192	; 0xc0
 8006e06:	029b      	lsls	r3, r3, #10
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d10a      	bne.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006e0c:	4b6d      	ldr	r3, [pc, #436]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	2380      	movs	r3, #128	; 0x80
 8006e12:	029b      	lsls	r3, r3, #10
 8006e14:	401a      	ands	r2, r3
 8006e16:	2380      	movs	r3, #128	; 0x80
 8006e18:	029b      	lsls	r3, r3, #10
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d101      	bne.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e0cb      	b.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x25a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8006e22:	4b68      	ldr	r3, [pc, #416]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006e24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006e26:	23c0      	movs	r3, #192	; 0xc0
 8006e28:	029b      	lsls	r3, r3, #10
 8006e2a:	4013      	ands	r3, r2
 8006e2c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d03b      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685a      	ldr	r2, [r3, #4]
 8006e38:	23c0      	movs	r3, #192	; 0xc0
 8006e3a:	029b      	lsls	r3, r3, #10
 8006e3c:	4013      	ands	r3, r2
 8006e3e:	68fa      	ldr	r2, [r7, #12]
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d033      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2220      	movs	r2, #32
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	d02e      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8006e4e:	4b5d      	ldr	r3, [pc, #372]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006e50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e52:	4a5e      	ldr	r2, [pc, #376]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006e54:	4013      	ands	r3, r2
 8006e56:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e58:	4b5a      	ldr	r3, [pc, #360]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006e5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006e5c:	4b59      	ldr	r3, [pc, #356]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006e5e:	2180      	movs	r1, #128	; 0x80
 8006e60:	0309      	lsls	r1, r1, #12
 8006e62:	430a      	orrs	r2, r1
 8006e64:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e66:	4b57      	ldr	r3, [pc, #348]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006e68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006e6a:	4b56      	ldr	r3, [pc, #344]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006e6c:	4958      	ldr	r1, [pc, #352]	; (8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8006e6e:	400a      	ands	r2, r1
 8006e70:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8006e72:	4b54      	ldr	r3, [pc, #336]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006e78:	68fa      	ldr	r2, [r7, #12]
 8006e7a:	2380      	movs	r3, #128	; 0x80
 8006e7c:	005b      	lsls	r3, r3, #1
 8006e7e:	4013      	ands	r3, r2
 8006e80:	d014      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e82:	f7fd fe2f 	bl	8004ae4 <HAL_GetTick>
 8006e86:	0003      	movs	r3, r0
 8006e88:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006e8a:	e009      	b.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e8c:	f7fd fe2a 	bl	8004ae4 <HAL_GetTick>
 8006e90:	0002      	movs	r2, r0
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	1ad3      	subs	r3, r2, r3
 8006e96:	4a4f      	ldr	r2, [pc, #316]	; (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d901      	bls.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8006e9c:	2303      	movs	r3, #3
 8006e9e:	e08c      	b.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x25a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006ea0:	4b48      	ldr	r3, [pc, #288]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006ea2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006ea4:	2380      	movs	r3, #128	; 0x80
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	4013      	ands	r3, r2
 8006eaa:	d0ef      	beq.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	685a      	ldr	r2, [r3, #4]
 8006eb0:	23c0      	movs	r3, #192	; 0xc0
 8006eb2:	029b      	lsls	r3, r3, #10
 8006eb4:	401a      	ands	r2, r3
 8006eb6:	23c0      	movs	r3, #192	; 0xc0
 8006eb8:	029b      	lsls	r3, r3, #10
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d10c      	bne.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8006ebe:	4b41      	ldr	r3, [pc, #260]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a45      	ldr	r2, [pc, #276]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	0019      	movs	r1, r3
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	685a      	ldr	r2, [r3, #4]
 8006ecc:	23c0      	movs	r3, #192	; 0xc0
 8006ece:	039b      	lsls	r3, r3, #14
 8006ed0:	401a      	ands	r2, r3
 8006ed2:	4b3c      	ldr	r3, [pc, #240]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006ed4:	430a      	orrs	r2, r1
 8006ed6:	601a      	str	r2, [r3, #0]
 8006ed8:	4b3a      	ldr	r3, [pc, #232]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006eda:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	685a      	ldr	r2, [r3, #4]
 8006ee0:	23c0      	movs	r3, #192	; 0xc0
 8006ee2:	029b      	lsls	r3, r3, #10
 8006ee4:	401a      	ands	r2, r3
 8006ee6:	4b37      	ldr	r3, [pc, #220]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006ee8:	430a      	orrs	r2, r1
 8006eea:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006eec:	2317      	movs	r3, #23
 8006eee:	18fb      	adds	r3, r7, r3
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d105      	bne.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ef6:	4b33      	ldr	r3, [pc, #204]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006ef8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006efa:	4b32      	ldr	r3, [pc, #200]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006efc:	4937      	ldr	r1, [pc, #220]	; (8006fdc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006efe:	400a      	ands	r2, r1
 8006f00:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2201      	movs	r2, #1
 8006f08:	4013      	ands	r3, r2
 8006f0a:	d009      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006f0c:	4b2d      	ldr	r3, [pc, #180]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006f0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f10:	2203      	movs	r2, #3
 8006f12:	4393      	bics	r3, r2
 8006f14:	0019      	movs	r1, r3
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	689a      	ldr	r2, [r3, #8]
 8006f1a:	4b2a      	ldr	r3, [pc, #168]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006f1c:	430a      	orrs	r2, r1
 8006f1e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2202      	movs	r2, #2
 8006f26:	4013      	ands	r3, r2
 8006f28:	d009      	beq.n	8006f3e <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006f2a:	4b26      	ldr	r3, [pc, #152]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f2e:	220c      	movs	r2, #12
 8006f30:	4393      	bics	r3, r2
 8006f32:	0019      	movs	r1, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	68da      	ldr	r2, [r3, #12]
 8006f38:	4b22      	ldr	r3, [pc, #136]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006f3a:	430a      	orrs	r2, r1
 8006f3c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	2204      	movs	r2, #4
 8006f44:	4013      	ands	r3, r2
 8006f46:	d009      	beq.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006f48:	4b1e      	ldr	r3, [pc, #120]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006f4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f4c:	4a24      	ldr	r2, [pc, #144]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f4e:	4013      	ands	r3, r2
 8006f50:	0019      	movs	r1, r3
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	691a      	ldr	r2, [r3, #16]
 8006f56:	4b1b      	ldr	r3, [pc, #108]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006f58:	430a      	orrs	r2, r1
 8006f5a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	2208      	movs	r2, #8
 8006f62:	4013      	ands	r3, r2
 8006f64:	d009      	beq.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f66:	4b17      	ldr	r3, [pc, #92]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f6a:	4a1e      	ldr	r2, [pc, #120]	; (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006f6c:	4013      	ands	r3, r2
 8006f6e:	0019      	movs	r1, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	695a      	ldr	r2, [r3, #20]
 8006f74:	4b13      	ldr	r3, [pc, #76]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006f76:	430a      	orrs	r2, r1
 8006f78:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	2380      	movs	r3, #128	; 0x80
 8006f80:	005b      	lsls	r3, r3, #1
 8006f82:	4013      	ands	r3, r2
 8006f84:	d009      	beq.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006f86:	4b0f      	ldr	r3, [pc, #60]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f8a:	4a10      	ldr	r2, [pc, #64]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006f8c:	4013      	ands	r3, r2
 8006f8e:	0019      	movs	r1, r3
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	699a      	ldr	r2, [r3, #24]
 8006f94:	4b0b      	ldr	r3, [pc, #44]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006f96:	430a      	orrs	r2, r1
 8006f98:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	2280      	movs	r2, #128	; 0x80
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	d009      	beq.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8006fa4:	4b07      	ldr	r3, [pc, #28]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fa8:	4a0f      	ldr	r2, [pc, #60]	; (8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006faa:	4013      	ands	r3, r2
 8006fac:	0019      	movs	r1, r3
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	69da      	ldr	r2, [r3, #28]
 8006fb2:	4b04      	ldr	r3, [pc, #16]	; (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006fb4:	430a      	orrs	r2, r1
 8006fb6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	0018      	movs	r0, r3
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	b006      	add	sp, #24
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	46c0      	nop			; (mov r8, r8)
 8006fc4:	40021000 	.word	0x40021000
 8006fc8:	40007000 	.word	0x40007000
 8006fcc:	fffcffff 	.word	0xfffcffff
 8006fd0:	fff7ffff 	.word	0xfff7ffff
 8006fd4:	00001388 	.word	0x00001388
 8006fd8:	ffcfffff 	.word	0xffcfffff
 8006fdc:	efffffff 	.word	0xefffffff
 8006fe0:	fffff3ff 	.word	0xfffff3ff
 8006fe4:	ffffcfff 	.word	0xffffcfff
 8006fe8:	fff3ffff 	.word	0xfff3ffff

08006fec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b082      	sub	sp, #8
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d101      	bne.n	8006ffe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e032      	b.n	8007064 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2239      	movs	r2, #57	; 0x39
 8007002:	5c9b      	ldrb	r3, [r3, r2]
 8007004:	b2db      	uxtb	r3, r3
 8007006:	2b00      	cmp	r3, #0
 8007008:	d107      	bne.n	800701a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2238      	movs	r2, #56	; 0x38
 800700e:	2100      	movs	r1, #0
 8007010:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	0018      	movs	r0, r3
 8007016:	f7fd fb29 	bl	800466c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2239      	movs	r2, #57	; 0x39
 800701e:	2102      	movs	r1, #2
 8007020:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	3304      	adds	r3, #4
 800702a:	0019      	movs	r1, r3
 800702c:	0010      	movs	r0, r2
 800702e:	f000 fbeb 	bl	8007808 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	223e      	movs	r2, #62	; 0x3e
 8007036:	2101      	movs	r1, #1
 8007038:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	223a      	movs	r2, #58	; 0x3a
 800703e:	2101      	movs	r1, #1
 8007040:	5499      	strb	r1, [r3, r2]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	223b      	movs	r2, #59	; 0x3b
 8007046:	2101      	movs	r1, #1
 8007048:	5499      	strb	r1, [r3, r2]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	223c      	movs	r2, #60	; 0x3c
 800704e:	2101      	movs	r1, #1
 8007050:	5499      	strb	r1, [r3, r2]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	223d      	movs	r2, #61	; 0x3d
 8007056:	2101      	movs	r1, #1
 8007058:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2239      	movs	r2, #57	; 0x39
 800705e:	2101      	movs	r1, #1
 8007060:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007062:	2300      	movs	r3, #0
}
 8007064:	0018      	movs	r0, r3
 8007066:	46bd      	mov	sp, r7
 8007068:	b002      	add	sp, #8
 800706a:	bd80      	pop	{r7, pc}

0800706c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2239      	movs	r2, #57	; 0x39
 8007078:	5c9b      	ldrb	r3, [r3, r2]
 800707a:	b2db      	uxtb	r3, r3
 800707c:	2b01      	cmp	r3, #1
 800707e:	d001      	beq.n	8007084 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	e03b      	b.n	80070fc <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2239      	movs	r2, #57	; 0x39
 8007088:	2102      	movs	r1, #2
 800708a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	68da      	ldr	r2, [r3, #12]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2101      	movs	r1, #1
 8007098:	430a      	orrs	r2, r1
 800709a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	2380      	movs	r3, #128	; 0x80
 80070a2:	05db      	lsls	r3, r3, #23
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d00e      	beq.n	80070c6 <HAL_TIM_Base_Start_IT+0x5a>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a15      	ldr	r2, [pc, #84]	; (8007104 <HAL_TIM_Base_Start_IT+0x98>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d009      	beq.n	80070c6 <HAL_TIM_Base_Start_IT+0x5a>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a14      	ldr	r2, [pc, #80]	; (8007108 <HAL_TIM_Base_Start_IT+0x9c>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d004      	beq.n	80070c6 <HAL_TIM_Base_Start_IT+0x5a>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a12      	ldr	r2, [pc, #72]	; (800710c <HAL_TIM_Base_Start_IT+0xa0>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d111      	bne.n	80070ea <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	2207      	movs	r2, #7
 80070ce:	4013      	ands	r3, r2
 80070d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2b06      	cmp	r3, #6
 80070d6:	d010      	beq.n	80070fa <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	2101      	movs	r1, #1
 80070e4:	430a      	orrs	r2, r1
 80070e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070e8:	e007      	b.n	80070fa <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	2101      	movs	r1, #1
 80070f6:	430a      	orrs	r2, r1
 80070f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070fa:	2300      	movs	r3, #0
}
 80070fc:	0018      	movs	r0, r3
 80070fe:	46bd      	mov	sp, r7
 8007100:	b004      	add	sp, #16
 8007102:	bd80      	pop	{r7, pc}
 8007104:	40000400 	.word	0x40000400
 8007108:	40010800 	.word	0x40010800
 800710c:	40011400 	.word	0x40011400

08007110 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d101      	bne.n	8007122 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	e032      	b.n	8007188 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2239      	movs	r2, #57	; 0x39
 8007126:	5c9b      	ldrb	r3, [r3, r2]
 8007128:	b2db      	uxtb	r3, r3
 800712a:	2b00      	cmp	r3, #0
 800712c:	d107      	bne.n	800713e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2238      	movs	r2, #56	; 0x38
 8007132:	2100      	movs	r1, #0
 8007134:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	0018      	movs	r0, r3
 800713a:	f000 f829 	bl	8007190 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2239      	movs	r2, #57	; 0x39
 8007142:	2102      	movs	r1, #2
 8007144:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	3304      	adds	r3, #4
 800714e:	0019      	movs	r1, r3
 8007150:	0010      	movs	r0, r2
 8007152:	f000 fb59 	bl	8007808 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	223e      	movs	r2, #62	; 0x3e
 800715a:	2101      	movs	r1, #1
 800715c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	223a      	movs	r2, #58	; 0x3a
 8007162:	2101      	movs	r1, #1
 8007164:	5499      	strb	r1, [r3, r2]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	223b      	movs	r2, #59	; 0x3b
 800716a:	2101      	movs	r1, #1
 800716c:	5499      	strb	r1, [r3, r2]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	223c      	movs	r2, #60	; 0x3c
 8007172:	2101      	movs	r1, #1
 8007174:	5499      	strb	r1, [r3, r2]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	223d      	movs	r2, #61	; 0x3d
 800717a:	2101      	movs	r1, #1
 800717c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2239      	movs	r2, #57	; 0x39
 8007182:	2101      	movs	r1, #1
 8007184:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007186:	2300      	movs	r3, #0
}
 8007188:	0018      	movs	r0, r3
 800718a:	46bd      	mov	sp, r7
 800718c:	b002      	add	sp, #8
 800718e:	bd80      	pop	{r7, pc}

08007190 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b082      	sub	sp, #8
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007198:	46c0      	nop			; (mov r8, r8)
 800719a:	46bd      	mov	sp, r7
 800719c:	b002      	add	sp, #8
 800719e:	bd80      	pop	{r7, pc}

080071a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d108      	bne.n	80071c2 <HAL_TIM_PWM_Start+0x22>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	223a      	movs	r2, #58	; 0x3a
 80071b4:	5c9b      	ldrb	r3, [r3, r2]
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	3b01      	subs	r3, #1
 80071ba:	1e5a      	subs	r2, r3, #1
 80071bc:	4193      	sbcs	r3, r2
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	e01f      	b.n	8007202 <HAL_TIM_PWM_Start+0x62>
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	2b04      	cmp	r3, #4
 80071c6:	d108      	bne.n	80071da <HAL_TIM_PWM_Start+0x3a>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	223b      	movs	r2, #59	; 0x3b
 80071cc:	5c9b      	ldrb	r3, [r3, r2]
 80071ce:	b2db      	uxtb	r3, r3
 80071d0:	3b01      	subs	r3, #1
 80071d2:	1e5a      	subs	r2, r3, #1
 80071d4:	4193      	sbcs	r3, r2
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	e013      	b.n	8007202 <HAL_TIM_PWM_Start+0x62>
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	2b08      	cmp	r3, #8
 80071de:	d108      	bne.n	80071f2 <HAL_TIM_PWM_Start+0x52>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	223c      	movs	r2, #60	; 0x3c
 80071e4:	5c9b      	ldrb	r3, [r3, r2]
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	3b01      	subs	r3, #1
 80071ea:	1e5a      	subs	r2, r3, #1
 80071ec:	4193      	sbcs	r3, r2
 80071ee:	b2db      	uxtb	r3, r3
 80071f0:	e007      	b.n	8007202 <HAL_TIM_PWM_Start+0x62>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	223d      	movs	r2, #61	; 0x3d
 80071f6:	5c9b      	ldrb	r3, [r3, r2]
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	3b01      	subs	r3, #1
 80071fc:	1e5a      	subs	r2, r3, #1
 80071fe:	4193      	sbcs	r3, r2
 8007200:	b2db      	uxtb	r3, r3
 8007202:	2b00      	cmp	r3, #0
 8007204:	d001      	beq.n	800720a <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	e052      	b.n	80072b0 <HAL_TIM_PWM_Start+0x110>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d104      	bne.n	800721a <HAL_TIM_PWM_Start+0x7a>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	223a      	movs	r2, #58	; 0x3a
 8007214:	2102      	movs	r1, #2
 8007216:	5499      	strb	r1, [r3, r2]
 8007218:	e013      	b.n	8007242 <HAL_TIM_PWM_Start+0xa2>
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	2b04      	cmp	r3, #4
 800721e:	d104      	bne.n	800722a <HAL_TIM_PWM_Start+0x8a>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	223b      	movs	r2, #59	; 0x3b
 8007224:	2102      	movs	r1, #2
 8007226:	5499      	strb	r1, [r3, r2]
 8007228:	e00b      	b.n	8007242 <HAL_TIM_PWM_Start+0xa2>
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	2b08      	cmp	r3, #8
 800722e:	d104      	bne.n	800723a <HAL_TIM_PWM_Start+0x9a>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	223c      	movs	r2, #60	; 0x3c
 8007234:	2102      	movs	r1, #2
 8007236:	5499      	strb	r1, [r3, r2]
 8007238:	e003      	b.n	8007242 <HAL_TIM_PWM_Start+0xa2>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	223d      	movs	r2, #61	; 0x3d
 800723e:	2102      	movs	r1, #2
 8007240:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	6839      	ldr	r1, [r7, #0]
 8007248:	2201      	movs	r2, #1
 800724a:	0018      	movs	r0, r3
 800724c:	f000 fcd8 	bl	8007c00 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	2380      	movs	r3, #128	; 0x80
 8007256:	05db      	lsls	r3, r3, #23
 8007258:	429a      	cmp	r2, r3
 800725a:	d00e      	beq.n	800727a <HAL_TIM_PWM_Start+0xda>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a15      	ldr	r2, [pc, #84]	; (80072b8 <HAL_TIM_PWM_Start+0x118>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d009      	beq.n	800727a <HAL_TIM_PWM_Start+0xda>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a14      	ldr	r2, [pc, #80]	; (80072bc <HAL_TIM_PWM_Start+0x11c>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d004      	beq.n	800727a <HAL_TIM_PWM_Start+0xda>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a12      	ldr	r2, [pc, #72]	; (80072c0 <HAL_TIM_PWM_Start+0x120>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d111      	bne.n	800729e <HAL_TIM_PWM_Start+0xfe>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	2207      	movs	r2, #7
 8007282:	4013      	ands	r3, r2
 8007284:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2b06      	cmp	r3, #6
 800728a:	d010      	beq.n	80072ae <HAL_TIM_PWM_Start+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	681a      	ldr	r2, [r3, #0]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	2101      	movs	r1, #1
 8007298:	430a      	orrs	r2, r1
 800729a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800729c:	e007      	b.n	80072ae <HAL_TIM_PWM_Start+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2101      	movs	r1, #1
 80072aa:	430a      	orrs	r2, r1
 80072ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	0018      	movs	r0, r3
 80072b2:	46bd      	mov	sp, r7
 80072b4:	b004      	add	sp, #16
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	40000400 	.word	0x40000400
 80072bc:	40010800 	.word	0x40010800
 80072c0:	40011400 	.word	0x40011400

080072c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b082      	sub	sp, #8
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	2202      	movs	r2, #2
 80072d4:	4013      	ands	r3, r2
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d124      	bne.n	8007324 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	2202      	movs	r2, #2
 80072e2:	4013      	ands	r3, r2
 80072e4:	2b02      	cmp	r3, #2
 80072e6:	d11d      	bne.n	8007324 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2203      	movs	r2, #3
 80072ee:	4252      	negs	r2, r2
 80072f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2201      	movs	r2, #1
 80072f6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	699b      	ldr	r3, [r3, #24]
 80072fe:	2203      	movs	r2, #3
 8007300:	4013      	ands	r3, r2
 8007302:	d004      	beq.n	800730e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	0018      	movs	r0, r3
 8007308:	f000 fa66 	bl	80077d8 <HAL_TIM_IC_CaptureCallback>
 800730c:	e007      	b.n	800731e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	0018      	movs	r0, r3
 8007312:	f000 fa59 	bl	80077c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	0018      	movs	r0, r3
 800731a:	f000 fa65 	bl	80077e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	2204      	movs	r2, #4
 800732c:	4013      	ands	r3, r2
 800732e:	2b04      	cmp	r3, #4
 8007330:	d125      	bne.n	800737e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	2204      	movs	r2, #4
 800733a:	4013      	ands	r3, r2
 800733c:	2b04      	cmp	r3, #4
 800733e:	d11e      	bne.n	800737e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	2205      	movs	r2, #5
 8007346:	4252      	negs	r2, r2
 8007348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2202      	movs	r2, #2
 800734e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	699a      	ldr	r2, [r3, #24]
 8007356:	23c0      	movs	r3, #192	; 0xc0
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	4013      	ands	r3, r2
 800735c:	d004      	beq.n	8007368 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	0018      	movs	r0, r3
 8007362:	f000 fa39 	bl	80077d8 <HAL_TIM_IC_CaptureCallback>
 8007366:	e007      	b.n	8007378 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	0018      	movs	r0, r3
 800736c:	f000 fa2c 	bl	80077c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	0018      	movs	r0, r3
 8007374:	f000 fa38 	bl	80077e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2200      	movs	r2, #0
 800737c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	691b      	ldr	r3, [r3, #16]
 8007384:	2208      	movs	r2, #8
 8007386:	4013      	ands	r3, r2
 8007388:	2b08      	cmp	r3, #8
 800738a:	d124      	bne.n	80073d6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	2208      	movs	r2, #8
 8007394:	4013      	ands	r3, r2
 8007396:	2b08      	cmp	r3, #8
 8007398:	d11d      	bne.n	80073d6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2209      	movs	r2, #9
 80073a0:	4252      	negs	r2, r2
 80073a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2204      	movs	r2, #4
 80073a8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	69db      	ldr	r3, [r3, #28]
 80073b0:	2203      	movs	r2, #3
 80073b2:	4013      	ands	r3, r2
 80073b4:	d004      	beq.n	80073c0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	0018      	movs	r0, r3
 80073ba:	f000 fa0d 	bl	80077d8 <HAL_TIM_IC_CaptureCallback>
 80073be:	e007      	b.n	80073d0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	0018      	movs	r0, r3
 80073c4:	f000 fa00 	bl	80077c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	0018      	movs	r0, r3
 80073cc:	f000 fa0c 	bl	80077e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	691b      	ldr	r3, [r3, #16]
 80073dc:	2210      	movs	r2, #16
 80073de:	4013      	ands	r3, r2
 80073e0:	2b10      	cmp	r3, #16
 80073e2:	d125      	bne.n	8007430 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	2210      	movs	r2, #16
 80073ec:	4013      	ands	r3, r2
 80073ee:	2b10      	cmp	r3, #16
 80073f0:	d11e      	bne.n	8007430 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	2211      	movs	r2, #17
 80073f8:	4252      	negs	r2, r2
 80073fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2208      	movs	r2, #8
 8007400:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	69da      	ldr	r2, [r3, #28]
 8007408:	23c0      	movs	r3, #192	; 0xc0
 800740a:	009b      	lsls	r3, r3, #2
 800740c:	4013      	ands	r3, r2
 800740e:	d004      	beq.n	800741a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	0018      	movs	r0, r3
 8007414:	f000 f9e0 	bl	80077d8 <HAL_TIM_IC_CaptureCallback>
 8007418:	e007      	b.n	800742a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	0018      	movs	r0, r3
 800741e:	f000 f9d3 	bl	80077c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	0018      	movs	r0, r3
 8007426:	f000 f9df 	bl	80077e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	691b      	ldr	r3, [r3, #16]
 8007436:	2201      	movs	r2, #1
 8007438:	4013      	ands	r3, r2
 800743a:	2b01      	cmp	r3, #1
 800743c:	d10f      	bne.n	800745e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	2201      	movs	r2, #1
 8007446:	4013      	ands	r3, r2
 8007448:	2b01      	cmp	r3, #1
 800744a:	d108      	bne.n	800745e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2202      	movs	r2, #2
 8007452:	4252      	negs	r2, r2
 8007454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	0018      	movs	r0, r3
 800745a:	f7fc ff9b 	bl	8004394 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	2240      	movs	r2, #64	; 0x40
 8007466:	4013      	ands	r3, r2
 8007468:	2b40      	cmp	r3, #64	; 0x40
 800746a:	d10f      	bne.n	800748c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	2240      	movs	r2, #64	; 0x40
 8007474:	4013      	ands	r3, r2
 8007476:	2b40      	cmp	r3, #64	; 0x40
 8007478:	d108      	bne.n	800748c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2241      	movs	r2, #65	; 0x41
 8007480:	4252      	negs	r2, r2
 8007482:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	0018      	movs	r0, r3
 8007488:	f000 f9b6 	bl	80077f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800748c:	46c0      	nop			; (mov r8, r8)
 800748e:	46bd      	mov	sp, r7
 8007490:	b002      	add	sp, #8
 8007492:	bd80      	pop	{r7, pc}

08007494 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b086      	sub	sp, #24
 8007498:	af00      	add	r7, sp, #0
 800749a:	60f8      	str	r0, [r7, #12]
 800749c:	60b9      	str	r1, [r7, #8]
 800749e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074a0:	2317      	movs	r3, #23
 80074a2:	18fb      	adds	r3, r7, r3
 80074a4:	2200      	movs	r2, #0
 80074a6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2238      	movs	r2, #56	; 0x38
 80074ac:	5c9b      	ldrb	r3, [r3, r2]
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d101      	bne.n	80074b6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80074b2:	2302      	movs	r3, #2
 80074b4:	e0ad      	b.n	8007612 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2238      	movs	r2, #56	; 0x38
 80074ba:	2101      	movs	r1, #1
 80074bc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2b0c      	cmp	r3, #12
 80074c2:	d100      	bne.n	80074c6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80074c4:	e076      	b.n	80075b4 <HAL_TIM_PWM_ConfigChannel+0x120>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2b0c      	cmp	r3, #12
 80074ca:	d900      	bls.n	80074ce <HAL_TIM_PWM_ConfigChannel+0x3a>
 80074cc:	e095      	b.n	80075fa <HAL_TIM_PWM_ConfigChannel+0x166>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2b08      	cmp	r3, #8
 80074d2:	d04e      	beq.n	8007572 <HAL_TIM_PWM_ConfigChannel+0xde>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2b08      	cmp	r3, #8
 80074d8:	d900      	bls.n	80074dc <HAL_TIM_PWM_ConfigChannel+0x48>
 80074da:	e08e      	b.n	80075fa <HAL_TIM_PWM_ConfigChannel+0x166>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d003      	beq.n	80074ea <HAL_TIM_PWM_ConfigChannel+0x56>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2b04      	cmp	r3, #4
 80074e6:	d021      	beq.n	800752c <HAL_TIM_PWM_ConfigChannel+0x98>
 80074e8:	e087      	b.n	80075fa <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68ba      	ldr	r2, [r7, #8]
 80074f0:	0011      	movs	r1, r2
 80074f2:	0018      	movs	r0, r3
 80074f4:	f000 f9e6 	bl	80078c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	699a      	ldr	r2, [r3, #24]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	2108      	movs	r1, #8
 8007504:	430a      	orrs	r2, r1
 8007506:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	699a      	ldr	r2, [r3, #24]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	2104      	movs	r1, #4
 8007514:	438a      	bics	r2, r1
 8007516:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	6999      	ldr	r1, [r3, #24]
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	68da      	ldr	r2, [r3, #12]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	430a      	orrs	r2, r1
 8007528:	619a      	str	r2, [r3, #24]
      break;
 800752a:	e06b      	b.n	8007604 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	68ba      	ldr	r2, [r7, #8]
 8007532:	0011      	movs	r1, r2
 8007534:	0018      	movs	r0, r3
 8007536:	f000 fa01 	bl	800793c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	699a      	ldr	r2, [r3, #24]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	2180      	movs	r1, #128	; 0x80
 8007546:	0109      	lsls	r1, r1, #4
 8007548:	430a      	orrs	r2, r1
 800754a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	699a      	ldr	r2, [r3, #24]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4931      	ldr	r1, [pc, #196]	; (800761c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8007558:	400a      	ands	r2, r1
 800755a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	6999      	ldr	r1, [r3, #24]
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	68db      	ldr	r3, [r3, #12]
 8007566:	021a      	lsls	r2, r3, #8
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	619a      	str	r2, [r3, #24]
      break;
 8007570:	e048      	b.n	8007604 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68ba      	ldr	r2, [r7, #8]
 8007578:	0011      	movs	r1, r2
 800757a:	0018      	movs	r0, r3
 800757c:	f000 fa20 	bl	80079c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	69da      	ldr	r2, [r3, #28]
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	2108      	movs	r1, #8
 800758c:	430a      	orrs	r2, r1
 800758e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	69da      	ldr	r2, [r3, #28]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2104      	movs	r1, #4
 800759c:	438a      	bics	r2, r1
 800759e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	69d9      	ldr	r1, [r3, #28]
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	68da      	ldr	r2, [r3, #12]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	430a      	orrs	r2, r1
 80075b0:	61da      	str	r2, [r3, #28]
      break;
 80075b2:	e027      	b.n	8007604 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	0011      	movs	r1, r2
 80075bc:	0018      	movs	r0, r3
 80075be:	f000 fa3f 	bl	8007a40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	69da      	ldr	r2, [r3, #28]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2180      	movs	r1, #128	; 0x80
 80075ce:	0109      	lsls	r1, r1, #4
 80075d0:	430a      	orrs	r2, r1
 80075d2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	69da      	ldr	r2, [r3, #28]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	490f      	ldr	r1, [pc, #60]	; (800761c <HAL_TIM_PWM_ConfigChannel+0x188>)
 80075e0:	400a      	ands	r2, r1
 80075e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	69d9      	ldr	r1, [r3, #28]
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	021a      	lsls	r2, r3, #8
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	430a      	orrs	r2, r1
 80075f6:	61da      	str	r2, [r3, #28]
      break;
 80075f8:	e004      	b.n	8007604 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80075fa:	2317      	movs	r3, #23
 80075fc:	18fb      	adds	r3, r7, r3
 80075fe:	2201      	movs	r2, #1
 8007600:	701a      	strb	r2, [r3, #0]
      break;
 8007602:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2238      	movs	r2, #56	; 0x38
 8007608:	2100      	movs	r1, #0
 800760a:	5499      	strb	r1, [r3, r2]

  return status;
 800760c:	2317      	movs	r3, #23
 800760e:	18fb      	adds	r3, r7, r3
 8007610:	781b      	ldrb	r3, [r3, #0]
}
 8007612:	0018      	movs	r0, r3
 8007614:	46bd      	mov	sp, r7
 8007616:	b006      	add	sp, #24
 8007618:	bd80      	pop	{r7, pc}
 800761a:	46c0      	nop			; (mov r8, r8)
 800761c:	fffffbff 	.word	0xfffffbff

08007620 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b084      	sub	sp, #16
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800762a:	230f      	movs	r3, #15
 800762c:	18fb      	adds	r3, r7, r3
 800762e:	2200      	movs	r2, #0
 8007630:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2238      	movs	r2, #56	; 0x38
 8007636:	5c9b      	ldrb	r3, [r3, r2]
 8007638:	2b01      	cmp	r3, #1
 800763a:	d101      	bne.n	8007640 <HAL_TIM_ConfigClockSource+0x20>
 800763c:	2302      	movs	r3, #2
 800763e:	e0bc      	b.n	80077ba <HAL_TIM_ConfigClockSource+0x19a>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2238      	movs	r2, #56	; 0x38
 8007644:	2101      	movs	r1, #1
 8007646:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2239      	movs	r2, #57	; 0x39
 800764c:	2102      	movs	r1, #2
 800764e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	2277      	movs	r2, #119	; 0x77
 800765c:	4393      	bics	r3, r2
 800765e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	4a58      	ldr	r2, [pc, #352]	; (80077c4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8007664:	4013      	ands	r3, r2
 8007666:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2280      	movs	r2, #128	; 0x80
 8007676:	0192      	lsls	r2, r2, #6
 8007678:	4293      	cmp	r3, r2
 800767a:	d040      	beq.n	80076fe <HAL_TIM_ConfigClockSource+0xde>
 800767c:	2280      	movs	r2, #128	; 0x80
 800767e:	0192      	lsls	r2, r2, #6
 8007680:	4293      	cmp	r3, r2
 8007682:	d900      	bls.n	8007686 <HAL_TIM_ConfigClockSource+0x66>
 8007684:	e088      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x178>
 8007686:	2280      	movs	r2, #128	; 0x80
 8007688:	0152      	lsls	r2, r2, #5
 800768a:	4293      	cmp	r3, r2
 800768c:	d100      	bne.n	8007690 <HAL_TIM_ConfigClockSource+0x70>
 800768e:	e088      	b.n	80077a2 <HAL_TIM_ConfigClockSource+0x182>
 8007690:	2280      	movs	r2, #128	; 0x80
 8007692:	0152      	lsls	r2, r2, #5
 8007694:	4293      	cmp	r3, r2
 8007696:	d900      	bls.n	800769a <HAL_TIM_ConfigClockSource+0x7a>
 8007698:	e07e      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x178>
 800769a:	2b70      	cmp	r3, #112	; 0x70
 800769c:	d018      	beq.n	80076d0 <HAL_TIM_ConfigClockSource+0xb0>
 800769e:	d900      	bls.n	80076a2 <HAL_TIM_ConfigClockSource+0x82>
 80076a0:	e07a      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x178>
 80076a2:	2b60      	cmp	r3, #96	; 0x60
 80076a4:	d04f      	beq.n	8007746 <HAL_TIM_ConfigClockSource+0x126>
 80076a6:	d900      	bls.n	80076aa <HAL_TIM_ConfigClockSource+0x8a>
 80076a8:	e076      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x178>
 80076aa:	2b50      	cmp	r3, #80	; 0x50
 80076ac:	d03b      	beq.n	8007726 <HAL_TIM_ConfigClockSource+0x106>
 80076ae:	d900      	bls.n	80076b2 <HAL_TIM_ConfigClockSource+0x92>
 80076b0:	e072      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x178>
 80076b2:	2b40      	cmp	r3, #64	; 0x40
 80076b4:	d057      	beq.n	8007766 <HAL_TIM_ConfigClockSource+0x146>
 80076b6:	d900      	bls.n	80076ba <HAL_TIM_ConfigClockSource+0x9a>
 80076b8:	e06e      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x178>
 80076ba:	2b30      	cmp	r3, #48	; 0x30
 80076bc:	d063      	beq.n	8007786 <HAL_TIM_ConfigClockSource+0x166>
 80076be:	d86b      	bhi.n	8007798 <HAL_TIM_ConfigClockSource+0x178>
 80076c0:	2b20      	cmp	r3, #32
 80076c2:	d060      	beq.n	8007786 <HAL_TIM_ConfigClockSource+0x166>
 80076c4:	d868      	bhi.n	8007798 <HAL_TIM_ConfigClockSource+0x178>
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d05d      	beq.n	8007786 <HAL_TIM_ConfigClockSource+0x166>
 80076ca:	2b10      	cmp	r3, #16
 80076cc:	d05b      	beq.n	8007786 <HAL_TIM_ConfigClockSource+0x166>
 80076ce:	e063      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6818      	ldr	r0, [r3, #0]
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	6899      	ldr	r1, [r3, #8]
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	685a      	ldr	r2, [r3, #4]
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	f000 fa6e 	bl	8007bc0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	2277      	movs	r2, #119	; 0x77
 80076f0:	4313      	orrs	r3, r2
 80076f2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	68ba      	ldr	r2, [r7, #8]
 80076fa:	609a      	str	r2, [r3, #8]
      break;
 80076fc:	e052      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6818      	ldr	r0, [r3, #0]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	6899      	ldr	r1, [r3, #8]
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	685a      	ldr	r2, [r3, #4]
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	68db      	ldr	r3, [r3, #12]
 800770e:	f000 fa57 	bl	8007bc0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	689a      	ldr	r2, [r3, #8]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2180      	movs	r1, #128	; 0x80
 800771e:	01c9      	lsls	r1, r1, #7
 8007720:	430a      	orrs	r2, r1
 8007722:	609a      	str	r2, [r3, #8]
      break;
 8007724:	e03e      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6818      	ldr	r0, [r3, #0]
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	6859      	ldr	r1, [r3, #4]
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	68db      	ldr	r3, [r3, #12]
 8007732:	001a      	movs	r2, r3
 8007734:	f000 f9ca 	bl	8007acc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2150      	movs	r1, #80	; 0x50
 800773e:	0018      	movs	r0, r3
 8007740:	f000 fa24 	bl	8007b8c <TIM_ITRx_SetConfig>
      break;
 8007744:	e02e      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6818      	ldr	r0, [r3, #0]
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	6859      	ldr	r1, [r3, #4]
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	001a      	movs	r2, r3
 8007754:	f000 f9e8 	bl	8007b28 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2160      	movs	r1, #96	; 0x60
 800775e:	0018      	movs	r0, r3
 8007760:	f000 fa14 	bl	8007b8c <TIM_ITRx_SetConfig>
      break;
 8007764:	e01e      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6818      	ldr	r0, [r3, #0]
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	6859      	ldr	r1, [r3, #4]
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	001a      	movs	r2, r3
 8007774:	f000 f9aa 	bl	8007acc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	2140      	movs	r1, #64	; 0x40
 800777e:	0018      	movs	r0, r3
 8007780:	f000 fa04 	bl	8007b8c <TIM_ITRx_SetConfig>
      break;
 8007784:	e00e      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	0019      	movs	r1, r3
 8007790:	0010      	movs	r0, r2
 8007792:	f000 f9fb 	bl	8007b8c <TIM_ITRx_SetConfig>
      break;
 8007796:	e005      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8007798:	230f      	movs	r3, #15
 800779a:	18fb      	adds	r3, r7, r3
 800779c:	2201      	movs	r2, #1
 800779e:	701a      	strb	r2, [r3, #0]
      break;
 80077a0:	e000      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80077a2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2239      	movs	r2, #57	; 0x39
 80077a8:	2101      	movs	r1, #1
 80077aa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2238      	movs	r2, #56	; 0x38
 80077b0:	2100      	movs	r1, #0
 80077b2:	5499      	strb	r1, [r3, r2]

  return status;
 80077b4:	230f      	movs	r3, #15
 80077b6:	18fb      	adds	r3, r7, r3
 80077b8:	781b      	ldrb	r3, [r3, #0]
}
 80077ba:	0018      	movs	r0, r3
 80077bc:	46bd      	mov	sp, r7
 80077be:	b004      	add	sp, #16
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	46c0      	nop			; (mov r8, r8)
 80077c4:	ffff00ff 	.word	0xffff00ff

080077c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b082      	sub	sp, #8
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077d0:	46c0      	nop			; (mov r8, r8)
 80077d2:	46bd      	mov	sp, r7
 80077d4:	b002      	add	sp, #8
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b082      	sub	sp, #8
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80077e0:	46c0      	nop			; (mov r8, r8)
 80077e2:	46bd      	mov	sp, r7
 80077e4:	b002      	add	sp, #8
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b082      	sub	sp, #8
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077f0:	46c0      	nop			; (mov r8, r8)
 80077f2:	46bd      	mov	sp, r7
 80077f4:	b002      	add	sp, #8
 80077f6:	bd80      	pop	{r7, pc}

080077f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b082      	sub	sp, #8
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007800:	46c0      	nop			; (mov r8, r8)
 8007802:	46bd      	mov	sp, r7
 8007804:	b002      	add	sp, #8
 8007806:	bd80      	pop	{r7, pc}

08007808 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	2380      	movs	r3, #128	; 0x80
 800781c:	05db      	lsls	r3, r3, #23
 800781e:	429a      	cmp	r2, r3
 8007820:	d00b      	beq.n	800783a <TIM_Base_SetConfig+0x32>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a23      	ldr	r2, [pc, #140]	; (80078b4 <TIM_Base_SetConfig+0xac>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d007      	beq.n	800783a <TIM_Base_SetConfig+0x32>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a22      	ldr	r2, [pc, #136]	; (80078b8 <TIM_Base_SetConfig+0xb0>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d003      	beq.n	800783a <TIM_Base_SetConfig+0x32>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a21      	ldr	r2, [pc, #132]	; (80078bc <TIM_Base_SetConfig+0xb4>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d108      	bne.n	800784c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2270      	movs	r2, #112	; 0x70
 800783e:	4393      	bics	r3, r2
 8007840:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	68fa      	ldr	r2, [r7, #12]
 8007848:	4313      	orrs	r3, r2
 800784a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	2380      	movs	r3, #128	; 0x80
 8007850:	05db      	lsls	r3, r3, #23
 8007852:	429a      	cmp	r2, r3
 8007854:	d00b      	beq.n	800786e <TIM_Base_SetConfig+0x66>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a16      	ldr	r2, [pc, #88]	; (80078b4 <TIM_Base_SetConfig+0xac>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d007      	beq.n	800786e <TIM_Base_SetConfig+0x66>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a15      	ldr	r2, [pc, #84]	; (80078b8 <TIM_Base_SetConfig+0xb0>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d003      	beq.n	800786e <TIM_Base_SetConfig+0x66>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a14      	ldr	r2, [pc, #80]	; (80078bc <TIM_Base_SetConfig+0xb4>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d108      	bne.n	8007880 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	4a13      	ldr	r2, [pc, #76]	; (80078c0 <TIM_Base_SetConfig+0xb8>)
 8007872:	4013      	ands	r3, r2
 8007874:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	4313      	orrs	r3, r2
 800787e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2280      	movs	r2, #128	; 0x80
 8007884:	4393      	bics	r3, r2
 8007886:	001a      	movs	r2, r3
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	4313      	orrs	r3, r2
 800788e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	68fa      	ldr	r2, [r7, #12]
 8007894:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	689a      	ldr	r2, [r3, #8]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	681a      	ldr	r2, [r3, #0]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2201      	movs	r2, #1
 80078aa:	615a      	str	r2, [r3, #20]
}
 80078ac:	46c0      	nop			; (mov r8, r8)
 80078ae:	46bd      	mov	sp, r7
 80078b0:	b004      	add	sp, #16
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	40000400 	.word	0x40000400
 80078b8:	40010800 	.word	0x40010800
 80078bc:	40011400 	.word	0x40011400
 80078c0:	fffffcff 	.word	0xfffffcff

080078c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b086      	sub	sp, #24
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a1b      	ldr	r3, [r3, #32]
 80078d2:	2201      	movs	r2, #1
 80078d4:	4393      	bics	r3, r2
 80078d6:	001a      	movs	r2, r3
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6a1b      	ldr	r3, [r3, #32]
 80078e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	699b      	ldr	r3, [r3, #24]
 80078ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2270      	movs	r2, #112	; 0x70
 80078f2:	4393      	bics	r3, r2
 80078f4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2203      	movs	r2, #3
 80078fa:	4393      	bics	r3, r2
 80078fc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	4313      	orrs	r3, r2
 8007906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	2202      	movs	r2, #2
 800790c:	4393      	bics	r3, r2
 800790e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	697a      	ldr	r2, [r7, #20]
 8007916:	4313      	orrs	r3, r2
 8007918:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	693a      	ldr	r2, [r7, #16]
 800791e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	685a      	ldr	r2, [r3, #4]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	697a      	ldr	r2, [r7, #20]
 8007932:	621a      	str	r2, [r3, #32]
}
 8007934:	46c0      	nop			; (mov r8, r8)
 8007936:	46bd      	mov	sp, r7
 8007938:	b006      	add	sp, #24
 800793a:	bd80      	pop	{r7, pc}

0800793c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b086      	sub	sp, #24
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	2210      	movs	r2, #16
 800794c:	4393      	bics	r3, r2
 800794e:	001a      	movs	r2, r3
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6a1b      	ldr	r3, [r3, #32]
 8007958:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	699b      	ldr	r3, [r3, #24]
 8007964:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	4a13      	ldr	r2, [pc, #76]	; (80079b8 <TIM_OC2_SetConfig+0x7c>)
 800796a:	4013      	ands	r3, r2
 800796c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	4a12      	ldr	r2, [pc, #72]	; (80079bc <TIM_OC2_SetConfig+0x80>)
 8007972:	4013      	ands	r3, r2
 8007974:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	021b      	lsls	r3, r3, #8
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	4313      	orrs	r3, r2
 8007980:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	2220      	movs	r2, #32
 8007986:	4393      	bics	r3, r2
 8007988:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	689b      	ldr	r3, [r3, #8]
 800798e:	011b      	lsls	r3, r3, #4
 8007990:	697a      	ldr	r2, [r7, #20]
 8007992:	4313      	orrs	r3, r2
 8007994:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	693a      	ldr	r2, [r7, #16]
 800799a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	68fa      	ldr	r2, [r7, #12]
 80079a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	685a      	ldr	r2, [r3, #4]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	697a      	ldr	r2, [r7, #20]
 80079ae:	621a      	str	r2, [r3, #32]
}
 80079b0:	46c0      	nop			; (mov r8, r8)
 80079b2:	46bd      	mov	sp, r7
 80079b4:	b006      	add	sp, #24
 80079b6:	bd80      	pop	{r7, pc}
 80079b8:	ffff8fff 	.word	0xffff8fff
 80079bc:	fffffcff 	.word	0xfffffcff

080079c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b086      	sub	sp, #24
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	4a1a      	ldr	r2, [pc, #104]	; (8007a38 <TIM_OC3_SetConfig+0x78>)
 80079d0:	401a      	ands	r2, r3
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a1b      	ldr	r3, [r3, #32]
 80079da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	69db      	ldr	r3, [r3, #28]
 80079e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2270      	movs	r2, #112	; 0x70
 80079ec:	4393      	bics	r3, r2
 80079ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2203      	movs	r2, #3
 80079f4:	4393      	bics	r3, r2
 80079f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	68fa      	ldr	r2, [r7, #12]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	4a0d      	ldr	r2, [pc, #52]	; (8007a3c <TIM_OC3_SetConfig+0x7c>)
 8007a06:	4013      	ands	r3, r2
 8007a08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	689b      	ldr	r3, [r3, #8]
 8007a0e:	021b      	lsls	r3, r3, #8
 8007a10:	697a      	ldr	r2, [r7, #20]
 8007a12:	4313      	orrs	r3, r2
 8007a14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	693a      	ldr	r2, [r7, #16]
 8007a1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	68fa      	ldr	r2, [r7, #12]
 8007a20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	685a      	ldr	r2, [r3, #4]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	697a      	ldr	r2, [r7, #20]
 8007a2e:	621a      	str	r2, [r3, #32]
}
 8007a30:	46c0      	nop			; (mov r8, r8)
 8007a32:	46bd      	mov	sp, r7
 8007a34:	b006      	add	sp, #24
 8007a36:	bd80      	pop	{r7, pc}
 8007a38:	fffffeff 	.word	0xfffffeff
 8007a3c:	fffffdff 	.word	0xfffffdff

08007a40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b086      	sub	sp, #24
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a1b      	ldr	r3, [r3, #32]
 8007a4e:	4a1b      	ldr	r2, [pc, #108]	; (8007abc <TIM_OC4_SetConfig+0x7c>)
 8007a50:	401a      	ands	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6a1b      	ldr	r3, [r3, #32]
 8007a5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	69db      	ldr	r3, [r3, #28]
 8007a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	4a15      	ldr	r2, [pc, #84]	; (8007ac0 <TIM_OC4_SetConfig+0x80>)
 8007a6c:	4013      	ands	r3, r2
 8007a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	4a14      	ldr	r2, [pc, #80]	; (8007ac4 <TIM_OC4_SetConfig+0x84>)
 8007a74:	4013      	ands	r3, r2
 8007a76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	021b      	lsls	r3, r3, #8
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	4a10      	ldr	r2, [pc, #64]	; (8007ac8 <TIM_OC4_SetConfig+0x88>)
 8007a88:	4013      	ands	r3, r2
 8007a8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	689b      	ldr	r3, [r3, #8]
 8007a90:	031b      	lsls	r3, r3, #12
 8007a92:	697a      	ldr	r2, [r7, #20]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	693a      	ldr	r2, [r7, #16]
 8007a9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	68fa      	ldr	r2, [r7, #12]
 8007aa2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	685a      	ldr	r2, [r3, #4]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	697a      	ldr	r2, [r7, #20]
 8007ab0:	621a      	str	r2, [r3, #32]
}
 8007ab2:	46c0      	nop			; (mov r8, r8)
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	b006      	add	sp, #24
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	46c0      	nop			; (mov r8, r8)
 8007abc:	ffffefff 	.word	0xffffefff
 8007ac0:	ffff8fff 	.word	0xffff8fff
 8007ac4:	fffffcff 	.word	0xfffffcff
 8007ac8:	ffffdfff 	.word	0xffffdfff

08007acc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b086      	sub	sp, #24
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6a1b      	ldr	r3, [r3, #32]
 8007adc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	4393      	bics	r3, r2
 8007ae6:	001a      	movs	r2, r3
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	699b      	ldr	r3, [r3, #24]
 8007af0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	22f0      	movs	r2, #240	; 0xf0
 8007af6:	4393      	bics	r3, r2
 8007af8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	011b      	lsls	r3, r3, #4
 8007afe:	693a      	ldr	r2, [r7, #16]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	220a      	movs	r2, #10
 8007b08:	4393      	bics	r3, r2
 8007b0a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b0c:	697a      	ldr	r2, [r7, #20]
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	693a      	ldr	r2, [r7, #16]
 8007b18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	697a      	ldr	r2, [r7, #20]
 8007b1e:	621a      	str	r2, [r3, #32]
}
 8007b20:	46c0      	nop			; (mov r8, r8)
 8007b22:	46bd      	mov	sp, r7
 8007b24:	b006      	add	sp, #24
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b086      	sub	sp, #24
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	60f8      	str	r0, [r7, #12]
 8007b30:	60b9      	str	r1, [r7, #8]
 8007b32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6a1b      	ldr	r3, [r3, #32]
 8007b38:	2210      	movs	r2, #16
 8007b3a:	4393      	bics	r3, r2
 8007b3c:	001a      	movs	r2, r3
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	699b      	ldr	r3, [r3, #24]
 8007b46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	6a1b      	ldr	r3, [r3, #32]
 8007b4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	4a0d      	ldr	r2, [pc, #52]	; (8007b88 <TIM_TI2_ConfigInputStage+0x60>)
 8007b52:	4013      	ands	r3, r2
 8007b54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	031b      	lsls	r3, r3, #12
 8007b5a:	697a      	ldr	r2, [r7, #20]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	22a0      	movs	r2, #160	; 0xa0
 8007b64:	4393      	bics	r3, r2
 8007b66:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	011b      	lsls	r3, r3, #4
 8007b6c:	693a      	ldr	r2, [r7, #16]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	697a      	ldr	r2, [r7, #20]
 8007b76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	693a      	ldr	r2, [r7, #16]
 8007b7c:	621a      	str	r2, [r3, #32]
}
 8007b7e:	46c0      	nop			; (mov r8, r8)
 8007b80:	46bd      	mov	sp, r7
 8007b82:	b006      	add	sp, #24
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	46c0      	nop			; (mov r8, r8)
 8007b88:	ffff0fff 	.word	0xffff0fff

08007b8c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b084      	sub	sp, #16
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2270      	movs	r2, #112	; 0x70
 8007ba0:	4393      	bics	r3, r2
 8007ba2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ba4:	683a      	ldr	r2, [r7, #0]
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	2207      	movs	r2, #7
 8007bac:	4313      	orrs	r3, r2
 8007bae:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	68fa      	ldr	r2, [r7, #12]
 8007bb4:	609a      	str	r2, [r3, #8]
}
 8007bb6:	46c0      	nop			; (mov r8, r8)
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	b004      	add	sp, #16
 8007bbc:	bd80      	pop	{r7, pc}
	...

08007bc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b086      	sub	sp, #24
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	60f8      	str	r0, [r7, #12]
 8007bc8:	60b9      	str	r1, [r7, #8]
 8007bca:	607a      	str	r2, [r7, #4]
 8007bcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007bd4:	697b      	ldr	r3, [r7, #20]
 8007bd6:	4a09      	ldr	r2, [pc, #36]	; (8007bfc <TIM_ETR_SetConfig+0x3c>)
 8007bd8:	4013      	ands	r3, r2
 8007bda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	021a      	lsls	r2, r3, #8
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	431a      	orrs	r2, r3
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	697a      	ldr	r2, [r7, #20]
 8007bea:	4313      	orrs	r3, r2
 8007bec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	697a      	ldr	r2, [r7, #20]
 8007bf2:	609a      	str	r2, [r3, #8]
}
 8007bf4:	46c0      	nop			; (mov r8, r8)
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	b006      	add	sp, #24
 8007bfa:	bd80      	pop	{r7, pc}
 8007bfc:	ffff00ff 	.word	0xffff00ff

08007c00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b086      	sub	sp, #24
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	60f8      	str	r0, [r7, #12]
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	221f      	movs	r2, #31
 8007c10:	4013      	ands	r3, r2
 8007c12:	2201      	movs	r2, #1
 8007c14:	409a      	lsls	r2, r3
 8007c16:	0013      	movs	r3, r2
 8007c18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	6a1b      	ldr	r3, [r3, #32]
 8007c1e:	697a      	ldr	r2, [r7, #20]
 8007c20:	43d2      	mvns	r2, r2
 8007c22:	401a      	ands	r2, r3
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6a1a      	ldr	r2, [r3, #32]
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	211f      	movs	r1, #31
 8007c30:	400b      	ands	r3, r1
 8007c32:	6879      	ldr	r1, [r7, #4]
 8007c34:	4099      	lsls	r1, r3
 8007c36:	000b      	movs	r3, r1
 8007c38:	431a      	orrs	r2, r3
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	621a      	str	r2, [r3, #32]
}
 8007c3e:	46c0      	nop			; (mov r8, r8)
 8007c40:	46bd      	mov	sp, r7
 8007c42:	b006      	add	sp, #24
 8007c44:	bd80      	pop	{r7, pc}
	...

08007c48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b084      	sub	sp, #16
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2238      	movs	r2, #56	; 0x38
 8007c56:	5c9b      	ldrb	r3, [r3, r2]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d101      	bne.n	8007c60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c5c:	2302      	movs	r3, #2
 8007c5e:	e047      	b.n	8007cf0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2238      	movs	r2, #56	; 0x38
 8007c64:	2101      	movs	r1, #1
 8007c66:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2239      	movs	r2, #57	; 0x39
 8007c6c:	2102      	movs	r1, #2
 8007c6e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2270      	movs	r2, #112	; 0x70
 8007c84:	4393      	bics	r3, r2
 8007c86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	68fa      	ldr	r2, [r7, #12]
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	68fa      	ldr	r2, [r7, #12]
 8007c98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	2380      	movs	r3, #128	; 0x80
 8007ca0:	05db      	lsls	r3, r3, #23
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d00e      	beq.n	8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4a13      	ldr	r2, [pc, #76]	; (8007cf8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d009      	beq.n	8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a11      	ldr	r2, [pc, #68]	; (8007cfc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d004      	beq.n	8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4a10      	ldr	r2, [pc, #64]	; (8007d00 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d10c      	bne.n	8007cde <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	2280      	movs	r2, #128	; 0x80
 8007cc8:	4393      	bics	r3, r2
 8007cca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	68ba      	ldr	r2, [r7, #8]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	68ba      	ldr	r2, [r7, #8]
 8007cdc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2239      	movs	r2, #57	; 0x39
 8007ce2:	2101      	movs	r1, #1
 8007ce4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2238      	movs	r2, #56	; 0x38
 8007cea:	2100      	movs	r1, #0
 8007cec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	0018      	movs	r0, r3
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	b004      	add	sp, #16
 8007cf6:	bd80      	pop	{r7, pc}
 8007cf8:	40000400 	.word	0x40000400
 8007cfc:	40010800 	.word	0x40010800
 8007d00:	40011400 	.word	0x40011400

08007d04 <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b082      	sub	sp, #8
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	6039      	str	r1, [r7, #0]
  __HAL_LOCK(htim);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2238      	movs	r2, #56	; 0x38
 8007d12:	5c9b      	ldrb	r3, [r3, r2]
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d101      	bne.n	8007d1c <HAL_TIMEx_RemapConfig+0x18>
 8007d18:	2302      	movs	r3, #2
 8007d1a:	e00c      	b.n	8007d36 <HAL_TIMEx_RemapConfig+0x32>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2238      	movs	r2, #56	; 0x38
 8007d20:	2101      	movs	r1, #1
 8007d22:	5499      	strb	r1, [r3, r2]

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	683a      	ldr	r2, [r7, #0]
 8007d2a:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2238      	movs	r2, #56	; 0x38
 8007d30:	2100      	movs	r1, #0
 8007d32:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	0018      	movs	r0, r3
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	b002      	add	sp, #8
 8007d3c:	bd80      	pop	{r7, pc}
	...

08007d40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b082      	sub	sp, #8
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d101      	bne.n	8007d52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e044      	b.n	8007ddc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d107      	bne.n	8007d6a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2274      	movs	r2, #116	; 0x74
 8007d5e:	2100      	movs	r1, #0
 8007d60:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	0018      	movs	r0, r3
 8007d66:	f7fc fda5 	bl	80048b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2224      	movs	r2, #36	; 0x24
 8007d6e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	2101      	movs	r1, #1
 8007d7c:	438a      	bics	r2, r1
 8007d7e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	0018      	movs	r0, r3
 8007d84:	f000 fc36 	bl	80085f4 <UART_SetConfig>
 8007d88:	0003      	movs	r3, r0
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d101      	bne.n	8007d92 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e024      	b.n	8007ddc <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d003      	beq.n	8007da2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	0018      	movs	r0, r3
 8007d9e:	f000 fee7 	bl	8008b70 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	685a      	ldr	r2, [r3, #4]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	490d      	ldr	r1, [pc, #52]	; (8007de4 <HAL_UART_Init+0xa4>)
 8007dae:	400a      	ands	r2, r1
 8007db0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	689a      	ldr	r2, [r3, #8]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	212a      	movs	r1, #42	; 0x2a
 8007dbe:	438a      	bics	r2, r1
 8007dc0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	2101      	movs	r1, #1
 8007dce:	430a      	orrs	r2, r1
 8007dd0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	0018      	movs	r0, r3
 8007dd6:	f000 ff7f 	bl	8008cd8 <UART_CheckIdleState>
 8007dda:	0003      	movs	r3, r0
}
 8007ddc:	0018      	movs	r0, r3
 8007dde:	46bd      	mov	sp, r7
 8007de0:	b002      	add	sp, #8
 8007de2:	bd80      	pop	{r7, pc}
 8007de4:	ffffb7ff 	.word	0xffffb7ff

08007de8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b08a      	sub	sp, #40	; 0x28
 8007dec:	af02      	add	r7, sp, #8
 8007dee:	60f8      	str	r0, [r7, #12]
 8007df0:	60b9      	str	r1, [r7, #8]
 8007df2:	603b      	str	r3, [r7, #0]
 8007df4:	1dbb      	adds	r3, r7, #6
 8007df6:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007dfc:	2b20      	cmp	r3, #32
 8007dfe:	d000      	beq.n	8007e02 <HAL_UART_Transmit+0x1a>
 8007e00:	e095      	b.n	8007f2e <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d003      	beq.n	8007e10 <HAL_UART_Transmit+0x28>
 8007e08:	1dbb      	adds	r3, r7, #6
 8007e0a:	881b      	ldrh	r3, [r3, #0]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d101      	bne.n	8007e14 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007e10:	2301      	movs	r3, #1
 8007e12:	e08d      	b.n	8007f30 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	689a      	ldr	r2, [r3, #8]
 8007e18:	2380      	movs	r3, #128	; 0x80
 8007e1a:	015b      	lsls	r3, r3, #5
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d109      	bne.n	8007e34 <HAL_UART_Transmit+0x4c>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	691b      	ldr	r3, [r3, #16]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d105      	bne.n	8007e34 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	4013      	ands	r3, r2
 8007e2e:	d001      	beq.n	8007e34 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007e30:	2301      	movs	r3, #1
 8007e32:	e07d      	b.n	8007f30 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2274      	movs	r2, #116	; 0x74
 8007e38:	5c9b      	ldrb	r3, [r3, r2]
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d101      	bne.n	8007e42 <HAL_UART_Transmit+0x5a>
 8007e3e:	2302      	movs	r3, #2
 8007e40:	e076      	b.n	8007f30 <HAL_UART_Transmit+0x148>
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2274      	movs	r2, #116	; 0x74
 8007e46:	2101      	movs	r1, #1
 8007e48:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2280      	movs	r2, #128	; 0x80
 8007e4e:	2100      	movs	r1, #0
 8007e50:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2221      	movs	r2, #33	; 0x21
 8007e56:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e58:	f7fc fe44 	bl	8004ae4 <HAL_GetTick>
 8007e5c:	0003      	movs	r3, r0
 8007e5e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	1dba      	adds	r2, r7, #6
 8007e64:	2150      	movs	r1, #80	; 0x50
 8007e66:	8812      	ldrh	r2, [r2, #0]
 8007e68:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	1dba      	adds	r2, r7, #6
 8007e6e:	2152      	movs	r1, #82	; 0x52
 8007e70:	8812      	ldrh	r2, [r2, #0]
 8007e72:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	689a      	ldr	r2, [r3, #8]
 8007e78:	2380      	movs	r3, #128	; 0x80
 8007e7a:	015b      	lsls	r3, r3, #5
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d108      	bne.n	8007e92 <HAL_UART_Transmit+0xaa>
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	691b      	ldr	r3, [r3, #16]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d104      	bne.n	8007e92 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	61bb      	str	r3, [r7, #24]
 8007e90:	e003      	b.n	8007e9a <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e96:	2300      	movs	r3, #0
 8007e98:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2274      	movs	r2, #116	; 0x74
 8007e9e:	2100      	movs	r1, #0
 8007ea0:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8007ea2:	e02c      	b.n	8007efe <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ea4:	697a      	ldr	r2, [r7, #20]
 8007ea6:	68f8      	ldr	r0, [r7, #12]
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	9300      	str	r3, [sp, #0]
 8007eac:	0013      	movs	r3, r2
 8007eae:	2200      	movs	r2, #0
 8007eb0:	2180      	movs	r1, #128	; 0x80
 8007eb2:	f000 ff59 	bl	8008d68 <UART_WaitOnFlagUntilTimeout>
 8007eb6:	1e03      	subs	r3, r0, #0
 8007eb8:	d001      	beq.n	8007ebe <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8007eba:	2303      	movs	r3, #3
 8007ebc:	e038      	b.n	8007f30 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8007ebe:	69fb      	ldr	r3, [r7, #28]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d10b      	bne.n	8007edc <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ec4:	69bb      	ldr	r3, [r7, #24]
 8007ec6:	881b      	ldrh	r3, [r3, #0]
 8007ec8:	001a      	movs	r2, r3
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	05d2      	lsls	r2, r2, #23
 8007ed0:	0dd2      	lsrs	r2, r2, #23
 8007ed2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007ed4:	69bb      	ldr	r3, [r7, #24]
 8007ed6:	3302      	adds	r3, #2
 8007ed8:	61bb      	str	r3, [r7, #24]
 8007eda:	e007      	b.n	8007eec <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007edc:	69fb      	ldr	r3, [r7, #28]
 8007ede:	781a      	ldrb	r2, [r3, #0]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007ee6:	69fb      	ldr	r3, [r7, #28]
 8007ee8:	3301      	adds	r3, #1
 8007eea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2252      	movs	r2, #82	; 0x52
 8007ef0:	5a9b      	ldrh	r3, [r3, r2]
 8007ef2:	b29b      	uxth	r3, r3
 8007ef4:	3b01      	subs	r3, #1
 8007ef6:	b299      	uxth	r1, r3
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2252      	movs	r2, #82	; 0x52
 8007efc:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2252      	movs	r2, #82	; 0x52
 8007f02:	5a9b      	ldrh	r3, [r3, r2]
 8007f04:	b29b      	uxth	r3, r3
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d1cc      	bne.n	8007ea4 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f0a:	697a      	ldr	r2, [r7, #20]
 8007f0c:	68f8      	ldr	r0, [r7, #12]
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	9300      	str	r3, [sp, #0]
 8007f12:	0013      	movs	r3, r2
 8007f14:	2200      	movs	r2, #0
 8007f16:	2140      	movs	r1, #64	; 0x40
 8007f18:	f000 ff26 	bl	8008d68 <UART_WaitOnFlagUntilTimeout>
 8007f1c:	1e03      	subs	r3, r0, #0
 8007f1e:	d001      	beq.n	8007f24 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8007f20:	2303      	movs	r3, #3
 8007f22:	e005      	b.n	8007f30 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2220      	movs	r2, #32
 8007f28:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	e000      	b.n	8007f30 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8007f2e:	2302      	movs	r3, #2
  }
}
 8007f30:	0018      	movs	r0, r3
 8007f32:	46bd      	mov	sp, r7
 8007f34:	b008      	add	sp, #32
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b088      	sub	sp, #32
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	60f8      	str	r0, [r7, #12]
 8007f40:	60b9      	str	r1, [r7, #8]
 8007f42:	1dbb      	adds	r3, r7, #6
 8007f44:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f4a:	2b20      	cmp	r3, #32
 8007f4c:	d155      	bne.n	8007ffa <HAL_UART_Receive_IT+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d003      	beq.n	8007f5c <HAL_UART_Receive_IT+0x24>
 8007f54:	1dbb      	adds	r3, r7, #6
 8007f56:	881b      	ldrh	r3, [r3, #0]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d101      	bne.n	8007f60 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	e04d      	b.n	8007ffc <HAL_UART_Receive_IT+0xc4>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	689a      	ldr	r2, [r3, #8]
 8007f64:	2380      	movs	r3, #128	; 0x80
 8007f66:	015b      	lsls	r3, r3, #5
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d109      	bne.n	8007f80 <HAL_UART_Receive_IT+0x48>
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	691b      	ldr	r3, [r3, #16]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d105      	bne.n	8007f80 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	2201      	movs	r2, #1
 8007f78:	4013      	ands	r3, r2
 8007f7a:	d001      	beq.n	8007f80 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e03d      	b.n	8007ffc <HAL_UART_Receive_IT+0xc4>
      }
    }

    __HAL_LOCK(huart);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2274      	movs	r2, #116	; 0x74
 8007f84:	5c9b      	ldrb	r3, [r3, r2]
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d101      	bne.n	8007f8e <HAL_UART_Receive_IT+0x56>
 8007f8a:	2302      	movs	r3, #2
 8007f8c:	e036      	b.n	8007ffc <HAL_UART_Receive_IT+0xc4>
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2274      	movs	r2, #116	; 0x74
 8007f92:	2101      	movs	r1, #1
 8007f94:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a18      	ldr	r2, [pc, #96]	; (8008004 <HAL_UART_Receive_IT+0xcc>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d020      	beq.n	8007fe8 <HAL_UART_Receive_IT+0xb0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	685a      	ldr	r2, [r3, #4]
 8007fac:	2380      	movs	r3, #128	; 0x80
 8007fae:	041b      	lsls	r3, r3, #16
 8007fb0:	4013      	ands	r3, r2
 8007fb2:	d019      	beq.n	8007fe8 <HAL_UART_Receive_IT+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fb4:	f3ef 8310 	mrs	r3, PRIMASK
 8007fb8:	613b      	str	r3, [r7, #16]
  return(result);
 8007fba:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007fbc:	61fb      	str	r3, [r7, #28]
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	f383 8810 	msr	PRIMASK, r3
}
 8007fc8:	46c0      	nop			; (mov r8, r8)
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	681a      	ldr	r2, [r3, #0]
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	2180      	movs	r1, #128	; 0x80
 8007fd6:	04c9      	lsls	r1, r1, #19
 8007fd8:	430a      	orrs	r2, r1
 8007fda:	601a      	str	r2, [r3, #0]
 8007fdc:	69fb      	ldr	r3, [r7, #28]
 8007fde:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fe0:	69bb      	ldr	r3, [r7, #24]
 8007fe2:	f383 8810 	msr	PRIMASK, r3
}
 8007fe6:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007fe8:	1dbb      	adds	r3, r7, #6
 8007fea:	881a      	ldrh	r2, [r3, #0]
 8007fec:	68b9      	ldr	r1, [r7, #8]
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	0018      	movs	r0, r3
 8007ff2:	f000 ff7d 	bl	8008ef0 <UART_Start_Receive_IT>
 8007ff6:	0003      	movs	r3, r0
 8007ff8:	e000      	b.n	8007ffc <HAL_UART_Receive_IT+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8007ffa:	2302      	movs	r3, #2
  }
}
 8007ffc:	0018      	movs	r0, r3
 8007ffe:	46bd      	mov	sp, r7
 8008000:	b008      	add	sp, #32
 8008002:	bd80      	pop	{r7, pc}
 8008004:	40004800 	.word	0x40004800

08008008 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008008:	b590      	push	{r4, r7, lr}
 800800a:	b0ab      	sub	sp, #172	; 0xac
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	69db      	ldr	r3, [r3, #28]
 8008016:	22a4      	movs	r2, #164	; 0xa4
 8008018:	18b9      	adds	r1, r7, r2
 800801a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	20a0      	movs	r0, #160	; 0xa0
 8008024:	1839      	adds	r1, r7, r0
 8008026:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	219c      	movs	r1, #156	; 0x9c
 8008030:	1879      	adds	r1, r7, r1
 8008032:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008034:	0011      	movs	r1, r2
 8008036:	18bb      	adds	r3, r7, r2
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a99      	ldr	r2, [pc, #612]	; (80082a0 <HAL_UART_IRQHandler+0x298>)
 800803c:	4013      	ands	r3, r2
 800803e:	2298      	movs	r2, #152	; 0x98
 8008040:	18bc      	adds	r4, r7, r2
 8008042:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8008044:	18bb      	adds	r3, r7, r2
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d114      	bne.n	8008076 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800804c:	187b      	adds	r3, r7, r1
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	2220      	movs	r2, #32
 8008052:	4013      	ands	r3, r2
 8008054:	d00f      	beq.n	8008076 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008056:	183b      	adds	r3, r7, r0
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	2220      	movs	r2, #32
 800805c:	4013      	ands	r3, r2
 800805e:	d00a      	beq.n	8008076 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008064:	2b00      	cmp	r3, #0
 8008066:	d100      	bne.n	800806a <HAL_UART_IRQHandler+0x62>
 8008068:	e298      	b.n	800859c <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	0010      	movs	r0, r2
 8008072:	4798      	blx	r3
      }
      return;
 8008074:	e292      	b.n	800859c <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008076:	2398      	movs	r3, #152	; 0x98
 8008078:	18fb      	adds	r3, r7, r3
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d100      	bne.n	8008082 <HAL_UART_IRQHandler+0x7a>
 8008080:	e114      	b.n	80082ac <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008082:	239c      	movs	r3, #156	; 0x9c
 8008084:	18fb      	adds	r3, r7, r3
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2201      	movs	r2, #1
 800808a:	4013      	ands	r3, r2
 800808c:	d106      	bne.n	800809c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800808e:	23a0      	movs	r3, #160	; 0xa0
 8008090:	18fb      	adds	r3, r7, r3
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a83      	ldr	r2, [pc, #524]	; (80082a4 <HAL_UART_IRQHandler+0x29c>)
 8008096:	4013      	ands	r3, r2
 8008098:	d100      	bne.n	800809c <HAL_UART_IRQHandler+0x94>
 800809a:	e107      	b.n	80082ac <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800809c:	23a4      	movs	r3, #164	; 0xa4
 800809e:	18fb      	adds	r3, r7, r3
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	2201      	movs	r2, #1
 80080a4:	4013      	ands	r3, r2
 80080a6:	d012      	beq.n	80080ce <HAL_UART_IRQHandler+0xc6>
 80080a8:	23a0      	movs	r3, #160	; 0xa0
 80080aa:	18fb      	adds	r3, r7, r3
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	2380      	movs	r3, #128	; 0x80
 80080b0:	005b      	lsls	r3, r3, #1
 80080b2:	4013      	ands	r3, r2
 80080b4:	d00b      	beq.n	80080ce <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	2201      	movs	r2, #1
 80080bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2280      	movs	r2, #128	; 0x80
 80080c2:	589b      	ldr	r3, [r3, r2]
 80080c4:	2201      	movs	r2, #1
 80080c6:	431a      	orrs	r2, r3
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2180      	movs	r1, #128	; 0x80
 80080cc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080ce:	23a4      	movs	r3, #164	; 0xa4
 80080d0:	18fb      	adds	r3, r7, r3
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	2202      	movs	r2, #2
 80080d6:	4013      	ands	r3, r2
 80080d8:	d011      	beq.n	80080fe <HAL_UART_IRQHandler+0xf6>
 80080da:	239c      	movs	r3, #156	; 0x9c
 80080dc:	18fb      	adds	r3, r7, r3
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	2201      	movs	r2, #1
 80080e2:	4013      	ands	r3, r2
 80080e4:	d00b      	beq.n	80080fe <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	2202      	movs	r2, #2
 80080ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2280      	movs	r2, #128	; 0x80
 80080f2:	589b      	ldr	r3, [r3, r2]
 80080f4:	2204      	movs	r2, #4
 80080f6:	431a      	orrs	r2, r3
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2180      	movs	r1, #128	; 0x80
 80080fc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080fe:	23a4      	movs	r3, #164	; 0xa4
 8008100:	18fb      	adds	r3, r7, r3
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	2204      	movs	r2, #4
 8008106:	4013      	ands	r3, r2
 8008108:	d011      	beq.n	800812e <HAL_UART_IRQHandler+0x126>
 800810a:	239c      	movs	r3, #156	; 0x9c
 800810c:	18fb      	adds	r3, r7, r3
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	2201      	movs	r2, #1
 8008112:	4013      	ands	r3, r2
 8008114:	d00b      	beq.n	800812e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	2204      	movs	r2, #4
 800811c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2280      	movs	r2, #128	; 0x80
 8008122:	589b      	ldr	r3, [r3, r2]
 8008124:	2202      	movs	r2, #2
 8008126:	431a      	orrs	r2, r3
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2180      	movs	r1, #128	; 0x80
 800812c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800812e:	23a4      	movs	r3, #164	; 0xa4
 8008130:	18fb      	adds	r3, r7, r3
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	2208      	movs	r2, #8
 8008136:	4013      	ands	r3, r2
 8008138:	d017      	beq.n	800816a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800813a:	23a0      	movs	r3, #160	; 0xa0
 800813c:	18fb      	adds	r3, r7, r3
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	2220      	movs	r2, #32
 8008142:	4013      	ands	r3, r2
 8008144:	d105      	bne.n	8008152 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008146:	239c      	movs	r3, #156	; 0x9c
 8008148:	18fb      	adds	r3, r7, r3
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	2201      	movs	r2, #1
 800814e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008150:	d00b      	beq.n	800816a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	2208      	movs	r2, #8
 8008158:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2280      	movs	r2, #128	; 0x80
 800815e:	589b      	ldr	r3, [r3, r2]
 8008160:	2208      	movs	r2, #8
 8008162:	431a      	orrs	r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2180      	movs	r1, #128	; 0x80
 8008168:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800816a:	23a4      	movs	r3, #164	; 0xa4
 800816c:	18fb      	adds	r3, r7, r3
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	2380      	movs	r3, #128	; 0x80
 8008172:	011b      	lsls	r3, r3, #4
 8008174:	4013      	ands	r3, r2
 8008176:	d013      	beq.n	80081a0 <HAL_UART_IRQHandler+0x198>
 8008178:	23a0      	movs	r3, #160	; 0xa0
 800817a:	18fb      	adds	r3, r7, r3
 800817c:	681a      	ldr	r2, [r3, #0]
 800817e:	2380      	movs	r3, #128	; 0x80
 8008180:	04db      	lsls	r3, r3, #19
 8008182:	4013      	ands	r3, r2
 8008184:	d00c      	beq.n	80081a0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	2280      	movs	r2, #128	; 0x80
 800818c:	0112      	lsls	r2, r2, #4
 800818e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2280      	movs	r2, #128	; 0x80
 8008194:	589b      	ldr	r3, [r3, r2]
 8008196:	2220      	movs	r2, #32
 8008198:	431a      	orrs	r2, r3
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2180      	movs	r1, #128	; 0x80
 800819e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2280      	movs	r2, #128	; 0x80
 80081a4:	589b      	ldr	r3, [r3, r2]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d100      	bne.n	80081ac <HAL_UART_IRQHandler+0x1a4>
 80081aa:	e1f9      	b.n	80085a0 <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80081ac:	23a4      	movs	r3, #164	; 0xa4
 80081ae:	18fb      	adds	r3, r7, r3
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	2220      	movs	r2, #32
 80081b4:	4013      	ands	r3, r2
 80081b6:	d00e      	beq.n	80081d6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80081b8:	23a0      	movs	r3, #160	; 0xa0
 80081ba:	18fb      	adds	r3, r7, r3
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	2220      	movs	r2, #32
 80081c0:	4013      	ands	r3, r2
 80081c2:	d008      	beq.n	80081d6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d004      	beq.n	80081d6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	0010      	movs	r0, r2
 80081d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2280      	movs	r2, #128	; 0x80
 80081da:	589b      	ldr	r3, [r3, r2]
 80081dc:	2194      	movs	r1, #148	; 0x94
 80081de:	187a      	adds	r2, r7, r1
 80081e0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	689b      	ldr	r3, [r3, #8]
 80081e8:	2240      	movs	r2, #64	; 0x40
 80081ea:	4013      	ands	r3, r2
 80081ec:	2b40      	cmp	r3, #64	; 0x40
 80081ee:	d004      	beq.n	80081fa <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80081f0:	187b      	adds	r3, r7, r1
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	2228      	movs	r2, #40	; 0x28
 80081f6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081f8:	d047      	beq.n	800828a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	0018      	movs	r0, r3
 80081fe:	f000 ff27 	bl	8009050 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	2240      	movs	r2, #64	; 0x40
 800820a:	4013      	ands	r3, r2
 800820c:	2b40      	cmp	r3, #64	; 0x40
 800820e:	d137      	bne.n	8008280 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008210:	f3ef 8310 	mrs	r3, PRIMASK
 8008214:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8008216:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008218:	2090      	movs	r0, #144	; 0x90
 800821a:	183a      	adds	r2, r7, r0
 800821c:	6013      	str	r3, [r2, #0]
 800821e:	2301      	movs	r3, #1
 8008220:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008222:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008224:	f383 8810 	msr	PRIMASK, r3
}
 8008228:	46c0      	nop			; (mov r8, r8)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	689a      	ldr	r2, [r3, #8]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	2140      	movs	r1, #64	; 0x40
 8008236:	438a      	bics	r2, r1
 8008238:	609a      	str	r2, [r3, #8]
 800823a:	183b      	adds	r3, r7, r0
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008240:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008242:	f383 8810 	msr	PRIMASK, r3
}
 8008246:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800824c:	2b00      	cmp	r3, #0
 800824e:	d012      	beq.n	8008276 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008254:	4a14      	ldr	r2, [pc, #80]	; (80082a8 <HAL_UART_IRQHandler+0x2a0>)
 8008256:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800825c:	0018      	movs	r0, r3
 800825e:	f7fc ffa7 	bl	80051b0 <HAL_DMA_Abort_IT>
 8008262:	1e03      	subs	r3, r0, #0
 8008264:	d01a      	beq.n	800829c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800826a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008270:	0018      	movs	r0, r3
 8008272:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008274:	e012      	b.n	800829c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	0018      	movs	r0, r3
 800827a:	f000 f9a7 	bl	80085cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800827e:	e00d      	b.n	800829c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	0018      	movs	r0, r3
 8008284:	f000 f9a2 	bl	80085cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008288:	e008      	b.n	800829c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	0018      	movs	r0, r3
 800828e:	f000 f99d 	bl	80085cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2280      	movs	r2, #128	; 0x80
 8008296:	2100      	movs	r1, #0
 8008298:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800829a:	e181      	b.n	80085a0 <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800829c:	46c0      	nop			; (mov r8, r8)
    return;
 800829e:	e17f      	b.n	80085a0 <HAL_UART_IRQHandler+0x598>
 80082a0:	0000080f 	.word	0x0000080f
 80082a4:	04000120 	.word	0x04000120
 80082a8:	08009115 	.word	0x08009115

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d000      	beq.n	80082b6 <HAL_UART_IRQHandler+0x2ae>
 80082b4:	e133      	b.n	800851e <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80082b6:	23a4      	movs	r3, #164	; 0xa4
 80082b8:	18fb      	adds	r3, r7, r3
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	2210      	movs	r2, #16
 80082be:	4013      	ands	r3, r2
 80082c0:	d100      	bne.n	80082c4 <HAL_UART_IRQHandler+0x2bc>
 80082c2:	e12c      	b.n	800851e <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80082c4:	23a0      	movs	r3, #160	; 0xa0
 80082c6:	18fb      	adds	r3, r7, r3
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	2210      	movs	r2, #16
 80082cc:	4013      	ands	r3, r2
 80082ce:	d100      	bne.n	80082d2 <HAL_UART_IRQHandler+0x2ca>
 80082d0:	e125      	b.n	800851e <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	2210      	movs	r2, #16
 80082d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	2240      	movs	r2, #64	; 0x40
 80082e2:	4013      	ands	r3, r2
 80082e4:	2b40      	cmp	r3, #64	; 0x40
 80082e6:	d000      	beq.n	80082ea <HAL_UART_IRQHandler+0x2e2>
 80082e8:	e09d      	b.n	8008426 <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	685a      	ldr	r2, [r3, #4]
 80082f2:	217e      	movs	r1, #126	; 0x7e
 80082f4:	187b      	adds	r3, r7, r1
 80082f6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80082f8:	187b      	adds	r3, r7, r1
 80082fa:	881b      	ldrh	r3, [r3, #0]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d100      	bne.n	8008302 <HAL_UART_IRQHandler+0x2fa>
 8008300:	e150      	b.n	80085a4 <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2258      	movs	r2, #88	; 0x58
 8008306:	5a9b      	ldrh	r3, [r3, r2]
 8008308:	187a      	adds	r2, r7, r1
 800830a:	8812      	ldrh	r2, [r2, #0]
 800830c:	429a      	cmp	r2, r3
 800830e:	d300      	bcc.n	8008312 <HAL_UART_IRQHandler+0x30a>
 8008310:	e148      	b.n	80085a4 <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	187a      	adds	r2, r7, r1
 8008316:	215a      	movs	r1, #90	; 0x5a
 8008318:	8812      	ldrh	r2, [r2, #0]
 800831a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	2220      	movs	r2, #32
 8008326:	4013      	ands	r3, r2
 8008328:	d16e      	bne.n	8008408 <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800832a:	f3ef 8310 	mrs	r3, PRIMASK
 800832e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8008330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008332:	67bb      	str	r3, [r7, #120]	; 0x78
 8008334:	2301      	movs	r3, #1
 8008336:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800833a:	f383 8810 	msr	PRIMASK, r3
}
 800833e:	46c0      	nop			; (mov r8, r8)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	681a      	ldr	r2, [r3, #0]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	499a      	ldr	r1, [pc, #616]	; (80085b4 <HAL_UART_IRQHandler+0x5ac>)
 800834c:	400a      	ands	r2, r1
 800834e:	601a      	str	r2, [r3, #0]
 8008350:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008352:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008356:	f383 8810 	msr	PRIMASK, r3
}
 800835a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800835c:	f3ef 8310 	mrs	r3, PRIMASK
 8008360:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8008362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008364:	677b      	str	r3, [r7, #116]	; 0x74
 8008366:	2301      	movs	r3, #1
 8008368:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800836a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800836c:	f383 8810 	msr	PRIMASK, r3
}
 8008370:	46c0      	nop			; (mov r8, r8)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	689a      	ldr	r2, [r3, #8]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2101      	movs	r1, #1
 800837e:	438a      	bics	r2, r1
 8008380:	609a      	str	r2, [r3, #8]
 8008382:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008384:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008386:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008388:	f383 8810 	msr	PRIMASK, r3
}
 800838c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800838e:	f3ef 8310 	mrs	r3, PRIMASK
 8008392:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8008394:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008396:	673b      	str	r3, [r7, #112]	; 0x70
 8008398:	2301      	movs	r3, #1
 800839a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800839c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800839e:	f383 8810 	msr	PRIMASK, r3
}
 80083a2:	46c0      	nop			; (mov r8, r8)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	689a      	ldr	r2, [r3, #8]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	2140      	movs	r1, #64	; 0x40
 80083b0:	438a      	bics	r2, r1
 80083b2:	609a      	str	r2, [r3, #8]
 80083b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80083b6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80083ba:	f383 8810 	msr	PRIMASK, r3
}
 80083be:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2220      	movs	r2, #32
 80083c4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2200      	movs	r2, #0
 80083ca:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083cc:	f3ef 8310 	mrs	r3, PRIMASK
 80083d0:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80083d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083d4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80083d6:	2301      	movs	r3, #1
 80083d8:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80083dc:	f383 8810 	msr	PRIMASK, r3
}
 80083e0:	46c0      	nop			; (mov r8, r8)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	681a      	ldr	r2, [r3, #0]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2110      	movs	r1, #16
 80083ee:	438a      	bics	r2, r1
 80083f0:	601a      	str	r2, [r3, #0]
 80083f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083f4:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80083f8:	f383 8810 	msr	PRIMASK, r3
}
 80083fc:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008402:	0018      	movs	r0, r3
 8008404:	f7fc fe94 	bl	8005130 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2258      	movs	r2, #88	; 0x58
 800840c:	5a9a      	ldrh	r2, [r3, r2]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	215a      	movs	r1, #90	; 0x5a
 8008412:	5a5b      	ldrh	r3, [r3, r1]
 8008414:	b29b      	uxth	r3, r3
 8008416:	1ad3      	subs	r3, r2, r3
 8008418:	b29a      	uxth	r2, r3
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	0011      	movs	r1, r2
 800841e:	0018      	movs	r0, r3
 8008420:	f000 f8dc 	bl	80085dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008424:	e0be      	b.n	80085a4 <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2258      	movs	r2, #88	; 0x58
 800842a:	5a99      	ldrh	r1, [r3, r2]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	225a      	movs	r2, #90	; 0x5a
 8008430:	5a9b      	ldrh	r3, [r3, r2]
 8008432:	b29a      	uxth	r2, r3
 8008434:	208e      	movs	r0, #142	; 0x8e
 8008436:	183b      	adds	r3, r7, r0
 8008438:	1a8a      	subs	r2, r1, r2
 800843a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	225a      	movs	r2, #90	; 0x5a
 8008440:	5a9b      	ldrh	r3, [r3, r2]
 8008442:	b29b      	uxth	r3, r3
 8008444:	2b00      	cmp	r3, #0
 8008446:	d100      	bne.n	800844a <HAL_UART_IRQHandler+0x442>
 8008448:	e0ae      	b.n	80085a8 <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 800844a:	183b      	adds	r3, r7, r0
 800844c:	881b      	ldrh	r3, [r3, #0]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d100      	bne.n	8008454 <HAL_UART_IRQHandler+0x44c>
 8008452:	e0a9      	b.n	80085a8 <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008454:	f3ef 8310 	mrs	r3, PRIMASK
 8008458:	60fb      	str	r3, [r7, #12]
  return(result);
 800845a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800845c:	2488      	movs	r4, #136	; 0x88
 800845e:	193a      	adds	r2, r7, r4
 8008460:	6013      	str	r3, [r2, #0]
 8008462:	2301      	movs	r3, #1
 8008464:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	f383 8810 	msr	PRIMASK, r3
}
 800846c:	46c0      	nop			; (mov r8, r8)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	494f      	ldr	r1, [pc, #316]	; (80085b8 <HAL_UART_IRQHandler+0x5b0>)
 800847a:	400a      	ands	r2, r1
 800847c:	601a      	str	r2, [r3, #0]
 800847e:	193b      	adds	r3, r7, r4
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	f383 8810 	msr	PRIMASK, r3
}
 800848a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800848c:	f3ef 8310 	mrs	r3, PRIMASK
 8008490:	61bb      	str	r3, [r7, #24]
  return(result);
 8008492:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008494:	2484      	movs	r4, #132	; 0x84
 8008496:	193a      	adds	r2, r7, r4
 8008498:	6013      	str	r3, [r2, #0]
 800849a:	2301      	movs	r3, #1
 800849c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800849e:	69fb      	ldr	r3, [r7, #28]
 80084a0:	f383 8810 	msr	PRIMASK, r3
}
 80084a4:	46c0      	nop			; (mov r8, r8)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	689a      	ldr	r2, [r3, #8]
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	2101      	movs	r1, #1
 80084b2:	438a      	bics	r2, r1
 80084b4:	609a      	str	r2, [r3, #8]
 80084b6:	193b      	adds	r3, r7, r4
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084bc:	6a3b      	ldr	r3, [r7, #32]
 80084be:	f383 8810 	msr	PRIMASK, r3
}
 80084c2:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2220      	movs	r2, #32
 80084c8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2200      	movs	r2, #0
 80084ce:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2200      	movs	r2, #0
 80084d4:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084d6:	f3ef 8310 	mrs	r3, PRIMASK
 80084da:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80084dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084de:	2480      	movs	r4, #128	; 0x80
 80084e0:	193a      	adds	r2, r7, r4
 80084e2:	6013      	str	r3, [r2, #0]
 80084e4:	2301      	movs	r3, #1
 80084e6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ea:	f383 8810 	msr	PRIMASK, r3
}
 80084ee:	46c0      	nop			; (mov r8, r8)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	681a      	ldr	r2, [r3, #0]
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	2110      	movs	r1, #16
 80084fc:	438a      	bics	r2, r1
 80084fe:	601a      	str	r2, [r3, #0]
 8008500:	193b      	adds	r3, r7, r4
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008508:	f383 8810 	msr	PRIMASK, r3
}
 800850c:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800850e:	183b      	adds	r3, r7, r0
 8008510:	881a      	ldrh	r2, [r3, #0]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	0011      	movs	r1, r2
 8008516:	0018      	movs	r0, r3
 8008518:	f000 f860 	bl	80085dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800851c:	e044      	b.n	80085a8 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800851e:	23a4      	movs	r3, #164	; 0xa4
 8008520:	18fb      	adds	r3, r7, r3
 8008522:	681a      	ldr	r2, [r3, #0]
 8008524:	2380      	movs	r3, #128	; 0x80
 8008526:	035b      	lsls	r3, r3, #13
 8008528:	4013      	ands	r3, r2
 800852a:	d010      	beq.n	800854e <HAL_UART_IRQHandler+0x546>
 800852c:	239c      	movs	r3, #156	; 0x9c
 800852e:	18fb      	adds	r3, r7, r3
 8008530:	681a      	ldr	r2, [r3, #0]
 8008532:	2380      	movs	r3, #128	; 0x80
 8008534:	03db      	lsls	r3, r3, #15
 8008536:	4013      	ands	r3, r2
 8008538:	d009      	beq.n	800854e <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2280      	movs	r2, #128	; 0x80
 8008540:	0352      	lsls	r2, r2, #13
 8008542:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	0018      	movs	r0, r3
 8008548:	f000 ff8e 	bl	8009468 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800854c:	e02f      	b.n	80085ae <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800854e:	23a4      	movs	r3, #164	; 0xa4
 8008550:	18fb      	adds	r3, r7, r3
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	2280      	movs	r2, #128	; 0x80
 8008556:	4013      	ands	r3, r2
 8008558:	d00f      	beq.n	800857a <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800855a:	23a0      	movs	r3, #160	; 0xa0
 800855c:	18fb      	adds	r3, r7, r3
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	2280      	movs	r2, #128	; 0x80
 8008562:	4013      	ands	r3, r2
 8008564:	d009      	beq.n	800857a <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800856a:	2b00      	cmp	r3, #0
 800856c:	d01e      	beq.n	80085ac <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	0010      	movs	r0, r2
 8008576:	4798      	blx	r3
    }
    return;
 8008578:	e018      	b.n	80085ac <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800857a:	23a4      	movs	r3, #164	; 0xa4
 800857c:	18fb      	adds	r3, r7, r3
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	2240      	movs	r2, #64	; 0x40
 8008582:	4013      	ands	r3, r2
 8008584:	d013      	beq.n	80085ae <HAL_UART_IRQHandler+0x5a6>
 8008586:	23a0      	movs	r3, #160	; 0xa0
 8008588:	18fb      	adds	r3, r7, r3
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	2240      	movs	r2, #64	; 0x40
 800858e:	4013      	ands	r3, r2
 8008590:	d00d      	beq.n	80085ae <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	0018      	movs	r0, r3
 8008596:	f000 fdd4 	bl	8009142 <UART_EndTransmit_IT>
    return;
 800859a:	e008      	b.n	80085ae <HAL_UART_IRQHandler+0x5a6>
      return;
 800859c:	46c0      	nop			; (mov r8, r8)
 800859e:	e006      	b.n	80085ae <HAL_UART_IRQHandler+0x5a6>
    return;
 80085a0:	46c0      	nop			; (mov r8, r8)
 80085a2:	e004      	b.n	80085ae <HAL_UART_IRQHandler+0x5a6>
      return;
 80085a4:	46c0      	nop			; (mov r8, r8)
 80085a6:	e002      	b.n	80085ae <HAL_UART_IRQHandler+0x5a6>
      return;
 80085a8:	46c0      	nop			; (mov r8, r8)
 80085aa:	e000      	b.n	80085ae <HAL_UART_IRQHandler+0x5a6>
    return;
 80085ac:	46c0      	nop			; (mov r8, r8)
  }

}
 80085ae:	46bd      	mov	sp, r7
 80085b0:	b02b      	add	sp, #172	; 0xac
 80085b2:	bd90      	pop	{r4, r7, pc}
 80085b4:	fffffeff 	.word	0xfffffeff
 80085b8:	fffffedf 	.word	0xfffffedf

080085bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b082      	sub	sp, #8
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80085c4:	46c0      	nop			; (mov r8, r8)
 80085c6:	46bd      	mov	sp, r7
 80085c8:	b002      	add	sp, #8
 80085ca:	bd80      	pop	{r7, pc}

080085cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b082      	sub	sp, #8
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80085d4:	46c0      	nop			; (mov r8, r8)
 80085d6:	46bd      	mov	sp, r7
 80085d8:	b002      	add	sp, #8
 80085da:	bd80      	pop	{r7, pc}

080085dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b082      	sub	sp, #8
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	000a      	movs	r2, r1
 80085e6:	1cbb      	adds	r3, r7, #2
 80085e8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80085ea:	46c0      	nop			; (mov r8, r8)
 80085ec:	46bd      	mov	sp, r7
 80085ee:	b002      	add	sp, #8
 80085f0:	bd80      	pop	{r7, pc}
	...

080085f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085f4:	b5b0      	push	{r4, r5, r7, lr}
 80085f6:	b08e      	sub	sp, #56	; 0x38
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80085fc:	231a      	movs	r3, #26
 80085fe:	2218      	movs	r2, #24
 8008600:	4694      	mov	ip, r2
 8008602:	44bc      	add	ip, r7
 8008604:	4463      	add	r3, ip
 8008606:	2200      	movs	r2, #0
 8008608:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	689a      	ldr	r2, [r3, #8]
 800860e:	69fb      	ldr	r3, [r7, #28]
 8008610:	691b      	ldr	r3, [r3, #16]
 8008612:	431a      	orrs	r2, r3
 8008614:	69fb      	ldr	r3, [r7, #28]
 8008616:	695b      	ldr	r3, [r3, #20]
 8008618:	431a      	orrs	r2, r3
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	69db      	ldr	r3, [r3, #28]
 800861e:	4313      	orrs	r3, r2
 8008620:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4ab0      	ldr	r2, [pc, #704]	; (80088ec <UART_SetConfig+0x2f8>)
 800862a:	4013      	ands	r3, r2
 800862c:	0019      	movs	r1, r3
 800862e:	69fb      	ldr	r3, [r7, #28]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008634:	430a      	orrs	r2, r1
 8008636:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008638:	69fb      	ldr	r3, [r7, #28]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	4aac      	ldr	r2, [pc, #688]	; (80088f0 <UART_SetConfig+0x2fc>)
 8008640:	4013      	ands	r3, r2
 8008642:	0019      	movs	r1, r3
 8008644:	69fb      	ldr	r3, [r7, #28]
 8008646:	68da      	ldr	r2, [r3, #12]
 8008648:	69fb      	ldr	r3, [r7, #28]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	430a      	orrs	r2, r1
 800864e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008650:	69fb      	ldr	r3, [r7, #28]
 8008652:	699b      	ldr	r3, [r3, #24]
 8008654:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008656:	69fb      	ldr	r3, [r7, #28]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4aa6      	ldr	r2, [pc, #664]	; (80088f4 <UART_SetConfig+0x300>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d004      	beq.n	800866a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008660:	69fb      	ldr	r3, [r7, #28]
 8008662:	6a1b      	ldr	r3, [r3, #32]
 8008664:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008666:	4313      	orrs	r3, r2
 8008668:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800866a:	69fb      	ldr	r3, [r7, #28]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	689b      	ldr	r3, [r3, #8]
 8008670:	4aa1      	ldr	r2, [pc, #644]	; (80088f8 <UART_SetConfig+0x304>)
 8008672:	4013      	ands	r3, r2
 8008674:	0019      	movs	r1, r3
 8008676:	69fb      	ldr	r3, [r7, #28]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800867c:	430a      	orrs	r2, r1
 800867e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008680:	69fb      	ldr	r3, [r7, #28]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a9d      	ldr	r2, [pc, #628]	; (80088fc <UART_SetConfig+0x308>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d136      	bne.n	80086f8 <UART_SetConfig+0x104>
 800868a:	4b9d      	ldr	r3, [pc, #628]	; (8008900 <UART_SetConfig+0x30c>)
 800868c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800868e:	2203      	movs	r2, #3
 8008690:	4013      	ands	r3, r2
 8008692:	2b03      	cmp	r3, #3
 8008694:	d020      	beq.n	80086d8 <UART_SetConfig+0xe4>
 8008696:	d827      	bhi.n	80086e8 <UART_SetConfig+0xf4>
 8008698:	2b02      	cmp	r3, #2
 800869a:	d00d      	beq.n	80086b8 <UART_SetConfig+0xc4>
 800869c:	d824      	bhi.n	80086e8 <UART_SetConfig+0xf4>
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d002      	beq.n	80086a8 <UART_SetConfig+0xb4>
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d010      	beq.n	80086c8 <UART_SetConfig+0xd4>
 80086a6:	e01f      	b.n	80086e8 <UART_SetConfig+0xf4>
 80086a8:	231b      	movs	r3, #27
 80086aa:	2218      	movs	r2, #24
 80086ac:	4694      	mov	ip, r2
 80086ae:	44bc      	add	ip, r7
 80086b0:	4463      	add	r3, ip
 80086b2:	2201      	movs	r2, #1
 80086b4:	701a      	strb	r2, [r3, #0]
 80086b6:	e0c5      	b.n	8008844 <UART_SetConfig+0x250>
 80086b8:	231b      	movs	r3, #27
 80086ba:	2218      	movs	r2, #24
 80086bc:	4694      	mov	ip, r2
 80086be:	44bc      	add	ip, r7
 80086c0:	4463      	add	r3, ip
 80086c2:	2202      	movs	r2, #2
 80086c4:	701a      	strb	r2, [r3, #0]
 80086c6:	e0bd      	b.n	8008844 <UART_SetConfig+0x250>
 80086c8:	231b      	movs	r3, #27
 80086ca:	2218      	movs	r2, #24
 80086cc:	4694      	mov	ip, r2
 80086ce:	44bc      	add	ip, r7
 80086d0:	4463      	add	r3, ip
 80086d2:	2204      	movs	r2, #4
 80086d4:	701a      	strb	r2, [r3, #0]
 80086d6:	e0b5      	b.n	8008844 <UART_SetConfig+0x250>
 80086d8:	231b      	movs	r3, #27
 80086da:	2218      	movs	r2, #24
 80086dc:	4694      	mov	ip, r2
 80086de:	44bc      	add	ip, r7
 80086e0:	4463      	add	r3, ip
 80086e2:	2208      	movs	r2, #8
 80086e4:	701a      	strb	r2, [r3, #0]
 80086e6:	e0ad      	b.n	8008844 <UART_SetConfig+0x250>
 80086e8:	231b      	movs	r3, #27
 80086ea:	2218      	movs	r2, #24
 80086ec:	4694      	mov	ip, r2
 80086ee:	44bc      	add	ip, r7
 80086f0:	4463      	add	r3, ip
 80086f2:	2210      	movs	r2, #16
 80086f4:	701a      	strb	r2, [r3, #0]
 80086f6:	e0a5      	b.n	8008844 <UART_SetConfig+0x250>
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a81      	ldr	r2, [pc, #516]	; (8008904 <UART_SetConfig+0x310>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d136      	bne.n	8008770 <UART_SetConfig+0x17c>
 8008702:	4b7f      	ldr	r3, [pc, #508]	; (8008900 <UART_SetConfig+0x30c>)
 8008704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008706:	220c      	movs	r2, #12
 8008708:	4013      	ands	r3, r2
 800870a:	2b0c      	cmp	r3, #12
 800870c:	d020      	beq.n	8008750 <UART_SetConfig+0x15c>
 800870e:	d827      	bhi.n	8008760 <UART_SetConfig+0x16c>
 8008710:	2b08      	cmp	r3, #8
 8008712:	d00d      	beq.n	8008730 <UART_SetConfig+0x13c>
 8008714:	d824      	bhi.n	8008760 <UART_SetConfig+0x16c>
 8008716:	2b00      	cmp	r3, #0
 8008718:	d002      	beq.n	8008720 <UART_SetConfig+0x12c>
 800871a:	2b04      	cmp	r3, #4
 800871c:	d010      	beq.n	8008740 <UART_SetConfig+0x14c>
 800871e:	e01f      	b.n	8008760 <UART_SetConfig+0x16c>
 8008720:	231b      	movs	r3, #27
 8008722:	2218      	movs	r2, #24
 8008724:	4694      	mov	ip, r2
 8008726:	44bc      	add	ip, r7
 8008728:	4463      	add	r3, ip
 800872a:	2200      	movs	r2, #0
 800872c:	701a      	strb	r2, [r3, #0]
 800872e:	e089      	b.n	8008844 <UART_SetConfig+0x250>
 8008730:	231b      	movs	r3, #27
 8008732:	2218      	movs	r2, #24
 8008734:	4694      	mov	ip, r2
 8008736:	44bc      	add	ip, r7
 8008738:	4463      	add	r3, ip
 800873a:	2202      	movs	r2, #2
 800873c:	701a      	strb	r2, [r3, #0]
 800873e:	e081      	b.n	8008844 <UART_SetConfig+0x250>
 8008740:	231b      	movs	r3, #27
 8008742:	2218      	movs	r2, #24
 8008744:	4694      	mov	ip, r2
 8008746:	44bc      	add	ip, r7
 8008748:	4463      	add	r3, ip
 800874a:	2204      	movs	r2, #4
 800874c:	701a      	strb	r2, [r3, #0]
 800874e:	e079      	b.n	8008844 <UART_SetConfig+0x250>
 8008750:	231b      	movs	r3, #27
 8008752:	2218      	movs	r2, #24
 8008754:	4694      	mov	ip, r2
 8008756:	44bc      	add	ip, r7
 8008758:	4463      	add	r3, ip
 800875a:	2208      	movs	r2, #8
 800875c:	701a      	strb	r2, [r3, #0]
 800875e:	e071      	b.n	8008844 <UART_SetConfig+0x250>
 8008760:	231b      	movs	r3, #27
 8008762:	2218      	movs	r2, #24
 8008764:	4694      	mov	ip, r2
 8008766:	44bc      	add	ip, r7
 8008768:	4463      	add	r3, ip
 800876a:	2210      	movs	r2, #16
 800876c:	701a      	strb	r2, [r3, #0]
 800876e:	e069      	b.n	8008844 <UART_SetConfig+0x250>
 8008770:	69fb      	ldr	r3, [r7, #28]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a64      	ldr	r2, [pc, #400]	; (8008908 <UART_SetConfig+0x314>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d107      	bne.n	800878a <UART_SetConfig+0x196>
 800877a:	231b      	movs	r3, #27
 800877c:	2218      	movs	r2, #24
 800877e:	4694      	mov	ip, r2
 8008780:	44bc      	add	ip, r7
 8008782:	4463      	add	r3, ip
 8008784:	2200      	movs	r2, #0
 8008786:	701a      	strb	r2, [r3, #0]
 8008788:	e05c      	b.n	8008844 <UART_SetConfig+0x250>
 800878a:	69fb      	ldr	r3, [r7, #28]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	4a5f      	ldr	r2, [pc, #380]	; (800890c <UART_SetConfig+0x318>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d107      	bne.n	80087a4 <UART_SetConfig+0x1b0>
 8008794:	231b      	movs	r3, #27
 8008796:	2218      	movs	r2, #24
 8008798:	4694      	mov	ip, r2
 800879a:	44bc      	add	ip, r7
 800879c:	4463      	add	r3, ip
 800879e:	2200      	movs	r2, #0
 80087a0:	701a      	strb	r2, [r3, #0]
 80087a2:	e04f      	b.n	8008844 <UART_SetConfig+0x250>
 80087a4:	69fb      	ldr	r3, [r7, #28]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a52      	ldr	r2, [pc, #328]	; (80088f4 <UART_SetConfig+0x300>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d143      	bne.n	8008836 <UART_SetConfig+0x242>
 80087ae:	4b54      	ldr	r3, [pc, #336]	; (8008900 <UART_SetConfig+0x30c>)
 80087b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80087b2:	23c0      	movs	r3, #192	; 0xc0
 80087b4:	011b      	lsls	r3, r3, #4
 80087b6:	4013      	ands	r3, r2
 80087b8:	22c0      	movs	r2, #192	; 0xc0
 80087ba:	0112      	lsls	r2, r2, #4
 80087bc:	4293      	cmp	r3, r2
 80087be:	d02a      	beq.n	8008816 <UART_SetConfig+0x222>
 80087c0:	22c0      	movs	r2, #192	; 0xc0
 80087c2:	0112      	lsls	r2, r2, #4
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d82e      	bhi.n	8008826 <UART_SetConfig+0x232>
 80087c8:	2280      	movs	r2, #128	; 0x80
 80087ca:	0112      	lsls	r2, r2, #4
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d012      	beq.n	80087f6 <UART_SetConfig+0x202>
 80087d0:	2280      	movs	r2, #128	; 0x80
 80087d2:	0112      	lsls	r2, r2, #4
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d826      	bhi.n	8008826 <UART_SetConfig+0x232>
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d004      	beq.n	80087e6 <UART_SetConfig+0x1f2>
 80087dc:	2280      	movs	r2, #128	; 0x80
 80087de:	00d2      	lsls	r2, r2, #3
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d010      	beq.n	8008806 <UART_SetConfig+0x212>
 80087e4:	e01f      	b.n	8008826 <UART_SetConfig+0x232>
 80087e6:	231b      	movs	r3, #27
 80087e8:	2218      	movs	r2, #24
 80087ea:	4694      	mov	ip, r2
 80087ec:	44bc      	add	ip, r7
 80087ee:	4463      	add	r3, ip
 80087f0:	2200      	movs	r2, #0
 80087f2:	701a      	strb	r2, [r3, #0]
 80087f4:	e026      	b.n	8008844 <UART_SetConfig+0x250>
 80087f6:	231b      	movs	r3, #27
 80087f8:	2218      	movs	r2, #24
 80087fa:	4694      	mov	ip, r2
 80087fc:	44bc      	add	ip, r7
 80087fe:	4463      	add	r3, ip
 8008800:	2202      	movs	r2, #2
 8008802:	701a      	strb	r2, [r3, #0]
 8008804:	e01e      	b.n	8008844 <UART_SetConfig+0x250>
 8008806:	231b      	movs	r3, #27
 8008808:	2218      	movs	r2, #24
 800880a:	4694      	mov	ip, r2
 800880c:	44bc      	add	ip, r7
 800880e:	4463      	add	r3, ip
 8008810:	2204      	movs	r2, #4
 8008812:	701a      	strb	r2, [r3, #0]
 8008814:	e016      	b.n	8008844 <UART_SetConfig+0x250>
 8008816:	231b      	movs	r3, #27
 8008818:	2218      	movs	r2, #24
 800881a:	4694      	mov	ip, r2
 800881c:	44bc      	add	ip, r7
 800881e:	4463      	add	r3, ip
 8008820:	2208      	movs	r2, #8
 8008822:	701a      	strb	r2, [r3, #0]
 8008824:	e00e      	b.n	8008844 <UART_SetConfig+0x250>
 8008826:	231b      	movs	r3, #27
 8008828:	2218      	movs	r2, #24
 800882a:	4694      	mov	ip, r2
 800882c:	44bc      	add	ip, r7
 800882e:	4463      	add	r3, ip
 8008830:	2210      	movs	r2, #16
 8008832:	701a      	strb	r2, [r3, #0]
 8008834:	e006      	b.n	8008844 <UART_SetConfig+0x250>
 8008836:	231b      	movs	r3, #27
 8008838:	2218      	movs	r2, #24
 800883a:	4694      	mov	ip, r2
 800883c:	44bc      	add	ip, r7
 800883e:	4463      	add	r3, ip
 8008840:	2210      	movs	r2, #16
 8008842:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008844:	69fb      	ldr	r3, [r7, #28]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4a2a      	ldr	r2, [pc, #168]	; (80088f4 <UART_SetConfig+0x300>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d000      	beq.n	8008850 <UART_SetConfig+0x25c>
 800884e:	e09e      	b.n	800898e <UART_SetConfig+0x39a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008850:	231b      	movs	r3, #27
 8008852:	2218      	movs	r2, #24
 8008854:	4694      	mov	ip, r2
 8008856:	44bc      	add	ip, r7
 8008858:	4463      	add	r3, ip
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	2b08      	cmp	r3, #8
 800885e:	d01d      	beq.n	800889c <UART_SetConfig+0x2a8>
 8008860:	dc20      	bgt.n	80088a4 <UART_SetConfig+0x2b0>
 8008862:	2b04      	cmp	r3, #4
 8008864:	d015      	beq.n	8008892 <UART_SetConfig+0x29e>
 8008866:	dc1d      	bgt.n	80088a4 <UART_SetConfig+0x2b0>
 8008868:	2b00      	cmp	r3, #0
 800886a:	d002      	beq.n	8008872 <UART_SetConfig+0x27e>
 800886c:	2b02      	cmp	r3, #2
 800886e:	d005      	beq.n	800887c <UART_SetConfig+0x288>
 8008870:	e018      	b.n	80088a4 <UART_SetConfig+0x2b0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008872:	f7fe fa49 	bl	8006d08 <HAL_RCC_GetPCLK1Freq>
 8008876:	0003      	movs	r3, r0
 8008878:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800887a:	e01d      	b.n	80088b8 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800887c:	4b20      	ldr	r3, [pc, #128]	; (8008900 <UART_SetConfig+0x30c>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2210      	movs	r2, #16
 8008882:	4013      	ands	r3, r2
 8008884:	d002      	beq.n	800888c <UART_SetConfig+0x298>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008886:	4b22      	ldr	r3, [pc, #136]	; (8008910 <UART_SetConfig+0x31c>)
 8008888:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800888a:	e015      	b.n	80088b8 <UART_SetConfig+0x2c4>
          pclk = (uint32_t) HSI_VALUE;
 800888c:	4b21      	ldr	r3, [pc, #132]	; (8008914 <UART_SetConfig+0x320>)
 800888e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008890:	e012      	b.n	80088b8 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008892:	f7fe f989 	bl	8006ba8 <HAL_RCC_GetSysClockFreq>
 8008896:	0003      	movs	r3, r0
 8008898:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800889a:	e00d      	b.n	80088b8 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800889c:	2380      	movs	r3, #128	; 0x80
 800889e:	021b      	lsls	r3, r3, #8
 80088a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80088a2:	e009      	b.n	80088b8 <UART_SetConfig+0x2c4>
      default:
        pclk = 0U;
 80088a4:	2300      	movs	r3, #0
 80088a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80088a8:	231a      	movs	r3, #26
 80088aa:	2218      	movs	r2, #24
 80088ac:	4694      	mov	ip, r2
 80088ae:	44bc      	add	ip, r7
 80088b0:	4463      	add	r3, ip
 80088b2:	2201      	movs	r2, #1
 80088b4:	701a      	strb	r2, [r3, #0]
        break;
 80088b6:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80088b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d100      	bne.n	80088c0 <UART_SetConfig+0x2cc>
 80088be:	e13c      	b.n	8008b3a <UART_SetConfig+0x546>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80088c0:	69fb      	ldr	r3, [r7, #28]
 80088c2:	685a      	ldr	r2, [r3, #4]
 80088c4:	0013      	movs	r3, r2
 80088c6:	005b      	lsls	r3, r3, #1
 80088c8:	189b      	adds	r3, r3, r2
 80088ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d305      	bcc.n	80088dc <UART_SetConfig+0x2e8>
          (pclk > (4096U * huart->Init.BaudRate)))
 80088d0:	69fb      	ldr	r3, [r7, #28]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80088d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80088d8:	429a      	cmp	r2, r3
 80088da:	d91d      	bls.n	8008918 <UART_SetConfig+0x324>
      {
        ret = HAL_ERROR;
 80088dc:	231a      	movs	r3, #26
 80088de:	2218      	movs	r2, #24
 80088e0:	4694      	mov	ip, r2
 80088e2:	44bc      	add	ip, r7
 80088e4:	4463      	add	r3, ip
 80088e6:	2201      	movs	r2, #1
 80088e8:	701a      	strb	r2, [r3, #0]
 80088ea:	e126      	b.n	8008b3a <UART_SetConfig+0x546>
 80088ec:	efff69f3 	.word	0xefff69f3
 80088f0:	ffffcfff 	.word	0xffffcfff
 80088f4:	40004800 	.word	0x40004800
 80088f8:	fffff4ff 	.word	0xfffff4ff
 80088fc:	40013800 	.word	0x40013800
 8008900:	40021000 	.word	0x40021000
 8008904:	40004400 	.word	0x40004400
 8008908:	40004c00 	.word	0x40004c00
 800890c:	40005000 	.word	0x40005000
 8008910:	003d0900 	.word	0x003d0900
 8008914:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800891a:	613b      	str	r3, [r7, #16]
 800891c:	2300      	movs	r3, #0
 800891e:	617b      	str	r3, [r7, #20]
 8008920:	6939      	ldr	r1, [r7, #16]
 8008922:	697a      	ldr	r2, [r7, #20]
 8008924:	000b      	movs	r3, r1
 8008926:	0e1b      	lsrs	r3, r3, #24
 8008928:	0010      	movs	r0, r2
 800892a:	0205      	lsls	r5, r0, #8
 800892c:	431d      	orrs	r5, r3
 800892e:	000b      	movs	r3, r1
 8008930:	021c      	lsls	r4, r3, #8
 8008932:	69fb      	ldr	r3, [r7, #28]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	085b      	lsrs	r3, r3, #1
 8008938:	60bb      	str	r3, [r7, #8]
 800893a:	2300      	movs	r3, #0
 800893c:	60fb      	str	r3, [r7, #12]
 800893e:	68b8      	ldr	r0, [r7, #8]
 8008940:	68f9      	ldr	r1, [r7, #12]
 8008942:	1900      	adds	r0, r0, r4
 8008944:	4169      	adcs	r1, r5
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	603b      	str	r3, [r7, #0]
 800894c:	2300      	movs	r3, #0
 800894e:	607b      	str	r3, [r7, #4]
 8008950:	683a      	ldr	r2, [r7, #0]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f7f7 fcb4 	bl	80002c0 <__aeabi_uldivmod>
 8008958:	0002      	movs	r2, r0
 800895a:	000b      	movs	r3, r1
 800895c:	0013      	movs	r3, r2
 800895e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008960:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008962:	23c0      	movs	r3, #192	; 0xc0
 8008964:	009b      	lsls	r3, r3, #2
 8008966:	429a      	cmp	r2, r3
 8008968:	d309      	bcc.n	800897e <UART_SetConfig+0x38a>
 800896a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800896c:	2380      	movs	r3, #128	; 0x80
 800896e:	035b      	lsls	r3, r3, #13
 8008970:	429a      	cmp	r2, r3
 8008972:	d204      	bcs.n	800897e <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 8008974:	69fb      	ldr	r3, [r7, #28]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800897a:	60da      	str	r2, [r3, #12]
 800897c:	e0dd      	b.n	8008b3a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 800897e:	231a      	movs	r3, #26
 8008980:	2218      	movs	r2, #24
 8008982:	4694      	mov	ip, r2
 8008984:	44bc      	add	ip, r7
 8008986:	4463      	add	r3, ip
 8008988:	2201      	movs	r2, #1
 800898a:	701a      	strb	r2, [r3, #0]
 800898c:	e0d5      	b.n	8008b3a <UART_SetConfig+0x546>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	69da      	ldr	r2, [r3, #28]
 8008992:	2380      	movs	r3, #128	; 0x80
 8008994:	021b      	lsls	r3, r3, #8
 8008996:	429a      	cmp	r2, r3
 8008998:	d000      	beq.n	800899c <UART_SetConfig+0x3a8>
 800899a:	e074      	b.n	8008a86 <UART_SetConfig+0x492>
  {
    switch (clocksource)
 800899c:	231b      	movs	r3, #27
 800899e:	2218      	movs	r2, #24
 80089a0:	4694      	mov	ip, r2
 80089a2:	44bc      	add	ip, r7
 80089a4:	4463      	add	r3, ip
 80089a6:	781b      	ldrb	r3, [r3, #0]
 80089a8:	2b08      	cmp	r3, #8
 80089aa:	d822      	bhi.n	80089f2 <UART_SetConfig+0x3fe>
 80089ac:	009a      	lsls	r2, r3, #2
 80089ae:	4b6b      	ldr	r3, [pc, #428]	; (8008b5c <UART_SetConfig+0x568>)
 80089b0:	18d3      	adds	r3, r2, r3
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80089b6:	f7fe f9a7 	bl	8006d08 <HAL_RCC_GetPCLK1Freq>
 80089ba:	0003      	movs	r3, r0
 80089bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80089be:	e022      	b.n	8008a06 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80089c0:	f7fe f9b8 	bl	8006d34 <HAL_RCC_GetPCLK2Freq>
 80089c4:	0003      	movs	r3, r0
 80089c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80089c8:	e01d      	b.n	8008a06 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80089ca:	4b65      	ldr	r3, [pc, #404]	; (8008b60 <UART_SetConfig+0x56c>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2210      	movs	r2, #16
 80089d0:	4013      	ands	r3, r2
 80089d2:	d002      	beq.n	80089da <UART_SetConfig+0x3e6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80089d4:	4b63      	ldr	r3, [pc, #396]	; (8008b64 <UART_SetConfig+0x570>)
 80089d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80089d8:	e015      	b.n	8008a06 <UART_SetConfig+0x412>
          pclk = (uint32_t) HSI_VALUE;
 80089da:	4b63      	ldr	r3, [pc, #396]	; (8008b68 <UART_SetConfig+0x574>)
 80089dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80089de:	e012      	b.n	8008a06 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089e0:	f7fe f8e2 	bl	8006ba8 <HAL_RCC_GetSysClockFreq>
 80089e4:	0003      	movs	r3, r0
 80089e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80089e8:	e00d      	b.n	8008a06 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089ea:	2380      	movs	r3, #128	; 0x80
 80089ec:	021b      	lsls	r3, r3, #8
 80089ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80089f0:	e009      	b.n	8008a06 <UART_SetConfig+0x412>
      default:
        pclk = 0U;
 80089f2:	2300      	movs	r3, #0
 80089f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80089f6:	231a      	movs	r3, #26
 80089f8:	2218      	movs	r2, #24
 80089fa:	4694      	mov	ip, r2
 80089fc:	44bc      	add	ip, r7
 80089fe:	4463      	add	r3, ip
 8008a00:	2201      	movs	r2, #1
 8008a02:	701a      	strb	r2, [r3, #0]
        break;
 8008a04:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d100      	bne.n	8008a0e <UART_SetConfig+0x41a>
 8008a0c:	e095      	b.n	8008b3a <UART_SetConfig+0x546>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a10:	005a      	lsls	r2, r3, #1
 8008a12:	69fb      	ldr	r3, [r7, #28]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	085b      	lsrs	r3, r3, #1
 8008a18:	18d2      	adds	r2, r2, r3
 8008a1a:	69fb      	ldr	r3, [r7, #28]
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	0019      	movs	r1, r3
 8008a20:	0010      	movs	r0, r2
 8008a22:	f7f7 fb83 	bl	800012c <__udivsi3>
 8008a26:	0003      	movs	r3, r0
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a2e:	2b0f      	cmp	r3, #15
 8008a30:	d921      	bls.n	8008a76 <UART_SetConfig+0x482>
 8008a32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a34:	2380      	movs	r3, #128	; 0x80
 8008a36:	025b      	lsls	r3, r3, #9
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	d21c      	bcs.n	8008a76 <UART_SetConfig+0x482>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a3e:	b29a      	uxth	r2, r3
 8008a40:	200e      	movs	r0, #14
 8008a42:	2418      	movs	r4, #24
 8008a44:	193b      	adds	r3, r7, r4
 8008a46:	181b      	adds	r3, r3, r0
 8008a48:	210f      	movs	r1, #15
 8008a4a:	438a      	bics	r2, r1
 8008a4c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a50:	085b      	lsrs	r3, r3, #1
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	2207      	movs	r2, #7
 8008a56:	4013      	ands	r3, r2
 8008a58:	b299      	uxth	r1, r3
 8008a5a:	193b      	adds	r3, r7, r4
 8008a5c:	181b      	adds	r3, r3, r0
 8008a5e:	193a      	adds	r2, r7, r4
 8008a60:	1812      	adds	r2, r2, r0
 8008a62:	8812      	ldrh	r2, [r2, #0]
 8008a64:	430a      	orrs	r2, r1
 8008a66:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008a68:	69fb      	ldr	r3, [r7, #28]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	193a      	adds	r2, r7, r4
 8008a6e:	1812      	adds	r2, r2, r0
 8008a70:	8812      	ldrh	r2, [r2, #0]
 8008a72:	60da      	str	r2, [r3, #12]
 8008a74:	e061      	b.n	8008b3a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8008a76:	231a      	movs	r3, #26
 8008a78:	2218      	movs	r2, #24
 8008a7a:	4694      	mov	ip, r2
 8008a7c:	44bc      	add	ip, r7
 8008a7e:	4463      	add	r3, ip
 8008a80:	2201      	movs	r2, #1
 8008a82:	701a      	strb	r2, [r3, #0]
 8008a84:	e059      	b.n	8008b3a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008a86:	231b      	movs	r3, #27
 8008a88:	2218      	movs	r2, #24
 8008a8a:	4694      	mov	ip, r2
 8008a8c:	44bc      	add	ip, r7
 8008a8e:	4463      	add	r3, ip
 8008a90:	781b      	ldrb	r3, [r3, #0]
 8008a92:	2b08      	cmp	r3, #8
 8008a94:	d822      	bhi.n	8008adc <UART_SetConfig+0x4e8>
 8008a96:	009a      	lsls	r2, r3, #2
 8008a98:	4b34      	ldr	r3, [pc, #208]	; (8008b6c <UART_SetConfig+0x578>)
 8008a9a:	18d3      	adds	r3, r2, r3
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008aa0:	f7fe f932 	bl	8006d08 <HAL_RCC_GetPCLK1Freq>
 8008aa4:	0003      	movs	r3, r0
 8008aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008aa8:	e022      	b.n	8008af0 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008aaa:	f7fe f943 	bl	8006d34 <HAL_RCC_GetPCLK2Freq>
 8008aae:	0003      	movs	r3, r0
 8008ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008ab2:	e01d      	b.n	8008af0 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ab4:	4b2a      	ldr	r3, [pc, #168]	; (8008b60 <UART_SetConfig+0x56c>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	2210      	movs	r2, #16
 8008aba:	4013      	ands	r3, r2
 8008abc:	d002      	beq.n	8008ac4 <UART_SetConfig+0x4d0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008abe:	4b29      	ldr	r3, [pc, #164]	; (8008b64 <UART_SetConfig+0x570>)
 8008ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008ac2:	e015      	b.n	8008af0 <UART_SetConfig+0x4fc>
          pclk = (uint32_t) HSI_VALUE;
 8008ac4:	4b28      	ldr	r3, [pc, #160]	; (8008b68 <UART_SetConfig+0x574>)
 8008ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008ac8:	e012      	b.n	8008af0 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008aca:	f7fe f86d 	bl	8006ba8 <HAL_RCC_GetSysClockFreq>
 8008ace:	0003      	movs	r3, r0
 8008ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008ad2:	e00d      	b.n	8008af0 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ad4:	2380      	movs	r3, #128	; 0x80
 8008ad6:	021b      	lsls	r3, r3, #8
 8008ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008ada:	e009      	b.n	8008af0 <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 8008adc:	2300      	movs	r3, #0
 8008ade:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008ae0:	231a      	movs	r3, #26
 8008ae2:	2218      	movs	r2, #24
 8008ae4:	4694      	mov	ip, r2
 8008ae6:	44bc      	add	ip, r7
 8008ae8:	4463      	add	r3, ip
 8008aea:	2201      	movs	r2, #1
 8008aec:	701a      	strb	r2, [r3, #0]
        break;
 8008aee:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8008af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d021      	beq.n	8008b3a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	085a      	lsrs	r2, r3, #1
 8008afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008afe:	18d2      	adds	r2, r2, r3
 8008b00:	69fb      	ldr	r3, [r7, #28]
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	0019      	movs	r1, r3
 8008b06:	0010      	movs	r0, r2
 8008b08:	f7f7 fb10 	bl	800012c <__udivsi3>
 8008b0c:	0003      	movs	r3, r0
 8008b0e:	b29b      	uxth	r3, r3
 8008b10:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b14:	2b0f      	cmp	r3, #15
 8008b16:	d909      	bls.n	8008b2c <UART_SetConfig+0x538>
 8008b18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b1a:	2380      	movs	r3, #128	; 0x80
 8008b1c:	025b      	lsls	r3, r3, #9
 8008b1e:	429a      	cmp	r2, r3
 8008b20:	d204      	bcs.n	8008b2c <UART_SetConfig+0x538>
      {
        huart->Instance->BRR = usartdiv;
 8008b22:	69fb      	ldr	r3, [r7, #28]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b28:	60da      	str	r2, [r3, #12]
 8008b2a:	e006      	b.n	8008b3a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8008b2c:	231a      	movs	r3, #26
 8008b2e:	2218      	movs	r2, #24
 8008b30:	4694      	mov	ip, r2
 8008b32:	44bc      	add	ip, r7
 8008b34:	4463      	add	r3, ip
 8008b36:	2201      	movs	r2, #1
 8008b38:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b3a:	69fb      	ldr	r3, [r7, #28]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008b40:	69fb      	ldr	r3, [r7, #28]
 8008b42:	2200      	movs	r2, #0
 8008b44:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008b46:	231a      	movs	r3, #26
 8008b48:	2218      	movs	r2, #24
 8008b4a:	4694      	mov	ip, r2
 8008b4c:	44bc      	add	ip, r7
 8008b4e:	4463      	add	r3, ip
 8008b50:	781b      	ldrb	r3, [r3, #0]
}
 8008b52:	0018      	movs	r0, r3
 8008b54:	46bd      	mov	sp, r7
 8008b56:	b00e      	add	sp, #56	; 0x38
 8008b58:	bdb0      	pop	{r4, r5, r7, pc}
 8008b5a:	46c0      	nop			; (mov r8, r8)
 8008b5c:	0800aeb8 	.word	0x0800aeb8
 8008b60:	40021000 	.word	0x40021000
 8008b64:	003d0900 	.word	0x003d0900
 8008b68:	00f42400 	.word	0x00f42400
 8008b6c:	0800aedc 	.word	0x0800aedc

08008b70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b082      	sub	sp, #8
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b7c:	2201      	movs	r2, #1
 8008b7e:	4013      	ands	r3, r2
 8008b80:	d00b      	beq.n	8008b9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	4a4a      	ldr	r2, [pc, #296]	; (8008cb4 <UART_AdvFeatureConfig+0x144>)
 8008b8a:	4013      	ands	r3, r2
 8008b8c:	0019      	movs	r1, r3
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	430a      	orrs	r2, r1
 8008b98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b9e:	2202      	movs	r2, #2
 8008ba0:	4013      	ands	r3, r2
 8008ba2:	d00b      	beq.n	8008bbc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	4a43      	ldr	r2, [pc, #268]	; (8008cb8 <UART_AdvFeatureConfig+0x148>)
 8008bac:	4013      	ands	r3, r2
 8008bae:	0019      	movs	r1, r3
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	430a      	orrs	r2, r1
 8008bba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bc0:	2204      	movs	r2, #4
 8008bc2:	4013      	ands	r3, r2
 8008bc4:	d00b      	beq.n	8008bde <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	4a3b      	ldr	r2, [pc, #236]	; (8008cbc <UART_AdvFeatureConfig+0x14c>)
 8008bce:	4013      	ands	r3, r2
 8008bd0:	0019      	movs	r1, r3
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	430a      	orrs	r2, r1
 8008bdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be2:	2208      	movs	r2, #8
 8008be4:	4013      	ands	r3, r2
 8008be6:	d00b      	beq.n	8008c00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	4a34      	ldr	r2, [pc, #208]	; (8008cc0 <UART_AdvFeatureConfig+0x150>)
 8008bf0:	4013      	ands	r3, r2
 8008bf2:	0019      	movs	r1, r3
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	430a      	orrs	r2, r1
 8008bfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c04:	2210      	movs	r2, #16
 8008c06:	4013      	ands	r3, r2
 8008c08:	d00b      	beq.n	8008c22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	4a2c      	ldr	r2, [pc, #176]	; (8008cc4 <UART_AdvFeatureConfig+0x154>)
 8008c12:	4013      	ands	r3, r2
 8008c14:	0019      	movs	r1, r3
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	430a      	orrs	r2, r1
 8008c20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c26:	2220      	movs	r2, #32
 8008c28:	4013      	ands	r3, r2
 8008c2a:	d00b      	beq.n	8008c44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	689b      	ldr	r3, [r3, #8]
 8008c32:	4a25      	ldr	r2, [pc, #148]	; (8008cc8 <UART_AdvFeatureConfig+0x158>)
 8008c34:	4013      	ands	r3, r2
 8008c36:	0019      	movs	r1, r3
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	430a      	orrs	r2, r1
 8008c42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c48:	2240      	movs	r2, #64	; 0x40
 8008c4a:	4013      	ands	r3, r2
 8008c4c:	d01d      	beq.n	8008c8a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	4a1d      	ldr	r2, [pc, #116]	; (8008ccc <UART_AdvFeatureConfig+0x15c>)
 8008c56:	4013      	ands	r3, r2
 8008c58:	0019      	movs	r1, r3
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	430a      	orrs	r2, r1
 8008c64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008c6a:	2380      	movs	r3, #128	; 0x80
 8008c6c:	035b      	lsls	r3, r3, #13
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d10b      	bne.n	8008c8a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	4a15      	ldr	r2, [pc, #84]	; (8008cd0 <UART_AdvFeatureConfig+0x160>)
 8008c7a:	4013      	ands	r3, r2
 8008c7c:	0019      	movs	r1, r3
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	430a      	orrs	r2, r1
 8008c88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c8e:	2280      	movs	r2, #128	; 0x80
 8008c90:	4013      	ands	r3, r2
 8008c92:	d00b      	beq.n	8008cac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	4a0e      	ldr	r2, [pc, #56]	; (8008cd4 <UART_AdvFeatureConfig+0x164>)
 8008c9c:	4013      	ands	r3, r2
 8008c9e:	0019      	movs	r1, r3
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	430a      	orrs	r2, r1
 8008caa:	605a      	str	r2, [r3, #4]
  }
}
 8008cac:	46c0      	nop			; (mov r8, r8)
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	b002      	add	sp, #8
 8008cb2:	bd80      	pop	{r7, pc}
 8008cb4:	fffdffff 	.word	0xfffdffff
 8008cb8:	fffeffff 	.word	0xfffeffff
 8008cbc:	fffbffff 	.word	0xfffbffff
 8008cc0:	ffff7fff 	.word	0xffff7fff
 8008cc4:	ffffefff 	.word	0xffffefff
 8008cc8:	ffffdfff 	.word	0xffffdfff
 8008ccc:	ffefffff 	.word	0xffefffff
 8008cd0:	ff9fffff 	.word	0xff9fffff
 8008cd4:	fff7ffff 	.word	0xfff7ffff

08008cd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b086      	sub	sp, #24
 8008cdc:	af02      	add	r7, sp, #8
 8008cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2280      	movs	r2, #128	; 0x80
 8008ce4:	2100      	movs	r1, #0
 8008ce6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ce8:	f7fb fefc 	bl	8004ae4 <HAL_GetTick>
 8008cec:	0003      	movs	r3, r0
 8008cee:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	2208      	movs	r2, #8
 8008cf8:	4013      	ands	r3, r2
 8008cfa:	2b08      	cmp	r3, #8
 8008cfc:	d10c      	bne.n	8008d18 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2280      	movs	r2, #128	; 0x80
 8008d02:	0391      	lsls	r1, r2, #14
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	4a17      	ldr	r2, [pc, #92]	; (8008d64 <UART_CheckIdleState+0x8c>)
 8008d08:	9200      	str	r2, [sp, #0]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	f000 f82c 	bl	8008d68 <UART_WaitOnFlagUntilTimeout>
 8008d10:	1e03      	subs	r3, r0, #0
 8008d12:	d001      	beq.n	8008d18 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d14:	2303      	movs	r3, #3
 8008d16:	e021      	b.n	8008d5c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	2204      	movs	r2, #4
 8008d20:	4013      	ands	r3, r2
 8008d22:	2b04      	cmp	r3, #4
 8008d24:	d10c      	bne.n	8008d40 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	2280      	movs	r2, #128	; 0x80
 8008d2a:	03d1      	lsls	r1, r2, #15
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	4a0d      	ldr	r2, [pc, #52]	; (8008d64 <UART_CheckIdleState+0x8c>)
 8008d30:	9200      	str	r2, [sp, #0]
 8008d32:	2200      	movs	r2, #0
 8008d34:	f000 f818 	bl	8008d68 <UART_WaitOnFlagUntilTimeout>
 8008d38:	1e03      	subs	r3, r0, #0
 8008d3a:	d001      	beq.n	8008d40 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d3c:	2303      	movs	r3, #3
 8008d3e:	e00d      	b.n	8008d5c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2220      	movs	r2, #32
 8008d44:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2220      	movs	r2, #32
 8008d4a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2274      	movs	r2, #116	; 0x74
 8008d56:	2100      	movs	r1, #0
 8008d58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008d5a:	2300      	movs	r3, #0
}
 8008d5c:	0018      	movs	r0, r3
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	b004      	add	sp, #16
 8008d62:	bd80      	pop	{r7, pc}
 8008d64:	01ffffff 	.word	0x01ffffff

08008d68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b094      	sub	sp, #80	; 0x50
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	60f8      	str	r0, [r7, #12]
 8008d70:	60b9      	str	r1, [r7, #8]
 8008d72:	603b      	str	r3, [r7, #0]
 8008d74:	1dfb      	adds	r3, r7, #7
 8008d76:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d78:	e0a3      	b.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d7c:	3301      	adds	r3, #1
 8008d7e:	d100      	bne.n	8008d82 <UART_WaitOnFlagUntilTimeout+0x1a>
 8008d80:	e09f      	b.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d82:	f7fb feaf 	bl	8004ae4 <HAL_GetTick>
 8008d86:	0002      	movs	r2, r0
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	1ad3      	subs	r3, r2, r3
 8008d8c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d302      	bcc.n	8008d98 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d13d      	bne.n	8008e14 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d98:	f3ef 8310 	mrs	r3, PRIMASK
 8008d9c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8008d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008da0:	647b      	str	r3, [r7, #68]	; 0x44
 8008da2:	2301      	movs	r3, #1
 8008da4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008da8:	f383 8810 	msr	PRIMASK, r3
}
 8008dac:	46c0      	nop			; (mov r8, r8)
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	494c      	ldr	r1, [pc, #304]	; (8008eec <UART_WaitOnFlagUntilTimeout+0x184>)
 8008dba:	400a      	ands	r2, r1
 8008dbc:	601a      	str	r2, [r3, #0]
 8008dbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008dc0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dc4:	f383 8810 	msr	PRIMASK, r3
}
 8008dc8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008dca:	f3ef 8310 	mrs	r3, PRIMASK
 8008dce:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8008dd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dd2:	643b      	str	r3, [r7, #64]	; 0x40
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dda:	f383 8810 	msr	PRIMASK, r3
}
 8008dde:	46c0      	nop			; (mov r8, r8)
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	689a      	ldr	r2, [r3, #8]
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	2101      	movs	r1, #1
 8008dec:	438a      	bics	r2, r1
 8008dee:	609a      	str	r2, [r3, #8]
 8008df0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008df2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008df4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008df6:	f383 8810 	msr	PRIMASK, r3
}
 8008dfa:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2220      	movs	r2, #32
 8008e00:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2220      	movs	r2, #32
 8008e06:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2274      	movs	r2, #116	; 0x74
 8008e0c:	2100      	movs	r1, #0
 8008e0e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008e10:	2303      	movs	r3, #3
 8008e12:	e067      	b.n	8008ee4 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	2204      	movs	r2, #4
 8008e1c:	4013      	ands	r3, r2
 8008e1e:	d050      	beq.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	69da      	ldr	r2, [r3, #28]
 8008e26:	2380      	movs	r3, #128	; 0x80
 8008e28:	011b      	lsls	r3, r3, #4
 8008e2a:	401a      	ands	r2, r3
 8008e2c:	2380      	movs	r3, #128	; 0x80
 8008e2e:	011b      	lsls	r3, r3, #4
 8008e30:	429a      	cmp	r2, r3
 8008e32:	d146      	bne.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	2280      	movs	r2, #128	; 0x80
 8008e3a:	0112      	lsls	r2, r2, #4
 8008e3c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e3e:	f3ef 8310 	mrs	r3, PRIMASK
 8008e42:	613b      	str	r3, [r7, #16]
  return(result);
 8008e44:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008e46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e48:	2301      	movs	r3, #1
 8008e4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	f383 8810 	msr	PRIMASK, r3
}
 8008e52:	46c0      	nop			; (mov r8, r8)
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	681a      	ldr	r2, [r3, #0]
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4923      	ldr	r1, [pc, #140]	; (8008eec <UART_WaitOnFlagUntilTimeout+0x184>)
 8008e60:	400a      	ands	r2, r1
 8008e62:	601a      	str	r2, [r3, #0]
 8008e64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e66:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e68:	69bb      	ldr	r3, [r7, #24]
 8008e6a:	f383 8810 	msr	PRIMASK, r3
}
 8008e6e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e70:	f3ef 8310 	mrs	r3, PRIMASK
 8008e74:	61fb      	str	r3, [r7, #28]
  return(result);
 8008e76:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e78:	64bb      	str	r3, [r7, #72]	; 0x48
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e7e:	6a3b      	ldr	r3, [r7, #32]
 8008e80:	f383 8810 	msr	PRIMASK, r3
}
 8008e84:	46c0      	nop			; (mov r8, r8)
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	689a      	ldr	r2, [r3, #8]
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	2101      	movs	r1, #1
 8008e92:	438a      	bics	r2, r1
 8008e94:	609a      	str	r2, [r3, #8]
 8008e96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e98:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e9c:	f383 8810 	msr	PRIMASK, r3
}
 8008ea0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2220      	movs	r2, #32
 8008ea6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2220      	movs	r2, #32
 8008eac:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2280      	movs	r2, #128	; 0x80
 8008eb2:	2120      	movs	r1, #32
 8008eb4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2274      	movs	r2, #116	; 0x74
 8008eba:	2100      	movs	r1, #0
 8008ebc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008ebe:	2303      	movs	r3, #3
 8008ec0:	e010      	b.n	8008ee4 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	69db      	ldr	r3, [r3, #28]
 8008ec8:	68ba      	ldr	r2, [r7, #8]
 8008eca:	4013      	ands	r3, r2
 8008ecc:	68ba      	ldr	r2, [r7, #8]
 8008ece:	1ad3      	subs	r3, r2, r3
 8008ed0:	425a      	negs	r2, r3
 8008ed2:	4153      	adcs	r3, r2
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	001a      	movs	r2, r3
 8008ed8:	1dfb      	adds	r3, r7, #7
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d100      	bne.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0x17a>
 8008ee0:	e74b      	b.n	8008d7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ee2:	2300      	movs	r3, #0
}
 8008ee4:	0018      	movs	r0, r3
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	b014      	add	sp, #80	; 0x50
 8008eea:	bd80      	pop	{r7, pc}
 8008eec:	fffffe5f 	.word	0xfffffe5f

08008ef0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b08c      	sub	sp, #48	; 0x30
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	60f8      	str	r0, [r7, #12]
 8008ef8:	60b9      	str	r1, [r7, #8]
 8008efa:	1dbb      	adds	r3, r7, #6
 8008efc:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	68ba      	ldr	r2, [r7, #8]
 8008f02:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	1dba      	adds	r2, r7, #6
 8008f08:	2158      	movs	r1, #88	; 0x58
 8008f0a:	8812      	ldrh	r2, [r2, #0]
 8008f0c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	1dba      	adds	r2, r7, #6
 8008f12:	215a      	movs	r1, #90	; 0x5a
 8008f14:	8812      	ldrh	r2, [r2, #0]
 8008f16:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	689a      	ldr	r2, [r3, #8]
 8008f22:	2380      	movs	r3, #128	; 0x80
 8008f24:	015b      	lsls	r3, r3, #5
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d10d      	bne.n	8008f46 <UART_Start_Receive_IT+0x56>
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	691b      	ldr	r3, [r3, #16]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d104      	bne.n	8008f3c <UART_Start_Receive_IT+0x4c>
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	225c      	movs	r2, #92	; 0x5c
 8008f36:	4943      	ldr	r1, [pc, #268]	; (8009044 <UART_Start_Receive_IT+0x154>)
 8008f38:	5299      	strh	r1, [r3, r2]
 8008f3a:	e02e      	b.n	8008f9a <UART_Start_Receive_IT+0xaa>
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	225c      	movs	r2, #92	; 0x5c
 8008f40:	21ff      	movs	r1, #255	; 0xff
 8008f42:	5299      	strh	r1, [r3, r2]
 8008f44:	e029      	b.n	8008f9a <UART_Start_Receive_IT+0xaa>
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d10d      	bne.n	8008f6a <UART_Start_Receive_IT+0x7a>
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	691b      	ldr	r3, [r3, #16]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d104      	bne.n	8008f60 <UART_Start_Receive_IT+0x70>
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	225c      	movs	r2, #92	; 0x5c
 8008f5a:	21ff      	movs	r1, #255	; 0xff
 8008f5c:	5299      	strh	r1, [r3, r2]
 8008f5e:	e01c      	b.n	8008f9a <UART_Start_Receive_IT+0xaa>
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	225c      	movs	r2, #92	; 0x5c
 8008f64:	217f      	movs	r1, #127	; 0x7f
 8008f66:	5299      	strh	r1, [r3, r2]
 8008f68:	e017      	b.n	8008f9a <UART_Start_Receive_IT+0xaa>
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	689a      	ldr	r2, [r3, #8]
 8008f6e:	2380      	movs	r3, #128	; 0x80
 8008f70:	055b      	lsls	r3, r3, #21
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d10d      	bne.n	8008f92 <UART_Start_Receive_IT+0xa2>
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	691b      	ldr	r3, [r3, #16]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d104      	bne.n	8008f88 <UART_Start_Receive_IT+0x98>
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	225c      	movs	r2, #92	; 0x5c
 8008f82:	217f      	movs	r1, #127	; 0x7f
 8008f84:	5299      	strh	r1, [r3, r2]
 8008f86:	e008      	b.n	8008f9a <UART_Start_Receive_IT+0xaa>
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	225c      	movs	r2, #92	; 0x5c
 8008f8c:	213f      	movs	r1, #63	; 0x3f
 8008f8e:	5299      	strh	r1, [r3, r2]
 8008f90:	e003      	b.n	8008f9a <UART_Start_Receive_IT+0xaa>
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	225c      	movs	r2, #92	; 0x5c
 8008f96:	2100      	movs	r1, #0
 8008f98:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2280      	movs	r2, #128	; 0x80
 8008f9e:	2100      	movs	r1, #0
 8008fa0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	2222      	movs	r2, #34	; 0x22
 8008fa6:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fa8:	f3ef 8310 	mrs	r3, PRIMASK
 8008fac:	61fb      	str	r3, [r7, #28]
  return(result);
 8008fae:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fb6:	6a3b      	ldr	r3, [r7, #32]
 8008fb8:	f383 8810 	msr	PRIMASK, r3
}
 8008fbc:	46c0      	nop			; (mov r8, r8)
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	689a      	ldr	r2, [r3, #8]
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2101      	movs	r1, #1
 8008fca:	430a      	orrs	r2, r1
 8008fcc:	609a      	str	r2, [r3, #8]
 8008fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fd0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd4:	f383 8810 	msr	PRIMASK, r3
}
 8008fd8:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	689a      	ldr	r2, [r3, #8]
 8008fde:	2380      	movs	r3, #128	; 0x80
 8008fe0:	015b      	lsls	r3, r3, #5
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	d107      	bne.n	8008ff6 <UART_Start_Receive_IT+0x106>
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	691b      	ldr	r3, [r3, #16]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d103      	bne.n	8008ff6 <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	4a15      	ldr	r2, [pc, #84]	; (8009048 <UART_Start_Receive_IT+0x158>)
 8008ff2:	665a      	str	r2, [r3, #100]	; 0x64
 8008ff4:	e002      	b.n	8008ffc <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	4a14      	ldr	r2, [pc, #80]	; (800904c <UART_Start_Receive_IT+0x15c>)
 8008ffa:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2274      	movs	r2, #116	; 0x74
 8009000:	2100      	movs	r1, #0
 8009002:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009004:	f3ef 8310 	mrs	r3, PRIMASK
 8009008:	613b      	str	r3, [r7, #16]
  return(result);
 800900a:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800900c:	62bb      	str	r3, [r7, #40]	; 0x28
 800900e:	2301      	movs	r3, #1
 8009010:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	f383 8810 	msr	PRIMASK, r3
}
 8009018:	46c0      	nop			; (mov r8, r8)
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	2190      	movs	r1, #144	; 0x90
 8009026:	0049      	lsls	r1, r1, #1
 8009028:	430a      	orrs	r2, r1
 800902a:	601a      	str	r2, [r3, #0]
 800902c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800902e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009030:	69bb      	ldr	r3, [r7, #24]
 8009032:	f383 8810 	msr	PRIMASK, r3
}
 8009036:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 8009038:	2300      	movs	r3, #0
}
 800903a:	0018      	movs	r0, r3
 800903c:	46bd      	mov	sp, r7
 800903e:	b00c      	add	sp, #48	; 0x30
 8009040:	bd80      	pop	{r7, pc}
 8009042:	46c0      	nop			; (mov r8, r8)
 8009044:	000001ff 	.word	0x000001ff
 8009048:	08009301 	.word	0x08009301
 800904c:	08009199 	.word	0x08009199

08009050 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b08e      	sub	sp, #56	; 0x38
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009058:	f3ef 8310 	mrs	r3, PRIMASK
 800905c:	617b      	str	r3, [r7, #20]
  return(result);
 800905e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009060:	637b      	str	r3, [r7, #52]	; 0x34
 8009062:	2301      	movs	r3, #1
 8009064:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009066:	69bb      	ldr	r3, [r7, #24]
 8009068:	f383 8810 	msr	PRIMASK, r3
}
 800906c:	46c0      	nop			; (mov r8, r8)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4925      	ldr	r1, [pc, #148]	; (8009110 <UART_EndRxTransfer+0xc0>)
 800907a:	400a      	ands	r2, r1
 800907c:	601a      	str	r2, [r3, #0]
 800907e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009080:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009082:	69fb      	ldr	r3, [r7, #28]
 8009084:	f383 8810 	msr	PRIMASK, r3
}
 8009088:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800908a:	f3ef 8310 	mrs	r3, PRIMASK
 800908e:	623b      	str	r3, [r7, #32]
  return(result);
 8009090:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009092:	633b      	str	r3, [r7, #48]	; 0x30
 8009094:	2301      	movs	r3, #1
 8009096:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800909a:	f383 8810 	msr	PRIMASK, r3
}
 800909e:	46c0      	nop			; (mov r8, r8)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	689a      	ldr	r2, [r3, #8]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	2101      	movs	r1, #1
 80090ac:	438a      	bics	r2, r1
 80090ae:	609a      	str	r2, [r3, #8]
 80090b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090b2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090b6:	f383 8810 	msr	PRIMASK, r3
}
 80090ba:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d118      	bne.n	80090f6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090c4:	f3ef 8310 	mrs	r3, PRIMASK
 80090c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80090ca:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80090ce:	2301      	movs	r3, #1
 80090d0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	f383 8810 	msr	PRIMASK, r3
}
 80090d8:	46c0      	nop			; (mov r8, r8)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2110      	movs	r1, #16
 80090e6:	438a      	bics	r2, r1
 80090e8:	601a      	str	r2, [r3, #0]
 80090ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090ee:	693b      	ldr	r3, [r7, #16]
 80090f0:	f383 8810 	msr	PRIMASK, r3
}
 80090f4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2220      	movs	r2, #32
 80090fa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2200      	movs	r2, #0
 8009100:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2200      	movs	r2, #0
 8009106:	665a      	str	r2, [r3, #100]	; 0x64
}
 8009108:	46c0      	nop			; (mov r8, r8)
 800910a:	46bd      	mov	sp, r7
 800910c:	b00e      	add	sp, #56	; 0x38
 800910e:	bd80      	pop	{r7, pc}
 8009110:	fffffedf 	.word	0xfffffedf

08009114 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b084      	sub	sp, #16
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009120:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	225a      	movs	r2, #90	; 0x5a
 8009126:	2100      	movs	r1, #0
 8009128:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	2252      	movs	r2, #82	; 0x52
 800912e:	2100      	movs	r1, #0
 8009130:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	0018      	movs	r0, r3
 8009136:	f7ff fa49 	bl	80085cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800913a:	46c0      	nop			; (mov r8, r8)
 800913c:	46bd      	mov	sp, r7
 800913e:	b004      	add	sp, #16
 8009140:	bd80      	pop	{r7, pc}

08009142 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009142:	b580      	push	{r7, lr}
 8009144:	b086      	sub	sp, #24
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800914a:	f3ef 8310 	mrs	r3, PRIMASK
 800914e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009150:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009152:	617b      	str	r3, [r7, #20]
 8009154:	2301      	movs	r3, #1
 8009156:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f383 8810 	msr	PRIMASK, r3
}
 800915e:	46c0      	nop			; (mov r8, r8)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	681a      	ldr	r2, [r3, #0]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	2140      	movs	r1, #64	; 0x40
 800916c:	438a      	bics	r2, r1
 800916e:	601a      	str	r2, [r3, #0]
 8009170:	697b      	ldr	r3, [r7, #20]
 8009172:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	f383 8810 	msr	PRIMASK, r3
}
 800917a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2220      	movs	r2, #32
 8009180:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2200      	movs	r2, #0
 8009186:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	0018      	movs	r0, r3
 800918c:	f7ff fa16 	bl	80085bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009190:	46c0      	nop			; (mov r8, r8)
 8009192:	46bd      	mov	sp, r7
 8009194:	b006      	add	sp, #24
 8009196:	bd80      	pop	{r7, pc}

08009198 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b090      	sub	sp, #64	; 0x40
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80091a0:	203e      	movs	r0, #62	; 0x3e
 80091a2:	183b      	adds	r3, r7, r0
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	215c      	movs	r1, #92	; 0x5c
 80091a8:	5a52      	ldrh	r2, [r2, r1]
 80091aa:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80091b0:	2b22      	cmp	r3, #34	; 0x22
 80091b2:	d000      	beq.n	80091b6 <UART_RxISR_8BIT+0x1e>
 80091b4:	e095      	b.n	80092e2 <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80091bc:	213c      	movs	r1, #60	; 0x3c
 80091be:	187b      	adds	r3, r7, r1
 80091c0:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80091c2:	187b      	adds	r3, r7, r1
 80091c4:	881b      	ldrh	r3, [r3, #0]
 80091c6:	b2da      	uxtb	r2, r3
 80091c8:	183b      	adds	r3, r7, r0
 80091ca:	881b      	ldrh	r3, [r3, #0]
 80091cc:	b2d9      	uxtb	r1, r3
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091d2:	400a      	ands	r2, r1
 80091d4:	b2d2      	uxtb	r2, r2
 80091d6:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091dc:	1c5a      	adds	r2, r3, #1
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	225a      	movs	r2, #90	; 0x5a
 80091e6:	5a9b      	ldrh	r3, [r3, r2]
 80091e8:	b29b      	uxth	r3, r3
 80091ea:	3b01      	subs	r3, #1
 80091ec:	b299      	uxth	r1, r3
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	225a      	movs	r2, #90	; 0x5a
 80091f2:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	225a      	movs	r2, #90	; 0x5a
 80091f8:	5a9b      	ldrh	r3, [r3, r2]
 80091fa:	b29b      	uxth	r3, r3
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d178      	bne.n	80092f2 <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009200:	f3ef 8310 	mrs	r3, PRIMASK
 8009204:	61bb      	str	r3, [r7, #24]
  return(result);
 8009206:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009208:	63bb      	str	r3, [r7, #56]	; 0x38
 800920a:	2301      	movs	r3, #1
 800920c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800920e:	69fb      	ldr	r3, [r7, #28]
 8009210:	f383 8810 	msr	PRIMASK, r3
}
 8009214:	46c0      	nop			; (mov r8, r8)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	681a      	ldr	r2, [r3, #0]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4936      	ldr	r1, [pc, #216]	; (80092fc <UART_RxISR_8BIT+0x164>)
 8009222:	400a      	ands	r2, r1
 8009224:	601a      	str	r2, [r3, #0]
 8009226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009228:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800922a:	6a3b      	ldr	r3, [r7, #32]
 800922c:	f383 8810 	msr	PRIMASK, r3
}
 8009230:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009232:	f3ef 8310 	mrs	r3, PRIMASK
 8009236:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8009238:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800923a:	637b      	str	r3, [r7, #52]	; 0x34
 800923c:	2301      	movs	r3, #1
 800923e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009242:	f383 8810 	msr	PRIMASK, r3
}
 8009246:	46c0      	nop			; (mov r8, r8)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	689a      	ldr	r2, [r3, #8]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	2101      	movs	r1, #1
 8009254:	438a      	bics	r2, r1
 8009256:	609a      	str	r2, [r3, #8]
 8009258:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800925a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800925c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800925e:	f383 8810 	msr	PRIMASK, r3
}
 8009262:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2220      	movs	r2, #32
 8009268:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2200      	movs	r2, #0
 800926e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009274:	2b01      	cmp	r3, #1
 8009276:	d12f      	bne.n	80092d8 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2200      	movs	r2, #0
 800927c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800927e:	f3ef 8310 	mrs	r3, PRIMASK
 8009282:	60fb      	str	r3, [r7, #12]
  return(result);
 8009284:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009286:	633b      	str	r3, [r7, #48]	; 0x30
 8009288:	2301      	movs	r3, #1
 800928a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	f383 8810 	msr	PRIMASK, r3
}
 8009292:	46c0      	nop			; (mov r8, r8)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	2110      	movs	r1, #16
 80092a0:	438a      	bics	r2, r1
 80092a2:	601a      	str	r2, [r3, #0]
 80092a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	f383 8810 	msr	PRIMASK, r3
}
 80092ae:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	69db      	ldr	r3, [r3, #28]
 80092b6:	2210      	movs	r2, #16
 80092b8:	4013      	ands	r3, r2
 80092ba:	2b10      	cmp	r3, #16
 80092bc:	d103      	bne.n	80092c6 <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	2210      	movs	r2, #16
 80092c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2258      	movs	r2, #88	; 0x58
 80092ca:	5a9a      	ldrh	r2, [r3, r2]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	0011      	movs	r1, r2
 80092d0:	0018      	movs	r0, r3
 80092d2:	f7ff f983 	bl	80085dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80092d6:	e00c      	b.n	80092f2 <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	0018      	movs	r0, r3
 80092dc:	f7fa fa50 	bl	8003780 <HAL_UART_RxCpltCallback>
}
 80092e0:	e007      	b.n	80092f2 <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	699a      	ldr	r2, [r3, #24]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2108      	movs	r1, #8
 80092ee:	430a      	orrs	r2, r1
 80092f0:	619a      	str	r2, [r3, #24]
}
 80092f2:	46c0      	nop			; (mov r8, r8)
 80092f4:	46bd      	mov	sp, r7
 80092f6:	b010      	add	sp, #64	; 0x40
 80092f8:	bd80      	pop	{r7, pc}
 80092fa:	46c0      	nop			; (mov r8, r8)
 80092fc:	fffffedf 	.word	0xfffffedf

08009300 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b090      	sub	sp, #64	; 0x40
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009308:	203e      	movs	r0, #62	; 0x3e
 800930a:	183b      	adds	r3, r7, r0
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	215c      	movs	r1, #92	; 0x5c
 8009310:	5a52      	ldrh	r2, [r2, r1]
 8009312:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009318:	2b22      	cmp	r3, #34	; 0x22
 800931a:	d000      	beq.n	800931e <UART_RxISR_16BIT+0x1e>
 800931c:	e095      	b.n	800944a <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009324:	213c      	movs	r1, #60	; 0x3c
 8009326:	187b      	adds	r3, r7, r1
 8009328:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800932e:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8009330:	187b      	adds	r3, r7, r1
 8009332:	183a      	adds	r2, r7, r0
 8009334:	881b      	ldrh	r3, [r3, #0]
 8009336:	8812      	ldrh	r2, [r2, #0]
 8009338:	4013      	ands	r3, r2
 800933a:	b29a      	uxth	r2, r3
 800933c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800933e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009344:	1c9a      	adds	r2, r3, #2
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	225a      	movs	r2, #90	; 0x5a
 800934e:	5a9b      	ldrh	r3, [r3, r2]
 8009350:	b29b      	uxth	r3, r3
 8009352:	3b01      	subs	r3, #1
 8009354:	b299      	uxth	r1, r3
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	225a      	movs	r2, #90	; 0x5a
 800935a:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	225a      	movs	r2, #90	; 0x5a
 8009360:	5a9b      	ldrh	r3, [r3, r2]
 8009362:	b29b      	uxth	r3, r3
 8009364:	2b00      	cmp	r3, #0
 8009366:	d178      	bne.n	800945a <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009368:	f3ef 8310 	mrs	r3, PRIMASK
 800936c:	617b      	str	r3, [r7, #20]
  return(result);
 800936e:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009370:	637b      	str	r3, [r7, #52]	; 0x34
 8009372:	2301      	movs	r3, #1
 8009374:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009376:	69bb      	ldr	r3, [r7, #24]
 8009378:	f383 8810 	msr	PRIMASK, r3
}
 800937c:	46c0      	nop			; (mov r8, r8)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	681a      	ldr	r2, [r3, #0]
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	4936      	ldr	r1, [pc, #216]	; (8009464 <UART_RxISR_16BIT+0x164>)
 800938a:	400a      	ands	r2, r1
 800938c:	601a      	str	r2, [r3, #0]
 800938e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009390:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009392:	69fb      	ldr	r3, [r7, #28]
 8009394:	f383 8810 	msr	PRIMASK, r3
}
 8009398:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800939a:	f3ef 8310 	mrs	r3, PRIMASK
 800939e:	623b      	str	r3, [r7, #32]
  return(result);
 80093a0:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093a2:	633b      	str	r3, [r7, #48]	; 0x30
 80093a4:	2301      	movs	r3, #1
 80093a6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093aa:	f383 8810 	msr	PRIMASK, r3
}
 80093ae:	46c0      	nop			; (mov r8, r8)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	689a      	ldr	r2, [r3, #8]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	2101      	movs	r1, #1
 80093bc:	438a      	bics	r2, r1
 80093be:	609a      	str	r2, [r3, #8]
 80093c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093c6:	f383 8810 	msr	PRIMASK, r3
}
 80093ca:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2220      	movs	r2, #32
 80093d0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2200      	movs	r2, #0
 80093d6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d12f      	bne.n	8009440 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80093e6:	f3ef 8310 	mrs	r3, PRIMASK
 80093ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80093ec:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80093f0:	2301      	movs	r3, #1
 80093f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f383 8810 	msr	PRIMASK, r3
}
 80093fa:	46c0      	nop			; (mov r8, r8)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	681a      	ldr	r2, [r3, #0]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2110      	movs	r1, #16
 8009408:	438a      	bics	r2, r1
 800940a:	601a      	str	r2, [r3, #0]
 800940c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800940e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	f383 8810 	msr	PRIMASK, r3
}
 8009416:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	69db      	ldr	r3, [r3, #28]
 800941e:	2210      	movs	r2, #16
 8009420:	4013      	ands	r3, r2
 8009422:	2b10      	cmp	r3, #16
 8009424:	d103      	bne.n	800942e <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	2210      	movs	r2, #16
 800942c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2258      	movs	r2, #88	; 0x58
 8009432:	5a9a      	ldrh	r2, [r3, r2]
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	0011      	movs	r1, r2
 8009438:	0018      	movs	r0, r3
 800943a:	f7ff f8cf 	bl	80085dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800943e:	e00c      	b.n	800945a <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	0018      	movs	r0, r3
 8009444:	f7fa f99c 	bl	8003780 <HAL_UART_RxCpltCallback>
}
 8009448:	e007      	b.n	800945a <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	699a      	ldr	r2, [r3, #24]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	2108      	movs	r1, #8
 8009456:	430a      	orrs	r2, r1
 8009458:	619a      	str	r2, [r3, #24]
}
 800945a:	46c0      	nop			; (mov r8, r8)
 800945c:	46bd      	mov	sp, r7
 800945e:	b010      	add	sp, #64	; 0x40
 8009460:	bd80      	pop	{r7, pc}
 8009462:	46c0      	nop			; (mov r8, r8)
 8009464:	fffffedf 	.word	0xfffffedf

08009468 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009470:	46c0      	nop			; (mov r8, r8)
 8009472:	46bd      	mov	sp, r7
 8009474:	b002      	add	sp, #8
 8009476:	bd80      	pop	{r7, pc}

08009478 <__errno>:
 8009478:	4b01      	ldr	r3, [pc, #4]	; (8009480 <__errno+0x8>)
 800947a:	6818      	ldr	r0, [r3, #0]
 800947c:	4770      	bx	lr
 800947e:	46c0      	nop			; (mov r8, r8)
 8009480:	20000010 	.word	0x20000010

08009484 <__libc_init_array>:
 8009484:	b570      	push	{r4, r5, r6, lr}
 8009486:	2600      	movs	r6, #0
 8009488:	4d0c      	ldr	r5, [pc, #48]	; (80094bc <__libc_init_array+0x38>)
 800948a:	4c0d      	ldr	r4, [pc, #52]	; (80094c0 <__libc_init_array+0x3c>)
 800948c:	1b64      	subs	r4, r4, r5
 800948e:	10a4      	asrs	r4, r4, #2
 8009490:	42a6      	cmp	r6, r4
 8009492:	d109      	bne.n	80094a8 <__libc_init_array+0x24>
 8009494:	2600      	movs	r6, #0
 8009496:	f001 fbd3 	bl	800ac40 <_init>
 800949a:	4d0a      	ldr	r5, [pc, #40]	; (80094c4 <__libc_init_array+0x40>)
 800949c:	4c0a      	ldr	r4, [pc, #40]	; (80094c8 <__libc_init_array+0x44>)
 800949e:	1b64      	subs	r4, r4, r5
 80094a0:	10a4      	asrs	r4, r4, #2
 80094a2:	42a6      	cmp	r6, r4
 80094a4:	d105      	bne.n	80094b2 <__libc_init_array+0x2e>
 80094a6:	bd70      	pop	{r4, r5, r6, pc}
 80094a8:	00b3      	lsls	r3, r6, #2
 80094aa:	58eb      	ldr	r3, [r5, r3]
 80094ac:	4798      	blx	r3
 80094ae:	3601      	adds	r6, #1
 80094b0:	e7ee      	b.n	8009490 <__libc_init_array+0xc>
 80094b2:	00b3      	lsls	r3, r6, #2
 80094b4:	58eb      	ldr	r3, [r5, r3]
 80094b6:	4798      	blx	r3
 80094b8:	3601      	adds	r6, #1
 80094ba:	e7f2      	b.n	80094a2 <__libc_init_array+0x1e>
 80094bc:	0800af80 	.word	0x0800af80
 80094c0:	0800af80 	.word	0x0800af80
 80094c4:	0800af80 	.word	0x0800af80
 80094c8:	0800af84 	.word	0x0800af84

080094cc <memset>:
 80094cc:	0003      	movs	r3, r0
 80094ce:	1882      	adds	r2, r0, r2
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d100      	bne.n	80094d6 <memset+0xa>
 80094d4:	4770      	bx	lr
 80094d6:	7019      	strb	r1, [r3, #0]
 80094d8:	3301      	adds	r3, #1
 80094da:	e7f9      	b.n	80094d0 <memset+0x4>

080094dc <siprintf>:
 80094dc:	b40e      	push	{r1, r2, r3}
 80094de:	b500      	push	{lr}
 80094e0:	490b      	ldr	r1, [pc, #44]	; (8009510 <siprintf+0x34>)
 80094e2:	b09c      	sub	sp, #112	; 0x70
 80094e4:	ab1d      	add	r3, sp, #116	; 0x74
 80094e6:	9002      	str	r0, [sp, #8]
 80094e8:	9006      	str	r0, [sp, #24]
 80094ea:	9107      	str	r1, [sp, #28]
 80094ec:	9104      	str	r1, [sp, #16]
 80094ee:	4809      	ldr	r0, [pc, #36]	; (8009514 <siprintf+0x38>)
 80094f0:	4909      	ldr	r1, [pc, #36]	; (8009518 <siprintf+0x3c>)
 80094f2:	cb04      	ldmia	r3!, {r2}
 80094f4:	9105      	str	r1, [sp, #20]
 80094f6:	6800      	ldr	r0, [r0, #0]
 80094f8:	a902      	add	r1, sp, #8
 80094fa:	9301      	str	r3, [sp, #4]
 80094fc:	f000 f882 	bl	8009604 <_svfiprintf_r>
 8009500:	2300      	movs	r3, #0
 8009502:	9a02      	ldr	r2, [sp, #8]
 8009504:	7013      	strb	r3, [r2, #0]
 8009506:	b01c      	add	sp, #112	; 0x70
 8009508:	bc08      	pop	{r3}
 800950a:	b003      	add	sp, #12
 800950c:	4718      	bx	r3
 800950e:	46c0      	nop			; (mov r8, r8)
 8009510:	7fffffff 	.word	0x7fffffff
 8009514:	20000010 	.word	0x20000010
 8009518:	ffff0208 	.word	0xffff0208

0800951c <strncmp>:
 800951c:	b530      	push	{r4, r5, lr}
 800951e:	0005      	movs	r5, r0
 8009520:	1e10      	subs	r0, r2, #0
 8009522:	d00b      	beq.n	800953c <strncmp+0x20>
 8009524:	2400      	movs	r4, #0
 8009526:	3a01      	subs	r2, #1
 8009528:	5d2b      	ldrb	r3, [r5, r4]
 800952a:	5d08      	ldrb	r0, [r1, r4]
 800952c:	4283      	cmp	r3, r0
 800952e:	d104      	bne.n	800953a <strncmp+0x1e>
 8009530:	4294      	cmp	r4, r2
 8009532:	d002      	beq.n	800953a <strncmp+0x1e>
 8009534:	3401      	adds	r4, #1
 8009536:	2b00      	cmp	r3, #0
 8009538:	d1f6      	bne.n	8009528 <strncmp+0xc>
 800953a:	1a18      	subs	r0, r3, r0
 800953c:	bd30      	pop	{r4, r5, pc}
	...

08009540 <__ssputs_r>:
 8009540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009542:	688e      	ldr	r6, [r1, #8]
 8009544:	b085      	sub	sp, #20
 8009546:	0007      	movs	r7, r0
 8009548:	000c      	movs	r4, r1
 800954a:	9203      	str	r2, [sp, #12]
 800954c:	9301      	str	r3, [sp, #4]
 800954e:	429e      	cmp	r6, r3
 8009550:	d83c      	bhi.n	80095cc <__ssputs_r+0x8c>
 8009552:	2390      	movs	r3, #144	; 0x90
 8009554:	898a      	ldrh	r2, [r1, #12]
 8009556:	00db      	lsls	r3, r3, #3
 8009558:	421a      	tst	r2, r3
 800955a:	d034      	beq.n	80095c6 <__ssputs_r+0x86>
 800955c:	2503      	movs	r5, #3
 800955e:	6909      	ldr	r1, [r1, #16]
 8009560:	6823      	ldr	r3, [r4, #0]
 8009562:	1a5b      	subs	r3, r3, r1
 8009564:	9302      	str	r3, [sp, #8]
 8009566:	6963      	ldr	r3, [r4, #20]
 8009568:	9802      	ldr	r0, [sp, #8]
 800956a:	435d      	muls	r5, r3
 800956c:	0feb      	lsrs	r3, r5, #31
 800956e:	195d      	adds	r5, r3, r5
 8009570:	9b01      	ldr	r3, [sp, #4]
 8009572:	106d      	asrs	r5, r5, #1
 8009574:	3301      	adds	r3, #1
 8009576:	181b      	adds	r3, r3, r0
 8009578:	42ab      	cmp	r3, r5
 800957a:	d900      	bls.n	800957e <__ssputs_r+0x3e>
 800957c:	001d      	movs	r5, r3
 800957e:	0553      	lsls	r3, r2, #21
 8009580:	d532      	bpl.n	80095e8 <__ssputs_r+0xa8>
 8009582:	0029      	movs	r1, r5
 8009584:	0038      	movs	r0, r7
 8009586:	f000 fb31 	bl	8009bec <_malloc_r>
 800958a:	1e06      	subs	r6, r0, #0
 800958c:	d109      	bne.n	80095a2 <__ssputs_r+0x62>
 800958e:	230c      	movs	r3, #12
 8009590:	603b      	str	r3, [r7, #0]
 8009592:	2340      	movs	r3, #64	; 0x40
 8009594:	2001      	movs	r0, #1
 8009596:	89a2      	ldrh	r2, [r4, #12]
 8009598:	4240      	negs	r0, r0
 800959a:	4313      	orrs	r3, r2
 800959c:	81a3      	strh	r3, [r4, #12]
 800959e:	b005      	add	sp, #20
 80095a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095a2:	9a02      	ldr	r2, [sp, #8]
 80095a4:	6921      	ldr	r1, [r4, #16]
 80095a6:	f000 faba 	bl	8009b1e <memcpy>
 80095aa:	89a3      	ldrh	r3, [r4, #12]
 80095ac:	4a14      	ldr	r2, [pc, #80]	; (8009600 <__ssputs_r+0xc0>)
 80095ae:	401a      	ands	r2, r3
 80095b0:	2380      	movs	r3, #128	; 0x80
 80095b2:	4313      	orrs	r3, r2
 80095b4:	81a3      	strh	r3, [r4, #12]
 80095b6:	9b02      	ldr	r3, [sp, #8]
 80095b8:	6126      	str	r6, [r4, #16]
 80095ba:	18f6      	adds	r6, r6, r3
 80095bc:	6026      	str	r6, [r4, #0]
 80095be:	6165      	str	r5, [r4, #20]
 80095c0:	9e01      	ldr	r6, [sp, #4]
 80095c2:	1aed      	subs	r5, r5, r3
 80095c4:	60a5      	str	r5, [r4, #8]
 80095c6:	9b01      	ldr	r3, [sp, #4]
 80095c8:	429e      	cmp	r6, r3
 80095ca:	d900      	bls.n	80095ce <__ssputs_r+0x8e>
 80095cc:	9e01      	ldr	r6, [sp, #4]
 80095ce:	0032      	movs	r2, r6
 80095d0:	9903      	ldr	r1, [sp, #12]
 80095d2:	6820      	ldr	r0, [r4, #0]
 80095d4:	f000 faac 	bl	8009b30 <memmove>
 80095d8:	68a3      	ldr	r3, [r4, #8]
 80095da:	2000      	movs	r0, #0
 80095dc:	1b9b      	subs	r3, r3, r6
 80095de:	60a3      	str	r3, [r4, #8]
 80095e0:	6823      	ldr	r3, [r4, #0]
 80095e2:	199e      	adds	r6, r3, r6
 80095e4:	6026      	str	r6, [r4, #0]
 80095e6:	e7da      	b.n	800959e <__ssputs_r+0x5e>
 80095e8:	002a      	movs	r2, r5
 80095ea:	0038      	movs	r0, r7
 80095ec:	f000 fb5c 	bl	8009ca8 <_realloc_r>
 80095f0:	1e06      	subs	r6, r0, #0
 80095f2:	d1e0      	bne.n	80095b6 <__ssputs_r+0x76>
 80095f4:	0038      	movs	r0, r7
 80095f6:	6921      	ldr	r1, [r4, #16]
 80095f8:	f000 faae 	bl	8009b58 <_free_r>
 80095fc:	e7c7      	b.n	800958e <__ssputs_r+0x4e>
 80095fe:	46c0      	nop			; (mov r8, r8)
 8009600:	fffffb7f 	.word	0xfffffb7f

08009604 <_svfiprintf_r>:
 8009604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009606:	b0a1      	sub	sp, #132	; 0x84
 8009608:	9003      	str	r0, [sp, #12]
 800960a:	001d      	movs	r5, r3
 800960c:	898b      	ldrh	r3, [r1, #12]
 800960e:	000f      	movs	r7, r1
 8009610:	0016      	movs	r6, r2
 8009612:	061b      	lsls	r3, r3, #24
 8009614:	d511      	bpl.n	800963a <_svfiprintf_r+0x36>
 8009616:	690b      	ldr	r3, [r1, #16]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d10e      	bne.n	800963a <_svfiprintf_r+0x36>
 800961c:	2140      	movs	r1, #64	; 0x40
 800961e:	f000 fae5 	bl	8009bec <_malloc_r>
 8009622:	6038      	str	r0, [r7, #0]
 8009624:	6138      	str	r0, [r7, #16]
 8009626:	2800      	cmp	r0, #0
 8009628:	d105      	bne.n	8009636 <_svfiprintf_r+0x32>
 800962a:	230c      	movs	r3, #12
 800962c:	9a03      	ldr	r2, [sp, #12]
 800962e:	3801      	subs	r0, #1
 8009630:	6013      	str	r3, [r2, #0]
 8009632:	b021      	add	sp, #132	; 0x84
 8009634:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009636:	2340      	movs	r3, #64	; 0x40
 8009638:	617b      	str	r3, [r7, #20]
 800963a:	2300      	movs	r3, #0
 800963c:	ac08      	add	r4, sp, #32
 800963e:	6163      	str	r3, [r4, #20]
 8009640:	3320      	adds	r3, #32
 8009642:	7663      	strb	r3, [r4, #25]
 8009644:	3310      	adds	r3, #16
 8009646:	76a3      	strb	r3, [r4, #26]
 8009648:	9507      	str	r5, [sp, #28]
 800964a:	0035      	movs	r5, r6
 800964c:	782b      	ldrb	r3, [r5, #0]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d001      	beq.n	8009656 <_svfiprintf_r+0x52>
 8009652:	2b25      	cmp	r3, #37	; 0x25
 8009654:	d147      	bne.n	80096e6 <_svfiprintf_r+0xe2>
 8009656:	1bab      	subs	r3, r5, r6
 8009658:	9305      	str	r3, [sp, #20]
 800965a:	42b5      	cmp	r5, r6
 800965c:	d00c      	beq.n	8009678 <_svfiprintf_r+0x74>
 800965e:	0032      	movs	r2, r6
 8009660:	0039      	movs	r1, r7
 8009662:	9803      	ldr	r0, [sp, #12]
 8009664:	f7ff ff6c 	bl	8009540 <__ssputs_r>
 8009668:	1c43      	adds	r3, r0, #1
 800966a:	d100      	bne.n	800966e <_svfiprintf_r+0x6a>
 800966c:	e0ae      	b.n	80097cc <_svfiprintf_r+0x1c8>
 800966e:	6962      	ldr	r2, [r4, #20]
 8009670:	9b05      	ldr	r3, [sp, #20]
 8009672:	4694      	mov	ip, r2
 8009674:	4463      	add	r3, ip
 8009676:	6163      	str	r3, [r4, #20]
 8009678:	782b      	ldrb	r3, [r5, #0]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d100      	bne.n	8009680 <_svfiprintf_r+0x7c>
 800967e:	e0a5      	b.n	80097cc <_svfiprintf_r+0x1c8>
 8009680:	2201      	movs	r2, #1
 8009682:	2300      	movs	r3, #0
 8009684:	4252      	negs	r2, r2
 8009686:	6062      	str	r2, [r4, #4]
 8009688:	a904      	add	r1, sp, #16
 800968a:	3254      	adds	r2, #84	; 0x54
 800968c:	1852      	adds	r2, r2, r1
 800968e:	1c6e      	adds	r6, r5, #1
 8009690:	6023      	str	r3, [r4, #0]
 8009692:	60e3      	str	r3, [r4, #12]
 8009694:	60a3      	str	r3, [r4, #8]
 8009696:	7013      	strb	r3, [r2, #0]
 8009698:	65a3      	str	r3, [r4, #88]	; 0x58
 800969a:	2205      	movs	r2, #5
 800969c:	7831      	ldrb	r1, [r6, #0]
 800969e:	4854      	ldr	r0, [pc, #336]	; (80097f0 <_svfiprintf_r+0x1ec>)
 80096a0:	f000 fa32 	bl	8009b08 <memchr>
 80096a4:	1c75      	adds	r5, r6, #1
 80096a6:	2800      	cmp	r0, #0
 80096a8:	d11f      	bne.n	80096ea <_svfiprintf_r+0xe6>
 80096aa:	6822      	ldr	r2, [r4, #0]
 80096ac:	06d3      	lsls	r3, r2, #27
 80096ae:	d504      	bpl.n	80096ba <_svfiprintf_r+0xb6>
 80096b0:	2353      	movs	r3, #83	; 0x53
 80096b2:	a904      	add	r1, sp, #16
 80096b4:	185b      	adds	r3, r3, r1
 80096b6:	2120      	movs	r1, #32
 80096b8:	7019      	strb	r1, [r3, #0]
 80096ba:	0713      	lsls	r3, r2, #28
 80096bc:	d504      	bpl.n	80096c8 <_svfiprintf_r+0xc4>
 80096be:	2353      	movs	r3, #83	; 0x53
 80096c0:	a904      	add	r1, sp, #16
 80096c2:	185b      	adds	r3, r3, r1
 80096c4:	212b      	movs	r1, #43	; 0x2b
 80096c6:	7019      	strb	r1, [r3, #0]
 80096c8:	7833      	ldrb	r3, [r6, #0]
 80096ca:	2b2a      	cmp	r3, #42	; 0x2a
 80096cc:	d016      	beq.n	80096fc <_svfiprintf_r+0xf8>
 80096ce:	0035      	movs	r5, r6
 80096d0:	2100      	movs	r1, #0
 80096d2:	200a      	movs	r0, #10
 80096d4:	68e3      	ldr	r3, [r4, #12]
 80096d6:	782a      	ldrb	r2, [r5, #0]
 80096d8:	1c6e      	adds	r6, r5, #1
 80096da:	3a30      	subs	r2, #48	; 0x30
 80096dc:	2a09      	cmp	r2, #9
 80096de:	d94e      	bls.n	800977e <_svfiprintf_r+0x17a>
 80096e0:	2900      	cmp	r1, #0
 80096e2:	d111      	bne.n	8009708 <_svfiprintf_r+0x104>
 80096e4:	e017      	b.n	8009716 <_svfiprintf_r+0x112>
 80096e6:	3501      	adds	r5, #1
 80096e8:	e7b0      	b.n	800964c <_svfiprintf_r+0x48>
 80096ea:	4b41      	ldr	r3, [pc, #260]	; (80097f0 <_svfiprintf_r+0x1ec>)
 80096ec:	6822      	ldr	r2, [r4, #0]
 80096ee:	1ac0      	subs	r0, r0, r3
 80096f0:	2301      	movs	r3, #1
 80096f2:	4083      	lsls	r3, r0
 80096f4:	4313      	orrs	r3, r2
 80096f6:	002e      	movs	r6, r5
 80096f8:	6023      	str	r3, [r4, #0]
 80096fa:	e7ce      	b.n	800969a <_svfiprintf_r+0x96>
 80096fc:	9b07      	ldr	r3, [sp, #28]
 80096fe:	1d19      	adds	r1, r3, #4
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	9107      	str	r1, [sp, #28]
 8009704:	2b00      	cmp	r3, #0
 8009706:	db01      	blt.n	800970c <_svfiprintf_r+0x108>
 8009708:	930b      	str	r3, [sp, #44]	; 0x2c
 800970a:	e004      	b.n	8009716 <_svfiprintf_r+0x112>
 800970c:	425b      	negs	r3, r3
 800970e:	60e3      	str	r3, [r4, #12]
 8009710:	2302      	movs	r3, #2
 8009712:	4313      	orrs	r3, r2
 8009714:	6023      	str	r3, [r4, #0]
 8009716:	782b      	ldrb	r3, [r5, #0]
 8009718:	2b2e      	cmp	r3, #46	; 0x2e
 800971a:	d10a      	bne.n	8009732 <_svfiprintf_r+0x12e>
 800971c:	786b      	ldrb	r3, [r5, #1]
 800971e:	2b2a      	cmp	r3, #42	; 0x2a
 8009720:	d135      	bne.n	800978e <_svfiprintf_r+0x18a>
 8009722:	9b07      	ldr	r3, [sp, #28]
 8009724:	3502      	adds	r5, #2
 8009726:	1d1a      	adds	r2, r3, #4
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	9207      	str	r2, [sp, #28]
 800972c:	2b00      	cmp	r3, #0
 800972e:	db2b      	blt.n	8009788 <_svfiprintf_r+0x184>
 8009730:	9309      	str	r3, [sp, #36]	; 0x24
 8009732:	4e30      	ldr	r6, [pc, #192]	; (80097f4 <_svfiprintf_r+0x1f0>)
 8009734:	2203      	movs	r2, #3
 8009736:	0030      	movs	r0, r6
 8009738:	7829      	ldrb	r1, [r5, #0]
 800973a:	f000 f9e5 	bl	8009b08 <memchr>
 800973e:	2800      	cmp	r0, #0
 8009740:	d006      	beq.n	8009750 <_svfiprintf_r+0x14c>
 8009742:	2340      	movs	r3, #64	; 0x40
 8009744:	1b80      	subs	r0, r0, r6
 8009746:	4083      	lsls	r3, r0
 8009748:	6822      	ldr	r2, [r4, #0]
 800974a:	3501      	adds	r5, #1
 800974c:	4313      	orrs	r3, r2
 800974e:	6023      	str	r3, [r4, #0]
 8009750:	7829      	ldrb	r1, [r5, #0]
 8009752:	2206      	movs	r2, #6
 8009754:	4828      	ldr	r0, [pc, #160]	; (80097f8 <_svfiprintf_r+0x1f4>)
 8009756:	1c6e      	adds	r6, r5, #1
 8009758:	7621      	strb	r1, [r4, #24]
 800975a:	f000 f9d5 	bl	8009b08 <memchr>
 800975e:	2800      	cmp	r0, #0
 8009760:	d03c      	beq.n	80097dc <_svfiprintf_r+0x1d8>
 8009762:	4b26      	ldr	r3, [pc, #152]	; (80097fc <_svfiprintf_r+0x1f8>)
 8009764:	2b00      	cmp	r3, #0
 8009766:	d125      	bne.n	80097b4 <_svfiprintf_r+0x1b0>
 8009768:	2207      	movs	r2, #7
 800976a:	9b07      	ldr	r3, [sp, #28]
 800976c:	3307      	adds	r3, #7
 800976e:	4393      	bics	r3, r2
 8009770:	3308      	adds	r3, #8
 8009772:	9307      	str	r3, [sp, #28]
 8009774:	6963      	ldr	r3, [r4, #20]
 8009776:	9a04      	ldr	r2, [sp, #16]
 8009778:	189b      	adds	r3, r3, r2
 800977a:	6163      	str	r3, [r4, #20]
 800977c:	e765      	b.n	800964a <_svfiprintf_r+0x46>
 800977e:	4343      	muls	r3, r0
 8009780:	0035      	movs	r5, r6
 8009782:	2101      	movs	r1, #1
 8009784:	189b      	adds	r3, r3, r2
 8009786:	e7a6      	b.n	80096d6 <_svfiprintf_r+0xd2>
 8009788:	2301      	movs	r3, #1
 800978a:	425b      	negs	r3, r3
 800978c:	e7d0      	b.n	8009730 <_svfiprintf_r+0x12c>
 800978e:	2300      	movs	r3, #0
 8009790:	200a      	movs	r0, #10
 8009792:	001a      	movs	r2, r3
 8009794:	3501      	adds	r5, #1
 8009796:	6063      	str	r3, [r4, #4]
 8009798:	7829      	ldrb	r1, [r5, #0]
 800979a:	1c6e      	adds	r6, r5, #1
 800979c:	3930      	subs	r1, #48	; 0x30
 800979e:	2909      	cmp	r1, #9
 80097a0:	d903      	bls.n	80097aa <_svfiprintf_r+0x1a6>
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d0c5      	beq.n	8009732 <_svfiprintf_r+0x12e>
 80097a6:	9209      	str	r2, [sp, #36]	; 0x24
 80097a8:	e7c3      	b.n	8009732 <_svfiprintf_r+0x12e>
 80097aa:	4342      	muls	r2, r0
 80097ac:	0035      	movs	r5, r6
 80097ae:	2301      	movs	r3, #1
 80097b0:	1852      	adds	r2, r2, r1
 80097b2:	e7f1      	b.n	8009798 <_svfiprintf_r+0x194>
 80097b4:	ab07      	add	r3, sp, #28
 80097b6:	9300      	str	r3, [sp, #0]
 80097b8:	003a      	movs	r2, r7
 80097ba:	0021      	movs	r1, r4
 80097bc:	4b10      	ldr	r3, [pc, #64]	; (8009800 <_svfiprintf_r+0x1fc>)
 80097be:	9803      	ldr	r0, [sp, #12]
 80097c0:	e000      	b.n	80097c4 <_svfiprintf_r+0x1c0>
 80097c2:	bf00      	nop
 80097c4:	9004      	str	r0, [sp, #16]
 80097c6:	9b04      	ldr	r3, [sp, #16]
 80097c8:	3301      	adds	r3, #1
 80097ca:	d1d3      	bne.n	8009774 <_svfiprintf_r+0x170>
 80097cc:	89bb      	ldrh	r3, [r7, #12]
 80097ce:	980d      	ldr	r0, [sp, #52]	; 0x34
 80097d0:	065b      	lsls	r3, r3, #25
 80097d2:	d400      	bmi.n	80097d6 <_svfiprintf_r+0x1d2>
 80097d4:	e72d      	b.n	8009632 <_svfiprintf_r+0x2e>
 80097d6:	2001      	movs	r0, #1
 80097d8:	4240      	negs	r0, r0
 80097da:	e72a      	b.n	8009632 <_svfiprintf_r+0x2e>
 80097dc:	ab07      	add	r3, sp, #28
 80097de:	9300      	str	r3, [sp, #0]
 80097e0:	003a      	movs	r2, r7
 80097e2:	0021      	movs	r1, r4
 80097e4:	4b06      	ldr	r3, [pc, #24]	; (8009800 <_svfiprintf_r+0x1fc>)
 80097e6:	9803      	ldr	r0, [sp, #12]
 80097e8:	f000 f87c 	bl	80098e4 <_printf_i>
 80097ec:	e7ea      	b.n	80097c4 <_svfiprintf_r+0x1c0>
 80097ee:	46c0      	nop			; (mov r8, r8)
 80097f0:	0800af00 	.word	0x0800af00
 80097f4:	0800af06 	.word	0x0800af06
 80097f8:	0800af0a 	.word	0x0800af0a
 80097fc:	00000000 	.word	0x00000000
 8009800:	08009541 	.word	0x08009541

08009804 <_printf_common>:
 8009804:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009806:	0015      	movs	r5, r2
 8009808:	9301      	str	r3, [sp, #4]
 800980a:	688a      	ldr	r2, [r1, #8]
 800980c:	690b      	ldr	r3, [r1, #16]
 800980e:	000c      	movs	r4, r1
 8009810:	9000      	str	r0, [sp, #0]
 8009812:	4293      	cmp	r3, r2
 8009814:	da00      	bge.n	8009818 <_printf_common+0x14>
 8009816:	0013      	movs	r3, r2
 8009818:	0022      	movs	r2, r4
 800981a:	602b      	str	r3, [r5, #0]
 800981c:	3243      	adds	r2, #67	; 0x43
 800981e:	7812      	ldrb	r2, [r2, #0]
 8009820:	2a00      	cmp	r2, #0
 8009822:	d001      	beq.n	8009828 <_printf_common+0x24>
 8009824:	3301      	adds	r3, #1
 8009826:	602b      	str	r3, [r5, #0]
 8009828:	6823      	ldr	r3, [r4, #0]
 800982a:	069b      	lsls	r3, r3, #26
 800982c:	d502      	bpl.n	8009834 <_printf_common+0x30>
 800982e:	682b      	ldr	r3, [r5, #0]
 8009830:	3302      	adds	r3, #2
 8009832:	602b      	str	r3, [r5, #0]
 8009834:	6822      	ldr	r2, [r4, #0]
 8009836:	2306      	movs	r3, #6
 8009838:	0017      	movs	r7, r2
 800983a:	401f      	ands	r7, r3
 800983c:	421a      	tst	r2, r3
 800983e:	d027      	beq.n	8009890 <_printf_common+0x8c>
 8009840:	0023      	movs	r3, r4
 8009842:	3343      	adds	r3, #67	; 0x43
 8009844:	781b      	ldrb	r3, [r3, #0]
 8009846:	1e5a      	subs	r2, r3, #1
 8009848:	4193      	sbcs	r3, r2
 800984a:	6822      	ldr	r2, [r4, #0]
 800984c:	0692      	lsls	r2, r2, #26
 800984e:	d430      	bmi.n	80098b2 <_printf_common+0xae>
 8009850:	0022      	movs	r2, r4
 8009852:	9901      	ldr	r1, [sp, #4]
 8009854:	9800      	ldr	r0, [sp, #0]
 8009856:	9e08      	ldr	r6, [sp, #32]
 8009858:	3243      	adds	r2, #67	; 0x43
 800985a:	47b0      	blx	r6
 800985c:	1c43      	adds	r3, r0, #1
 800985e:	d025      	beq.n	80098ac <_printf_common+0xa8>
 8009860:	2306      	movs	r3, #6
 8009862:	6820      	ldr	r0, [r4, #0]
 8009864:	682a      	ldr	r2, [r5, #0]
 8009866:	68e1      	ldr	r1, [r4, #12]
 8009868:	2500      	movs	r5, #0
 800986a:	4003      	ands	r3, r0
 800986c:	2b04      	cmp	r3, #4
 800986e:	d103      	bne.n	8009878 <_printf_common+0x74>
 8009870:	1a8d      	subs	r5, r1, r2
 8009872:	43eb      	mvns	r3, r5
 8009874:	17db      	asrs	r3, r3, #31
 8009876:	401d      	ands	r5, r3
 8009878:	68a3      	ldr	r3, [r4, #8]
 800987a:	6922      	ldr	r2, [r4, #16]
 800987c:	4293      	cmp	r3, r2
 800987e:	dd01      	ble.n	8009884 <_printf_common+0x80>
 8009880:	1a9b      	subs	r3, r3, r2
 8009882:	18ed      	adds	r5, r5, r3
 8009884:	2700      	movs	r7, #0
 8009886:	42bd      	cmp	r5, r7
 8009888:	d120      	bne.n	80098cc <_printf_common+0xc8>
 800988a:	2000      	movs	r0, #0
 800988c:	e010      	b.n	80098b0 <_printf_common+0xac>
 800988e:	3701      	adds	r7, #1
 8009890:	68e3      	ldr	r3, [r4, #12]
 8009892:	682a      	ldr	r2, [r5, #0]
 8009894:	1a9b      	subs	r3, r3, r2
 8009896:	42bb      	cmp	r3, r7
 8009898:	ddd2      	ble.n	8009840 <_printf_common+0x3c>
 800989a:	0022      	movs	r2, r4
 800989c:	2301      	movs	r3, #1
 800989e:	9901      	ldr	r1, [sp, #4]
 80098a0:	9800      	ldr	r0, [sp, #0]
 80098a2:	9e08      	ldr	r6, [sp, #32]
 80098a4:	3219      	adds	r2, #25
 80098a6:	47b0      	blx	r6
 80098a8:	1c43      	adds	r3, r0, #1
 80098aa:	d1f0      	bne.n	800988e <_printf_common+0x8a>
 80098ac:	2001      	movs	r0, #1
 80098ae:	4240      	negs	r0, r0
 80098b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80098b2:	2030      	movs	r0, #48	; 0x30
 80098b4:	18e1      	adds	r1, r4, r3
 80098b6:	3143      	adds	r1, #67	; 0x43
 80098b8:	7008      	strb	r0, [r1, #0]
 80098ba:	0021      	movs	r1, r4
 80098bc:	1c5a      	adds	r2, r3, #1
 80098be:	3145      	adds	r1, #69	; 0x45
 80098c0:	7809      	ldrb	r1, [r1, #0]
 80098c2:	18a2      	adds	r2, r4, r2
 80098c4:	3243      	adds	r2, #67	; 0x43
 80098c6:	3302      	adds	r3, #2
 80098c8:	7011      	strb	r1, [r2, #0]
 80098ca:	e7c1      	b.n	8009850 <_printf_common+0x4c>
 80098cc:	0022      	movs	r2, r4
 80098ce:	2301      	movs	r3, #1
 80098d0:	9901      	ldr	r1, [sp, #4]
 80098d2:	9800      	ldr	r0, [sp, #0]
 80098d4:	9e08      	ldr	r6, [sp, #32]
 80098d6:	321a      	adds	r2, #26
 80098d8:	47b0      	blx	r6
 80098da:	1c43      	adds	r3, r0, #1
 80098dc:	d0e6      	beq.n	80098ac <_printf_common+0xa8>
 80098de:	3701      	adds	r7, #1
 80098e0:	e7d1      	b.n	8009886 <_printf_common+0x82>
	...

080098e4 <_printf_i>:
 80098e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098e6:	b08b      	sub	sp, #44	; 0x2c
 80098e8:	9206      	str	r2, [sp, #24]
 80098ea:	000a      	movs	r2, r1
 80098ec:	3243      	adds	r2, #67	; 0x43
 80098ee:	9307      	str	r3, [sp, #28]
 80098f0:	9005      	str	r0, [sp, #20]
 80098f2:	9204      	str	r2, [sp, #16]
 80098f4:	7e0a      	ldrb	r2, [r1, #24]
 80098f6:	000c      	movs	r4, r1
 80098f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80098fa:	2a78      	cmp	r2, #120	; 0x78
 80098fc:	d806      	bhi.n	800990c <_printf_i+0x28>
 80098fe:	2a62      	cmp	r2, #98	; 0x62
 8009900:	d808      	bhi.n	8009914 <_printf_i+0x30>
 8009902:	2a00      	cmp	r2, #0
 8009904:	d100      	bne.n	8009908 <_printf_i+0x24>
 8009906:	e0c0      	b.n	8009a8a <_printf_i+0x1a6>
 8009908:	2a58      	cmp	r2, #88	; 0x58
 800990a:	d052      	beq.n	80099b2 <_printf_i+0xce>
 800990c:	0026      	movs	r6, r4
 800990e:	3642      	adds	r6, #66	; 0x42
 8009910:	7032      	strb	r2, [r6, #0]
 8009912:	e022      	b.n	800995a <_printf_i+0x76>
 8009914:	0010      	movs	r0, r2
 8009916:	3863      	subs	r0, #99	; 0x63
 8009918:	2815      	cmp	r0, #21
 800991a:	d8f7      	bhi.n	800990c <_printf_i+0x28>
 800991c:	f7f6 fbfc 	bl	8000118 <__gnu_thumb1_case_shi>
 8009920:	001f0016 	.word	0x001f0016
 8009924:	fff6fff6 	.word	0xfff6fff6
 8009928:	fff6fff6 	.word	0xfff6fff6
 800992c:	fff6001f 	.word	0xfff6001f
 8009930:	fff6fff6 	.word	0xfff6fff6
 8009934:	00a8fff6 	.word	0x00a8fff6
 8009938:	009a0036 	.word	0x009a0036
 800993c:	fff6fff6 	.word	0xfff6fff6
 8009940:	fff600b9 	.word	0xfff600b9
 8009944:	fff60036 	.word	0xfff60036
 8009948:	009efff6 	.word	0x009efff6
 800994c:	0026      	movs	r6, r4
 800994e:	681a      	ldr	r2, [r3, #0]
 8009950:	3642      	adds	r6, #66	; 0x42
 8009952:	1d11      	adds	r1, r2, #4
 8009954:	6019      	str	r1, [r3, #0]
 8009956:	6813      	ldr	r3, [r2, #0]
 8009958:	7033      	strb	r3, [r6, #0]
 800995a:	2301      	movs	r3, #1
 800995c:	e0a7      	b.n	8009aae <_printf_i+0x1ca>
 800995e:	6808      	ldr	r0, [r1, #0]
 8009960:	6819      	ldr	r1, [r3, #0]
 8009962:	1d0a      	adds	r2, r1, #4
 8009964:	0605      	lsls	r5, r0, #24
 8009966:	d50b      	bpl.n	8009980 <_printf_i+0x9c>
 8009968:	680d      	ldr	r5, [r1, #0]
 800996a:	601a      	str	r2, [r3, #0]
 800996c:	2d00      	cmp	r5, #0
 800996e:	da03      	bge.n	8009978 <_printf_i+0x94>
 8009970:	232d      	movs	r3, #45	; 0x2d
 8009972:	9a04      	ldr	r2, [sp, #16]
 8009974:	426d      	negs	r5, r5
 8009976:	7013      	strb	r3, [r2, #0]
 8009978:	4b61      	ldr	r3, [pc, #388]	; (8009b00 <_printf_i+0x21c>)
 800997a:	270a      	movs	r7, #10
 800997c:	9303      	str	r3, [sp, #12]
 800997e:	e032      	b.n	80099e6 <_printf_i+0x102>
 8009980:	680d      	ldr	r5, [r1, #0]
 8009982:	601a      	str	r2, [r3, #0]
 8009984:	0641      	lsls	r1, r0, #25
 8009986:	d5f1      	bpl.n	800996c <_printf_i+0x88>
 8009988:	b22d      	sxth	r5, r5
 800998a:	e7ef      	b.n	800996c <_printf_i+0x88>
 800998c:	680d      	ldr	r5, [r1, #0]
 800998e:	6819      	ldr	r1, [r3, #0]
 8009990:	1d08      	adds	r0, r1, #4
 8009992:	6018      	str	r0, [r3, #0]
 8009994:	062e      	lsls	r6, r5, #24
 8009996:	d501      	bpl.n	800999c <_printf_i+0xb8>
 8009998:	680d      	ldr	r5, [r1, #0]
 800999a:	e003      	b.n	80099a4 <_printf_i+0xc0>
 800999c:	066d      	lsls	r5, r5, #25
 800999e:	d5fb      	bpl.n	8009998 <_printf_i+0xb4>
 80099a0:	680d      	ldr	r5, [r1, #0]
 80099a2:	b2ad      	uxth	r5, r5
 80099a4:	4b56      	ldr	r3, [pc, #344]	; (8009b00 <_printf_i+0x21c>)
 80099a6:	270a      	movs	r7, #10
 80099a8:	9303      	str	r3, [sp, #12]
 80099aa:	2a6f      	cmp	r2, #111	; 0x6f
 80099ac:	d117      	bne.n	80099de <_printf_i+0xfa>
 80099ae:	2708      	movs	r7, #8
 80099b0:	e015      	b.n	80099de <_printf_i+0xfa>
 80099b2:	3145      	adds	r1, #69	; 0x45
 80099b4:	700a      	strb	r2, [r1, #0]
 80099b6:	4a52      	ldr	r2, [pc, #328]	; (8009b00 <_printf_i+0x21c>)
 80099b8:	9203      	str	r2, [sp, #12]
 80099ba:	681a      	ldr	r2, [r3, #0]
 80099bc:	6821      	ldr	r1, [r4, #0]
 80099be:	ca20      	ldmia	r2!, {r5}
 80099c0:	601a      	str	r2, [r3, #0]
 80099c2:	0608      	lsls	r0, r1, #24
 80099c4:	d550      	bpl.n	8009a68 <_printf_i+0x184>
 80099c6:	07cb      	lsls	r3, r1, #31
 80099c8:	d502      	bpl.n	80099d0 <_printf_i+0xec>
 80099ca:	2320      	movs	r3, #32
 80099cc:	4319      	orrs	r1, r3
 80099ce:	6021      	str	r1, [r4, #0]
 80099d0:	2710      	movs	r7, #16
 80099d2:	2d00      	cmp	r5, #0
 80099d4:	d103      	bne.n	80099de <_printf_i+0xfa>
 80099d6:	2320      	movs	r3, #32
 80099d8:	6822      	ldr	r2, [r4, #0]
 80099da:	439a      	bics	r2, r3
 80099dc:	6022      	str	r2, [r4, #0]
 80099de:	0023      	movs	r3, r4
 80099e0:	2200      	movs	r2, #0
 80099e2:	3343      	adds	r3, #67	; 0x43
 80099e4:	701a      	strb	r2, [r3, #0]
 80099e6:	6863      	ldr	r3, [r4, #4]
 80099e8:	60a3      	str	r3, [r4, #8]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	db03      	blt.n	80099f6 <_printf_i+0x112>
 80099ee:	2204      	movs	r2, #4
 80099f0:	6821      	ldr	r1, [r4, #0]
 80099f2:	4391      	bics	r1, r2
 80099f4:	6021      	str	r1, [r4, #0]
 80099f6:	2d00      	cmp	r5, #0
 80099f8:	d102      	bne.n	8009a00 <_printf_i+0x11c>
 80099fa:	9e04      	ldr	r6, [sp, #16]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d00c      	beq.n	8009a1a <_printf_i+0x136>
 8009a00:	9e04      	ldr	r6, [sp, #16]
 8009a02:	0028      	movs	r0, r5
 8009a04:	0039      	movs	r1, r7
 8009a06:	f7f6 fc17 	bl	8000238 <__aeabi_uidivmod>
 8009a0a:	9b03      	ldr	r3, [sp, #12]
 8009a0c:	3e01      	subs	r6, #1
 8009a0e:	5c5b      	ldrb	r3, [r3, r1]
 8009a10:	7033      	strb	r3, [r6, #0]
 8009a12:	002b      	movs	r3, r5
 8009a14:	0005      	movs	r5, r0
 8009a16:	429f      	cmp	r7, r3
 8009a18:	d9f3      	bls.n	8009a02 <_printf_i+0x11e>
 8009a1a:	2f08      	cmp	r7, #8
 8009a1c:	d109      	bne.n	8009a32 <_printf_i+0x14e>
 8009a1e:	6823      	ldr	r3, [r4, #0]
 8009a20:	07db      	lsls	r3, r3, #31
 8009a22:	d506      	bpl.n	8009a32 <_printf_i+0x14e>
 8009a24:	6863      	ldr	r3, [r4, #4]
 8009a26:	6922      	ldr	r2, [r4, #16]
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	dc02      	bgt.n	8009a32 <_printf_i+0x14e>
 8009a2c:	2330      	movs	r3, #48	; 0x30
 8009a2e:	3e01      	subs	r6, #1
 8009a30:	7033      	strb	r3, [r6, #0]
 8009a32:	9b04      	ldr	r3, [sp, #16]
 8009a34:	1b9b      	subs	r3, r3, r6
 8009a36:	6123      	str	r3, [r4, #16]
 8009a38:	9b07      	ldr	r3, [sp, #28]
 8009a3a:	0021      	movs	r1, r4
 8009a3c:	9300      	str	r3, [sp, #0]
 8009a3e:	9805      	ldr	r0, [sp, #20]
 8009a40:	9b06      	ldr	r3, [sp, #24]
 8009a42:	aa09      	add	r2, sp, #36	; 0x24
 8009a44:	f7ff fede 	bl	8009804 <_printf_common>
 8009a48:	1c43      	adds	r3, r0, #1
 8009a4a:	d135      	bne.n	8009ab8 <_printf_i+0x1d4>
 8009a4c:	2001      	movs	r0, #1
 8009a4e:	4240      	negs	r0, r0
 8009a50:	b00b      	add	sp, #44	; 0x2c
 8009a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a54:	2220      	movs	r2, #32
 8009a56:	6809      	ldr	r1, [r1, #0]
 8009a58:	430a      	orrs	r2, r1
 8009a5a:	6022      	str	r2, [r4, #0]
 8009a5c:	0022      	movs	r2, r4
 8009a5e:	2178      	movs	r1, #120	; 0x78
 8009a60:	3245      	adds	r2, #69	; 0x45
 8009a62:	7011      	strb	r1, [r2, #0]
 8009a64:	4a27      	ldr	r2, [pc, #156]	; (8009b04 <_printf_i+0x220>)
 8009a66:	e7a7      	b.n	80099b8 <_printf_i+0xd4>
 8009a68:	0648      	lsls	r0, r1, #25
 8009a6a:	d5ac      	bpl.n	80099c6 <_printf_i+0xe2>
 8009a6c:	b2ad      	uxth	r5, r5
 8009a6e:	e7aa      	b.n	80099c6 <_printf_i+0xe2>
 8009a70:	681a      	ldr	r2, [r3, #0]
 8009a72:	680d      	ldr	r5, [r1, #0]
 8009a74:	1d10      	adds	r0, r2, #4
 8009a76:	6949      	ldr	r1, [r1, #20]
 8009a78:	6018      	str	r0, [r3, #0]
 8009a7a:	6813      	ldr	r3, [r2, #0]
 8009a7c:	062e      	lsls	r6, r5, #24
 8009a7e:	d501      	bpl.n	8009a84 <_printf_i+0x1a0>
 8009a80:	6019      	str	r1, [r3, #0]
 8009a82:	e002      	b.n	8009a8a <_printf_i+0x1a6>
 8009a84:	066d      	lsls	r5, r5, #25
 8009a86:	d5fb      	bpl.n	8009a80 <_printf_i+0x19c>
 8009a88:	8019      	strh	r1, [r3, #0]
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	9e04      	ldr	r6, [sp, #16]
 8009a8e:	6123      	str	r3, [r4, #16]
 8009a90:	e7d2      	b.n	8009a38 <_printf_i+0x154>
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	1d11      	adds	r1, r2, #4
 8009a96:	6019      	str	r1, [r3, #0]
 8009a98:	6816      	ldr	r6, [r2, #0]
 8009a9a:	2100      	movs	r1, #0
 8009a9c:	0030      	movs	r0, r6
 8009a9e:	6862      	ldr	r2, [r4, #4]
 8009aa0:	f000 f832 	bl	8009b08 <memchr>
 8009aa4:	2800      	cmp	r0, #0
 8009aa6:	d001      	beq.n	8009aac <_printf_i+0x1c8>
 8009aa8:	1b80      	subs	r0, r0, r6
 8009aaa:	6060      	str	r0, [r4, #4]
 8009aac:	6863      	ldr	r3, [r4, #4]
 8009aae:	6123      	str	r3, [r4, #16]
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	9a04      	ldr	r2, [sp, #16]
 8009ab4:	7013      	strb	r3, [r2, #0]
 8009ab6:	e7bf      	b.n	8009a38 <_printf_i+0x154>
 8009ab8:	6923      	ldr	r3, [r4, #16]
 8009aba:	0032      	movs	r2, r6
 8009abc:	9906      	ldr	r1, [sp, #24]
 8009abe:	9805      	ldr	r0, [sp, #20]
 8009ac0:	9d07      	ldr	r5, [sp, #28]
 8009ac2:	47a8      	blx	r5
 8009ac4:	1c43      	adds	r3, r0, #1
 8009ac6:	d0c1      	beq.n	8009a4c <_printf_i+0x168>
 8009ac8:	6823      	ldr	r3, [r4, #0]
 8009aca:	079b      	lsls	r3, r3, #30
 8009acc:	d415      	bmi.n	8009afa <_printf_i+0x216>
 8009ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ad0:	68e0      	ldr	r0, [r4, #12]
 8009ad2:	4298      	cmp	r0, r3
 8009ad4:	dabc      	bge.n	8009a50 <_printf_i+0x16c>
 8009ad6:	0018      	movs	r0, r3
 8009ad8:	e7ba      	b.n	8009a50 <_printf_i+0x16c>
 8009ada:	0022      	movs	r2, r4
 8009adc:	2301      	movs	r3, #1
 8009ade:	9906      	ldr	r1, [sp, #24]
 8009ae0:	9805      	ldr	r0, [sp, #20]
 8009ae2:	9e07      	ldr	r6, [sp, #28]
 8009ae4:	3219      	adds	r2, #25
 8009ae6:	47b0      	blx	r6
 8009ae8:	1c43      	adds	r3, r0, #1
 8009aea:	d0af      	beq.n	8009a4c <_printf_i+0x168>
 8009aec:	3501      	adds	r5, #1
 8009aee:	68e3      	ldr	r3, [r4, #12]
 8009af0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009af2:	1a9b      	subs	r3, r3, r2
 8009af4:	42ab      	cmp	r3, r5
 8009af6:	dcf0      	bgt.n	8009ada <_printf_i+0x1f6>
 8009af8:	e7e9      	b.n	8009ace <_printf_i+0x1ea>
 8009afa:	2500      	movs	r5, #0
 8009afc:	e7f7      	b.n	8009aee <_printf_i+0x20a>
 8009afe:	46c0      	nop			; (mov r8, r8)
 8009b00:	0800af11 	.word	0x0800af11
 8009b04:	0800af22 	.word	0x0800af22

08009b08 <memchr>:
 8009b08:	b2c9      	uxtb	r1, r1
 8009b0a:	1882      	adds	r2, r0, r2
 8009b0c:	4290      	cmp	r0, r2
 8009b0e:	d101      	bne.n	8009b14 <memchr+0xc>
 8009b10:	2000      	movs	r0, #0
 8009b12:	4770      	bx	lr
 8009b14:	7803      	ldrb	r3, [r0, #0]
 8009b16:	428b      	cmp	r3, r1
 8009b18:	d0fb      	beq.n	8009b12 <memchr+0xa>
 8009b1a:	3001      	adds	r0, #1
 8009b1c:	e7f6      	b.n	8009b0c <memchr+0x4>

08009b1e <memcpy>:
 8009b1e:	2300      	movs	r3, #0
 8009b20:	b510      	push	{r4, lr}
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d100      	bne.n	8009b28 <memcpy+0xa>
 8009b26:	bd10      	pop	{r4, pc}
 8009b28:	5ccc      	ldrb	r4, [r1, r3]
 8009b2a:	54c4      	strb	r4, [r0, r3]
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	e7f8      	b.n	8009b22 <memcpy+0x4>

08009b30 <memmove>:
 8009b30:	b510      	push	{r4, lr}
 8009b32:	4288      	cmp	r0, r1
 8009b34:	d902      	bls.n	8009b3c <memmove+0xc>
 8009b36:	188b      	adds	r3, r1, r2
 8009b38:	4298      	cmp	r0, r3
 8009b3a:	d303      	bcc.n	8009b44 <memmove+0x14>
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	e007      	b.n	8009b50 <memmove+0x20>
 8009b40:	5c8b      	ldrb	r3, [r1, r2]
 8009b42:	5483      	strb	r3, [r0, r2]
 8009b44:	3a01      	subs	r2, #1
 8009b46:	d2fb      	bcs.n	8009b40 <memmove+0x10>
 8009b48:	bd10      	pop	{r4, pc}
 8009b4a:	5ccc      	ldrb	r4, [r1, r3]
 8009b4c:	54c4      	strb	r4, [r0, r3]
 8009b4e:	3301      	adds	r3, #1
 8009b50:	429a      	cmp	r2, r3
 8009b52:	d1fa      	bne.n	8009b4a <memmove+0x1a>
 8009b54:	e7f8      	b.n	8009b48 <memmove+0x18>
	...

08009b58 <_free_r>:
 8009b58:	b570      	push	{r4, r5, r6, lr}
 8009b5a:	0005      	movs	r5, r0
 8009b5c:	2900      	cmp	r1, #0
 8009b5e:	d010      	beq.n	8009b82 <_free_r+0x2a>
 8009b60:	1f0c      	subs	r4, r1, #4
 8009b62:	6823      	ldr	r3, [r4, #0]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	da00      	bge.n	8009b6a <_free_r+0x12>
 8009b68:	18e4      	adds	r4, r4, r3
 8009b6a:	0028      	movs	r0, r5
 8009b6c:	f000 f8d4 	bl	8009d18 <__malloc_lock>
 8009b70:	4a1d      	ldr	r2, [pc, #116]	; (8009be8 <_free_r+0x90>)
 8009b72:	6813      	ldr	r3, [r2, #0]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d105      	bne.n	8009b84 <_free_r+0x2c>
 8009b78:	6063      	str	r3, [r4, #4]
 8009b7a:	6014      	str	r4, [r2, #0]
 8009b7c:	0028      	movs	r0, r5
 8009b7e:	f000 f8d3 	bl	8009d28 <__malloc_unlock>
 8009b82:	bd70      	pop	{r4, r5, r6, pc}
 8009b84:	42a3      	cmp	r3, r4
 8009b86:	d908      	bls.n	8009b9a <_free_r+0x42>
 8009b88:	6821      	ldr	r1, [r4, #0]
 8009b8a:	1860      	adds	r0, r4, r1
 8009b8c:	4283      	cmp	r3, r0
 8009b8e:	d1f3      	bne.n	8009b78 <_free_r+0x20>
 8009b90:	6818      	ldr	r0, [r3, #0]
 8009b92:	685b      	ldr	r3, [r3, #4]
 8009b94:	1841      	adds	r1, r0, r1
 8009b96:	6021      	str	r1, [r4, #0]
 8009b98:	e7ee      	b.n	8009b78 <_free_r+0x20>
 8009b9a:	001a      	movs	r2, r3
 8009b9c:	685b      	ldr	r3, [r3, #4]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d001      	beq.n	8009ba6 <_free_r+0x4e>
 8009ba2:	42a3      	cmp	r3, r4
 8009ba4:	d9f9      	bls.n	8009b9a <_free_r+0x42>
 8009ba6:	6811      	ldr	r1, [r2, #0]
 8009ba8:	1850      	adds	r0, r2, r1
 8009baa:	42a0      	cmp	r0, r4
 8009bac:	d10b      	bne.n	8009bc6 <_free_r+0x6e>
 8009bae:	6820      	ldr	r0, [r4, #0]
 8009bb0:	1809      	adds	r1, r1, r0
 8009bb2:	1850      	adds	r0, r2, r1
 8009bb4:	6011      	str	r1, [r2, #0]
 8009bb6:	4283      	cmp	r3, r0
 8009bb8:	d1e0      	bne.n	8009b7c <_free_r+0x24>
 8009bba:	6818      	ldr	r0, [r3, #0]
 8009bbc:	685b      	ldr	r3, [r3, #4]
 8009bbe:	1841      	adds	r1, r0, r1
 8009bc0:	6011      	str	r1, [r2, #0]
 8009bc2:	6053      	str	r3, [r2, #4]
 8009bc4:	e7da      	b.n	8009b7c <_free_r+0x24>
 8009bc6:	42a0      	cmp	r0, r4
 8009bc8:	d902      	bls.n	8009bd0 <_free_r+0x78>
 8009bca:	230c      	movs	r3, #12
 8009bcc:	602b      	str	r3, [r5, #0]
 8009bce:	e7d5      	b.n	8009b7c <_free_r+0x24>
 8009bd0:	6821      	ldr	r1, [r4, #0]
 8009bd2:	1860      	adds	r0, r4, r1
 8009bd4:	4283      	cmp	r3, r0
 8009bd6:	d103      	bne.n	8009be0 <_free_r+0x88>
 8009bd8:	6818      	ldr	r0, [r3, #0]
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	1841      	adds	r1, r0, r1
 8009bde:	6021      	str	r1, [r4, #0]
 8009be0:	6063      	str	r3, [r4, #4]
 8009be2:	6054      	str	r4, [r2, #4]
 8009be4:	e7ca      	b.n	8009b7c <_free_r+0x24>
 8009be6:	46c0      	nop			; (mov r8, r8)
 8009be8:	200002a4 	.word	0x200002a4

08009bec <_malloc_r>:
 8009bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bee:	2303      	movs	r3, #3
 8009bf0:	1ccd      	adds	r5, r1, #3
 8009bf2:	439d      	bics	r5, r3
 8009bf4:	3508      	adds	r5, #8
 8009bf6:	0006      	movs	r6, r0
 8009bf8:	2d0c      	cmp	r5, #12
 8009bfa:	d21f      	bcs.n	8009c3c <_malloc_r+0x50>
 8009bfc:	250c      	movs	r5, #12
 8009bfe:	42a9      	cmp	r1, r5
 8009c00:	d81e      	bhi.n	8009c40 <_malloc_r+0x54>
 8009c02:	0030      	movs	r0, r6
 8009c04:	f000 f888 	bl	8009d18 <__malloc_lock>
 8009c08:	4925      	ldr	r1, [pc, #148]	; (8009ca0 <_malloc_r+0xb4>)
 8009c0a:	680a      	ldr	r2, [r1, #0]
 8009c0c:	0014      	movs	r4, r2
 8009c0e:	2c00      	cmp	r4, #0
 8009c10:	d11a      	bne.n	8009c48 <_malloc_r+0x5c>
 8009c12:	4f24      	ldr	r7, [pc, #144]	; (8009ca4 <_malloc_r+0xb8>)
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d104      	bne.n	8009c24 <_malloc_r+0x38>
 8009c1a:	0021      	movs	r1, r4
 8009c1c:	0030      	movs	r0, r6
 8009c1e:	f000 f869 	bl	8009cf4 <_sbrk_r>
 8009c22:	6038      	str	r0, [r7, #0]
 8009c24:	0029      	movs	r1, r5
 8009c26:	0030      	movs	r0, r6
 8009c28:	f000 f864 	bl	8009cf4 <_sbrk_r>
 8009c2c:	1c43      	adds	r3, r0, #1
 8009c2e:	d12b      	bne.n	8009c88 <_malloc_r+0x9c>
 8009c30:	230c      	movs	r3, #12
 8009c32:	0030      	movs	r0, r6
 8009c34:	6033      	str	r3, [r6, #0]
 8009c36:	f000 f877 	bl	8009d28 <__malloc_unlock>
 8009c3a:	e003      	b.n	8009c44 <_malloc_r+0x58>
 8009c3c:	2d00      	cmp	r5, #0
 8009c3e:	dade      	bge.n	8009bfe <_malloc_r+0x12>
 8009c40:	230c      	movs	r3, #12
 8009c42:	6033      	str	r3, [r6, #0]
 8009c44:	2000      	movs	r0, #0
 8009c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c48:	6823      	ldr	r3, [r4, #0]
 8009c4a:	1b5b      	subs	r3, r3, r5
 8009c4c:	d419      	bmi.n	8009c82 <_malloc_r+0x96>
 8009c4e:	2b0b      	cmp	r3, #11
 8009c50:	d903      	bls.n	8009c5a <_malloc_r+0x6e>
 8009c52:	6023      	str	r3, [r4, #0]
 8009c54:	18e4      	adds	r4, r4, r3
 8009c56:	6025      	str	r5, [r4, #0]
 8009c58:	e003      	b.n	8009c62 <_malloc_r+0x76>
 8009c5a:	6863      	ldr	r3, [r4, #4]
 8009c5c:	42a2      	cmp	r2, r4
 8009c5e:	d10e      	bne.n	8009c7e <_malloc_r+0x92>
 8009c60:	600b      	str	r3, [r1, #0]
 8009c62:	0030      	movs	r0, r6
 8009c64:	f000 f860 	bl	8009d28 <__malloc_unlock>
 8009c68:	0020      	movs	r0, r4
 8009c6a:	2207      	movs	r2, #7
 8009c6c:	300b      	adds	r0, #11
 8009c6e:	1d23      	adds	r3, r4, #4
 8009c70:	4390      	bics	r0, r2
 8009c72:	1ac2      	subs	r2, r0, r3
 8009c74:	4298      	cmp	r0, r3
 8009c76:	d0e6      	beq.n	8009c46 <_malloc_r+0x5a>
 8009c78:	1a1b      	subs	r3, r3, r0
 8009c7a:	50a3      	str	r3, [r4, r2]
 8009c7c:	e7e3      	b.n	8009c46 <_malloc_r+0x5a>
 8009c7e:	6053      	str	r3, [r2, #4]
 8009c80:	e7ef      	b.n	8009c62 <_malloc_r+0x76>
 8009c82:	0022      	movs	r2, r4
 8009c84:	6864      	ldr	r4, [r4, #4]
 8009c86:	e7c2      	b.n	8009c0e <_malloc_r+0x22>
 8009c88:	2303      	movs	r3, #3
 8009c8a:	1cc4      	adds	r4, r0, #3
 8009c8c:	439c      	bics	r4, r3
 8009c8e:	42a0      	cmp	r0, r4
 8009c90:	d0e1      	beq.n	8009c56 <_malloc_r+0x6a>
 8009c92:	1a21      	subs	r1, r4, r0
 8009c94:	0030      	movs	r0, r6
 8009c96:	f000 f82d 	bl	8009cf4 <_sbrk_r>
 8009c9a:	1c43      	adds	r3, r0, #1
 8009c9c:	d1db      	bne.n	8009c56 <_malloc_r+0x6a>
 8009c9e:	e7c7      	b.n	8009c30 <_malloc_r+0x44>
 8009ca0:	200002a4 	.word	0x200002a4
 8009ca4:	200002a8 	.word	0x200002a8

08009ca8 <_realloc_r>:
 8009ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009caa:	0007      	movs	r7, r0
 8009cac:	000d      	movs	r5, r1
 8009cae:	0016      	movs	r6, r2
 8009cb0:	2900      	cmp	r1, #0
 8009cb2:	d105      	bne.n	8009cc0 <_realloc_r+0x18>
 8009cb4:	0011      	movs	r1, r2
 8009cb6:	f7ff ff99 	bl	8009bec <_malloc_r>
 8009cba:	0004      	movs	r4, r0
 8009cbc:	0020      	movs	r0, r4
 8009cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cc0:	2a00      	cmp	r2, #0
 8009cc2:	d103      	bne.n	8009ccc <_realloc_r+0x24>
 8009cc4:	f7ff ff48 	bl	8009b58 <_free_r>
 8009cc8:	0034      	movs	r4, r6
 8009cca:	e7f7      	b.n	8009cbc <_realloc_r+0x14>
 8009ccc:	f000 f834 	bl	8009d38 <_malloc_usable_size_r>
 8009cd0:	002c      	movs	r4, r5
 8009cd2:	42b0      	cmp	r0, r6
 8009cd4:	d2f2      	bcs.n	8009cbc <_realloc_r+0x14>
 8009cd6:	0031      	movs	r1, r6
 8009cd8:	0038      	movs	r0, r7
 8009cda:	f7ff ff87 	bl	8009bec <_malloc_r>
 8009cde:	1e04      	subs	r4, r0, #0
 8009ce0:	d0ec      	beq.n	8009cbc <_realloc_r+0x14>
 8009ce2:	0029      	movs	r1, r5
 8009ce4:	0032      	movs	r2, r6
 8009ce6:	f7ff ff1a 	bl	8009b1e <memcpy>
 8009cea:	0029      	movs	r1, r5
 8009cec:	0038      	movs	r0, r7
 8009cee:	f7ff ff33 	bl	8009b58 <_free_r>
 8009cf2:	e7e3      	b.n	8009cbc <_realloc_r+0x14>

08009cf4 <_sbrk_r>:
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	b570      	push	{r4, r5, r6, lr}
 8009cf8:	4d06      	ldr	r5, [pc, #24]	; (8009d14 <_sbrk_r+0x20>)
 8009cfa:	0004      	movs	r4, r0
 8009cfc:	0008      	movs	r0, r1
 8009cfe:	602b      	str	r3, [r5, #0]
 8009d00:	f7fa f994 	bl	800402c <_sbrk>
 8009d04:	1c43      	adds	r3, r0, #1
 8009d06:	d103      	bne.n	8009d10 <_sbrk_r+0x1c>
 8009d08:	682b      	ldr	r3, [r5, #0]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d000      	beq.n	8009d10 <_sbrk_r+0x1c>
 8009d0e:	6023      	str	r3, [r4, #0]
 8009d10:	bd70      	pop	{r4, r5, r6, pc}
 8009d12:	46c0      	nop			; (mov r8, r8)
 8009d14:	20000924 	.word	0x20000924

08009d18 <__malloc_lock>:
 8009d18:	b510      	push	{r4, lr}
 8009d1a:	4802      	ldr	r0, [pc, #8]	; (8009d24 <__malloc_lock+0xc>)
 8009d1c:	f000 f814 	bl	8009d48 <__retarget_lock_acquire_recursive>
 8009d20:	bd10      	pop	{r4, pc}
 8009d22:	46c0      	nop			; (mov r8, r8)
 8009d24:	2000092c 	.word	0x2000092c

08009d28 <__malloc_unlock>:
 8009d28:	b510      	push	{r4, lr}
 8009d2a:	4802      	ldr	r0, [pc, #8]	; (8009d34 <__malloc_unlock+0xc>)
 8009d2c:	f000 f80d 	bl	8009d4a <__retarget_lock_release_recursive>
 8009d30:	bd10      	pop	{r4, pc}
 8009d32:	46c0      	nop			; (mov r8, r8)
 8009d34:	2000092c 	.word	0x2000092c

08009d38 <_malloc_usable_size_r>:
 8009d38:	1f0b      	subs	r3, r1, #4
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	1f18      	subs	r0, r3, #4
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	da01      	bge.n	8009d46 <_malloc_usable_size_r+0xe>
 8009d42:	580b      	ldr	r3, [r1, r0]
 8009d44:	18c0      	adds	r0, r0, r3
 8009d46:	4770      	bx	lr

08009d48 <__retarget_lock_acquire_recursive>:
 8009d48:	4770      	bx	lr

08009d4a <__retarget_lock_release_recursive>:
 8009d4a:	4770      	bx	lr

08009d4c <pow>:
 8009d4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d4e:	001d      	movs	r5, r3
 8009d50:	0014      	movs	r4, r2
 8009d52:	9000      	str	r0, [sp, #0]
 8009d54:	9101      	str	r1, [sp, #4]
 8009d56:	f000 f8b1 	bl	8009ebc <__ieee754_pow>
 8009d5a:	4b54      	ldr	r3, [pc, #336]	; (8009eac <pow+0x160>)
 8009d5c:	0006      	movs	r6, r0
 8009d5e:	781b      	ldrb	r3, [r3, #0]
 8009d60:	000f      	movs	r7, r1
 8009d62:	b25b      	sxtb	r3, r3
 8009d64:	3301      	adds	r3, #1
 8009d66:	d018      	beq.n	8009d9a <pow+0x4e>
 8009d68:	0022      	movs	r2, r4
 8009d6a:	002b      	movs	r3, r5
 8009d6c:	0020      	movs	r0, r4
 8009d6e:	0029      	movs	r1, r5
 8009d70:	f7f8 ff44 	bl	8002bfc <__aeabi_dcmpun>
 8009d74:	2800      	cmp	r0, #0
 8009d76:	d110      	bne.n	8009d9a <pow+0x4e>
 8009d78:	9a00      	ldr	r2, [sp, #0]
 8009d7a:	9b01      	ldr	r3, [sp, #4]
 8009d7c:	0010      	movs	r0, r2
 8009d7e:	0019      	movs	r1, r3
 8009d80:	f7f8 ff3c 	bl	8002bfc <__aeabi_dcmpun>
 8009d84:	2200      	movs	r2, #0
 8009d86:	2300      	movs	r3, #0
 8009d88:	2800      	cmp	r0, #0
 8009d8a:	d00a      	beq.n	8009da2 <pow+0x56>
 8009d8c:	0020      	movs	r0, r4
 8009d8e:	0029      	movs	r1, r5
 8009d90:	f7f6 fa68 	bl	8000264 <__aeabi_dcmpeq>
 8009d94:	2800      	cmp	r0, #0
 8009d96:	d000      	beq.n	8009d9a <pow+0x4e>
 8009d98:	e084      	b.n	8009ea4 <pow+0x158>
 8009d9a:	0030      	movs	r0, r6
 8009d9c:	0039      	movs	r1, r7
 8009d9e:	b003      	add	sp, #12
 8009da0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009da2:	9800      	ldr	r0, [sp, #0]
 8009da4:	9901      	ldr	r1, [sp, #4]
 8009da6:	f7f6 fa5d 	bl	8000264 <__aeabi_dcmpeq>
 8009daa:	2800      	cmp	r0, #0
 8009dac:	d01c      	beq.n	8009de8 <pow+0x9c>
 8009dae:	2200      	movs	r2, #0
 8009db0:	2300      	movs	r3, #0
 8009db2:	0020      	movs	r0, r4
 8009db4:	0029      	movs	r1, r5
 8009db6:	f7f6 fa55 	bl	8000264 <__aeabi_dcmpeq>
 8009dba:	2800      	cmp	r0, #0
 8009dbc:	d172      	bne.n	8009ea4 <pow+0x158>
 8009dbe:	0020      	movs	r0, r4
 8009dc0:	0029      	movs	r1, r5
 8009dc2:	f000 fe33 	bl	800aa2c <finite>
 8009dc6:	2800      	cmp	r0, #0
 8009dc8:	d0e7      	beq.n	8009d9a <pow+0x4e>
 8009dca:	2200      	movs	r2, #0
 8009dcc:	2300      	movs	r3, #0
 8009dce:	0020      	movs	r0, r4
 8009dd0:	0029      	movs	r1, r5
 8009dd2:	f7f6 fa4d 	bl	8000270 <__aeabi_dcmplt>
 8009dd6:	2800      	cmp	r0, #0
 8009dd8:	d0df      	beq.n	8009d9a <pow+0x4e>
 8009dda:	f7ff fb4d 	bl	8009478 <__errno>
 8009dde:	2321      	movs	r3, #33	; 0x21
 8009de0:	2600      	movs	r6, #0
 8009de2:	6003      	str	r3, [r0, #0]
 8009de4:	4f32      	ldr	r7, [pc, #200]	; (8009eb0 <pow+0x164>)
 8009de6:	e7d8      	b.n	8009d9a <pow+0x4e>
 8009de8:	0030      	movs	r0, r6
 8009dea:	0039      	movs	r1, r7
 8009dec:	f000 fe1e 	bl	800aa2c <finite>
 8009df0:	2800      	cmp	r0, #0
 8009df2:	d139      	bne.n	8009e68 <pow+0x11c>
 8009df4:	9800      	ldr	r0, [sp, #0]
 8009df6:	9901      	ldr	r1, [sp, #4]
 8009df8:	f000 fe18 	bl	800aa2c <finite>
 8009dfc:	2800      	cmp	r0, #0
 8009dfe:	d033      	beq.n	8009e68 <pow+0x11c>
 8009e00:	0020      	movs	r0, r4
 8009e02:	0029      	movs	r1, r5
 8009e04:	f000 fe12 	bl	800aa2c <finite>
 8009e08:	2800      	cmp	r0, #0
 8009e0a:	d02d      	beq.n	8009e68 <pow+0x11c>
 8009e0c:	0032      	movs	r2, r6
 8009e0e:	003b      	movs	r3, r7
 8009e10:	0030      	movs	r0, r6
 8009e12:	0039      	movs	r1, r7
 8009e14:	f7f8 fef2 	bl	8002bfc <__aeabi_dcmpun>
 8009e18:	2800      	cmp	r0, #0
 8009e1a:	d00c      	beq.n	8009e36 <pow+0xea>
 8009e1c:	f7ff fb2c 	bl	8009478 <__errno>
 8009e20:	2321      	movs	r3, #33	; 0x21
 8009e22:	2200      	movs	r2, #0
 8009e24:	6003      	str	r3, [r0, #0]
 8009e26:	2300      	movs	r3, #0
 8009e28:	0010      	movs	r0, r2
 8009e2a:	0019      	movs	r1, r3
 8009e2c:	f7f7 fce2 	bl	80017f4 <__aeabi_ddiv>
 8009e30:	0006      	movs	r6, r0
 8009e32:	000f      	movs	r7, r1
 8009e34:	e7b1      	b.n	8009d9a <pow+0x4e>
 8009e36:	f7ff fb1f 	bl	8009478 <__errno>
 8009e3a:	2322      	movs	r3, #34	; 0x22
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	6003      	str	r3, [r0, #0]
 8009e40:	2300      	movs	r3, #0
 8009e42:	9800      	ldr	r0, [sp, #0]
 8009e44:	9901      	ldr	r1, [sp, #4]
 8009e46:	f7f6 fa13 	bl	8000270 <__aeabi_dcmplt>
 8009e4a:	2600      	movs	r6, #0
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	d009      	beq.n	8009e64 <pow+0x118>
 8009e50:	0020      	movs	r0, r4
 8009e52:	0029      	movs	r1, r5
 8009e54:	f000 fdf8 	bl	800aa48 <rint>
 8009e58:	0022      	movs	r2, r4
 8009e5a:	002b      	movs	r3, r5
 8009e5c:	f7f6 fa02 	bl	8000264 <__aeabi_dcmpeq>
 8009e60:	2800      	cmp	r0, #0
 8009e62:	d0bf      	beq.n	8009de4 <pow+0x98>
 8009e64:	4f13      	ldr	r7, [pc, #76]	; (8009eb4 <pow+0x168>)
 8009e66:	e798      	b.n	8009d9a <pow+0x4e>
 8009e68:	2200      	movs	r2, #0
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	0030      	movs	r0, r6
 8009e6e:	0039      	movs	r1, r7
 8009e70:	f7f6 f9f8 	bl	8000264 <__aeabi_dcmpeq>
 8009e74:	2800      	cmp	r0, #0
 8009e76:	d100      	bne.n	8009e7a <pow+0x12e>
 8009e78:	e78f      	b.n	8009d9a <pow+0x4e>
 8009e7a:	9800      	ldr	r0, [sp, #0]
 8009e7c:	9901      	ldr	r1, [sp, #4]
 8009e7e:	f000 fdd5 	bl	800aa2c <finite>
 8009e82:	2800      	cmp	r0, #0
 8009e84:	d100      	bne.n	8009e88 <pow+0x13c>
 8009e86:	e788      	b.n	8009d9a <pow+0x4e>
 8009e88:	0020      	movs	r0, r4
 8009e8a:	0029      	movs	r1, r5
 8009e8c:	f000 fdce 	bl	800aa2c <finite>
 8009e90:	2800      	cmp	r0, #0
 8009e92:	d100      	bne.n	8009e96 <pow+0x14a>
 8009e94:	e781      	b.n	8009d9a <pow+0x4e>
 8009e96:	f7ff faef 	bl	8009478 <__errno>
 8009e9a:	2322      	movs	r3, #34	; 0x22
 8009e9c:	2600      	movs	r6, #0
 8009e9e:	2700      	movs	r7, #0
 8009ea0:	6003      	str	r3, [r0, #0]
 8009ea2:	e77a      	b.n	8009d9a <pow+0x4e>
 8009ea4:	2600      	movs	r6, #0
 8009ea6:	4f04      	ldr	r7, [pc, #16]	; (8009eb8 <pow+0x16c>)
 8009ea8:	e777      	b.n	8009d9a <pow+0x4e>
 8009eaa:	46c0      	nop			; (mov r8, r8)
 8009eac:	20000074 	.word	0x20000074
 8009eb0:	fff00000 	.word	0xfff00000
 8009eb4:	7ff00000 	.word	0x7ff00000
 8009eb8:	3ff00000 	.word	0x3ff00000

08009ebc <__ieee754_pow>:
 8009ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ebe:	b095      	sub	sp, #84	; 0x54
 8009ec0:	9202      	str	r2, [sp, #8]
 8009ec2:	9303      	str	r3, [sp, #12]
 8009ec4:	9b03      	ldr	r3, [sp, #12]
 8009ec6:	9a03      	ldr	r2, [sp, #12]
 8009ec8:	9304      	str	r3, [sp, #16]
 8009eca:	9b02      	ldr	r3, [sp, #8]
 8009ecc:	0055      	lsls	r5, r2, #1
 8009ece:	001a      	movs	r2, r3
 8009ed0:	086d      	lsrs	r5, r5, #1
 8009ed2:	0007      	movs	r7, r0
 8009ed4:	000e      	movs	r6, r1
 8009ed6:	432a      	orrs	r2, r5
 8009ed8:	d101      	bne.n	8009ede <__ieee754_pow+0x22>
 8009eda:	f000 fcb6 	bl	800a84a <__ieee754_pow+0x98e>
 8009ede:	4a82      	ldr	r2, [pc, #520]	; (800a0e8 <__ieee754_pow+0x22c>)
 8009ee0:	004c      	lsls	r4, r1, #1
 8009ee2:	9108      	str	r1, [sp, #32]
 8009ee4:	9000      	str	r0, [sp, #0]
 8009ee6:	0864      	lsrs	r4, r4, #1
 8009ee8:	4294      	cmp	r4, r2
 8009eea:	dc0d      	bgt.n	8009f08 <__ieee754_pow+0x4c>
 8009eec:	d104      	bne.n	8009ef8 <__ieee754_pow+0x3c>
 8009eee:	2800      	cmp	r0, #0
 8009ef0:	d110      	bne.n	8009f14 <__ieee754_pow+0x58>
 8009ef2:	42a5      	cmp	r5, r4
 8009ef4:	dd03      	ble.n	8009efe <__ieee754_pow+0x42>
 8009ef6:	e00d      	b.n	8009f14 <__ieee754_pow+0x58>
 8009ef8:	4a7b      	ldr	r2, [pc, #492]	; (800a0e8 <__ieee754_pow+0x22c>)
 8009efa:	4295      	cmp	r5, r2
 8009efc:	dc04      	bgt.n	8009f08 <__ieee754_pow+0x4c>
 8009efe:	4a7a      	ldr	r2, [pc, #488]	; (800a0e8 <__ieee754_pow+0x22c>)
 8009f00:	4295      	cmp	r5, r2
 8009f02:	d10d      	bne.n	8009f20 <__ieee754_pow+0x64>
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d00b      	beq.n	8009f20 <__ieee754_pow+0x64>
 8009f08:	4b78      	ldr	r3, [pc, #480]	; (800a0ec <__ieee754_pow+0x230>)
 8009f0a:	18e4      	adds	r4, r4, r3
 8009f0c:	4327      	orrs	r7, r4
 8009f0e:	d101      	bne.n	8009f14 <__ieee754_pow+0x58>
 8009f10:	f000 fc9b 	bl	800a84a <__ieee754_pow+0x98e>
 8009f14:	4876      	ldr	r0, [pc, #472]	; (800a0f0 <__ieee754_pow+0x234>)
 8009f16:	f000 fd91 	bl	800aa3c <nan>
 8009f1a:	9000      	str	r0, [sp, #0]
 8009f1c:	9101      	str	r1, [sp, #4]
 8009f1e:	e092      	b.n	800a046 <__ieee754_pow+0x18a>
 8009f20:	2200      	movs	r2, #0
 8009f22:	9206      	str	r2, [sp, #24]
 8009f24:	2e00      	cmp	r6, #0
 8009f26:	da69      	bge.n	8009ffc <__ieee754_pow+0x140>
 8009f28:	4a72      	ldr	r2, [pc, #456]	; (800a0f4 <__ieee754_pow+0x238>)
 8009f2a:	4295      	cmp	r5, r2
 8009f2c:	dc64      	bgt.n	8009ff8 <__ieee754_pow+0x13c>
 8009f2e:	4a72      	ldr	r2, [pc, #456]	; (800a0f8 <__ieee754_pow+0x23c>)
 8009f30:	4295      	cmp	r5, r2
 8009f32:	dd11      	ble.n	8009f58 <__ieee754_pow+0x9c>
 8009f34:	4971      	ldr	r1, [pc, #452]	; (800a0fc <__ieee754_pow+0x240>)
 8009f36:	152a      	asrs	r2, r5, #20
 8009f38:	1852      	adds	r2, r2, r1
 8009f3a:	2a14      	cmp	r2, #20
 8009f3c:	dd3c      	ble.n	8009fb8 <__ieee754_pow+0xfc>
 8009f3e:	2134      	movs	r1, #52	; 0x34
 8009f40:	1a8a      	subs	r2, r1, r2
 8009f42:	9902      	ldr	r1, [sp, #8]
 8009f44:	40d1      	lsrs	r1, r2
 8009f46:	0008      	movs	r0, r1
 8009f48:	4090      	lsls	r0, r2
 8009f4a:	4298      	cmp	r0, r3
 8009f4c:	d104      	bne.n	8009f58 <__ieee754_pow+0x9c>
 8009f4e:	2201      	movs	r2, #1
 8009f50:	4011      	ands	r1, r2
 8009f52:	1892      	adds	r2, r2, r2
 8009f54:	1a52      	subs	r2, r2, r1
 8009f56:	9206      	str	r2, [sp, #24]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d03c      	beq.n	8009fd6 <__ieee754_pow+0x11a>
 8009f5c:	0038      	movs	r0, r7
 8009f5e:	0031      	movs	r1, r6
 8009f60:	f000 fd60 	bl	800aa24 <fabs>
 8009f64:	9000      	str	r0, [sp, #0]
 8009f66:	9101      	str	r1, [sp, #4]
 8009f68:	2f00      	cmp	r7, #0
 8009f6a:	d000      	beq.n	8009f6e <__ieee754_pow+0xb2>
 8009f6c:	e094      	b.n	800a098 <__ieee754_pow+0x1dc>
 8009f6e:	2c00      	cmp	r4, #0
 8009f70:	d005      	beq.n	8009f7e <__ieee754_pow+0xc2>
 8009f72:	4a63      	ldr	r2, [pc, #396]	; (800a100 <__ieee754_pow+0x244>)
 8009f74:	00b3      	lsls	r3, r6, #2
 8009f76:	089b      	lsrs	r3, r3, #2
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d000      	beq.n	8009f7e <__ieee754_pow+0xc2>
 8009f7c:	e08c      	b.n	800a098 <__ieee754_pow+0x1dc>
 8009f7e:	9b04      	ldr	r3, [sp, #16]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	da07      	bge.n	8009f94 <__ieee754_pow+0xd8>
 8009f84:	9a00      	ldr	r2, [sp, #0]
 8009f86:	9b01      	ldr	r3, [sp, #4]
 8009f88:	2000      	movs	r0, #0
 8009f8a:	495d      	ldr	r1, [pc, #372]	; (800a100 <__ieee754_pow+0x244>)
 8009f8c:	f7f7 fc32 	bl	80017f4 <__aeabi_ddiv>
 8009f90:	9000      	str	r0, [sp, #0]
 8009f92:	9101      	str	r1, [sp, #4]
 8009f94:	9b08      	ldr	r3, [sp, #32]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	da55      	bge.n	800a046 <__ieee754_pow+0x18a>
 8009f9a:	4b54      	ldr	r3, [pc, #336]	; (800a0ec <__ieee754_pow+0x230>)
 8009f9c:	18e4      	adds	r4, r4, r3
 8009f9e:	9b06      	ldr	r3, [sp, #24]
 8009fa0:	431c      	orrs	r4, r3
 8009fa2:	d000      	beq.n	8009fa6 <__ieee754_pow+0xea>
 8009fa4:	e06c      	b.n	800a080 <__ieee754_pow+0x1c4>
 8009fa6:	9a00      	ldr	r2, [sp, #0]
 8009fa8:	9b01      	ldr	r3, [sp, #4]
 8009faa:	0010      	movs	r0, r2
 8009fac:	0019      	movs	r1, r3
 8009fae:	f7f8 fa93 	bl	80024d8 <__aeabi_dsub>
 8009fb2:	0002      	movs	r2, r0
 8009fb4:	000b      	movs	r3, r1
 8009fb6:	e01c      	b.n	8009ff2 <__ieee754_pow+0x136>
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d1cf      	bne.n	8009f5c <__ieee754_pow+0xa0>
 8009fbc:	3314      	adds	r3, #20
 8009fbe:	1a9a      	subs	r2, r3, r2
 8009fc0:	002b      	movs	r3, r5
 8009fc2:	4113      	asrs	r3, r2
 8009fc4:	0019      	movs	r1, r3
 8009fc6:	4091      	lsls	r1, r2
 8009fc8:	42a9      	cmp	r1, r5
 8009fca:	d104      	bne.n	8009fd6 <__ieee754_pow+0x11a>
 8009fcc:	2201      	movs	r2, #1
 8009fce:	4013      	ands	r3, r2
 8009fd0:	1892      	adds	r2, r2, r2
 8009fd2:	1ad3      	subs	r3, r2, r3
 8009fd4:	9306      	str	r3, [sp, #24]
 8009fd6:	4b4a      	ldr	r3, [pc, #296]	; (800a100 <__ieee754_pow+0x244>)
 8009fd8:	429d      	cmp	r5, r3
 8009fda:	d138      	bne.n	800a04e <__ieee754_pow+0x192>
 8009fdc:	0038      	movs	r0, r7
 8009fde:	0031      	movs	r1, r6
 8009fe0:	9b04      	ldr	r3, [sp, #16]
 8009fe2:	9000      	str	r0, [sp, #0]
 8009fe4:	9101      	str	r1, [sp, #4]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	da2d      	bge.n	800a046 <__ieee754_pow+0x18a>
 8009fea:	003a      	movs	r2, r7
 8009fec:	0033      	movs	r3, r6
 8009fee:	2000      	movs	r0, #0
 8009ff0:	4943      	ldr	r1, [pc, #268]	; (800a100 <__ieee754_pow+0x244>)
 8009ff2:	f7f7 fbff 	bl	80017f4 <__aeabi_ddiv>
 8009ff6:	e790      	b.n	8009f1a <__ieee754_pow+0x5e>
 8009ff8:	2202      	movs	r2, #2
 8009ffa:	9206      	str	r2, [sp, #24]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d1ad      	bne.n	8009f5c <__ieee754_pow+0xa0>
 800a000:	4b39      	ldr	r3, [pc, #228]	; (800a0e8 <__ieee754_pow+0x22c>)
 800a002:	429d      	cmp	r5, r3
 800a004:	d1e7      	bne.n	8009fd6 <__ieee754_pow+0x11a>
 800a006:	4b39      	ldr	r3, [pc, #228]	; (800a0ec <__ieee754_pow+0x230>)
 800a008:	18e3      	adds	r3, r4, r3
 800a00a:	431f      	orrs	r7, r3
 800a00c:	d101      	bne.n	800a012 <__ieee754_pow+0x156>
 800a00e:	f000 fc1c 	bl	800a84a <__ieee754_pow+0x98e>
 800a012:	4b39      	ldr	r3, [pc, #228]	; (800a0f8 <__ieee754_pow+0x23c>)
 800a014:	429c      	cmp	r4, r3
 800a016:	dd0b      	ble.n	800a030 <__ieee754_pow+0x174>
 800a018:	9b02      	ldr	r3, [sp, #8]
 800a01a:	9c03      	ldr	r4, [sp, #12]
 800a01c:	9300      	str	r3, [sp, #0]
 800a01e:	9401      	str	r4, [sp, #4]
 800a020:	9b04      	ldr	r3, [sp, #16]
 800a022:	2b00      	cmp	r3, #0
 800a024:	da0f      	bge.n	800a046 <__ieee754_pow+0x18a>
 800a026:	2300      	movs	r3, #0
 800a028:	2400      	movs	r4, #0
 800a02a:	9300      	str	r3, [sp, #0]
 800a02c:	9401      	str	r4, [sp, #4]
 800a02e:	e00a      	b.n	800a046 <__ieee754_pow+0x18a>
 800a030:	9b04      	ldr	r3, [sp, #16]
 800a032:	2b00      	cmp	r3, #0
 800a034:	daf7      	bge.n	800a026 <__ieee754_pow+0x16a>
 800a036:	2280      	movs	r2, #128	; 0x80
 800a038:	0612      	lsls	r2, r2, #24
 800a03a:	4694      	mov	ip, r2
 800a03c:	9b02      	ldr	r3, [sp, #8]
 800a03e:	9300      	str	r3, [sp, #0]
 800a040:	9b03      	ldr	r3, [sp, #12]
 800a042:	4463      	add	r3, ip
 800a044:	9301      	str	r3, [sp, #4]
 800a046:	9800      	ldr	r0, [sp, #0]
 800a048:	9901      	ldr	r1, [sp, #4]
 800a04a:	b015      	add	sp, #84	; 0x54
 800a04c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a04e:	2380      	movs	r3, #128	; 0x80
 800a050:	9a04      	ldr	r2, [sp, #16]
 800a052:	05db      	lsls	r3, r3, #23
 800a054:	429a      	cmp	r2, r3
 800a056:	d106      	bne.n	800a066 <__ieee754_pow+0x1aa>
 800a058:	003a      	movs	r2, r7
 800a05a:	0033      	movs	r3, r6
 800a05c:	0038      	movs	r0, r7
 800a05e:	0031      	movs	r1, r6
 800a060:	f7f7 ffce 	bl	8002000 <__aeabi_dmul>
 800a064:	e759      	b.n	8009f1a <__ieee754_pow+0x5e>
 800a066:	4b27      	ldr	r3, [pc, #156]	; (800a104 <__ieee754_pow+0x248>)
 800a068:	9a04      	ldr	r2, [sp, #16]
 800a06a:	429a      	cmp	r2, r3
 800a06c:	d000      	beq.n	800a070 <__ieee754_pow+0x1b4>
 800a06e:	e775      	b.n	8009f5c <__ieee754_pow+0xa0>
 800a070:	2e00      	cmp	r6, #0
 800a072:	da00      	bge.n	800a076 <__ieee754_pow+0x1ba>
 800a074:	e772      	b.n	8009f5c <__ieee754_pow+0xa0>
 800a076:	0038      	movs	r0, r7
 800a078:	0031      	movs	r1, r6
 800a07a:	f000 fc1f 	bl	800a8bc <__ieee754_sqrt>
 800a07e:	e74c      	b.n	8009f1a <__ieee754_pow+0x5e>
 800a080:	9b06      	ldr	r3, [sp, #24]
 800a082:	2b01      	cmp	r3, #1
 800a084:	d1df      	bne.n	800a046 <__ieee754_pow+0x18a>
 800a086:	9800      	ldr	r0, [sp, #0]
 800a088:	2180      	movs	r1, #128	; 0x80
 800a08a:	0002      	movs	r2, r0
 800a08c:	9801      	ldr	r0, [sp, #4]
 800a08e:	0609      	lsls	r1, r1, #24
 800a090:	1843      	adds	r3, r0, r1
 800a092:	9200      	str	r2, [sp, #0]
 800a094:	9301      	str	r3, [sp, #4]
 800a096:	e7d6      	b.n	800a046 <__ieee754_pow+0x18a>
 800a098:	0ff3      	lsrs	r3, r6, #31
 800a09a:	3b01      	subs	r3, #1
 800a09c:	9310      	str	r3, [sp, #64]	; 0x40
 800a09e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a0a0:	9b06      	ldr	r3, [sp, #24]
 800a0a2:	4313      	orrs	r3, r2
 800a0a4:	d104      	bne.n	800a0b0 <__ieee754_pow+0x1f4>
 800a0a6:	003a      	movs	r2, r7
 800a0a8:	0033      	movs	r3, r6
 800a0aa:	0038      	movs	r0, r7
 800a0ac:	0031      	movs	r1, r6
 800a0ae:	e77e      	b.n	8009fae <__ieee754_pow+0xf2>
 800a0b0:	4b15      	ldr	r3, [pc, #84]	; (800a108 <__ieee754_pow+0x24c>)
 800a0b2:	429d      	cmp	r5, r3
 800a0b4:	dc00      	bgt.n	800a0b8 <__ieee754_pow+0x1fc>
 800a0b6:	e0f5      	b.n	800a2a4 <__ieee754_pow+0x3e8>
 800a0b8:	4b14      	ldr	r3, [pc, #80]	; (800a10c <__ieee754_pow+0x250>)
 800a0ba:	429d      	cmp	r5, r3
 800a0bc:	dd0a      	ble.n	800a0d4 <__ieee754_pow+0x218>
 800a0be:	4b0e      	ldr	r3, [pc, #56]	; (800a0f8 <__ieee754_pow+0x23c>)
 800a0c0:	429c      	cmp	r4, r3
 800a0c2:	dc0d      	bgt.n	800a0e0 <__ieee754_pow+0x224>
 800a0c4:	9b04      	ldr	r3, [sp, #16]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	daad      	bge.n	800a026 <__ieee754_pow+0x16a>
 800a0ca:	4a11      	ldr	r2, [pc, #68]	; (800a110 <__ieee754_pow+0x254>)
 800a0cc:	4b11      	ldr	r3, [pc, #68]	; (800a114 <__ieee754_pow+0x258>)
 800a0ce:	0010      	movs	r0, r2
 800a0d0:	0019      	movs	r1, r3
 800a0d2:	e7c5      	b.n	800a060 <__ieee754_pow+0x1a4>
 800a0d4:	4b10      	ldr	r3, [pc, #64]	; (800a118 <__ieee754_pow+0x25c>)
 800a0d6:	429c      	cmp	r4, r3
 800a0d8:	ddf4      	ble.n	800a0c4 <__ieee754_pow+0x208>
 800a0da:	4b09      	ldr	r3, [pc, #36]	; (800a100 <__ieee754_pow+0x244>)
 800a0dc:	429c      	cmp	r4, r3
 800a0de:	dd1d      	ble.n	800a11c <__ieee754_pow+0x260>
 800a0e0:	9b04      	ldr	r3, [sp, #16]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	dcf1      	bgt.n	800a0ca <__ieee754_pow+0x20e>
 800a0e6:	e79e      	b.n	800a026 <__ieee754_pow+0x16a>
 800a0e8:	7ff00000 	.word	0x7ff00000
 800a0ec:	c0100000 	.word	0xc0100000
 800a0f0:	0800af05 	.word	0x0800af05
 800a0f4:	433fffff 	.word	0x433fffff
 800a0f8:	3fefffff 	.word	0x3fefffff
 800a0fc:	fffffc01 	.word	0xfffffc01
 800a100:	3ff00000 	.word	0x3ff00000
 800a104:	3fe00000 	.word	0x3fe00000
 800a108:	41e00000 	.word	0x41e00000
 800a10c:	43f00000 	.word	0x43f00000
 800a110:	8800759c 	.word	0x8800759c
 800a114:	7e37e43c 	.word	0x7e37e43c
 800a118:	3feffffe 	.word	0x3feffffe
 800a11c:	2200      	movs	r2, #0
 800a11e:	9800      	ldr	r0, [sp, #0]
 800a120:	9901      	ldr	r1, [sp, #4]
 800a122:	4b52      	ldr	r3, [pc, #328]	; (800a26c <__ieee754_pow+0x3b0>)
 800a124:	f7f8 f9d8 	bl	80024d8 <__aeabi_dsub>
 800a128:	22c0      	movs	r2, #192	; 0xc0
 800a12a:	4b51      	ldr	r3, [pc, #324]	; (800a270 <__ieee754_pow+0x3b4>)
 800a12c:	05d2      	lsls	r2, r2, #23
 800a12e:	0004      	movs	r4, r0
 800a130:	000d      	movs	r5, r1
 800a132:	f7f7 ff65 	bl	8002000 <__aeabi_dmul>
 800a136:	4a4f      	ldr	r2, [pc, #316]	; (800a274 <__ieee754_pow+0x3b8>)
 800a138:	9000      	str	r0, [sp, #0]
 800a13a:	9101      	str	r1, [sp, #4]
 800a13c:	4b4e      	ldr	r3, [pc, #312]	; (800a278 <__ieee754_pow+0x3bc>)
 800a13e:	0020      	movs	r0, r4
 800a140:	0029      	movs	r1, r5
 800a142:	f7f7 ff5d 	bl	8002000 <__aeabi_dmul>
 800a146:	2200      	movs	r2, #0
 800a148:	9004      	str	r0, [sp, #16]
 800a14a:	9105      	str	r1, [sp, #20]
 800a14c:	4b4b      	ldr	r3, [pc, #300]	; (800a27c <__ieee754_pow+0x3c0>)
 800a14e:	0020      	movs	r0, r4
 800a150:	0029      	movs	r1, r5
 800a152:	f7f7 ff55 	bl	8002000 <__aeabi_dmul>
 800a156:	0002      	movs	r2, r0
 800a158:	000b      	movs	r3, r1
 800a15a:	4849      	ldr	r0, [pc, #292]	; (800a280 <__ieee754_pow+0x3c4>)
 800a15c:	4949      	ldr	r1, [pc, #292]	; (800a284 <__ieee754_pow+0x3c8>)
 800a15e:	f7f8 f9bb 	bl	80024d8 <__aeabi_dsub>
 800a162:	0022      	movs	r2, r4
 800a164:	002b      	movs	r3, r5
 800a166:	f7f7 ff4b 	bl	8002000 <__aeabi_dmul>
 800a16a:	0002      	movs	r2, r0
 800a16c:	000b      	movs	r3, r1
 800a16e:	2000      	movs	r0, #0
 800a170:	4945      	ldr	r1, [pc, #276]	; (800a288 <__ieee754_pow+0x3cc>)
 800a172:	f7f8 f9b1 	bl	80024d8 <__aeabi_dsub>
 800a176:	0022      	movs	r2, r4
 800a178:	0006      	movs	r6, r0
 800a17a:	000f      	movs	r7, r1
 800a17c:	002b      	movs	r3, r5
 800a17e:	0020      	movs	r0, r4
 800a180:	0029      	movs	r1, r5
 800a182:	f7f7 ff3d 	bl	8002000 <__aeabi_dmul>
 800a186:	0002      	movs	r2, r0
 800a188:	000b      	movs	r3, r1
 800a18a:	0030      	movs	r0, r6
 800a18c:	0039      	movs	r1, r7
 800a18e:	f7f7 ff37 	bl	8002000 <__aeabi_dmul>
 800a192:	4a3e      	ldr	r2, [pc, #248]	; (800a28c <__ieee754_pow+0x3d0>)
 800a194:	4b36      	ldr	r3, [pc, #216]	; (800a270 <__ieee754_pow+0x3b4>)
 800a196:	f7f7 ff33 	bl	8002000 <__aeabi_dmul>
 800a19a:	0002      	movs	r2, r0
 800a19c:	000b      	movs	r3, r1
 800a19e:	9804      	ldr	r0, [sp, #16]
 800a1a0:	9905      	ldr	r1, [sp, #20]
 800a1a2:	f7f8 f999 	bl	80024d8 <__aeabi_dsub>
 800a1a6:	0002      	movs	r2, r0
 800a1a8:	000b      	movs	r3, r1
 800a1aa:	0004      	movs	r4, r0
 800a1ac:	000d      	movs	r5, r1
 800a1ae:	9800      	ldr	r0, [sp, #0]
 800a1b0:	9901      	ldr	r1, [sp, #4]
 800a1b2:	f7f6 ffb5 	bl	8001120 <__aeabi_dadd>
 800a1b6:	9a00      	ldr	r2, [sp, #0]
 800a1b8:	9b01      	ldr	r3, [sp, #4]
 800a1ba:	2000      	movs	r0, #0
 800a1bc:	000f      	movs	r7, r1
 800a1be:	0006      	movs	r6, r0
 800a1c0:	f7f8 f98a 	bl	80024d8 <__aeabi_dsub>
 800a1c4:	0002      	movs	r2, r0
 800a1c6:	000b      	movs	r3, r1
 800a1c8:	0020      	movs	r0, r4
 800a1ca:	0029      	movs	r1, r5
 800a1cc:	f7f8 f984 	bl	80024d8 <__aeabi_dsub>
 800a1d0:	9b06      	ldr	r3, [sp, #24]
 800a1d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a1d4:	3b01      	subs	r3, #1
 800a1d6:	9004      	str	r0, [sp, #16]
 800a1d8:	9105      	str	r1, [sp, #20]
 800a1da:	4313      	orrs	r3, r2
 800a1dc:	d000      	beq.n	800a1e0 <__ieee754_pow+0x324>
 800a1de:	e1e0      	b.n	800a5a2 <__ieee754_pow+0x6e6>
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	4c2b      	ldr	r4, [pc, #172]	; (800a290 <__ieee754_pow+0x3d4>)
 800a1e4:	9300      	str	r3, [sp, #0]
 800a1e6:	9401      	str	r4, [sp, #4]
 800a1e8:	9c02      	ldr	r4, [sp, #8]
 800a1ea:	9d03      	ldr	r5, [sp, #12]
 800a1ec:	9802      	ldr	r0, [sp, #8]
 800a1ee:	9903      	ldr	r1, [sp, #12]
 800a1f0:	2400      	movs	r4, #0
 800a1f2:	002b      	movs	r3, r5
 800a1f4:	0022      	movs	r2, r4
 800a1f6:	f7f8 f96f 	bl	80024d8 <__aeabi_dsub>
 800a1fa:	0032      	movs	r2, r6
 800a1fc:	003b      	movs	r3, r7
 800a1fe:	f7f7 feff 	bl	8002000 <__aeabi_dmul>
 800a202:	9a02      	ldr	r2, [sp, #8]
 800a204:	9b03      	ldr	r3, [sp, #12]
 800a206:	9006      	str	r0, [sp, #24]
 800a208:	9107      	str	r1, [sp, #28]
 800a20a:	9804      	ldr	r0, [sp, #16]
 800a20c:	9905      	ldr	r1, [sp, #20]
 800a20e:	f7f7 fef7 	bl	8002000 <__aeabi_dmul>
 800a212:	0002      	movs	r2, r0
 800a214:	000b      	movs	r3, r1
 800a216:	9806      	ldr	r0, [sp, #24]
 800a218:	9907      	ldr	r1, [sp, #28]
 800a21a:	f7f6 ff81 	bl	8001120 <__aeabi_dadd>
 800a21e:	0022      	movs	r2, r4
 800a220:	002b      	movs	r3, r5
 800a222:	9004      	str	r0, [sp, #16]
 800a224:	9105      	str	r1, [sp, #20]
 800a226:	0030      	movs	r0, r6
 800a228:	0039      	movs	r1, r7
 800a22a:	f7f7 fee9 	bl	8002000 <__aeabi_dmul>
 800a22e:	0006      	movs	r6, r0
 800a230:	000f      	movs	r7, r1
 800a232:	000b      	movs	r3, r1
 800a234:	0002      	movs	r2, r0
 800a236:	9804      	ldr	r0, [sp, #16]
 800a238:	9905      	ldr	r1, [sp, #20]
 800a23a:	9606      	str	r6, [sp, #24]
 800a23c:	9707      	str	r7, [sp, #28]
 800a23e:	f7f6 ff6f 	bl	8001120 <__aeabi_dadd>
 800a242:	4b14      	ldr	r3, [pc, #80]	; (800a294 <__ieee754_pow+0x3d8>)
 800a244:	0005      	movs	r5, r0
 800a246:	000c      	movs	r4, r1
 800a248:	9108      	str	r1, [sp, #32]
 800a24a:	4299      	cmp	r1, r3
 800a24c:	dc00      	bgt.n	800a250 <__ieee754_pow+0x394>
 800a24e:	e2da      	b.n	800a806 <__ieee754_pow+0x94a>
 800a250:	4b11      	ldr	r3, [pc, #68]	; (800a298 <__ieee754_pow+0x3dc>)
 800a252:	18cb      	adds	r3, r1, r3
 800a254:	4303      	orrs	r3, r0
 800a256:	d100      	bne.n	800a25a <__ieee754_pow+0x39e>
 800a258:	e1dc      	b.n	800a614 <__ieee754_pow+0x758>
 800a25a:	9800      	ldr	r0, [sp, #0]
 800a25c:	9901      	ldr	r1, [sp, #4]
 800a25e:	4a0f      	ldr	r2, [pc, #60]	; (800a29c <__ieee754_pow+0x3e0>)
 800a260:	4b0f      	ldr	r3, [pc, #60]	; (800a2a0 <__ieee754_pow+0x3e4>)
 800a262:	f7f7 fecd 	bl	8002000 <__aeabi_dmul>
 800a266:	4a0d      	ldr	r2, [pc, #52]	; (800a29c <__ieee754_pow+0x3e0>)
 800a268:	4b0d      	ldr	r3, [pc, #52]	; (800a2a0 <__ieee754_pow+0x3e4>)
 800a26a:	e6f9      	b.n	800a060 <__ieee754_pow+0x1a4>
 800a26c:	3ff00000 	.word	0x3ff00000
 800a270:	3ff71547 	.word	0x3ff71547
 800a274:	f85ddf44 	.word	0xf85ddf44
 800a278:	3e54ae0b 	.word	0x3e54ae0b
 800a27c:	3fd00000 	.word	0x3fd00000
 800a280:	55555555 	.word	0x55555555
 800a284:	3fd55555 	.word	0x3fd55555
 800a288:	3fe00000 	.word	0x3fe00000
 800a28c:	652b82fe 	.word	0x652b82fe
 800a290:	bff00000 	.word	0xbff00000
 800a294:	408fffff 	.word	0x408fffff
 800a298:	bf700000 	.word	0xbf700000
 800a29c:	8800759c 	.word	0x8800759c
 800a2a0:	7e37e43c 	.word	0x7e37e43c
 800a2a4:	4bc0      	ldr	r3, [pc, #768]	; (800a5a8 <__ieee754_pow+0x6ec>)
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	4233      	tst	r3, r6
 800a2aa:	d10a      	bne.n	800a2c2 <__ieee754_pow+0x406>
 800a2ac:	9800      	ldr	r0, [sp, #0]
 800a2ae:	9901      	ldr	r1, [sp, #4]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	4bbe      	ldr	r3, [pc, #760]	; (800a5ac <__ieee754_pow+0x6f0>)
 800a2b4:	f7f7 fea4 	bl	8002000 <__aeabi_dmul>
 800a2b8:	2235      	movs	r2, #53	; 0x35
 800a2ba:	9000      	str	r0, [sp, #0]
 800a2bc:	9101      	str	r1, [sp, #4]
 800a2be:	9c01      	ldr	r4, [sp, #4]
 800a2c0:	4252      	negs	r2, r2
 800a2c2:	49bb      	ldr	r1, [pc, #748]	; (800a5b0 <__ieee754_pow+0x6f4>)
 800a2c4:	1523      	asrs	r3, r4, #20
 800a2c6:	185b      	adds	r3, r3, r1
 800a2c8:	189b      	adds	r3, r3, r2
 800a2ca:	0324      	lsls	r4, r4, #12
 800a2cc:	4db9      	ldr	r5, [pc, #740]	; (800a5b4 <__ieee754_pow+0x6f8>)
 800a2ce:	930d      	str	r3, [sp, #52]	; 0x34
 800a2d0:	4bb9      	ldr	r3, [pc, #740]	; (800a5b8 <__ieee754_pow+0x6fc>)
 800a2d2:	0b22      	lsrs	r2, r4, #12
 800a2d4:	4315      	orrs	r5, r2
 800a2d6:	2400      	movs	r4, #0
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	dd09      	ble.n	800a2f0 <__ieee754_pow+0x434>
 800a2dc:	4bb7      	ldr	r3, [pc, #732]	; (800a5bc <__ieee754_pow+0x700>)
 800a2de:	3401      	adds	r4, #1
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	dd05      	ble.n	800a2f0 <__ieee754_pow+0x434>
 800a2e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a2e6:	191b      	adds	r3, r3, r4
 800a2e8:	2400      	movs	r4, #0
 800a2ea:	930d      	str	r3, [sp, #52]	; 0x34
 800a2ec:	4bb4      	ldr	r3, [pc, #720]	; (800a5c0 <__ieee754_pow+0x704>)
 800a2ee:	18ed      	adds	r5, r5, r3
 800a2f0:	9800      	ldr	r0, [sp, #0]
 800a2f2:	9901      	ldr	r1, [sp, #4]
 800a2f4:	0029      	movs	r1, r5
 800a2f6:	00e3      	lsls	r3, r4, #3
 800a2f8:	9311      	str	r3, [sp, #68]	; 0x44
 800a2fa:	4bb2      	ldr	r3, [pc, #712]	; (800a5c4 <__ieee754_pow+0x708>)
 800a2fc:	00e2      	lsls	r2, r4, #3
 800a2fe:	189b      	adds	r3, r3, r2
 800a300:	681a      	ldr	r2, [r3, #0]
 800a302:	685b      	ldr	r3, [r3, #4]
 800a304:	900e      	str	r0, [sp, #56]	; 0x38
 800a306:	910f      	str	r1, [sp, #60]	; 0x3c
 800a308:	920a      	str	r2, [sp, #40]	; 0x28
 800a30a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a30c:	f7f8 f8e4 	bl	80024d8 <__aeabi_dsub>
 800a310:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a312:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a314:	0006      	movs	r6, r0
 800a316:	000f      	movs	r7, r1
 800a318:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a31a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a31c:	f7f6 ff00 	bl	8001120 <__aeabi_dadd>
 800a320:	0002      	movs	r2, r0
 800a322:	000b      	movs	r3, r1
 800a324:	2000      	movs	r0, #0
 800a326:	49a3      	ldr	r1, [pc, #652]	; (800a5b4 <__ieee754_pow+0x6f8>)
 800a328:	f7f7 fa64 	bl	80017f4 <__aeabi_ddiv>
 800a32c:	0002      	movs	r2, r0
 800a32e:	000b      	movs	r3, r1
 800a330:	9012      	str	r0, [sp, #72]	; 0x48
 800a332:	9113      	str	r1, [sp, #76]	; 0x4c
 800a334:	0030      	movs	r0, r6
 800a336:	0039      	movs	r1, r7
 800a338:	f7f7 fe62 	bl	8002000 <__aeabi_dmul>
 800a33c:	9008      	str	r0, [sp, #32]
 800a33e:	9109      	str	r1, [sp, #36]	; 0x24
 800a340:	9a08      	ldr	r2, [sp, #32]
 800a342:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a344:	2180      	movs	r1, #128	; 0x80
 800a346:	9204      	str	r2, [sp, #16]
 800a348:	9305      	str	r3, [sp, #20]
 800a34a:	2300      	movs	r3, #0
 800a34c:	0589      	lsls	r1, r1, #22
 800a34e:	106d      	asrs	r5, r5, #1
 800a350:	430d      	orrs	r5, r1
 800a352:	2180      	movs	r1, #128	; 0x80
 800a354:	9304      	str	r3, [sp, #16]
 800a356:	9a04      	ldr	r2, [sp, #16]
 800a358:	9b05      	ldr	r3, [sp, #20]
 800a35a:	9200      	str	r2, [sp, #0]
 800a35c:	9301      	str	r3, [sp, #4]
 800a35e:	2200      	movs	r2, #0
 800a360:	0309      	lsls	r1, r1, #12
 800a362:	186d      	adds	r5, r5, r1
 800a364:	04a1      	lsls	r1, r4, #18
 800a366:	186b      	adds	r3, r5, r1
 800a368:	9800      	ldr	r0, [sp, #0]
 800a36a:	9901      	ldr	r1, [sp, #4]
 800a36c:	0014      	movs	r4, r2
 800a36e:	001d      	movs	r5, r3
 800a370:	f7f7 fe46 	bl	8002000 <__aeabi_dmul>
 800a374:	0002      	movs	r2, r0
 800a376:	000b      	movs	r3, r1
 800a378:	0030      	movs	r0, r6
 800a37a:	0039      	movs	r1, r7
 800a37c:	f7f8 f8ac 	bl	80024d8 <__aeabi_dsub>
 800a380:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a382:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a384:	0006      	movs	r6, r0
 800a386:	000f      	movs	r7, r1
 800a388:	0020      	movs	r0, r4
 800a38a:	0029      	movs	r1, r5
 800a38c:	f7f8 f8a4 	bl	80024d8 <__aeabi_dsub>
 800a390:	0002      	movs	r2, r0
 800a392:	000b      	movs	r3, r1
 800a394:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a396:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a398:	f7f8 f89e 	bl	80024d8 <__aeabi_dsub>
 800a39c:	9a00      	ldr	r2, [sp, #0]
 800a39e:	9b01      	ldr	r3, [sp, #4]
 800a3a0:	f7f7 fe2e 	bl	8002000 <__aeabi_dmul>
 800a3a4:	0002      	movs	r2, r0
 800a3a6:	000b      	movs	r3, r1
 800a3a8:	0030      	movs	r0, r6
 800a3aa:	0039      	movs	r1, r7
 800a3ac:	f7f8 f894 	bl	80024d8 <__aeabi_dsub>
 800a3b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a3b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a3b4:	f7f7 fe24 	bl	8002000 <__aeabi_dmul>
 800a3b8:	9a08      	ldr	r2, [sp, #32]
 800a3ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3bc:	900a      	str	r0, [sp, #40]	; 0x28
 800a3be:	910b      	str	r1, [sp, #44]	; 0x2c
 800a3c0:	0010      	movs	r0, r2
 800a3c2:	0019      	movs	r1, r3
 800a3c4:	f7f7 fe1c 	bl	8002000 <__aeabi_dmul>
 800a3c8:	0006      	movs	r6, r0
 800a3ca:	000f      	movs	r7, r1
 800a3cc:	4a7e      	ldr	r2, [pc, #504]	; (800a5c8 <__ieee754_pow+0x70c>)
 800a3ce:	4b7f      	ldr	r3, [pc, #508]	; (800a5cc <__ieee754_pow+0x710>)
 800a3d0:	f7f7 fe16 	bl	8002000 <__aeabi_dmul>
 800a3d4:	4a7e      	ldr	r2, [pc, #504]	; (800a5d0 <__ieee754_pow+0x714>)
 800a3d6:	4b7f      	ldr	r3, [pc, #508]	; (800a5d4 <__ieee754_pow+0x718>)
 800a3d8:	f7f6 fea2 	bl	8001120 <__aeabi_dadd>
 800a3dc:	0032      	movs	r2, r6
 800a3de:	003b      	movs	r3, r7
 800a3e0:	f7f7 fe0e 	bl	8002000 <__aeabi_dmul>
 800a3e4:	4a7c      	ldr	r2, [pc, #496]	; (800a5d8 <__ieee754_pow+0x71c>)
 800a3e6:	4b7d      	ldr	r3, [pc, #500]	; (800a5dc <__ieee754_pow+0x720>)
 800a3e8:	f7f6 fe9a 	bl	8001120 <__aeabi_dadd>
 800a3ec:	0032      	movs	r2, r6
 800a3ee:	003b      	movs	r3, r7
 800a3f0:	f7f7 fe06 	bl	8002000 <__aeabi_dmul>
 800a3f4:	4a7a      	ldr	r2, [pc, #488]	; (800a5e0 <__ieee754_pow+0x724>)
 800a3f6:	4b7b      	ldr	r3, [pc, #492]	; (800a5e4 <__ieee754_pow+0x728>)
 800a3f8:	f7f6 fe92 	bl	8001120 <__aeabi_dadd>
 800a3fc:	0032      	movs	r2, r6
 800a3fe:	003b      	movs	r3, r7
 800a400:	f7f7 fdfe 	bl	8002000 <__aeabi_dmul>
 800a404:	4a78      	ldr	r2, [pc, #480]	; (800a5e8 <__ieee754_pow+0x72c>)
 800a406:	4b79      	ldr	r3, [pc, #484]	; (800a5ec <__ieee754_pow+0x730>)
 800a408:	f7f6 fe8a 	bl	8001120 <__aeabi_dadd>
 800a40c:	0032      	movs	r2, r6
 800a40e:	003b      	movs	r3, r7
 800a410:	f7f7 fdf6 	bl	8002000 <__aeabi_dmul>
 800a414:	4a76      	ldr	r2, [pc, #472]	; (800a5f0 <__ieee754_pow+0x734>)
 800a416:	4b77      	ldr	r3, [pc, #476]	; (800a5f4 <__ieee754_pow+0x738>)
 800a418:	f7f6 fe82 	bl	8001120 <__aeabi_dadd>
 800a41c:	0032      	movs	r2, r6
 800a41e:	0004      	movs	r4, r0
 800a420:	000d      	movs	r5, r1
 800a422:	003b      	movs	r3, r7
 800a424:	0030      	movs	r0, r6
 800a426:	0039      	movs	r1, r7
 800a428:	f7f7 fdea 	bl	8002000 <__aeabi_dmul>
 800a42c:	0002      	movs	r2, r0
 800a42e:	000b      	movs	r3, r1
 800a430:	0020      	movs	r0, r4
 800a432:	0029      	movs	r1, r5
 800a434:	f7f7 fde4 	bl	8002000 <__aeabi_dmul>
 800a438:	9a00      	ldr	r2, [sp, #0]
 800a43a:	9b01      	ldr	r3, [sp, #4]
 800a43c:	0004      	movs	r4, r0
 800a43e:	000d      	movs	r5, r1
 800a440:	9808      	ldr	r0, [sp, #32]
 800a442:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a444:	f7f6 fe6c 	bl	8001120 <__aeabi_dadd>
 800a448:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a44a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a44c:	f7f7 fdd8 	bl	8002000 <__aeabi_dmul>
 800a450:	0022      	movs	r2, r4
 800a452:	002b      	movs	r3, r5
 800a454:	f7f6 fe64 	bl	8001120 <__aeabi_dadd>
 800a458:	9a00      	ldr	r2, [sp, #0]
 800a45a:	9b01      	ldr	r3, [sp, #4]
 800a45c:	900e      	str	r0, [sp, #56]	; 0x38
 800a45e:	910f      	str	r1, [sp, #60]	; 0x3c
 800a460:	0010      	movs	r0, r2
 800a462:	0019      	movs	r1, r3
 800a464:	f7f7 fdcc 	bl	8002000 <__aeabi_dmul>
 800a468:	2200      	movs	r2, #0
 800a46a:	4b63      	ldr	r3, [pc, #396]	; (800a5f8 <__ieee754_pow+0x73c>)
 800a46c:	0004      	movs	r4, r0
 800a46e:	000d      	movs	r5, r1
 800a470:	f7f6 fe56 	bl	8001120 <__aeabi_dadd>
 800a474:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a476:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a478:	f7f6 fe52 	bl	8001120 <__aeabi_dadd>
 800a47c:	9e04      	ldr	r6, [sp, #16]
 800a47e:	000f      	movs	r7, r1
 800a480:	0032      	movs	r2, r6
 800a482:	000b      	movs	r3, r1
 800a484:	9800      	ldr	r0, [sp, #0]
 800a486:	9901      	ldr	r1, [sp, #4]
 800a488:	f7f7 fdba 	bl	8002000 <__aeabi_dmul>
 800a48c:	2200      	movs	r2, #0
 800a48e:	9000      	str	r0, [sp, #0]
 800a490:	9101      	str	r1, [sp, #4]
 800a492:	4b59      	ldr	r3, [pc, #356]	; (800a5f8 <__ieee754_pow+0x73c>)
 800a494:	0030      	movs	r0, r6
 800a496:	0039      	movs	r1, r7
 800a498:	f7f8 f81e 	bl	80024d8 <__aeabi_dsub>
 800a49c:	0022      	movs	r2, r4
 800a49e:	002b      	movs	r3, r5
 800a4a0:	f7f8 f81a 	bl	80024d8 <__aeabi_dsub>
 800a4a4:	0002      	movs	r2, r0
 800a4a6:	000b      	movs	r3, r1
 800a4a8:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a4aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a4ac:	f7f8 f814 	bl	80024d8 <__aeabi_dsub>
 800a4b0:	9a08      	ldr	r2, [sp, #32]
 800a4b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4b4:	f7f7 fda4 	bl	8002000 <__aeabi_dmul>
 800a4b8:	0032      	movs	r2, r6
 800a4ba:	0004      	movs	r4, r0
 800a4bc:	000d      	movs	r5, r1
 800a4be:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a4c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a4c2:	003b      	movs	r3, r7
 800a4c4:	f7f7 fd9c 	bl	8002000 <__aeabi_dmul>
 800a4c8:	0002      	movs	r2, r0
 800a4ca:	000b      	movs	r3, r1
 800a4cc:	0020      	movs	r0, r4
 800a4ce:	0029      	movs	r1, r5
 800a4d0:	f7f6 fe26 	bl	8001120 <__aeabi_dadd>
 800a4d4:	0004      	movs	r4, r0
 800a4d6:	000d      	movs	r5, r1
 800a4d8:	0002      	movs	r2, r0
 800a4da:	000b      	movs	r3, r1
 800a4dc:	9800      	ldr	r0, [sp, #0]
 800a4de:	9901      	ldr	r1, [sp, #4]
 800a4e0:	f7f6 fe1e 	bl	8001120 <__aeabi_dadd>
 800a4e4:	22e0      	movs	r2, #224	; 0xe0
 800a4e6:	9e04      	ldr	r6, [sp, #16]
 800a4e8:	4b44      	ldr	r3, [pc, #272]	; (800a5fc <__ieee754_pow+0x740>)
 800a4ea:	0030      	movs	r0, r6
 800a4ec:	0612      	lsls	r2, r2, #24
 800a4ee:	000f      	movs	r7, r1
 800a4f0:	f7f7 fd86 	bl	8002000 <__aeabi_dmul>
 800a4f4:	9008      	str	r0, [sp, #32]
 800a4f6:	9109      	str	r1, [sp, #36]	; 0x24
 800a4f8:	9a00      	ldr	r2, [sp, #0]
 800a4fa:	9b01      	ldr	r3, [sp, #4]
 800a4fc:	0030      	movs	r0, r6
 800a4fe:	0039      	movs	r1, r7
 800a500:	f7f7 ffea 	bl	80024d8 <__aeabi_dsub>
 800a504:	0002      	movs	r2, r0
 800a506:	000b      	movs	r3, r1
 800a508:	0020      	movs	r0, r4
 800a50a:	0029      	movs	r1, r5
 800a50c:	f7f7 ffe4 	bl	80024d8 <__aeabi_dsub>
 800a510:	4a3b      	ldr	r2, [pc, #236]	; (800a600 <__ieee754_pow+0x744>)
 800a512:	4b3a      	ldr	r3, [pc, #232]	; (800a5fc <__ieee754_pow+0x740>)
 800a514:	f7f7 fd74 	bl	8002000 <__aeabi_dmul>
 800a518:	4a3a      	ldr	r2, [pc, #232]	; (800a604 <__ieee754_pow+0x748>)
 800a51a:	0004      	movs	r4, r0
 800a51c:	000d      	movs	r5, r1
 800a51e:	0030      	movs	r0, r6
 800a520:	0039      	movs	r1, r7
 800a522:	4b39      	ldr	r3, [pc, #228]	; (800a608 <__ieee754_pow+0x74c>)
 800a524:	f7f7 fd6c 	bl	8002000 <__aeabi_dmul>
 800a528:	0002      	movs	r2, r0
 800a52a:	000b      	movs	r3, r1
 800a52c:	0020      	movs	r0, r4
 800a52e:	0029      	movs	r1, r5
 800a530:	f7f6 fdf6 	bl	8001120 <__aeabi_dadd>
 800a534:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a536:	4b35      	ldr	r3, [pc, #212]	; (800a60c <__ieee754_pow+0x750>)
 800a538:	189b      	adds	r3, r3, r2
 800a53a:	681a      	ldr	r2, [r3, #0]
 800a53c:	685b      	ldr	r3, [r3, #4]
 800a53e:	f7f6 fdef 	bl	8001120 <__aeabi_dadd>
 800a542:	900a      	str	r0, [sp, #40]	; 0x28
 800a544:	910b      	str	r1, [sp, #44]	; 0x2c
 800a546:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a548:	f7f8 fbac 	bl	8002ca4 <__aeabi_i2d>
 800a54c:	0004      	movs	r4, r0
 800a54e:	000d      	movs	r5, r1
 800a550:	9808      	ldr	r0, [sp, #32]
 800a552:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a554:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a556:	4b2e      	ldr	r3, [pc, #184]	; (800a610 <__ieee754_pow+0x754>)
 800a558:	189b      	adds	r3, r3, r2
 800a55a:	681a      	ldr	r2, [r3, #0]
 800a55c:	685b      	ldr	r3, [r3, #4]
 800a55e:	9200      	str	r2, [sp, #0]
 800a560:	9301      	str	r3, [sp, #4]
 800a562:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a564:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a566:	f7f6 fddb 	bl	8001120 <__aeabi_dadd>
 800a56a:	9a00      	ldr	r2, [sp, #0]
 800a56c:	9b01      	ldr	r3, [sp, #4]
 800a56e:	f7f6 fdd7 	bl	8001120 <__aeabi_dadd>
 800a572:	0022      	movs	r2, r4
 800a574:	002b      	movs	r3, r5
 800a576:	f7f6 fdd3 	bl	8001120 <__aeabi_dadd>
 800a57a:	9804      	ldr	r0, [sp, #16]
 800a57c:	0022      	movs	r2, r4
 800a57e:	002b      	movs	r3, r5
 800a580:	0006      	movs	r6, r0
 800a582:	000f      	movs	r7, r1
 800a584:	f7f7 ffa8 	bl	80024d8 <__aeabi_dsub>
 800a588:	9a00      	ldr	r2, [sp, #0]
 800a58a:	9b01      	ldr	r3, [sp, #4]
 800a58c:	f7f7 ffa4 	bl	80024d8 <__aeabi_dsub>
 800a590:	9a08      	ldr	r2, [sp, #32]
 800a592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a594:	f7f7 ffa0 	bl	80024d8 <__aeabi_dsub>
 800a598:	0002      	movs	r2, r0
 800a59a:	000b      	movs	r3, r1
 800a59c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a59e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a5a0:	e614      	b.n	800a1cc <__ieee754_pow+0x310>
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	4c03      	ldr	r4, [pc, #12]	; (800a5b4 <__ieee754_pow+0x6f8>)
 800a5a6:	e61d      	b.n	800a1e4 <__ieee754_pow+0x328>
 800a5a8:	7ff00000 	.word	0x7ff00000
 800a5ac:	43400000 	.word	0x43400000
 800a5b0:	fffffc01 	.word	0xfffffc01
 800a5b4:	3ff00000 	.word	0x3ff00000
 800a5b8:	0003988e 	.word	0x0003988e
 800a5bc:	000bb679 	.word	0x000bb679
 800a5c0:	fff00000 	.word	0xfff00000
 800a5c4:	0800af38 	.word	0x0800af38
 800a5c8:	4a454eef 	.word	0x4a454eef
 800a5cc:	3fca7e28 	.word	0x3fca7e28
 800a5d0:	93c9db65 	.word	0x93c9db65
 800a5d4:	3fcd864a 	.word	0x3fcd864a
 800a5d8:	a91d4101 	.word	0xa91d4101
 800a5dc:	3fd17460 	.word	0x3fd17460
 800a5e0:	518f264d 	.word	0x518f264d
 800a5e4:	3fd55555 	.word	0x3fd55555
 800a5e8:	db6fabff 	.word	0xdb6fabff
 800a5ec:	3fdb6db6 	.word	0x3fdb6db6
 800a5f0:	33333303 	.word	0x33333303
 800a5f4:	3fe33333 	.word	0x3fe33333
 800a5f8:	40080000 	.word	0x40080000
 800a5fc:	3feec709 	.word	0x3feec709
 800a600:	dc3a03fd 	.word	0xdc3a03fd
 800a604:	145b01f5 	.word	0x145b01f5
 800a608:	be3e2fe0 	.word	0xbe3e2fe0
 800a60c:	0800af58 	.word	0x0800af58
 800a610:	0800af48 	.word	0x0800af48
 800a614:	4a8f      	ldr	r2, [pc, #572]	; (800a854 <__ieee754_pow+0x998>)
 800a616:	4b90      	ldr	r3, [pc, #576]	; (800a858 <__ieee754_pow+0x99c>)
 800a618:	9804      	ldr	r0, [sp, #16]
 800a61a:	9905      	ldr	r1, [sp, #20]
 800a61c:	f7f6 fd80 	bl	8001120 <__aeabi_dadd>
 800a620:	0032      	movs	r2, r6
 800a622:	9002      	str	r0, [sp, #8]
 800a624:	9103      	str	r1, [sp, #12]
 800a626:	003b      	movs	r3, r7
 800a628:	0028      	movs	r0, r5
 800a62a:	0021      	movs	r1, r4
 800a62c:	f7f7 ff54 	bl	80024d8 <__aeabi_dsub>
 800a630:	0002      	movs	r2, r0
 800a632:	000b      	movs	r3, r1
 800a634:	9802      	ldr	r0, [sp, #8]
 800a636:	9903      	ldr	r1, [sp, #12]
 800a638:	f7f5 fe2e 	bl	8000298 <__aeabi_dcmpgt>
 800a63c:	2800      	cmp	r0, #0
 800a63e:	d000      	beq.n	800a642 <__ieee754_pow+0x786>
 800a640:	e60b      	b.n	800a25a <__ieee754_pow+0x39e>
 800a642:	2100      	movs	r1, #0
 800a644:	4a85      	ldr	r2, [pc, #532]	; (800a85c <__ieee754_pow+0x9a0>)
 800a646:	0063      	lsls	r3, r4, #1
 800a648:	085b      	lsrs	r3, r3, #1
 800a64a:	9102      	str	r1, [sp, #8]
 800a64c:	4293      	cmp	r3, r2
 800a64e:	dd25      	ble.n	800a69c <__ieee754_pow+0x7e0>
 800a650:	4a83      	ldr	r2, [pc, #524]	; (800a860 <__ieee754_pow+0x9a4>)
 800a652:	151b      	asrs	r3, r3, #20
 800a654:	189b      	adds	r3, r3, r2
 800a656:	2280      	movs	r2, #128	; 0x80
 800a658:	0352      	lsls	r2, r2, #13
 800a65a:	4694      	mov	ip, r2
 800a65c:	411a      	asrs	r2, r3
 800a65e:	1914      	adds	r4, r2, r4
 800a660:	4b80      	ldr	r3, [pc, #512]	; (800a864 <__ieee754_pow+0x9a8>)
 800a662:	0060      	lsls	r0, r4, #1
 800a664:	4d80      	ldr	r5, [pc, #512]	; (800a868 <__ieee754_pow+0x9ac>)
 800a666:	0d40      	lsrs	r0, r0, #21
 800a668:	18c0      	adds	r0, r0, r3
 800a66a:	4105      	asrs	r5, r0
 800a66c:	0021      	movs	r1, r4
 800a66e:	43a9      	bics	r1, r5
 800a670:	000b      	movs	r3, r1
 800a672:	4661      	mov	r1, ip
 800a674:	0324      	lsls	r4, r4, #12
 800a676:	0b24      	lsrs	r4, r4, #12
 800a678:	4321      	orrs	r1, r4
 800a67a:	2414      	movs	r4, #20
 800a67c:	1a20      	subs	r0, r4, r0
 800a67e:	4101      	asrs	r1, r0
 800a680:	9102      	str	r1, [sp, #8]
 800a682:	9908      	ldr	r1, [sp, #32]
 800a684:	2200      	movs	r2, #0
 800a686:	2900      	cmp	r1, #0
 800a688:	da02      	bge.n	800a690 <__ieee754_pow+0x7d4>
 800a68a:	9902      	ldr	r1, [sp, #8]
 800a68c:	4249      	negs	r1, r1
 800a68e:	9102      	str	r1, [sp, #8]
 800a690:	0030      	movs	r0, r6
 800a692:	0039      	movs	r1, r7
 800a694:	f7f7 ff20 	bl	80024d8 <__aeabi_dsub>
 800a698:	9006      	str	r0, [sp, #24]
 800a69a:	9107      	str	r1, [sp, #28]
 800a69c:	9a04      	ldr	r2, [sp, #16]
 800a69e:	9b05      	ldr	r3, [sp, #20]
 800a6a0:	9806      	ldr	r0, [sp, #24]
 800a6a2:	9907      	ldr	r1, [sp, #28]
 800a6a4:	2600      	movs	r6, #0
 800a6a6:	f7f6 fd3b 	bl	8001120 <__aeabi_dadd>
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	0030      	movs	r0, r6
 800a6ae:	4b6f      	ldr	r3, [pc, #444]	; (800a86c <__ieee754_pow+0x9b0>)
 800a6b0:	000f      	movs	r7, r1
 800a6b2:	f7f7 fca5 	bl	8002000 <__aeabi_dmul>
 800a6b6:	9a06      	ldr	r2, [sp, #24]
 800a6b8:	9b07      	ldr	r3, [sp, #28]
 800a6ba:	9008      	str	r0, [sp, #32]
 800a6bc:	9109      	str	r1, [sp, #36]	; 0x24
 800a6be:	0030      	movs	r0, r6
 800a6c0:	0039      	movs	r1, r7
 800a6c2:	f7f7 ff09 	bl	80024d8 <__aeabi_dsub>
 800a6c6:	0002      	movs	r2, r0
 800a6c8:	000b      	movs	r3, r1
 800a6ca:	9804      	ldr	r0, [sp, #16]
 800a6cc:	9905      	ldr	r1, [sp, #20]
 800a6ce:	f7f7 ff03 	bl	80024d8 <__aeabi_dsub>
 800a6d2:	4a67      	ldr	r2, [pc, #412]	; (800a870 <__ieee754_pow+0x9b4>)
 800a6d4:	4b67      	ldr	r3, [pc, #412]	; (800a874 <__ieee754_pow+0x9b8>)
 800a6d6:	f7f7 fc93 	bl	8002000 <__aeabi_dmul>
 800a6da:	4a67      	ldr	r2, [pc, #412]	; (800a878 <__ieee754_pow+0x9bc>)
 800a6dc:	0004      	movs	r4, r0
 800a6de:	000d      	movs	r5, r1
 800a6e0:	0030      	movs	r0, r6
 800a6e2:	0039      	movs	r1, r7
 800a6e4:	4b65      	ldr	r3, [pc, #404]	; (800a87c <__ieee754_pow+0x9c0>)
 800a6e6:	f7f7 fc8b 	bl	8002000 <__aeabi_dmul>
 800a6ea:	0002      	movs	r2, r0
 800a6ec:	000b      	movs	r3, r1
 800a6ee:	0020      	movs	r0, r4
 800a6f0:	0029      	movs	r1, r5
 800a6f2:	f7f6 fd15 	bl	8001120 <__aeabi_dadd>
 800a6f6:	0004      	movs	r4, r0
 800a6f8:	000d      	movs	r5, r1
 800a6fa:	0002      	movs	r2, r0
 800a6fc:	000b      	movs	r3, r1
 800a6fe:	9808      	ldr	r0, [sp, #32]
 800a700:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a702:	f7f6 fd0d 	bl	8001120 <__aeabi_dadd>
 800a706:	9a08      	ldr	r2, [sp, #32]
 800a708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a70a:	0006      	movs	r6, r0
 800a70c:	000f      	movs	r7, r1
 800a70e:	f7f7 fee3 	bl	80024d8 <__aeabi_dsub>
 800a712:	0002      	movs	r2, r0
 800a714:	000b      	movs	r3, r1
 800a716:	0020      	movs	r0, r4
 800a718:	0029      	movs	r1, r5
 800a71a:	f7f7 fedd 	bl	80024d8 <__aeabi_dsub>
 800a71e:	0032      	movs	r2, r6
 800a720:	9004      	str	r0, [sp, #16]
 800a722:	9105      	str	r1, [sp, #20]
 800a724:	003b      	movs	r3, r7
 800a726:	0030      	movs	r0, r6
 800a728:	0039      	movs	r1, r7
 800a72a:	f7f7 fc69 	bl	8002000 <__aeabi_dmul>
 800a72e:	0004      	movs	r4, r0
 800a730:	000d      	movs	r5, r1
 800a732:	4a53      	ldr	r2, [pc, #332]	; (800a880 <__ieee754_pow+0x9c4>)
 800a734:	4b53      	ldr	r3, [pc, #332]	; (800a884 <__ieee754_pow+0x9c8>)
 800a736:	f7f7 fc63 	bl	8002000 <__aeabi_dmul>
 800a73a:	4a53      	ldr	r2, [pc, #332]	; (800a888 <__ieee754_pow+0x9cc>)
 800a73c:	4b53      	ldr	r3, [pc, #332]	; (800a88c <__ieee754_pow+0x9d0>)
 800a73e:	f7f7 fecb 	bl	80024d8 <__aeabi_dsub>
 800a742:	0022      	movs	r2, r4
 800a744:	002b      	movs	r3, r5
 800a746:	f7f7 fc5b 	bl	8002000 <__aeabi_dmul>
 800a74a:	4a51      	ldr	r2, [pc, #324]	; (800a890 <__ieee754_pow+0x9d4>)
 800a74c:	4b51      	ldr	r3, [pc, #324]	; (800a894 <__ieee754_pow+0x9d8>)
 800a74e:	f7f6 fce7 	bl	8001120 <__aeabi_dadd>
 800a752:	0022      	movs	r2, r4
 800a754:	002b      	movs	r3, r5
 800a756:	f7f7 fc53 	bl	8002000 <__aeabi_dmul>
 800a75a:	4a4f      	ldr	r2, [pc, #316]	; (800a898 <__ieee754_pow+0x9dc>)
 800a75c:	4b4f      	ldr	r3, [pc, #316]	; (800a89c <__ieee754_pow+0x9e0>)
 800a75e:	f7f7 febb 	bl	80024d8 <__aeabi_dsub>
 800a762:	0022      	movs	r2, r4
 800a764:	002b      	movs	r3, r5
 800a766:	f7f7 fc4b 	bl	8002000 <__aeabi_dmul>
 800a76a:	4a4d      	ldr	r2, [pc, #308]	; (800a8a0 <__ieee754_pow+0x9e4>)
 800a76c:	4b4d      	ldr	r3, [pc, #308]	; (800a8a4 <__ieee754_pow+0x9e8>)
 800a76e:	f7f6 fcd7 	bl	8001120 <__aeabi_dadd>
 800a772:	0022      	movs	r2, r4
 800a774:	002b      	movs	r3, r5
 800a776:	f7f7 fc43 	bl	8002000 <__aeabi_dmul>
 800a77a:	0002      	movs	r2, r0
 800a77c:	000b      	movs	r3, r1
 800a77e:	0030      	movs	r0, r6
 800a780:	0039      	movs	r1, r7
 800a782:	f7f7 fea9 	bl	80024d8 <__aeabi_dsub>
 800a786:	0004      	movs	r4, r0
 800a788:	000d      	movs	r5, r1
 800a78a:	0002      	movs	r2, r0
 800a78c:	000b      	movs	r3, r1
 800a78e:	0030      	movs	r0, r6
 800a790:	0039      	movs	r1, r7
 800a792:	f7f7 fc35 	bl	8002000 <__aeabi_dmul>
 800a796:	2380      	movs	r3, #128	; 0x80
 800a798:	9006      	str	r0, [sp, #24]
 800a79a:	9107      	str	r1, [sp, #28]
 800a79c:	2200      	movs	r2, #0
 800a79e:	0020      	movs	r0, r4
 800a7a0:	0029      	movs	r1, r5
 800a7a2:	05db      	lsls	r3, r3, #23
 800a7a4:	f7f7 fe98 	bl	80024d8 <__aeabi_dsub>
 800a7a8:	0002      	movs	r2, r0
 800a7aa:	000b      	movs	r3, r1
 800a7ac:	9806      	ldr	r0, [sp, #24]
 800a7ae:	9907      	ldr	r1, [sp, #28]
 800a7b0:	f7f7 f820 	bl	80017f4 <__aeabi_ddiv>
 800a7b4:	9a04      	ldr	r2, [sp, #16]
 800a7b6:	9b05      	ldr	r3, [sp, #20]
 800a7b8:	0004      	movs	r4, r0
 800a7ba:	000d      	movs	r5, r1
 800a7bc:	0030      	movs	r0, r6
 800a7be:	0039      	movs	r1, r7
 800a7c0:	f7f7 fc1e 	bl	8002000 <__aeabi_dmul>
 800a7c4:	9a04      	ldr	r2, [sp, #16]
 800a7c6:	9b05      	ldr	r3, [sp, #20]
 800a7c8:	f7f6 fcaa 	bl	8001120 <__aeabi_dadd>
 800a7cc:	0002      	movs	r2, r0
 800a7ce:	000b      	movs	r3, r1
 800a7d0:	0020      	movs	r0, r4
 800a7d2:	0029      	movs	r1, r5
 800a7d4:	f7f7 fe80 	bl	80024d8 <__aeabi_dsub>
 800a7d8:	0032      	movs	r2, r6
 800a7da:	003b      	movs	r3, r7
 800a7dc:	f7f7 fe7c 	bl	80024d8 <__aeabi_dsub>
 800a7e0:	0002      	movs	r2, r0
 800a7e2:	000b      	movs	r3, r1
 800a7e4:	2000      	movs	r0, #0
 800a7e6:	4930      	ldr	r1, [pc, #192]	; (800a8a8 <__ieee754_pow+0x9ec>)
 800a7e8:	f7f7 fe76 	bl	80024d8 <__aeabi_dsub>
 800a7ec:	9b02      	ldr	r3, [sp, #8]
 800a7ee:	051b      	lsls	r3, r3, #20
 800a7f0:	185b      	adds	r3, r3, r1
 800a7f2:	151a      	asrs	r2, r3, #20
 800a7f4:	2a00      	cmp	r2, #0
 800a7f6:	dc26      	bgt.n	800a846 <__ieee754_pow+0x98a>
 800a7f8:	9a02      	ldr	r2, [sp, #8]
 800a7fa:	f000 f9ad 	bl	800ab58 <scalbn>
 800a7fe:	9a00      	ldr	r2, [sp, #0]
 800a800:	9b01      	ldr	r3, [sp, #4]
 800a802:	f7ff fc2d 	bl	800a060 <__ieee754_pow+0x1a4>
 800a806:	4a29      	ldr	r2, [pc, #164]	; (800a8ac <__ieee754_pow+0x9f0>)
 800a808:	004b      	lsls	r3, r1, #1
 800a80a:	085b      	lsrs	r3, r3, #1
 800a80c:	4293      	cmp	r3, r2
 800a80e:	dc00      	bgt.n	800a812 <__ieee754_pow+0x956>
 800a810:	e717      	b.n	800a642 <__ieee754_pow+0x786>
 800a812:	4b27      	ldr	r3, [pc, #156]	; (800a8b0 <__ieee754_pow+0x9f4>)
 800a814:	18cb      	adds	r3, r1, r3
 800a816:	4303      	orrs	r3, r0
 800a818:	d009      	beq.n	800a82e <__ieee754_pow+0x972>
 800a81a:	9800      	ldr	r0, [sp, #0]
 800a81c:	9901      	ldr	r1, [sp, #4]
 800a81e:	4a25      	ldr	r2, [pc, #148]	; (800a8b4 <__ieee754_pow+0x9f8>)
 800a820:	4b25      	ldr	r3, [pc, #148]	; (800a8b8 <__ieee754_pow+0x9fc>)
 800a822:	f7f7 fbed 	bl	8002000 <__aeabi_dmul>
 800a826:	4a23      	ldr	r2, [pc, #140]	; (800a8b4 <__ieee754_pow+0x9f8>)
 800a828:	4b23      	ldr	r3, [pc, #140]	; (800a8b8 <__ieee754_pow+0x9fc>)
 800a82a:	f7ff fc19 	bl	800a060 <__ieee754_pow+0x1a4>
 800a82e:	0032      	movs	r2, r6
 800a830:	003b      	movs	r3, r7
 800a832:	f7f7 fe51 	bl	80024d8 <__aeabi_dsub>
 800a836:	9a04      	ldr	r2, [sp, #16]
 800a838:	9b05      	ldr	r3, [sp, #20]
 800a83a:	f7f5 fd37 	bl	80002ac <__aeabi_dcmpge>
 800a83e:	2800      	cmp	r0, #0
 800a840:	d100      	bne.n	800a844 <__ieee754_pow+0x988>
 800a842:	e6fe      	b.n	800a642 <__ieee754_pow+0x786>
 800a844:	e7e9      	b.n	800a81a <__ieee754_pow+0x95e>
 800a846:	0019      	movs	r1, r3
 800a848:	e7d9      	b.n	800a7fe <__ieee754_pow+0x942>
 800a84a:	2300      	movs	r3, #0
 800a84c:	4c16      	ldr	r4, [pc, #88]	; (800a8a8 <__ieee754_pow+0x9ec>)
 800a84e:	f7ff fbec 	bl	800a02a <__ieee754_pow+0x16e>
 800a852:	46c0      	nop			; (mov r8, r8)
 800a854:	652b82fe 	.word	0x652b82fe
 800a858:	3c971547 	.word	0x3c971547
 800a85c:	3fe00000 	.word	0x3fe00000
 800a860:	fffffc02 	.word	0xfffffc02
 800a864:	fffffc01 	.word	0xfffffc01
 800a868:	000fffff 	.word	0x000fffff
 800a86c:	3fe62e43 	.word	0x3fe62e43
 800a870:	fefa39ef 	.word	0xfefa39ef
 800a874:	3fe62e42 	.word	0x3fe62e42
 800a878:	0ca86c39 	.word	0x0ca86c39
 800a87c:	be205c61 	.word	0xbe205c61
 800a880:	72bea4d0 	.word	0x72bea4d0
 800a884:	3e663769 	.word	0x3e663769
 800a888:	c5d26bf1 	.word	0xc5d26bf1
 800a88c:	3ebbbd41 	.word	0x3ebbbd41
 800a890:	af25de2c 	.word	0xaf25de2c
 800a894:	3f11566a 	.word	0x3f11566a
 800a898:	16bebd93 	.word	0x16bebd93
 800a89c:	3f66c16c 	.word	0x3f66c16c
 800a8a0:	5555553e 	.word	0x5555553e
 800a8a4:	3fc55555 	.word	0x3fc55555
 800a8a8:	3ff00000 	.word	0x3ff00000
 800a8ac:	4090cbff 	.word	0x4090cbff
 800a8b0:	3f6f3400 	.word	0x3f6f3400
 800a8b4:	c2f8f359 	.word	0xc2f8f359
 800a8b8:	01a56e1f 	.word	0x01a56e1f

0800a8bc <__ieee754_sqrt>:
 800a8bc:	4b56      	ldr	r3, [pc, #344]	; (800aa18 <__ieee754_sqrt+0x15c>)
 800a8be:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8c0:	0002      	movs	r2, r0
 800a8c2:	0005      	movs	r5, r0
 800a8c4:	0018      	movs	r0, r3
 800a8c6:	000c      	movs	r4, r1
 800a8c8:	b085      	sub	sp, #20
 800a8ca:	4008      	ands	r0, r1
 800a8cc:	4298      	cmp	r0, r3
 800a8ce:	d10f      	bne.n	800a8f0 <__ieee754_sqrt+0x34>
 800a8d0:	000b      	movs	r3, r1
 800a8d2:	0028      	movs	r0, r5
 800a8d4:	f7f7 fb94 	bl	8002000 <__aeabi_dmul>
 800a8d8:	0002      	movs	r2, r0
 800a8da:	000b      	movs	r3, r1
 800a8dc:	0028      	movs	r0, r5
 800a8de:	0021      	movs	r1, r4
 800a8e0:	f7f6 fc1e 	bl	8001120 <__aeabi_dadd>
 800a8e4:	0005      	movs	r5, r0
 800a8e6:	000c      	movs	r4, r1
 800a8e8:	0028      	movs	r0, r5
 800a8ea:	0021      	movs	r1, r4
 800a8ec:	b005      	add	sp, #20
 800a8ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8f0:	2900      	cmp	r1, #0
 800a8f2:	dc10      	bgt.n	800a916 <__ieee754_sqrt+0x5a>
 800a8f4:	004b      	lsls	r3, r1, #1
 800a8f6:	085b      	lsrs	r3, r3, #1
 800a8f8:	432b      	orrs	r3, r5
 800a8fa:	d0f5      	beq.n	800a8e8 <__ieee754_sqrt+0x2c>
 800a8fc:	2000      	movs	r0, #0
 800a8fe:	4281      	cmp	r1, r0
 800a900:	d100      	bne.n	800a904 <__ieee754_sqrt+0x48>
 800a902:	e080      	b.n	800aa06 <__ieee754_sqrt+0x14a>
 800a904:	000b      	movs	r3, r1
 800a906:	0028      	movs	r0, r5
 800a908:	f7f7 fde6 	bl	80024d8 <__aeabi_dsub>
 800a90c:	0002      	movs	r2, r0
 800a90e:	000b      	movs	r3, r1
 800a910:	f7f6 ff70 	bl	80017f4 <__aeabi_ddiv>
 800a914:	e7e6      	b.n	800a8e4 <__ieee754_sqrt+0x28>
 800a916:	1508      	asrs	r0, r1, #20
 800a918:	d075      	beq.n	800aa06 <__ieee754_sqrt+0x14a>
 800a91a:	4b40      	ldr	r3, [pc, #256]	; (800aa1c <__ieee754_sqrt+0x160>)
 800a91c:	0309      	lsls	r1, r1, #12
 800a91e:	18c4      	adds	r4, r0, r3
 800a920:	2380      	movs	r3, #128	; 0x80
 800a922:	0b09      	lsrs	r1, r1, #12
 800a924:	035b      	lsls	r3, r3, #13
 800a926:	4319      	orrs	r1, r3
 800a928:	07c3      	lsls	r3, r0, #31
 800a92a:	d403      	bmi.n	800a934 <__ieee754_sqrt+0x78>
 800a92c:	0fd3      	lsrs	r3, r2, #31
 800a92e:	0049      	lsls	r1, r1, #1
 800a930:	18c9      	adds	r1, r1, r3
 800a932:	0052      	lsls	r2, r2, #1
 800a934:	1063      	asrs	r3, r4, #1
 800a936:	2400      	movs	r4, #0
 800a938:	0049      	lsls	r1, r1, #1
 800a93a:	9303      	str	r3, [sp, #12]
 800a93c:	0fd3      	lsrs	r3, r2, #31
 800a93e:	18cb      	adds	r3, r1, r3
 800a940:	2180      	movs	r1, #128	; 0x80
 800a942:	2516      	movs	r5, #22
 800a944:	0020      	movs	r0, r4
 800a946:	0052      	lsls	r2, r2, #1
 800a948:	0389      	lsls	r1, r1, #14
 800a94a:	1846      	adds	r6, r0, r1
 800a94c:	429e      	cmp	r6, r3
 800a94e:	dc02      	bgt.n	800a956 <__ieee754_sqrt+0x9a>
 800a950:	1870      	adds	r0, r6, r1
 800a952:	1b9b      	subs	r3, r3, r6
 800a954:	1864      	adds	r4, r4, r1
 800a956:	0fd6      	lsrs	r6, r2, #31
 800a958:	005b      	lsls	r3, r3, #1
 800a95a:	3d01      	subs	r5, #1
 800a95c:	18f3      	adds	r3, r6, r3
 800a95e:	0052      	lsls	r2, r2, #1
 800a960:	0849      	lsrs	r1, r1, #1
 800a962:	2d00      	cmp	r5, #0
 800a964:	d1f1      	bne.n	800a94a <__ieee754_sqrt+0x8e>
 800a966:	2620      	movs	r6, #32
 800a968:	2780      	movs	r7, #128	; 0x80
 800a96a:	0029      	movs	r1, r5
 800a96c:	9601      	str	r6, [sp, #4]
 800a96e:	063f      	lsls	r7, r7, #24
 800a970:	197e      	adds	r6, r7, r5
 800a972:	46b4      	mov	ip, r6
 800a974:	4283      	cmp	r3, r0
 800a976:	dc02      	bgt.n	800a97e <__ieee754_sqrt+0xc2>
 800a978:	d114      	bne.n	800a9a4 <__ieee754_sqrt+0xe8>
 800a97a:	4296      	cmp	r6, r2
 800a97c:	d812      	bhi.n	800a9a4 <__ieee754_sqrt+0xe8>
 800a97e:	4665      	mov	r5, ip
 800a980:	4666      	mov	r6, ip
 800a982:	19ed      	adds	r5, r5, r7
 800a984:	9002      	str	r0, [sp, #8]
 800a986:	2e00      	cmp	r6, #0
 800a988:	da03      	bge.n	800a992 <__ieee754_sqrt+0xd6>
 800a98a:	43ee      	mvns	r6, r5
 800a98c:	0ff6      	lsrs	r6, r6, #31
 800a98e:	1986      	adds	r6, r0, r6
 800a990:	9602      	str	r6, [sp, #8]
 800a992:	1a1b      	subs	r3, r3, r0
 800a994:	4562      	cmp	r2, ip
 800a996:	4180      	sbcs	r0, r0
 800a998:	4240      	negs	r0, r0
 800a99a:	1a1b      	subs	r3, r3, r0
 800a99c:	4660      	mov	r0, ip
 800a99e:	1a12      	subs	r2, r2, r0
 800a9a0:	9802      	ldr	r0, [sp, #8]
 800a9a2:	19c9      	adds	r1, r1, r7
 800a9a4:	0fd6      	lsrs	r6, r2, #31
 800a9a6:	005b      	lsls	r3, r3, #1
 800a9a8:	18f3      	adds	r3, r6, r3
 800a9aa:	9e01      	ldr	r6, [sp, #4]
 800a9ac:	0052      	lsls	r2, r2, #1
 800a9ae:	3e01      	subs	r6, #1
 800a9b0:	087f      	lsrs	r7, r7, #1
 800a9b2:	9601      	str	r6, [sp, #4]
 800a9b4:	2e00      	cmp	r6, #0
 800a9b6:	d1db      	bne.n	800a970 <__ieee754_sqrt+0xb4>
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	d003      	beq.n	800a9c4 <__ieee754_sqrt+0x108>
 800a9bc:	1c4b      	adds	r3, r1, #1
 800a9be:	d127      	bne.n	800aa10 <__ieee754_sqrt+0x154>
 800a9c0:	0031      	movs	r1, r6
 800a9c2:	3401      	adds	r4, #1
 800a9c4:	4b16      	ldr	r3, [pc, #88]	; (800aa20 <__ieee754_sqrt+0x164>)
 800a9c6:	1060      	asrs	r0, r4, #1
 800a9c8:	18c0      	adds	r0, r0, r3
 800a9ca:	0849      	lsrs	r1, r1, #1
 800a9cc:	07e3      	lsls	r3, r4, #31
 800a9ce:	d502      	bpl.n	800a9d6 <__ieee754_sqrt+0x11a>
 800a9d0:	2380      	movs	r3, #128	; 0x80
 800a9d2:	061b      	lsls	r3, r3, #24
 800a9d4:	4319      	orrs	r1, r3
 800a9d6:	9b03      	ldr	r3, [sp, #12]
 800a9d8:	000d      	movs	r5, r1
 800a9da:	051c      	lsls	r4, r3, #20
 800a9dc:	1823      	adds	r3, r4, r0
 800a9de:	001c      	movs	r4, r3
 800a9e0:	e782      	b.n	800a8e8 <__ieee754_sqrt+0x2c>
 800a9e2:	0ad1      	lsrs	r1, r2, #11
 800a9e4:	3b15      	subs	r3, #21
 800a9e6:	0552      	lsls	r2, r2, #21
 800a9e8:	2900      	cmp	r1, #0
 800a9ea:	d0fa      	beq.n	800a9e2 <__ieee754_sqrt+0x126>
 800a9ec:	2480      	movs	r4, #128	; 0x80
 800a9ee:	0364      	lsls	r4, r4, #13
 800a9f0:	4221      	tst	r1, r4
 800a9f2:	d00a      	beq.n	800aa0a <__ieee754_sqrt+0x14e>
 800a9f4:	2420      	movs	r4, #32
 800a9f6:	0016      	movs	r6, r2
 800a9f8:	1a24      	subs	r4, r4, r0
 800a9fa:	40e6      	lsrs	r6, r4
 800a9fc:	1e45      	subs	r5, r0, #1
 800a9fe:	4082      	lsls	r2, r0
 800aa00:	4331      	orrs	r1, r6
 800aa02:	1b58      	subs	r0, r3, r5
 800aa04:	e789      	b.n	800a91a <__ieee754_sqrt+0x5e>
 800aa06:	2300      	movs	r3, #0
 800aa08:	e7ee      	b.n	800a9e8 <__ieee754_sqrt+0x12c>
 800aa0a:	0049      	lsls	r1, r1, #1
 800aa0c:	3001      	adds	r0, #1
 800aa0e:	e7ef      	b.n	800a9f0 <__ieee754_sqrt+0x134>
 800aa10:	2301      	movs	r3, #1
 800aa12:	3101      	adds	r1, #1
 800aa14:	4399      	bics	r1, r3
 800aa16:	e7d5      	b.n	800a9c4 <__ieee754_sqrt+0x108>
 800aa18:	7ff00000 	.word	0x7ff00000
 800aa1c:	fffffc01 	.word	0xfffffc01
 800aa20:	3fe00000 	.word	0x3fe00000

0800aa24 <fabs>:
 800aa24:	004b      	lsls	r3, r1, #1
 800aa26:	0859      	lsrs	r1, r3, #1
 800aa28:	4770      	bx	lr
	...

0800aa2c <finite>:
 800aa2c:	4b02      	ldr	r3, [pc, #8]	; (800aa38 <finite+0xc>)
 800aa2e:	0048      	lsls	r0, r1, #1
 800aa30:	0840      	lsrs	r0, r0, #1
 800aa32:	18c0      	adds	r0, r0, r3
 800aa34:	0fc0      	lsrs	r0, r0, #31
 800aa36:	4770      	bx	lr
 800aa38:	80100000 	.word	0x80100000

0800aa3c <nan>:
 800aa3c:	2000      	movs	r0, #0
 800aa3e:	4901      	ldr	r1, [pc, #4]	; (800aa44 <nan+0x8>)
 800aa40:	4770      	bx	lr
 800aa42:	46c0      	nop			; (mov r8, r8)
 800aa44:	7ff80000 	.word	0x7ff80000

0800aa48 <rint>:
 800aa48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa4a:	004a      	lsls	r2, r1, #1
 800aa4c:	4e3e      	ldr	r6, [pc, #248]	; (800ab48 <rint+0x100>)
 800aa4e:	0d52      	lsrs	r2, r2, #21
 800aa50:	b085      	sub	sp, #20
 800aa52:	1996      	adds	r6, r2, r6
 800aa54:	000d      	movs	r5, r1
 800aa56:	0003      	movs	r3, r0
 800aa58:	9101      	str	r1, [sp, #4]
 800aa5a:	0fcc      	lsrs	r4, r1, #31
 800aa5c:	2e13      	cmp	r6, #19
 800aa5e:	dc57      	bgt.n	800ab10 <rint+0xc8>
 800aa60:	2e00      	cmp	r6, #0
 800aa62:	da2a      	bge.n	800aaba <rint+0x72>
 800aa64:	004a      	lsls	r2, r1, #1
 800aa66:	0852      	lsrs	r2, r2, #1
 800aa68:	4302      	orrs	r2, r0
 800aa6a:	d024      	beq.n	800aab6 <rint+0x6e>
 800aa6c:	030a      	lsls	r2, r1, #12
 800aa6e:	0b12      	lsrs	r2, r2, #12
 800aa70:	4302      	orrs	r2, r0
 800aa72:	4253      	negs	r3, r2
 800aa74:	4313      	orrs	r3, r2
 800aa76:	2280      	movs	r2, #128	; 0x80
 800aa78:	0c4d      	lsrs	r5, r1, #17
 800aa7a:	0312      	lsls	r2, r2, #12
 800aa7c:	0b1b      	lsrs	r3, r3, #12
 800aa7e:	4013      	ands	r3, r2
 800aa80:	046d      	lsls	r5, r5, #17
 800aa82:	432b      	orrs	r3, r5
 800aa84:	0019      	movs	r1, r3
 800aa86:	4b31      	ldr	r3, [pc, #196]	; (800ab4c <rint+0x104>)
 800aa88:	00e2      	lsls	r2, r4, #3
 800aa8a:	189b      	adds	r3, r3, r2
 800aa8c:	681e      	ldr	r6, [r3, #0]
 800aa8e:	685f      	ldr	r7, [r3, #4]
 800aa90:	0002      	movs	r2, r0
 800aa92:	000b      	movs	r3, r1
 800aa94:	0030      	movs	r0, r6
 800aa96:	0039      	movs	r1, r7
 800aa98:	f7f6 fb42 	bl	8001120 <__aeabi_dadd>
 800aa9c:	9002      	str	r0, [sp, #8]
 800aa9e:	9103      	str	r1, [sp, #12]
 800aaa0:	9802      	ldr	r0, [sp, #8]
 800aaa2:	9903      	ldr	r1, [sp, #12]
 800aaa4:	003b      	movs	r3, r7
 800aaa6:	0032      	movs	r2, r6
 800aaa8:	f7f7 fd16 	bl	80024d8 <__aeabi_dsub>
 800aaac:	004b      	lsls	r3, r1, #1
 800aaae:	085b      	lsrs	r3, r3, #1
 800aab0:	07e4      	lsls	r4, r4, #31
 800aab2:	4323      	orrs	r3, r4
 800aab4:	0019      	movs	r1, r3
 800aab6:	b005      	add	sp, #20
 800aab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aaba:	4a25      	ldr	r2, [pc, #148]	; (800ab50 <rint+0x108>)
 800aabc:	4132      	asrs	r2, r6
 800aabe:	0017      	movs	r7, r2
 800aac0:	400f      	ands	r7, r1
 800aac2:	4307      	orrs	r7, r0
 800aac4:	d0f7      	beq.n	800aab6 <rint+0x6e>
 800aac6:	0852      	lsrs	r2, r2, #1
 800aac8:	0011      	movs	r1, r2
 800aaca:	4029      	ands	r1, r5
 800aacc:	430b      	orrs	r3, r1
 800aace:	d00a      	beq.n	800aae6 <rint+0x9e>
 800aad0:	2300      	movs	r3, #0
 800aad2:	2e13      	cmp	r6, #19
 800aad4:	d101      	bne.n	800aada <rint+0x92>
 800aad6:	2380      	movs	r3, #128	; 0x80
 800aad8:	061b      	lsls	r3, r3, #24
 800aada:	2780      	movs	r7, #128	; 0x80
 800aadc:	02ff      	lsls	r7, r7, #11
 800aade:	4137      	asrs	r7, r6
 800aae0:	4395      	bics	r5, r2
 800aae2:	432f      	orrs	r7, r5
 800aae4:	9701      	str	r7, [sp, #4]
 800aae6:	9901      	ldr	r1, [sp, #4]
 800aae8:	001a      	movs	r2, r3
 800aaea:	000b      	movs	r3, r1
 800aaec:	4917      	ldr	r1, [pc, #92]	; (800ab4c <rint+0x104>)
 800aaee:	00e4      	lsls	r4, r4, #3
 800aaf0:	190c      	adds	r4, r1, r4
 800aaf2:	6865      	ldr	r5, [r4, #4]
 800aaf4:	6824      	ldr	r4, [r4, #0]
 800aaf6:	0020      	movs	r0, r4
 800aaf8:	0029      	movs	r1, r5
 800aafa:	f7f6 fb11 	bl	8001120 <__aeabi_dadd>
 800aafe:	9002      	str	r0, [sp, #8]
 800ab00:	9103      	str	r1, [sp, #12]
 800ab02:	9802      	ldr	r0, [sp, #8]
 800ab04:	9903      	ldr	r1, [sp, #12]
 800ab06:	0022      	movs	r2, r4
 800ab08:	002b      	movs	r3, r5
 800ab0a:	f7f7 fce5 	bl	80024d8 <__aeabi_dsub>
 800ab0e:	e7d2      	b.n	800aab6 <rint+0x6e>
 800ab10:	2e33      	cmp	r6, #51	; 0x33
 800ab12:	dd08      	ble.n	800ab26 <rint+0xde>
 800ab14:	2380      	movs	r3, #128	; 0x80
 800ab16:	00db      	lsls	r3, r3, #3
 800ab18:	429e      	cmp	r6, r3
 800ab1a:	d1cc      	bne.n	800aab6 <rint+0x6e>
 800ab1c:	0002      	movs	r2, r0
 800ab1e:	000b      	movs	r3, r1
 800ab20:	f7f6 fafe 	bl	8001120 <__aeabi_dadd>
 800ab24:	e7c7      	b.n	800aab6 <rint+0x6e>
 800ab26:	2601      	movs	r6, #1
 800ab28:	4d0a      	ldr	r5, [pc, #40]	; (800ab54 <rint+0x10c>)
 800ab2a:	4276      	negs	r6, r6
 800ab2c:	1952      	adds	r2, r2, r5
 800ab2e:	40d6      	lsrs	r6, r2
 800ab30:	4206      	tst	r6, r0
 800ab32:	d0c0      	beq.n	800aab6 <rint+0x6e>
 800ab34:	0876      	lsrs	r6, r6, #1
 800ab36:	4206      	tst	r6, r0
 800ab38:	d0d5      	beq.n	800aae6 <rint+0x9e>
 800ab3a:	2180      	movs	r1, #128	; 0x80
 800ab3c:	05c9      	lsls	r1, r1, #23
 800ab3e:	4111      	asrs	r1, r2
 800ab40:	43b3      	bics	r3, r6
 800ab42:	430b      	orrs	r3, r1
 800ab44:	e7cf      	b.n	800aae6 <rint+0x9e>
 800ab46:	46c0      	nop			; (mov r8, r8)
 800ab48:	fffffc01 	.word	0xfffffc01
 800ab4c:	0800af68 	.word	0x0800af68
 800ab50:	000fffff 	.word	0x000fffff
 800ab54:	fffffbed 	.word	0xfffffbed

0800ab58 <scalbn>:
 800ab58:	004b      	lsls	r3, r1, #1
 800ab5a:	b570      	push	{r4, r5, r6, lr}
 800ab5c:	0d5b      	lsrs	r3, r3, #21
 800ab5e:	0014      	movs	r4, r2
 800ab60:	000a      	movs	r2, r1
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d10d      	bne.n	800ab82 <scalbn+0x2a>
 800ab66:	004b      	lsls	r3, r1, #1
 800ab68:	085b      	lsrs	r3, r3, #1
 800ab6a:	4303      	orrs	r3, r0
 800ab6c:	d010      	beq.n	800ab90 <scalbn+0x38>
 800ab6e:	4b27      	ldr	r3, [pc, #156]	; (800ac0c <scalbn+0xb4>)
 800ab70:	2200      	movs	r2, #0
 800ab72:	f7f7 fa45 	bl	8002000 <__aeabi_dmul>
 800ab76:	4b26      	ldr	r3, [pc, #152]	; (800ac10 <scalbn+0xb8>)
 800ab78:	429c      	cmp	r4, r3
 800ab7a:	da0a      	bge.n	800ab92 <scalbn+0x3a>
 800ab7c:	4a25      	ldr	r2, [pc, #148]	; (800ac14 <scalbn+0xbc>)
 800ab7e:	4b26      	ldr	r3, [pc, #152]	; (800ac18 <scalbn+0xc0>)
 800ab80:	e019      	b.n	800abb6 <scalbn+0x5e>
 800ab82:	4d26      	ldr	r5, [pc, #152]	; (800ac1c <scalbn+0xc4>)
 800ab84:	42ab      	cmp	r3, r5
 800ab86:	d108      	bne.n	800ab9a <scalbn+0x42>
 800ab88:	0002      	movs	r2, r0
 800ab8a:	000b      	movs	r3, r1
 800ab8c:	f7f6 fac8 	bl	8001120 <__aeabi_dadd>
 800ab90:	bd70      	pop	{r4, r5, r6, pc}
 800ab92:	000a      	movs	r2, r1
 800ab94:	004b      	lsls	r3, r1, #1
 800ab96:	0d5b      	lsrs	r3, r3, #21
 800ab98:	3b36      	subs	r3, #54	; 0x36
 800ab9a:	4d21      	ldr	r5, [pc, #132]	; (800ac20 <scalbn+0xc8>)
 800ab9c:	18e3      	adds	r3, r4, r3
 800ab9e:	42ab      	cmp	r3, r5
 800aba0:	dd0c      	ble.n	800abbc <scalbn+0x64>
 800aba2:	4c20      	ldr	r4, [pc, #128]	; (800ac24 <scalbn+0xcc>)
 800aba4:	4d20      	ldr	r5, [pc, #128]	; (800ac28 <scalbn+0xd0>)
 800aba6:	2900      	cmp	r1, #0
 800aba8:	da01      	bge.n	800abae <scalbn+0x56>
 800abaa:	4c1e      	ldr	r4, [pc, #120]	; (800ac24 <scalbn+0xcc>)
 800abac:	4d1f      	ldr	r5, [pc, #124]	; (800ac2c <scalbn+0xd4>)
 800abae:	0020      	movs	r0, r4
 800abb0:	0029      	movs	r1, r5
 800abb2:	4a1c      	ldr	r2, [pc, #112]	; (800ac24 <scalbn+0xcc>)
 800abb4:	4b1c      	ldr	r3, [pc, #112]	; (800ac28 <scalbn+0xd0>)
 800abb6:	f7f7 fa23 	bl	8002000 <__aeabi_dmul>
 800abba:	e7e9      	b.n	800ab90 <scalbn+0x38>
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	dd05      	ble.n	800abcc <scalbn+0x74>
 800abc0:	4c1b      	ldr	r4, [pc, #108]	; (800ac30 <scalbn+0xd8>)
 800abc2:	051b      	lsls	r3, r3, #20
 800abc4:	4022      	ands	r2, r4
 800abc6:	431a      	orrs	r2, r3
 800abc8:	0011      	movs	r1, r2
 800abca:	e7e1      	b.n	800ab90 <scalbn+0x38>
 800abcc:	001d      	movs	r5, r3
 800abce:	3535      	adds	r5, #53	; 0x35
 800abd0:	da13      	bge.n	800abfa <scalbn+0xa2>
 800abd2:	4a18      	ldr	r2, [pc, #96]	; (800ac34 <scalbn+0xdc>)
 800abd4:	0fcb      	lsrs	r3, r1, #31
 800abd6:	4294      	cmp	r4, r2
 800abd8:	dd08      	ble.n	800abec <scalbn+0x94>
 800abda:	4812      	ldr	r0, [pc, #72]	; (800ac24 <scalbn+0xcc>)
 800abdc:	4912      	ldr	r1, [pc, #72]	; (800ac28 <scalbn+0xd0>)
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d001      	beq.n	800abe6 <scalbn+0x8e>
 800abe2:	4810      	ldr	r0, [pc, #64]	; (800ac24 <scalbn+0xcc>)
 800abe4:	4911      	ldr	r1, [pc, #68]	; (800ac2c <scalbn+0xd4>)
 800abe6:	4a0f      	ldr	r2, [pc, #60]	; (800ac24 <scalbn+0xcc>)
 800abe8:	4b0f      	ldr	r3, [pc, #60]	; (800ac28 <scalbn+0xd0>)
 800abea:	e7e4      	b.n	800abb6 <scalbn+0x5e>
 800abec:	4809      	ldr	r0, [pc, #36]	; (800ac14 <scalbn+0xbc>)
 800abee:	490a      	ldr	r1, [pc, #40]	; (800ac18 <scalbn+0xc0>)
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d0c3      	beq.n	800ab7c <scalbn+0x24>
 800abf4:	4807      	ldr	r0, [pc, #28]	; (800ac14 <scalbn+0xbc>)
 800abf6:	4910      	ldr	r1, [pc, #64]	; (800ac38 <scalbn+0xe0>)
 800abf8:	e7c0      	b.n	800ab7c <scalbn+0x24>
 800abfa:	4c0d      	ldr	r4, [pc, #52]	; (800ac30 <scalbn+0xd8>)
 800abfc:	3336      	adds	r3, #54	; 0x36
 800abfe:	4022      	ands	r2, r4
 800ac00:	051b      	lsls	r3, r3, #20
 800ac02:	4313      	orrs	r3, r2
 800ac04:	0019      	movs	r1, r3
 800ac06:	2200      	movs	r2, #0
 800ac08:	4b0c      	ldr	r3, [pc, #48]	; (800ac3c <scalbn+0xe4>)
 800ac0a:	e7d4      	b.n	800abb6 <scalbn+0x5e>
 800ac0c:	43500000 	.word	0x43500000
 800ac10:	ffff3cb0 	.word	0xffff3cb0
 800ac14:	c2f8f359 	.word	0xc2f8f359
 800ac18:	01a56e1f 	.word	0x01a56e1f
 800ac1c:	000007ff 	.word	0x000007ff
 800ac20:	000007fe 	.word	0x000007fe
 800ac24:	8800759c 	.word	0x8800759c
 800ac28:	7e37e43c 	.word	0x7e37e43c
 800ac2c:	fe37e43c 	.word	0xfe37e43c
 800ac30:	800fffff 	.word	0x800fffff
 800ac34:	0000c350 	.word	0x0000c350
 800ac38:	81a56e1f 	.word	0x81a56e1f
 800ac3c:	3c900000 	.word	0x3c900000

0800ac40 <_init>:
 800ac40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac42:	46c0      	nop			; (mov r8, r8)
 800ac44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac46:	bc08      	pop	{r3}
 800ac48:	469e      	mov	lr, r3
 800ac4a:	4770      	bx	lr

0800ac4c <_fini>:
 800ac4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac4e:	46c0      	nop			; (mov r8, r8)
 800ac50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac52:	bc08      	pop	{r3}
 800ac54:	469e      	mov	lr, r3
 800ac56:	4770      	bx	lr
