{
  "module_name": "pinctrl-tegra194.c",
  "hash_id": "5173f453cb5864169933dd3f45537aaaf835f6350f05291c2f7f43cc6ae2c36b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/tegra/pinctrl-tegra194.c",
  "human_readable_source": "\n \n\n#include <linux/init.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n\n#include \"pinctrl-tegra.h\"\n\n \nenum {\n\tTEGRA_PIN_DAP6_SCLK_PA0,\n\tTEGRA_PIN_DAP6_DOUT_PA1,\n\tTEGRA_PIN_DAP6_DIN_PA2,\n\tTEGRA_PIN_DAP6_FS_PA3,\n\tTEGRA_PIN_DAP4_SCLK_PA4,\n\tTEGRA_PIN_DAP4_DOUT_PA5,\n\tTEGRA_PIN_DAP4_DIN_PA6,\n\tTEGRA_PIN_DAP4_FS_PA7,\n\tTEGRA_PIN_CPU_PWR_REQ_0_PB0,\n\tTEGRA_PIN_CPU_PWR_REQ_1_PB1,\n\tTEGRA_PIN_QSPI0_SCK_PC0,\n\tTEGRA_PIN_QSPI0_CS_N_PC1,\n\tTEGRA_PIN_QSPI0_IO0_PC2,\n\tTEGRA_PIN_QSPI0_IO1_PC3,\n\tTEGRA_PIN_QSPI0_IO2_PC4,\n\tTEGRA_PIN_QSPI0_IO3_PC5,\n\tTEGRA_PIN_QSPI1_SCK_PC6,\n\tTEGRA_PIN_QSPI1_CS_N_PC7,\n\tTEGRA_PIN_QSPI1_IO0_PD0,\n\tTEGRA_PIN_QSPI1_IO1_PD1,\n\tTEGRA_PIN_QSPI1_IO2_PD2,\n\tTEGRA_PIN_QSPI1_IO3_PD3,\n\tTEGRA_PIN_EQOS_TXC_PE0,\n\tTEGRA_PIN_EQOS_TD0_PE1,\n\tTEGRA_PIN_EQOS_TD1_PE2,\n\tTEGRA_PIN_EQOS_TD2_PE3,\n\tTEGRA_PIN_EQOS_TD3_PE4,\n\tTEGRA_PIN_EQOS_TX_CTL_PE5,\n\tTEGRA_PIN_EQOS_RD0_PE6,\n\tTEGRA_PIN_EQOS_RD1_PE7,\n\tTEGRA_PIN_EQOS_RD2_PF0,\n\tTEGRA_PIN_EQOS_RD3_PF1,\n\tTEGRA_PIN_EQOS_RX_CTL_PF2,\n\tTEGRA_PIN_EQOS_RXC_PF3,\n\tTEGRA_PIN_EQOS_SMA_MDIO_PF4,\n\tTEGRA_PIN_EQOS_SMA_MDC_PF5,\n\tTEGRA_PIN_SOC_GPIO00_PG0,\n\tTEGRA_PIN_SOC_GPIO01_PG1,\n\tTEGRA_PIN_SOC_GPIO02_PG2,\n\tTEGRA_PIN_SOC_GPIO03_PG3,\n\tTEGRA_PIN_SOC_GPIO08_PG4,\n\tTEGRA_PIN_SOC_GPIO09_PG5,\n\tTEGRA_PIN_SOC_GPIO10_PG6,\n\tTEGRA_PIN_SOC_GPIO11_PG7,\n\tTEGRA_PIN_SOC_GPIO12_PH0,\n\tTEGRA_PIN_SOC_GPIO13_PH1,\n\tTEGRA_PIN_SOC_GPIO14_PH2,\n\tTEGRA_PIN_UART4_TX_PH3,\n\tTEGRA_PIN_UART4_RX_PH4,\n\tTEGRA_PIN_UART4_RTS_PH5,\n\tTEGRA_PIN_UART4_CTS_PH6,\n\tTEGRA_PIN_DAP2_SCLK_PH7,\n\tTEGRA_PIN_DAP2_DOUT_PI0,\n\tTEGRA_PIN_DAP2_DIN_PI1,\n\tTEGRA_PIN_DAP2_FS_PI2,\n\tTEGRA_PIN_GEN1_I2C_SCL_PI3,\n\tTEGRA_PIN_GEN1_I2C_SDA_PI4,\n\tTEGRA_PIN_SDMMC1_CLK_PJ0,\n\tTEGRA_PIN_SDMMC1_CMD_PJ1,\n\tTEGRA_PIN_SDMMC1_DAT0_PJ2,\n\tTEGRA_PIN_SDMMC1_DAT1_PJ3,\n\tTEGRA_PIN_SDMMC1_DAT2_PJ4,\n\tTEGRA_PIN_SDMMC1_DAT3_PJ5,\n\tTEGRA_PIN_PEX_L0_CLKREQ_N_PK0,\n\tTEGRA_PIN_PEX_L0_RST_N_PK1,\n\tTEGRA_PIN_PEX_L1_CLKREQ_N_PK2,\n\tTEGRA_PIN_PEX_L1_RST_N_PK3,\n\tTEGRA_PIN_PEX_L2_CLKREQ_N_PK4,\n\tTEGRA_PIN_PEX_L2_RST_N_PK5,\n\tTEGRA_PIN_PEX_L3_CLKREQ_N_PK6,\n\tTEGRA_PIN_PEX_L3_RST_N_PK7,\n\tTEGRA_PIN_PEX_L4_CLKREQ_N_PL0,\n\tTEGRA_PIN_PEX_L4_RST_N_PL1,\n\tTEGRA_PIN_PEX_WAKE_N_PL2,\n\tTEGRA_PIN_SATA_DEV_SLP_PL3,\n\tTEGRA_PIN_DP_AUX_CH0_HPD_PM0,\n\tTEGRA_PIN_DP_AUX_CH1_HPD_PM1,\n\tTEGRA_PIN_DP_AUX_CH2_HPD_PM2,\n\tTEGRA_PIN_DP_AUX_CH3_HPD_PM3,\n\tTEGRA_PIN_HDMI_CEC_PM4,\n\tTEGRA_PIN_SOC_GPIO50_PM5,\n\tTEGRA_PIN_SOC_GPIO51_PM6,\n\tTEGRA_PIN_SOC_GPIO52_PM7,\n\tTEGRA_PIN_SOC_GPIO53_PN0,\n\tTEGRA_PIN_SOC_GPIO54_PN1,\n\tTEGRA_PIN_SOC_GPIO55_PN2,\n\tTEGRA_PIN_SDMMC3_CLK_PO0,\n\tTEGRA_PIN_SDMMC3_CMD_PO1,\n\tTEGRA_PIN_SDMMC3_DAT0_PO2,\n\tTEGRA_PIN_SDMMC3_DAT1_PO3,\n\tTEGRA_PIN_SDMMC3_DAT2_PO4,\n\tTEGRA_PIN_SDMMC3_DAT3_PO5,\n\tTEGRA_PIN_EXTPERIPH1_CLK_PP0,\n\tTEGRA_PIN_EXTPERIPH2_CLK_PP1,\n\tTEGRA_PIN_CAM_I2C_SCL_PP2,\n\tTEGRA_PIN_CAM_I2C_SDA_PP3,\n\tTEGRA_PIN_SOC_GPIO04_PP4,\n\tTEGRA_PIN_SOC_GPIO05_PP5,\n\tTEGRA_PIN_SOC_GPIO06_PP6,\n\tTEGRA_PIN_SOC_GPIO07_PP7,\n\tTEGRA_PIN_SOC_GPIO20_PQ0,\n\tTEGRA_PIN_SOC_GPIO21_PQ1,\n\tTEGRA_PIN_SOC_GPIO22_PQ2,\n\tTEGRA_PIN_SOC_GPIO23_PQ3,\n\tTEGRA_PIN_SOC_GPIO40_PQ4,\n\tTEGRA_PIN_SOC_GPIO41_PQ5,\n\tTEGRA_PIN_SOC_GPIO42_PQ6,\n\tTEGRA_PIN_SOC_GPIO43_PQ7,\n\tTEGRA_PIN_SOC_GPIO44_PR0,\n\tTEGRA_PIN_SOC_GPIO45_PR1,\n\tTEGRA_PIN_UART1_TX_PR2,\n\tTEGRA_PIN_UART1_RX_PR3,\n\tTEGRA_PIN_UART1_RTS_PR4,\n\tTEGRA_PIN_UART1_CTS_PR5,\n\tTEGRA_PIN_DAP1_SCLK_PS0,\n\tTEGRA_PIN_DAP1_DOUT_PS1,\n\tTEGRA_PIN_DAP1_DIN_PS2,\n\tTEGRA_PIN_DAP1_FS_PS3,\n\tTEGRA_PIN_AUD_MCLK_PS4,\n\tTEGRA_PIN_SOC_GPIO30_PS5,\n\tTEGRA_PIN_SOC_GPIO31_PS6,\n\tTEGRA_PIN_SOC_GPIO32_PS7,\n\tTEGRA_PIN_SOC_GPIO33_PT0,\n\tTEGRA_PIN_DAP3_SCLK_PT1,\n\tTEGRA_PIN_DAP3_DOUT_PT2,\n\tTEGRA_PIN_DAP3_DIN_PT3,\n\tTEGRA_PIN_DAP3_FS_PT4,\n\tTEGRA_PIN_DAP5_SCLK_PT5,\n\tTEGRA_PIN_DAP5_DOUT_PT6,\n\tTEGRA_PIN_DAP5_DIN_PT7,\n\tTEGRA_PIN_DAP5_FS_PU0,\n\tTEGRA_PIN_DIRECTDC1_CLK_PV0,\n\tTEGRA_PIN_DIRECTDC1_IN_PV1,\n\tTEGRA_PIN_DIRECTDC1_OUT0_PV2,\n\tTEGRA_PIN_DIRECTDC1_OUT1_PV3,\n\tTEGRA_PIN_DIRECTDC1_OUT2_PV4,\n\tTEGRA_PIN_DIRECTDC1_OUT3_PV5,\n\tTEGRA_PIN_DIRECTDC1_OUT4_PV6,\n\tTEGRA_PIN_DIRECTDC1_OUT5_PV7,\n\tTEGRA_PIN_DIRECTDC1_OUT6_PW0,\n\tTEGRA_PIN_DIRECTDC1_OUT7_PW1,\n\tTEGRA_PIN_GPU_PWR_REQ_PX0,\n\tTEGRA_PIN_CV_PWR_REQ_PX1,\n\tTEGRA_PIN_GP_PWM2_PX2,\n\tTEGRA_PIN_GP_PWM3_PX3,\n\tTEGRA_PIN_UART2_TX_PX4,\n\tTEGRA_PIN_UART2_RX_PX5,\n\tTEGRA_PIN_UART2_RTS_PX6,\n\tTEGRA_PIN_UART2_CTS_PX7,\n\tTEGRA_PIN_SPI3_SCK_PY0,\n\tTEGRA_PIN_SPI3_MISO_PY1,\n\tTEGRA_PIN_SPI3_MOSI_PY2,\n\tTEGRA_PIN_SPI3_CS0_PY3,\n\tTEGRA_PIN_SPI3_CS1_PY4,\n\tTEGRA_PIN_UART5_TX_PY5,\n\tTEGRA_PIN_UART5_RX_PY6,\n\tTEGRA_PIN_UART5_RTS_PY7,\n\tTEGRA_PIN_UART5_CTS_PZ0,\n\tTEGRA_PIN_USB_VBUS_EN0_PZ1,\n\tTEGRA_PIN_USB_VBUS_EN1_PZ2,\n\tTEGRA_PIN_SPI1_SCK_PZ3,\n\tTEGRA_PIN_SPI1_MISO_PZ4,\n\tTEGRA_PIN_SPI1_MOSI_PZ5,\n\tTEGRA_PIN_SPI1_CS0_PZ6,\n\tTEGRA_PIN_SPI1_CS1_PZ7,\n\tTEGRA_PIN_UFS0_REF_CLK_PFF0,\n\tTEGRA_PIN_UFS0_RST_PFF1,\n\tTEGRA_PIN_PEX_L5_CLKREQ_N_PGG0,\n\tTEGRA_PIN_PEX_L5_RST_N_PGG1,\n\tTEGRA_PIN_DIRECTDC_COMP,\n\tTEGRA_PIN_SDMMC4_CLK,\n\tTEGRA_PIN_SDMMC4_CMD,\n\tTEGRA_PIN_SDMMC4_DQS,\n\tTEGRA_PIN_SDMMC4_DAT7,\n\tTEGRA_PIN_SDMMC4_DAT6,\n\tTEGRA_PIN_SDMMC4_DAT5,\n\tTEGRA_PIN_SDMMC4_DAT4,\n\tTEGRA_PIN_SDMMC4_DAT3,\n\tTEGRA_PIN_SDMMC4_DAT2,\n\tTEGRA_PIN_SDMMC4_DAT1,\n\tTEGRA_PIN_SDMMC4_DAT0,\n\tTEGRA_PIN_SDMMC1_COMP,\n\tTEGRA_PIN_SDMMC1_HV_TRIM,\n\tTEGRA_PIN_SDMMC3_COMP,\n\tTEGRA_PIN_SDMMC3_HV_TRIM,\n\tTEGRA_PIN_EQOS_COMP,\n\tTEGRA_PIN_QSPI_COMP,\n};\n\nenum {\n\tTEGRA_PIN_CAN1_DOUT_PAA0,\n\tTEGRA_PIN_CAN1_DIN_PAA1,\n\tTEGRA_PIN_CAN0_DOUT_PAA2,\n\tTEGRA_PIN_CAN0_DIN_PAA3,\n\tTEGRA_PIN_CAN0_STB_PAA4,\n\tTEGRA_PIN_CAN0_EN_PAA5,\n\tTEGRA_PIN_CAN0_WAKE_PAA6,\n\tTEGRA_PIN_CAN0_ERR_PAA7,\n\tTEGRA_PIN_CAN1_STB_PBB0,\n\tTEGRA_PIN_CAN1_EN_PBB1,\n\tTEGRA_PIN_CAN1_WAKE_PBB2,\n\tTEGRA_PIN_CAN1_ERR_PBB3,\n\tTEGRA_PIN_SPI2_SCK_PCC0,\n\tTEGRA_PIN_SPI2_MISO_PCC1,\n\tTEGRA_PIN_SPI2_MOSI_PCC2,\n\tTEGRA_PIN_SPI2_CS0_PCC3,\n\tTEGRA_PIN_TOUCH_CLK_PCC4,\n\tTEGRA_PIN_UART3_TX_PCC5,\n\tTEGRA_PIN_UART3_RX_PCC6,\n\tTEGRA_PIN_GEN2_I2C_SCL_PCC7,\n\tTEGRA_PIN_GEN2_I2C_SDA_PDD0,\n\tTEGRA_PIN_GEN8_I2C_SCL_PDD1,\n\tTEGRA_PIN_GEN8_I2C_SDA_PDD2,\n\tTEGRA_PIN_SAFE_STATE_PEE0,\n\tTEGRA_PIN_VCOMP_ALERT_PEE1,\n\tTEGRA_PIN_AO_RETENTION_N_PEE2,\n\tTEGRA_PIN_BATT_OC_PEE3,\n\tTEGRA_PIN_POWER_ON_PEE4,\n\tTEGRA_PIN_PWR_I2C_SCL_PEE5,\n\tTEGRA_PIN_PWR_I2C_SDA_PEE6,\n\tTEGRA_PIN_SYS_RESET_N,\n\tTEGRA_PIN_SHUTDOWN_N,\n\tTEGRA_PIN_PMU_INT_N,\n\tTEGRA_PIN_SOC_PWR_REQ,\n\tTEGRA_PIN_CLK_32K_IN,\n};\n\n \nstatic const struct pinctrl_pin_desc tegra194_pins[] = {\n\tPINCTRL_PIN(TEGRA_PIN_DAP6_SCLK_PA0, \"DAP6_SCLK_PA0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP6_DOUT_PA1, \"DAP6_DOUT_PA1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP6_DIN_PA2, \"DAP6_DIN_PA2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP6_FS_PA3, \"DAP6_FS_PA3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_SCLK_PA4, \"DAP4_SCLK_PA4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_DOUT_PA5, \"DAP4_DOUT_PA5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_DIN_PA6, \"DAP4_DIN_PA6\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_FS_PA7, \"DAP4_FS_PA7\"),\n\tPINCTRL_PIN(TEGRA_PIN_CPU_PWR_REQ_0_PB0, \"CPU_PWR_REQ_0_PB0\"),\n\tPINCTRL_PIN(TEGRA_PIN_CPU_PWR_REQ_1_PB1, \"CPU_PWR_REQ_1_PB1\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI0_SCK_PC0, \"QSPI0_SCK_PC0\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI0_CS_N_PC1, \"QSPI0_CS_N_PC1\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI0_IO0_PC2, \"QSPI0_IO0_PC2\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI0_IO1_PC3, \"QSPI0_IO1_PC3\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI0_IO2_PC4, \"QSPI0_IO2_PC4\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI0_IO3_PC5, \"QSPI0_IO3_PC5\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI1_SCK_PC6, \"QSPI1_SCK_PC6\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI1_CS_N_PC7, \"QSPI1_CS_N_PC7\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI1_IO0_PD0, \"QSPI1_IO0_PD0\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI1_IO1_PD1, \"QSPI1_IO1_PD1\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI1_IO2_PD2, \"QSPI1_IO2_PD2\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI1_IO3_PD3, \"QSPI1_IO3_PD3\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_TXC_PE0, \"EQOS_TXC_PE0\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_TD0_PE1, \"EQOS_TD0_PE1\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_TD1_PE2, \"EQOS_TD1_PE2\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_TD2_PE3, \"EQOS_TD2_PE3\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_TD3_PE4, \"EQOS_TD3_PE4\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_TX_CTL_PE5, \"EQOS_TX_CTL_PE5\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_RD0_PE6, \"EQOS_RD0_PE6\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_RD1_PE7, \"EQOS_RD1_PE7\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_RD2_PF0, \"EQOS_RD2_PF0\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_RD3_PF1, \"EQOS_RD3_PF1\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_RX_CTL_PF2, \"EQOS_RX_CTL_PF2\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_RXC_PF3, \"EQOS_RXC_PF3\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_SMA_MDIO_PF4, \"EQOS_SMA_MDIO_PF4\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_SMA_MDC_PF5, \"EQOS_SMA_MDC_PF5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO00_PG0, \"SOC_GPIO00_PG0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO01_PG1, \"SOC_GPIO01_PG1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO02_PG2, \"SOC_GPIO02_PG2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO03_PG3, \"SOC_GPIO03_PG3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO08_PG4, \"SOC_GPIO08_PG4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO09_PG5, \"SOC_GPIO09_PG5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO10_PG6, \"SOC_GPIO10_PG6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO11_PG7, \"SOC_GPIO11_PG7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO12_PH0, \"SOC_GPIO12_PH0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO13_PH1, \"SOC_GPIO13_PH1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO14_PH2, \"SOC_GPIO14_PH2\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART4_TX_PH3, \"UART4_TX_PH3\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART4_RX_PH4, \"UART4_RX_PH4\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART4_RTS_PH5, \"UART4_RTS_PH5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART4_CTS_PH6, \"UART4_CTS_PH6\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_SCLK_PH7, \"DAP2_SCLK_PH7\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_DOUT_PI0, \"DAP2_DOUT_PI0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_DIN_PI1, \"DAP2_DIN_PI1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_FS_PI2, \"DAP2_FS_PI2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN1_I2C_SCL_PI3, \"GEN1_I2C_SCL_PI3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN1_I2C_SDA_PI4, \"GEN1_I2C_SDA_PI4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_CLK_PJ0, \"SDMMC1_CLK_PJ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_CMD_PJ1, \"SDMMC1_CMD_PJ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT0_PJ2, \"SDMMC1_DAT0_PJ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT1_PJ3, \"SDMMC1_DAT1_PJ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT2_PJ4, \"SDMMC1_DAT2_PJ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT3_PJ5, \"SDMMC1_DAT3_PJ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L0_CLKREQ_N_PK0, \"PEX_L0_CLKREQ_N_PK0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L0_RST_N_PK1, \"PEX_L0_RST_N_PK1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L1_CLKREQ_N_PK2, \"PEX_L1_CLKREQ_N_PK2\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L1_RST_N_PK3, \"PEX_L1_RST_N_PK3\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L2_CLKREQ_N_PK4, \"PEX_L2_CLKREQ_N_PK4\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L2_RST_N_PK5, \"PEX_L2_RST_N_PK5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L3_CLKREQ_N_PK6, \"PEX_L3_CLKREQ_N_PK6\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L3_RST_N_PK7, \"PEX_L3_RST_N_PK7\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L4_CLKREQ_N_PL0, \"PEX_L4_CLKREQ_N_PL0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L4_RST_N_PL1, \"PEX_L4_RST_N_PL1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_WAKE_N_PL2, \"PEX_WAKE_N_PL2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SATA_DEV_SLP_PL3, \"SATA_DEV_SLP_PL3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH0_HPD_PM0, \"DP_AUX_CH0_HPD_PM0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH1_HPD_PM1, \"DP_AUX_CH1_HPD_PM1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH2_HPD_PM2, \"DP_AUX_CH2_HPD_PM2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_AUX_CH3_HPD_PM3, \"DP_AUX_CH3_HPD_PM3\"),\n\tPINCTRL_PIN(TEGRA_PIN_HDMI_CEC_PM4, \"HDMI_CEC_PM4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO50_PM5, \"SOC_GPIO50_PM5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO51_PM6, \"SOC_GPIO51_PM6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO52_PM7, \"SOC_GPIO52_PM7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO53_PN0, \"SOC_GPIO53_PN0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO54_PN1, \"SOC_GPIO54_PN1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO55_PN2, \"SOC_GPIO55_PN2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_CLK_PO0, \"SDMMC3_CLK_PO0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_CMD_PO1, \"SDMMC3_CMD_PO1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_DAT0_PO2, \"SDMMC3_DAT0_PO2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_DAT1_PO3, \"SDMMC3_DAT1_PO3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_DAT2_PO4, \"SDMMC3_DAT2_PO4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_DAT3_PO5, \"SDMMC3_DAT3_PO5\"),\n\tPINCTRL_PIN(TEGRA_PIN_EXTPERIPH1_CLK_PP0, \"EXTPERIPH1_CLK_PP0\"),\n\tPINCTRL_PIN(TEGRA_PIN_EXTPERIPH2_CLK_PP1, \"EXTPERIPH2_CLK_PP1\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_I2C_SCL_PP2, \"CAM_I2C_SCL_PP2\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_I2C_SDA_PP3, \"CAM_I2C_SDA_PP3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO04_PP4, \"SOC_GPIO04_PP4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO05_PP5, \"SOC_GPIO05_PP5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO06_PP6, \"SOC_GPIO06_PP6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO07_PP7, \"SOC_GPIO07_PP7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO20_PQ0, \"SOC_GPIO20_PQ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO21_PQ1, \"SOC_GPIO21_PQ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO22_PQ2, \"SOC_GPIO22_PQ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO23_PQ3, \"SOC_GPIO23_PQ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO40_PQ4, \"SOC_GPIO40_PQ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO41_PQ5, \"SOC_GPIO41_PQ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO42_PQ6, \"SOC_GPIO42_PQ6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO43_PQ7, \"SOC_GPIO43_PQ7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO44_PR0, \"SOC_GPIO44_PR0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO45_PR1, \"SOC_GPIO45_PR1\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART1_TX_PR2, \"UART1_TX_PR2\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART1_RX_PR3, \"UART1_RX_PR3\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART1_RTS_PR4, \"UART1_RTS_PR4\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART1_CTS_PR5, \"UART1_CTS_PR5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_SCLK_PS0, \"DAP1_SCLK_PS0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_DOUT_PS1, \"DAP1_DOUT_PS1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_DIN_PS2, \"DAP1_DIN_PS2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_FS_PS3, \"DAP1_FS_PS3\"),\n\tPINCTRL_PIN(TEGRA_PIN_AUD_MCLK_PS4, \"AUD_MCLK_PS4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO30_PS5, \"SOC_GPIO30_PS5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO31_PS6, \"SOC_GPIO31_PS6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO32_PS7, \"SOC_GPIO32_PS7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_GPIO33_PT0, \"SOC_GPIO33_PT0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP3_SCLK_PT1, \"DAP3_SCLK_PT1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP3_DOUT_PT2, \"DAP3_DOUT_PT2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP3_DIN_PT3, \"DAP3_DIN_PT3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP3_FS_PT4, \"DAP3_FS_PT4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP5_SCLK_PT5, \"DAP5_SCLK_PT5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP5_DOUT_PT6, \"DAP5_DOUT_PT6\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP5_DIN_PT7, \"DAP5_DIN_PT7\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP5_FS_PU0, \"DAP5_FS_PU0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DIRECTDC1_CLK_PV0, \"DIRECTDC1_CLK_PV0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DIRECTDC1_IN_PV1, \"DIRECTDC1_IN_PV1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DIRECTDC1_OUT0_PV2, \"DIRECTDC1_OUT0_PV2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DIRECTDC1_OUT1_PV3, \"DIRECTDC1_OUT1_PV3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DIRECTDC1_OUT2_PV4, \"DIRECTDC1_OUT2_PV4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DIRECTDC1_OUT3_PV5, \"DIRECTDC1_OUT3_PV5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DIRECTDC1_OUT4_PV6, \"DIRECTDC1_OUT4_PV6\"),\n\tPINCTRL_PIN(TEGRA_PIN_DIRECTDC1_OUT5_PV7, \"DIRECTDC1_OUT5_PV7\"),\n\tPINCTRL_PIN(TEGRA_PIN_DIRECTDC1_OUT6_PW0, \"DIRECTDC1_OUT6_PW0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DIRECTDC1_OUT7_PW1, \"DIRECTDC1_OUT7_PW1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPU_PWR_REQ_PX0, \"GPU_PWR_REQ_PX0\"),\n\tPINCTRL_PIN(TEGRA_PIN_CV_PWR_REQ_PX1, \"CV_PWR_REQ_PX1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GP_PWM2_PX2, \"GP_PWM2_PX2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GP_PWM3_PX3, \"GP_PWM3_PX3\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_TX_PX4, \"UART2_TX_PX4\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_RX_PX5, \"UART2_RX_PX5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_RTS_PX6, \"UART2_RTS_PX6\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_CTS_PX7, \"UART2_CTS_PX7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI3_SCK_PY0, \"SPI3_SCK_PY0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI3_MISO_PY1, \"SPI3_MISO_PY1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI3_MOSI_PY2, \"SPI3_MOSI_PY2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI3_CS0_PY3, \"SPI3_CS0_PY3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI3_CS1_PY4, \"SPI3_CS1_PY4\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART5_TX_PY5, \"UART5_TX_PY5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART5_RX_PY6, \"UART5_RX_PY6\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART5_RTS_PY7, \"UART5_RTS_PY7\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART5_CTS_PZ0, \"UART5_CTS_PZ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_USB_VBUS_EN0_PZ1, \"USB_VBUS_EN0_PZ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_USB_VBUS_EN1_PZ2, \"USB_VBUS_EN1_PZ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_SCK_PZ3, \"SPI1_SCK_PZ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_MISO_PZ4, \"SPI1_MISO_PZ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_MOSI_PZ5, \"SPI1_MOSI_PZ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_CS0_PZ6, \"SPI1_CS0_PZ6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_CS1_PZ7, \"SPI1_CS1_PZ7\"),\n\tPINCTRL_PIN(TEGRA_PIN_UFS0_REF_CLK_PFF0, \"UFS0_REF_CLK_PFF0\"),\n\tPINCTRL_PIN(TEGRA_PIN_UFS0_RST_PFF1, \"UFS0_RST_PFF1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L5_CLKREQ_N_PGG0, \"PEX_L5_CLKREQ_N_PGG0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L5_RST_N_PGG1, \"PEX_L5_RST_N_PGG1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DIRECTDC_COMP, \"DIRECTDC_COMP\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_CLK, \"SDMMC4_CLK\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_CMD, \"SDMMC4_CMD\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DQS, \"SDMMC4_DQS\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT7, \"SDMMC4_DAT7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT6, \"SDMMC4_DAT6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT5, \"SDMMC4_DAT5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT4, \"SDMMC4_DAT4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT3, \"SDMMC4_DAT3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT2, \"SDMMC4_DAT2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT1, \"SDMMC4_DAT1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT0, \"SDMMC4_DAT0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_COMP, \"SDMMC1_COMP\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_HV_TRIM, \"SDMMC1_HV_TRIM\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_COMP, \"SDMMC3_COMP\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_HV_TRIM, \"SDMMC3_HV_TRIM\"),\n\tPINCTRL_PIN(TEGRA_PIN_EQOS_COMP, \"EQOS_COMP\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI_COMP, \"QSPI_COMP\"),\n};\n\nstatic const unsigned int dap6_sclk_pa0_pins[] = {\n\tTEGRA_PIN_DAP6_SCLK_PA0,\n};\nstatic const unsigned int dap6_dout_pa1_pins[] = {\n\tTEGRA_PIN_DAP6_DOUT_PA1,\n};\nstatic const unsigned int dap6_din_pa2_pins[] = {\n\tTEGRA_PIN_DAP6_DIN_PA2,\n};\nstatic const unsigned int dap6_fs_pa3_pins[] = {\n\tTEGRA_PIN_DAP6_FS_PA3,\n};\nstatic const unsigned int dap4_sclk_pa4_pins[] = {\n\tTEGRA_PIN_DAP4_SCLK_PA4,\n};\nstatic const unsigned int dap4_dout_pa5_pins[] = {\n\tTEGRA_PIN_DAP4_DOUT_PA5,\n};\nstatic const unsigned int dap4_din_pa6_pins[] = {\n\tTEGRA_PIN_DAP4_DIN_PA6,\n};\nstatic const unsigned int dap4_fs_pa7_pins[] = {\n\tTEGRA_PIN_DAP4_FS_PA7,\n};\nstatic const unsigned int cpu_pwr_req_0_pb0_pins[] = {\n\tTEGRA_PIN_CPU_PWR_REQ_0_PB0,\n};\nstatic const unsigned int cpu_pwr_req_1_pb1_pins[] = {\n\tTEGRA_PIN_CPU_PWR_REQ_1_PB1,\n};\nstatic const unsigned int qspi0_sck_pc0_pins[] = {\n\tTEGRA_PIN_QSPI0_SCK_PC0,\n};\nstatic const unsigned int qspi0_cs_n_pc1_pins[] = {\n\tTEGRA_PIN_QSPI0_CS_N_PC1,\n};\nstatic const unsigned int qspi0_io0_pc2_pins[] = {\n\tTEGRA_PIN_QSPI0_IO0_PC2,\n};\nstatic const unsigned int qspi0_io1_pc3_pins[] = {\n\tTEGRA_PIN_QSPI0_IO1_PC3,\n};\nstatic const unsigned int qspi0_io2_pc4_pins[] = {\n\tTEGRA_PIN_QSPI0_IO2_PC4,\n};\nstatic const unsigned int qspi0_io3_pc5_pins[] = {\n\tTEGRA_PIN_QSPI0_IO3_PC5,\n};\nstatic const unsigned int qspi1_sck_pc6_pins[] = {\n\tTEGRA_PIN_QSPI1_SCK_PC6,\n};\nstatic const unsigned int qspi1_cs_n_pc7_pins[] = {\n\tTEGRA_PIN_QSPI1_CS_N_PC7,\n};\nstatic const unsigned int qspi1_io0_pd0_pins[] = {\n\tTEGRA_PIN_QSPI1_IO0_PD0,\n};\nstatic const unsigned int qspi1_io1_pd1_pins[] = {\n\tTEGRA_PIN_QSPI1_IO1_PD1,\n};\nstatic const unsigned int qspi1_io2_pd2_pins[] = {\n\tTEGRA_PIN_QSPI1_IO2_PD2,\n};\nstatic const unsigned int qspi1_io3_pd3_pins[] = {\n\tTEGRA_PIN_QSPI1_IO3_PD3,\n};\nstatic const unsigned int eqos_txc_pe0_pins[] = {\n\tTEGRA_PIN_EQOS_TXC_PE0,\n};\nstatic const unsigned int eqos_td0_pe1_pins[] = {\n\tTEGRA_PIN_EQOS_TD0_PE1,\n};\nstatic const unsigned int eqos_td1_pe2_pins[] = {\n\tTEGRA_PIN_EQOS_TD1_PE2,\n};\nstatic const unsigned int eqos_td2_pe3_pins[] = {\n\tTEGRA_PIN_EQOS_TD2_PE3,\n};\nstatic const unsigned int eqos_td3_pe4_pins[] = {\n\tTEGRA_PIN_EQOS_TD3_PE4,\n};\nstatic const unsigned int eqos_tx_ctl_pe5_pins[] = {\n\tTEGRA_PIN_EQOS_TX_CTL_PE5,\n};\nstatic const unsigned int eqos_rd0_pe6_pins[] = {\n\tTEGRA_PIN_EQOS_RD0_PE6,\n};\nstatic const unsigned int eqos_rd1_pe7_pins[] = {\n\tTEGRA_PIN_EQOS_RD1_PE7,\n};\nstatic const unsigned int eqos_rd2_pf0_pins[] = {\n\tTEGRA_PIN_EQOS_RD2_PF0,\n};\nstatic const unsigned int eqos_rd3_pf1_pins[] = {\n\tTEGRA_PIN_EQOS_RD3_PF1,\n};\nstatic const unsigned int eqos_rx_ctl_pf2_pins[] = {\n\tTEGRA_PIN_EQOS_RX_CTL_PF2,\n};\nstatic const unsigned int eqos_rxc_pf3_pins[] = {\n\tTEGRA_PIN_EQOS_RXC_PF3,\n};\nstatic const unsigned int eqos_sma_mdio_pf4_pins[] = {\n\tTEGRA_PIN_EQOS_SMA_MDIO_PF4,\n};\nstatic const unsigned int eqos_sma_mdc_pf5_pins[] = {\n\tTEGRA_PIN_EQOS_SMA_MDC_PF5,\n};\nstatic const unsigned int soc_gpio00_pg0_pins[] = {\n\tTEGRA_PIN_SOC_GPIO00_PG0,\n};\nstatic const unsigned int soc_gpio01_pg1_pins[] = {\n\tTEGRA_PIN_SOC_GPIO01_PG1,\n};\nstatic const unsigned int soc_gpio02_pg2_pins[] = {\n\tTEGRA_PIN_SOC_GPIO02_PG2,\n};\nstatic const unsigned int soc_gpio03_pg3_pins[] = {\n\tTEGRA_PIN_SOC_GPIO03_PG3,\n};\nstatic const unsigned int soc_gpio08_pg4_pins[] = {\n\tTEGRA_PIN_SOC_GPIO08_PG4,\n};\nstatic const unsigned int soc_gpio09_pg5_pins[] = {\n\tTEGRA_PIN_SOC_GPIO09_PG5,\n};\nstatic const unsigned int soc_gpio10_pg6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO10_PG6,\n};\nstatic const unsigned int soc_gpio11_pg7_pins[] = {\n\tTEGRA_PIN_SOC_GPIO11_PG7,\n};\nstatic const unsigned int soc_gpio12_ph0_pins[] = {\n\tTEGRA_PIN_SOC_GPIO12_PH0,\n};\nstatic const unsigned int soc_gpio13_ph1_pins[] = {\n\tTEGRA_PIN_SOC_GPIO13_PH1,\n};\nstatic const unsigned int soc_gpio14_ph2_pins[] = {\n\tTEGRA_PIN_SOC_GPIO14_PH2,\n};\nstatic const unsigned int uart4_tx_ph3_pins[] = {\n\tTEGRA_PIN_UART4_TX_PH3,\n};\nstatic const unsigned int uart4_rx_ph4_pins[] = {\n\tTEGRA_PIN_UART4_RX_PH4,\n};\nstatic const unsigned int uart4_rts_ph5_pins[] = {\n\tTEGRA_PIN_UART4_RTS_PH5,\n};\nstatic const unsigned int uart4_cts_ph6_pins[] = {\n\tTEGRA_PIN_UART4_CTS_PH6,\n};\nstatic const unsigned int dap2_sclk_ph7_pins[] = {\n\tTEGRA_PIN_DAP2_SCLK_PH7,\n};\nstatic const unsigned int dap2_dout_pi0_pins[] = {\n\tTEGRA_PIN_DAP2_DOUT_PI0,\n};\nstatic const unsigned int dap2_din_pi1_pins[] = {\n\tTEGRA_PIN_DAP2_DIN_PI1,\n};\nstatic const unsigned int dap2_fs_pi2_pins[] = {\n\tTEGRA_PIN_DAP2_FS_PI2,\n};\nstatic const unsigned int gen1_i2c_scl_pi3_pins[] = {\n\tTEGRA_PIN_GEN1_I2C_SCL_PI3,\n};\nstatic const unsigned int gen1_i2c_sda_pi4_pins[] = {\n\tTEGRA_PIN_GEN1_I2C_SDA_PI4,\n};\nstatic const unsigned int sdmmc1_clk_pj0_pins[] = {\n\tTEGRA_PIN_SDMMC1_CLK_PJ0,\n};\nstatic const unsigned int sdmmc1_cmd_pj1_pins[] = {\n\tTEGRA_PIN_SDMMC1_CMD_PJ1,\n};\nstatic const unsigned int sdmmc1_dat0_pj2_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT0_PJ2,\n};\nstatic const unsigned int sdmmc1_dat1_pj3_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT1_PJ3,\n};\nstatic const unsigned int sdmmc1_dat2_pj4_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT2_PJ4,\n};\nstatic const unsigned int sdmmc1_dat3_pj5_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT3_PJ5,\n};\nstatic const unsigned int pex_l0_clkreq_n_pk0_pins[] = {\n\tTEGRA_PIN_PEX_L0_CLKREQ_N_PK0,\n};\nstatic const unsigned int pex_l0_rst_n_pk1_pins[] = {\n\tTEGRA_PIN_PEX_L0_RST_N_PK1,\n};\nstatic const unsigned int pex_l1_clkreq_n_pk2_pins[] = {\n\tTEGRA_PIN_PEX_L1_CLKREQ_N_PK2,\n};\nstatic const unsigned int pex_l1_rst_n_pk3_pins[] = {\n\tTEGRA_PIN_PEX_L1_RST_N_PK3,\n};\nstatic const unsigned int pex_l2_clkreq_n_pk4_pins[] = {\n\tTEGRA_PIN_PEX_L2_CLKREQ_N_PK4,\n};\nstatic const unsigned int pex_l2_rst_n_pk5_pins[] = {\n\tTEGRA_PIN_PEX_L2_RST_N_PK5,\n};\nstatic const unsigned int pex_l3_clkreq_n_pk6_pins[] = {\n\tTEGRA_PIN_PEX_L3_CLKREQ_N_PK6,\n};\nstatic const unsigned int pex_l3_rst_n_pk7_pins[] = {\n\tTEGRA_PIN_PEX_L3_RST_N_PK7,\n};\nstatic const unsigned int pex_l4_clkreq_n_pl0_pins[] = {\n\tTEGRA_PIN_PEX_L4_CLKREQ_N_PL0,\n};\nstatic const unsigned int pex_l4_rst_n_pl1_pins[] = {\n\tTEGRA_PIN_PEX_L4_RST_N_PL1,\n};\nstatic const unsigned int pex_wake_n_pl2_pins[] = {\n\tTEGRA_PIN_PEX_WAKE_N_PL2,\n};\nstatic const unsigned int sata_dev_slp_pl3_pins[] = {\n\tTEGRA_PIN_SATA_DEV_SLP_PL3,\n};\nstatic const unsigned int dp_aux_ch0_hpd_pm0_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH0_HPD_PM0,\n};\nstatic const unsigned int dp_aux_ch1_hpd_pm1_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH1_HPD_PM1,\n};\nstatic const unsigned int dp_aux_ch2_hpd_pm2_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH2_HPD_PM2,\n};\nstatic const unsigned int dp_aux_ch3_hpd_pm3_pins[] = {\n\tTEGRA_PIN_DP_AUX_CH3_HPD_PM3,\n};\nstatic const unsigned int hdmi_cec_pm4_pins[] = {\n\tTEGRA_PIN_HDMI_CEC_PM4,\n};\nstatic const unsigned int soc_gpio50_pm5_pins[] = {\n\tTEGRA_PIN_SOC_GPIO50_PM5,\n};\nstatic const unsigned int soc_gpio51_pm6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO51_PM6,\n};\nstatic const unsigned int soc_gpio52_pm7_pins[] = {\n\tTEGRA_PIN_SOC_GPIO52_PM7,\n};\nstatic const unsigned int soc_gpio53_pn0_pins[] = {\n\tTEGRA_PIN_SOC_GPIO53_PN0,\n};\nstatic const unsigned int soc_gpio54_pn1_pins[] = {\n\tTEGRA_PIN_SOC_GPIO54_PN1,\n};\nstatic const unsigned int soc_gpio55_pn2_pins[] = {\n\tTEGRA_PIN_SOC_GPIO55_PN2,\n};\nstatic const unsigned int sdmmc3_clk_po0_pins[] = {\n\tTEGRA_PIN_SDMMC3_CLK_PO0,\n};\nstatic const unsigned int sdmmc3_cmd_po1_pins[] = {\n\tTEGRA_PIN_SDMMC3_CMD_PO1,\n};\nstatic const unsigned int sdmmc3_dat0_po2_pins[] = {\n\tTEGRA_PIN_SDMMC3_DAT0_PO2,\n};\nstatic const unsigned int sdmmc3_dat1_po3_pins[] = {\n\tTEGRA_PIN_SDMMC3_DAT1_PO3,\n};\nstatic const unsigned int sdmmc3_dat2_po4_pins[] = {\n\tTEGRA_PIN_SDMMC3_DAT2_PO4,\n};\nstatic const unsigned int sdmmc3_dat3_po5_pins[] = {\n\tTEGRA_PIN_SDMMC3_DAT3_PO5,\n};\nstatic const unsigned int extperiph1_clk_pp0_pins[] = {\n\tTEGRA_PIN_EXTPERIPH1_CLK_PP0,\n};\nstatic const unsigned int extperiph2_clk_pp1_pins[] = {\n\tTEGRA_PIN_EXTPERIPH2_CLK_PP1,\n};\nstatic const unsigned int cam_i2c_scl_pp2_pins[] = {\n\tTEGRA_PIN_CAM_I2C_SCL_PP2,\n};\nstatic const unsigned int cam_i2c_sda_pp3_pins[] = {\n\tTEGRA_PIN_CAM_I2C_SDA_PP3,\n};\nstatic const unsigned int soc_gpio04_pp4_pins[] = {\n\tTEGRA_PIN_SOC_GPIO04_PP4,\n};\nstatic const unsigned int soc_gpio05_pp5_pins[] = {\n\tTEGRA_PIN_SOC_GPIO05_PP5,\n};\nstatic const unsigned int soc_gpio06_pp6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO06_PP6,\n};\nstatic const unsigned int soc_gpio07_pp7_pins[] = {\n\tTEGRA_PIN_SOC_GPIO07_PP7,\n};\nstatic const unsigned int soc_gpio20_pq0_pins[] = {\n\tTEGRA_PIN_SOC_GPIO20_PQ0,\n};\nstatic const unsigned int soc_gpio21_pq1_pins[] = {\n\tTEGRA_PIN_SOC_GPIO21_PQ1,\n};\nstatic const unsigned int soc_gpio22_pq2_pins[] = {\n\tTEGRA_PIN_SOC_GPIO22_PQ2,\n};\nstatic const unsigned int soc_gpio23_pq3_pins[] = {\n\tTEGRA_PIN_SOC_GPIO23_PQ3,\n};\nstatic const unsigned int soc_gpio40_pq4_pins[] = {\n\tTEGRA_PIN_SOC_GPIO40_PQ4,\n};\nstatic const unsigned int soc_gpio41_pq5_pins[] = {\n\tTEGRA_PIN_SOC_GPIO41_PQ5,\n};\nstatic const unsigned int soc_gpio42_pq6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO42_PQ6,\n};\nstatic const unsigned int soc_gpio43_pq7_pins[] = {\n\tTEGRA_PIN_SOC_GPIO43_PQ7,\n};\nstatic const unsigned int soc_gpio44_pr0_pins[] = {\n\tTEGRA_PIN_SOC_GPIO44_PR0,\n};\nstatic const unsigned int soc_gpio45_pr1_pins[] = {\n\tTEGRA_PIN_SOC_GPIO45_PR1,\n};\nstatic const unsigned int uart1_tx_pr2_pins[] = {\n\tTEGRA_PIN_UART1_TX_PR2,\n};\nstatic const unsigned int uart1_rx_pr3_pins[] = {\n\tTEGRA_PIN_UART1_RX_PR3,\n};\nstatic const unsigned int uart1_rts_pr4_pins[] = {\n\tTEGRA_PIN_UART1_RTS_PR4,\n};\nstatic const unsigned int uart1_cts_pr5_pins[] = {\n\tTEGRA_PIN_UART1_CTS_PR5,\n};\nstatic const unsigned int dap1_sclk_ps0_pins[] = {\n\tTEGRA_PIN_DAP1_SCLK_PS0,\n};\nstatic const unsigned int dap1_dout_ps1_pins[] = {\n\tTEGRA_PIN_DAP1_DOUT_PS1,\n};\nstatic const unsigned int dap1_din_ps2_pins[] = {\n\tTEGRA_PIN_DAP1_DIN_PS2,\n};\nstatic const unsigned int dap1_fs_ps3_pins[] = {\n\tTEGRA_PIN_DAP1_FS_PS3,\n};\nstatic const unsigned int aud_mclk_ps4_pins[] = {\n\tTEGRA_PIN_AUD_MCLK_PS4,\n};\nstatic const unsigned int soc_gpio30_ps5_pins[] = {\n\tTEGRA_PIN_SOC_GPIO30_PS5,\n};\nstatic const unsigned int soc_gpio31_ps6_pins[] = {\n\tTEGRA_PIN_SOC_GPIO31_PS6,\n};\nstatic const unsigned int soc_gpio32_ps7_pins[] = {\n\tTEGRA_PIN_SOC_GPIO32_PS7,\n};\nstatic const unsigned int soc_gpio33_pt0_pins[] = {\n\tTEGRA_PIN_SOC_GPIO33_PT0,\n};\nstatic const unsigned int dap3_sclk_pt1_pins[] = {\n\tTEGRA_PIN_DAP3_SCLK_PT1,\n};\nstatic const unsigned int dap3_dout_pt2_pins[] = {\n\tTEGRA_PIN_DAP3_DOUT_PT2,\n};\nstatic const unsigned int dap3_din_pt3_pins[] = {\n\tTEGRA_PIN_DAP3_DIN_PT3,\n};\nstatic const unsigned int dap3_fs_pt4_pins[] = {\n\tTEGRA_PIN_DAP3_FS_PT4,\n};\nstatic const unsigned int dap5_sclk_pt5_pins[] = {\n\tTEGRA_PIN_DAP5_SCLK_PT5,\n};\nstatic const unsigned int dap5_dout_pt6_pins[] = {\n\tTEGRA_PIN_DAP5_DOUT_PT6,\n};\nstatic const unsigned int dap5_din_pt7_pins[] = {\n\tTEGRA_PIN_DAP5_DIN_PT7,\n};\nstatic const unsigned int dap5_fs_pu0_pins[] = {\n\tTEGRA_PIN_DAP5_FS_PU0,\n};\nstatic const unsigned int directdc1_clk_pv0_pins[] = {\n\tTEGRA_PIN_DIRECTDC1_CLK_PV0,\n};\nstatic const unsigned int directdc1_in_pv1_pins[] = {\n\tTEGRA_PIN_DIRECTDC1_IN_PV1,\n};\nstatic const unsigned int directdc1_out0_pv2_pins[] = {\n\tTEGRA_PIN_DIRECTDC1_OUT0_PV2,\n};\nstatic const unsigned int directdc1_out1_pv3_pins[] = {\n\tTEGRA_PIN_DIRECTDC1_OUT1_PV3,\n};\nstatic const unsigned int directdc1_out2_pv4_pins[] = {\n\tTEGRA_PIN_DIRECTDC1_OUT2_PV4,\n};\nstatic const unsigned int directdc1_out3_pv5_pins[] = {\n\tTEGRA_PIN_DIRECTDC1_OUT3_PV5,\n};\nstatic const unsigned int directdc1_out4_pv6_pins[] = {\n\tTEGRA_PIN_DIRECTDC1_OUT4_PV6,\n};\nstatic const unsigned int directdc1_out5_pv7_pins[] = {\n\tTEGRA_PIN_DIRECTDC1_OUT5_PV7,\n};\nstatic const unsigned int directdc1_out6_pw0_pins[] = {\n\tTEGRA_PIN_DIRECTDC1_OUT6_PW0,\n};\nstatic const unsigned int directdc1_out7_pw1_pins[] = {\n\tTEGRA_PIN_DIRECTDC1_OUT7_PW1,\n};\nstatic const unsigned int gpu_pwr_req_px0_pins[] = {\n\tTEGRA_PIN_GPU_PWR_REQ_PX0,\n};\nstatic const unsigned int cv_pwr_req_px1_pins[] = {\n\tTEGRA_PIN_CV_PWR_REQ_PX1,\n};\nstatic const unsigned int gp_pwm2_px2_pins[] = {\n\tTEGRA_PIN_GP_PWM2_PX2,\n};\nstatic const unsigned int gp_pwm3_px3_pins[] = {\n\tTEGRA_PIN_GP_PWM3_PX3,\n};\nstatic const unsigned int uart2_tx_px4_pins[] = {\n\tTEGRA_PIN_UART2_TX_PX4,\n};\nstatic const unsigned int uart2_rx_px5_pins[] = {\n\tTEGRA_PIN_UART2_RX_PX5,\n};\nstatic const unsigned int uart2_rts_px6_pins[] = {\n\tTEGRA_PIN_UART2_RTS_PX6,\n};\nstatic const unsigned int uart2_cts_px7_pins[] = {\n\tTEGRA_PIN_UART2_CTS_PX7,\n};\nstatic const unsigned int spi3_sck_py0_pins[] = {\n\tTEGRA_PIN_SPI3_SCK_PY0,\n};\nstatic const unsigned int spi3_miso_py1_pins[] = {\n\tTEGRA_PIN_SPI3_MISO_PY1,\n};\nstatic const unsigned int spi3_mosi_py2_pins[] = {\n\tTEGRA_PIN_SPI3_MOSI_PY2,\n};\nstatic const unsigned int spi3_cs0_py3_pins[] = {\n\tTEGRA_PIN_SPI3_CS0_PY3,\n};\nstatic const unsigned int spi3_cs1_py4_pins[] = {\n\tTEGRA_PIN_SPI3_CS1_PY4,\n};\nstatic const unsigned int uart5_tx_py5_pins[] = {\n\tTEGRA_PIN_UART5_TX_PY5,\n};\nstatic const unsigned int uart5_rx_py6_pins[] = {\n\tTEGRA_PIN_UART5_RX_PY6,\n};\nstatic const unsigned int uart5_rts_py7_pins[] = {\n\tTEGRA_PIN_UART5_RTS_PY7,\n};\nstatic const unsigned int uart5_cts_pz0_pins[] = {\n\tTEGRA_PIN_UART5_CTS_PZ0,\n};\nstatic const unsigned int usb_vbus_en0_pz1_pins[] = {\n\tTEGRA_PIN_USB_VBUS_EN0_PZ1,\n};\nstatic const unsigned int usb_vbus_en1_pz2_pins[] = {\n\tTEGRA_PIN_USB_VBUS_EN1_PZ2,\n};\nstatic const unsigned int spi1_sck_pz3_pins[] = {\n\tTEGRA_PIN_SPI1_SCK_PZ3,\n};\nstatic const unsigned int spi1_miso_pz4_pins[] = {\n\tTEGRA_PIN_SPI1_MISO_PZ4,\n};\nstatic const unsigned int spi1_mosi_pz5_pins[] = {\n\tTEGRA_PIN_SPI1_MOSI_PZ5,\n};\nstatic const unsigned int spi1_cs0_pz6_pins[] = {\n\tTEGRA_PIN_SPI1_CS0_PZ6,\n};\nstatic const unsigned int spi1_cs1_pz7_pins[] = {\n\tTEGRA_PIN_SPI1_CS1_PZ7,\n};\nstatic const unsigned int can1_dout_paa0_pins[] = {\n\tTEGRA_PIN_CAN1_DOUT_PAA0,\n};\nstatic const unsigned int can1_din_paa1_pins[] = {\n\tTEGRA_PIN_CAN1_DIN_PAA1,\n};\nstatic const unsigned int can0_dout_paa2_pins[] = {\n\tTEGRA_PIN_CAN0_DOUT_PAA2,\n};\nstatic const unsigned int can0_din_paa3_pins[] = {\n\tTEGRA_PIN_CAN0_DIN_PAA3,\n};\nstatic const unsigned int can0_stb_paa4_pins[] = {\n\tTEGRA_PIN_CAN0_STB_PAA4,\n};\nstatic const unsigned int can0_en_paa5_pins[] = {\n\tTEGRA_PIN_CAN0_EN_PAA5,\n};\nstatic const unsigned int can0_wake_paa6_pins[] = {\n\tTEGRA_PIN_CAN0_WAKE_PAA6,\n};\nstatic const unsigned int can0_err_paa7_pins[] = {\n\tTEGRA_PIN_CAN0_ERR_PAA7,\n};\nstatic const unsigned int can1_stb_pbb0_pins[] = {\n\tTEGRA_PIN_CAN1_STB_PBB0,\n};\nstatic const unsigned int can1_en_pbb1_pins[] = {\n\tTEGRA_PIN_CAN1_EN_PBB1,\n};\nstatic const unsigned int can1_wake_pbb2_pins[] = {\n\tTEGRA_PIN_CAN1_WAKE_PBB2,\n};\nstatic const unsigned int can1_err_pbb3_pins[] = {\n\tTEGRA_PIN_CAN1_ERR_PBB3,\n};\nstatic const unsigned int spi2_sck_pcc0_pins[] = {\n\tTEGRA_PIN_SPI2_SCK_PCC0,\n};\nstatic const unsigned int spi2_miso_pcc1_pins[] = {\n\tTEGRA_PIN_SPI2_MISO_PCC1,\n};\nstatic const unsigned int spi2_mosi_pcc2_pins[] = {\n\tTEGRA_PIN_SPI2_MOSI_PCC2,\n};\nstatic const unsigned int spi2_cs0_pcc3_pins[] = {\n\tTEGRA_PIN_SPI2_CS0_PCC3,\n};\nstatic const unsigned int touch_clk_pcc4_pins[] = {\n\tTEGRA_PIN_TOUCH_CLK_PCC4,\n};\nstatic const unsigned int uart3_tx_pcc5_pins[] = {\n\tTEGRA_PIN_UART3_TX_PCC5,\n};\nstatic const unsigned int uart3_rx_pcc6_pins[] = {\n\tTEGRA_PIN_UART3_RX_PCC6,\n};\nstatic const unsigned int gen2_i2c_scl_pcc7_pins[] = {\n\tTEGRA_PIN_GEN2_I2C_SCL_PCC7,\n};\nstatic const unsigned int gen2_i2c_sda_pdd0_pins[] = {\n\tTEGRA_PIN_GEN2_I2C_SDA_PDD0,\n};\nstatic const unsigned int gen8_i2c_scl_pdd1_pins[] = {\n\tTEGRA_PIN_GEN8_I2C_SCL_PDD1,\n};\nstatic const unsigned int gen8_i2c_sda_pdd2_pins[] = {\n\tTEGRA_PIN_GEN8_I2C_SDA_PDD2,\n};\nstatic const unsigned int safe_state_pee0_pins[] = {\n\tTEGRA_PIN_SAFE_STATE_PEE0,\n};\nstatic const unsigned int vcomp_alert_pee1_pins[] = {\n\tTEGRA_PIN_VCOMP_ALERT_PEE1,\n};\nstatic const unsigned int ao_retention_n_pee2_pins[] = {\n\tTEGRA_PIN_AO_RETENTION_N_PEE2,\n};\nstatic const unsigned int batt_oc_pee3_pins[] = {\n\tTEGRA_PIN_BATT_OC_PEE3,\n};\nstatic const unsigned int power_on_pee4_pins[] = {\n\tTEGRA_PIN_POWER_ON_PEE4,\n};\nstatic const unsigned int pwr_i2c_scl_pee5_pins[] = {\n\tTEGRA_PIN_PWR_I2C_SCL_PEE5,\n};\nstatic const unsigned int pwr_i2c_sda_pee6_pins[] = {\n\tTEGRA_PIN_PWR_I2C_SDA_PEE6,\n};\nstatic const unsigned int ufs0_ref_clk_pff0_pins[] = {\n\tTEGRA_PIN_UFS0_REF_CLK_PFF0,\n};\nstatic const unsigned int ufs0_rst_pff1_pins[] = {\n\tTEGRA_PIN_UFS0_RST_PFF1,\n};\nstatic const unsigned int pex_l5_clkreq_n_pgg0_pins[] = {\n\tTEGRA_PIN_PEX_L5_CLKREQ_N_PGG0,\n};\nstatic const unsigned int pex_l5_rst_n_pgg1_pins[] = {\n\tTEGRA_PIN_PEX_L5_RST_N_PGG1,\n};\nstatic const unsigned int directdc_comp_pins[] = {\n\tTEGRA_PIN_DIRECTDC_COMP,\n};\nstatic const unsigned int sdmmc4_clk_pins[] = {\n\tTEGRA_PIN_SDMMC4_CLK,\n};\nstatic const unsigned int sdmmc4_cmd_pins[] = {\n\tTEGRA_PIN_SDMMC4_CMD,\n};\nstatic const unsigned int sdmmc4_dqs_pins[] = {\n\tTEGRA_PIN_SDMMC4_DQS,\n};\nstatic const unsigned int sdmmc4_dat7_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT7,\n};\nstatic const unsigned int sdmmc4_dat6_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT6,\n};\nstatic const unsigned int sdmmc4_dat5_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT5,\n};\nstatic const unsigned int sdmmc4_dat4_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT4,\n};\nstatic const unsigned int sdmmc4_dat3_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT3,\n};\nstatic const unsigned int sdmmc4_dat2_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT2,\n};\nstatic const unsigned int sdmmc4_dat1_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT1,\n};\nstatic const unsigned int sdmmc4_dat0_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT0,\n};\nstatic const unsigned int sdmmc1_comp_pins[] = {\n\tTEGRA_PIN_SDMMC1_COMP,\n};\nstatic const unsigned int sdmmc3_comp_pins[] = {\n\tTEGRA_PIN_SDMMC3_COMP,\n};\nstatic const unsigned int eqos_comp_pins[] = {\n\tTEGRA_PIN_EQOS_COMP,\n};\nstatic const unsigned int qspi_comp_pins[] = {\n\tTEGRA_PIN_QSPI_COMP,\n};\nstatic const unsigned int shutdown_n_pins[] = {\n\tTEGRA_PIN_SHUTDOWN_N,\n};\nstatic const unsigned int pmu_int_n_pins[] = {\n\tTEGRA_PIN_PMU_INT_N,\n};\nstatic const unsigned int soc_pwr_req_pins[] = {\n\tTEGRA_PIN_SOC_PWR_REQ,\n};\nstatic const unsigned int clk_32k_in_pins[] = {\n\tTEGRA_PIN_CLK_32K_IN,\n};\n\n \nenum tegra_mux_dt {\n\tTEGRA_MUX_RSVD0,\n\tTEGRA_MUX_RSVD1,\n\tTEGRA_MUX_RSVD2,\n\tTEGRA_MUX_RSVD3,\n\tTEGRA_MUX_TOUCH,\n\tTEGRA_MUX_UARTC,\n\tTEGRA_MUX_I2C8,\n\tTEGRA_MUX_UARTG,\n\tTEGRA_MUX_SPI2,\n\tTEGRA_MUX_GP,\n\tTEGRA_MUX_DCA,\n\tTEGRA_MUX_WDT,\n\tTEGRA_MUX_I2C2,\n\tTEGRA_MUX_CAN1,\n\tTEGRA_MUX_CAN0,\n\tTEGRA_MUX_DMIC3,\n\tTEGRA_MUX_DMIC5,\n\tTEGRA_MUX_GPIO,\n\tTEGRA_MUX_DSPK1,\n\tTEGRA_MUX_DSPK0,\n\tTEGRA_MUX_SPDIF,\n\tTEGRA_MUX_AUD,\n\tTEGRA_MUX_I2S1,\n\tTEGRA_MUX_DMIC1,\n\tTEGRA_MUX_DMIC2,\n\tTEGRA_MUX_I2S3,\n\tTEGRA_MUX_DMIC4,\n\tTEGRA_MUX_I2S4,\n\tTEGRA_MUX_EXTPERIPH2,\n\tTEGRA_MUX_EXTPERIPH1,\n\tTEGRA_MUX_I2C3,\n\tTEGRA_MUX_VGP1,\n\tTEGRA_MUX_VGP2,\n\tTEGRA_MUX_VGP3,\n\tTEGRA_MUX_VGP4,\n\tTEGRA_MUX_VGP5,\n\tTEGRA_MUX_VGP6,\n\tTEGRA_MUX_SLVS,\n\tTEGRA_MUX_EXTPERIPH3,\n\tTEGRA_MUX_EXTPERIPH4,\n\tTEGRA_MUX_I2S2,\n\tTEGRA_MUX_UARTD,\n\tTEGRA_MUX_I2C1,\n\tTEGRA_MUX_UARTA,\n\tTEGRA_MUX_DIRECTDC1,\n\tTEGRA_MUX_DIRECTDC,\n\tTEGRA_MUX_IQC1,\n\tTEGRA_MUX_IQC2,\n\tTEGRA_MUX_I2S6,\n\tTEGRA_MUX_SDMMC3,\n\tTEGRA_MUX_SDMMC1,\n\tTEGRA_MUX_DP,\n\tTEGRA_MUX_HDMI,\n\tTEGRA_MUX_PE2,\n\tTEGRA_MUX_IGPU,\n\tTEGRA_MUX_SATA,\n\tTEGRA_MUX_PE1,\n\tTEGRA_MUX_PE0,\n\tTEGRA_MUX_PE3,\n\tTEGRA_MUX_PE4,\n\tTEGRA_MUX_PE5,\n\tTEGRA_MUX_SOC,\n\tTEGRA_MUX_EQOS,\n\tTEGRA_MUX_QSPI,\n\tTEGRA_MUX_QSPI0,\n\tTEGRA_MUX_QSPI1,\n\tTEGRA_MUX_MIPI,\n\tTEGRA_MUX_SCE,\n\tTEGRA_MUX_I2C5,\n\tTEGRA_MUX_DISPLAYA,\n\tTEGRA_MUX_DISPLAYB,\n\tTEGRA_MUX_DCB,\n\tTEGRA_MUX_SPI1,\n\tTEGRA_MUX_UARTB,\n\tTEGRA_MUX_UARTE,\n\tTEGRA_MUX_SPI3,\n\tTEGRA_MUX_NV,\n\tTEGRA_MUX_CCLA,\n\tTEGRA_MUX_I2S5,\n\tTEGRA_MUX_USB,\n\tTEGRA_MUX_UFS0,\n\tTEGRA_MUX_DGPU,\n\tTEGRA_MUX_SDMMC4,\n};\n\n \n#define TEGRA_PIN_FUNCTION(lid) #lid\n\nstatic const char * const tegra194_functions[] = {\n\tTEGRA_PIN_FUNCTION(rsvd0),\n\tTEGRA_PIN_FUNCTION(rsvd1),\n\tTEGRA_PIN_FUNCTION(rsvd2),\n\tTEGRA_PIN_FUNCTION(rsvd3),\n\tTEGRA_PIN_FUNCTION(touch),\n\tTEGRA_PIN_FUNCTION(uartc),\n\tTEGRA_PIN_FUNCTION(i2c8),\n\tTEGRA_PIN_FUNCTION(uartg),\n\tTEGRA_PIN_FUNCTION(spi2),\n\tTEGRA_PIN_FUNCTION(gp),\n\tTEGRA_PIN_FUNCTION(dca),\n\tTEGRA_PIN_FUNCTION(wdt),\n\tTEGRA_PIN_FUNCTION(i2c2),\n\tTEGRA_PIN_FUNCTION(can1),\n\tTEGRA_PIN_FUNCTION(can0),\n\tTEGRA_PIN_FUNCTION(dmic3),\n\tTEGRA_PIN_FUNCTION(dmic5),\n\tTEGRA_PIN_FUNCTION(gpio),\n\tTEGRA_PIN_FUNCTION(dspk1),\n\tTEGRA_PIN_FUNCTION(dspk0),\n\tTEGRA_PIN_FUNCTION(spdif),\n\tTEGRA_PIN_FUNCTION(aud),\n\tTEGRA_PIN_FUNCTION(i2s1),\n\tTEGRA_PIN_FUNCTION(dmic1),\n\tTEGRA_PIN_FUNCTION(dmic2),\n\tTEGRA_PIN_FUNCTION(i2s3),\n\tTEGRA_PIN_FUNCTION(dmic4),\n\tTEGRA_PIN_FUNCTION(i2s4),\n\tTEGRA_PIN_FUNCTION(extperiph2),\n\tTEGRA_PIN_FUNCTION(extperiph1),\n\tTEGRA_PIN_FUNCTION(i2c3),\n\tTEGRA_PIN_FUNCTION(vgp1),\n\tTEGRA_PIN_FUNCTION(vgp2),\n\tTEGRA_PIN_FUNCTION(vgp3),\n\tTEGRA_PIN_FUNCTION(vgp4),\n\tTEGRA_PIN_FUNCTION(vgp5),\n\tTEGRA_PIN_FUNCTION(vgp6),\n\tTEGRA_PIN_FUNCTION(slvs),\n\tTEGRA_PIN_FUNCTION(extperiph3),\n\tTEGRA_PIN_FUNCTION(extperiph4),\n\tTEGRA_PIN_FUNCTION(i2s2),\n\tTEGRA_PIN_FUNCTION(uartd),\n\tTEGRA_PIN_FUNCTION(i2c1),\n\tTEGRA_PIN_FUNCTION(uarta),\n\tTEGRA_PIN_FUNCTION(directdc1),\n\tTEGRA_PIN_FUNCTION(directdc),\n\tTEGRA_PIN_FUNCTION(iqc1),\n\tTEGRA_PIN_FUNCTION(iqc2),\n\tTEGRA_PIN_FUNCTION(i2s6),\n\tTEGRA_PIN_FUNCTION(sdmmc3),\n\tTEGRA_PIN_FUNCTION(sdmmc1),\n\tTEGRA_PIN_FUNCTION(dp),\n\tTEGRA_PIN_FUNCTION(hdmi),\n\tTEGRA_PIN_FUNCTION(pe2),\n\tTEGRA_PIN_FUNCTION(igpu),\n\tTEGRA_PIN_FUNCTION(sata),\n\tTEGRA_PIN_FUNCTION(pe1),\n\tTEGRA_PIN_FUNCTION(pe0),\n\tTEGRA_PIN_FUNCTION(pe3),\n\tTEGRA_PIN_FUNCTION(pe4),\n\tTEGRA_PIN_FUNCTION(pe5),\n\tTEGRA_PIN_FUNCTION(soc),\n\tTEGRA_PIN_FUNCTION(eqos),\n\tTEGRA_PIN_FUNCTION(qspi),\n\tTEGRA_PIN_FUNCTION(qspi0),\n\tTEGRA_PIN_FUNCTION(qspi1),\n\tTEGRA_PIN_FUNCTION(mipi),\n\tTEGRA_PIN_FUNCTION(sce),\n\tTEGRA_PIN_FUNCTION(i2c5),\n\tTEGRA_PIN_FUNCTION(displaya),\n\tTEGRA_PIN_FUNCTION(displayb),\n\tTEGRA_PIN_FUNCTION(dcb),\n\tTEGRA_PIN_FUNCTION(spi1),\n\tTEGRA_PIN_FUNCTION(uartb),\n\tTEGRA_PIN_FUNCTION(uarte),\n\tTEGRA_PIN_FUNCTION(spi3),\n\tTEGRA_PIN_FUNCTION(nv),\n\tTEGRA_PIN_FUNCTION(ccla),\n\tTEGRA_PIN_FUNCTION(i2s5),\n\tTEGRA_PIN_FUNCTION(usb),\n\tTEGRA_PIN_FUNCTION(ufs0),\n\tTEGRA_PIN_FUNCTION(dgpu),\n\tTEGRA_PIN_FUNCTION(sdmmc4),\n\n};\n\n#define PINGROUP_REG_Y(r) ((r))\n#define PINGROUP_REG_N(r) -1\n\n#define DRV_PINGROUP_Y(r) ((r))\n#define DRV_PINGROUP_N(r) -1\n\n#define DRV_PINGROUP_ENTRY_N(pg_name)\t\t\t\t\\\n\t\t.drv_reg = -1,\t\t\t\t\t\\\n\t\t.drv_bank = -1,\t\t\t\t\t\\\n\t\t.drvdn_bit = -1,\t\t\t\t\\\n\t\t.drvup_bit = -1,\t\t\t\t\\\n\t\t.slwr_bit = -1,\t\t\t\t\t\\\n\t\t.slwf_bit = -1\n\n#define DRV_PINGROUP_ENTRY_Y(r, drvdn_b, drvdn_w, drvup_b,\t\\\n\t\t\t     drvup_w, slwr_b, slwr_w, slwf_b,\t\\\n\t\t\t     slwf_w, bank)\t\t\t\\\n\t\t.drv_reg = ((r)),\t\t\t\t\\\n\t\t.drv_bank = bank,\t\t\t\t\\\n\t\t.drvdn_bit = drvdn_b,\t\t\t\t\\\n\t\t.drvdn_width = drvdn_w,\t\t\t\t\\\n\t\t.drvup_bit = drvup_b,\t\t\t\t\\\n\t\t.drvup_width = drvup_w,\t\t\t\t\\\n\t\t.slwr_bit = slwr_b,\t\t\t\t\\\n\t\t.slwr_width = slwr_w,\t\t\t\t\\\n\t\t.slwf_bit = slwf_b,\t\t\t\t\\\n\t\t.slwf_width = slwf_w\n\n#define PIN_PINGROUP_ENTRY_N(pg_name)\t\t\t\t\\\n\t\t.mux_reg = -1,\t\t\t\t\t\\\n\t\t.pupd_reg = -1,\t\t\t\t\t\\\n\t\t.tri_reg = -1,\t\t\t\t\t\\\n\t\t.einput_bit = -1,\t\t\t\t\\\n\t\t.e_io_hv_bit = -1,\t\t\t\t\\\n\t\t.odrain_bit = -1,\t\t\t\t\\\n\t\t.lock_bit = -1,\t\t\t\t\t\\\n\t\t.parked_bit = -1,\t\t\t\t\\\n\t\t.lpmd_bit = -1,\t\t\t\t\t\\\n\t\t.drvtype_bit = -1,\t\t\t\t\\\n\t\t.lpdr_bit = -1,\t\t\t\t\t\\\n\t\t.pbias_buf_bit = -1,\t\t\t\t\\\n\t\t.preemp_bit = -1,\t\t\t\t\\\n\t\t.rfu_in_bit = -1\n\n#define PIN_PINGROUP_ENTRY_Y(r, bank, pupd, e_io_hv, e_lpbk, e_input,\t\\\n\t\t\t     e_lpdr, e_pbias_buf, gpio_sfio_sel, \\\n\t\t\t     e_od, schmitt_b, drvtype, epreemp,\t\\\n\t\t\t     io_reset, rfu_in, io_rail)\t\t\\\n\t\t.mux_reg = PINGROUP_REG_Y(r),\t\t\t\\\n\t\t.lpmd_bit = -1,\t\t\t\t\t\\\n\t\t.lock_bit = -1,\t\t\t\t\t\\\n\t\t.hsm_bit = -1,\t\t\t\t\t\\\n\t\t.mux_bank = bank,\t\t\t\t\\\n\t\t.mux_bit = 0,\t\t\t\t\t\\\n\t\t.pupd_reg = PINGROUP_REG_##pupd(r),\t\t\\\n\t\t.pupd_bank = bank,\t\t\t\t\\\n\t\t.pupd_bit = 2,\t\t\t\t\t\\\n\t\t.tri_reg = PINGROUP_REG_Y(r),\t\t\t\\\n\t\t.tri_bank = bank,\t\t\t\t\\\n\t\t.tri_bit = 4,\t\t\t\t\t\\\n\t\t.einput_bit = e_input,\t\t\t\t\\\n\t\t.sfsel_bit = gpio_sfio_sel,\t\t\t\\\n\t\t.odrain_bit = e_od,\t\t\t\t\\\n\t\t.schmitt_bit = schmitt_b,\t\t\t\\\n\t\t.drvtype_bit = 13,\t\t\t\t\\\n\t\t.lpdr_bit = e_lpdr,\t\t\t\t\\\n\n \n#define drive_soc_gpio33_pt0            DRV_PINGROUP_ENTRY_Y(0x1004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio32_ps7            DRV_PINGROUP_ENTRY_Y(0x100c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio31_ps6            DRV_PINGROUP_ENTRY_Y(0x1014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio30_ps5            DRV_PINGROUP_ENTRY_Y(0x101c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_aud_mclk_ps4              DRV_PINGROUP_ENTRY_Y(0x1024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap1_fs_ps3               DRV_PINGROUP_ENTRY_Y(0x102c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap1_din_ps2              DRV_PINGROUP_ENTRY_Y(0x1034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap1_dout_ps1             DRV_PINGROUP_ENTRY_Y(0x103c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap1_sclk_ps0             DRV_PINGROUP_ENTRY_Y(0x1044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap3_fs_pt4               DRV_PINGROUP_ENTRY_Y(0x104c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap3_din_pt3              DRV_PINGROUP_ENTRY_Y(0x1054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap3_dout_pt2             DRV_PINGROUP_ENTRY_Y(0x105c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap3_sclk_pt1             DRV_PINGROUP_ENTRY_Y(0x1064,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap5_fs_pu0               DRV_PINGROUP_ENTRY_Y(0x106c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap5_din_pt7              DRV_PINGROUP_ENTRY_Y(0x1074,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap5_dout_pt6             DRV_PINGROUP_ENTRY_Y(0x107c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap5_sclk_pt5             DRV_PINGROUP_ENTRY_Y(0x1084,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap6_fs_pa3               DRV_PINGROUP_ENTRY_Y(0x2004,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap6_din_pa2              DRV_PINGROUP_ENTRY_Y(0x200c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap6_dout_pa1             DRV_PINGROUP_ENTRY_Y(0x2014,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap6_sclk_pa0             DRV_PINGROUP_ENTRY_Y(0x201c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap4_fs_pa7               DRV_PINGROUP_ENTRY_Y(0x2024,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap4_din_pa6              DRV_PINGROUP_ENTRY_Y(0x202c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap4_dout_pa5             DRV_PINGROUP_ENTRY_Y(0x2034,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap4_sclk_pa4             DRV_PINGROUP_ENTRY_Y(0x203c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_extperiph2_clk_pp1        DRV_PINGROUP_ENTRY_Y(0x0004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_extperiph1_clk_pp0        DRV_PINGROUP_ENTRY_Y(0x000c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_cam_i2c_sda_pp3           DRV_PINGROUP_ENTRY_Y(0x0014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_cam_i2c_scl_pp2           DRV_PINGROUP_ENTRY_Y(0x001c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio40_pq4            DRV_PINGROUP_ENTRY_Y(0x0024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio41_pq5            DRV_PINGROUP_ENTRY_Y(0x002c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio42_pq6            DRV_PINGROUP_ENTRY_Y(0x0034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio43_pq7            DRV_PINGROUP_ENTRY_Y(0x003c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio44_pr0            DRV_PINGROUP_ENTRY_Y(0x0044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio45_pr1            DRV_PINGROUP_ENTRY_Y(0x004c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio20_pq0            DRV_PINGROUP_ENTRY_Y(0x0054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio21_pq1            DRV_PINGROUP_ENTRY_Y(0x005c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio22_pq2            DRV_PINGROUP_ENTRY_Y(0x0064,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio23_pq3            DRV_PINGROUP_ENTRY_Y(0x006c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio04_pp4            DRV_PINGROUP_ENTRY_Y(0x0074,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio05_pp5            DRV_PINGROUP_ENTRY_Y(0x007c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio06_pp6            DRV_PINGROUP_ENTRY_Y(0x0084,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio07_pp7            DRV_PINGROUP_ENTRY_Y(0x008c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart1_cts_pr5             DRV_PINGROUP_ENTRY_Y(0x0094,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart1_rts_pr4             DRV_PINGROUP_ENTRY_Y(0x009c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart1_rx_pr3              DRV_PINGROUP_ENTRY_Y(0x00a4,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart1_tx_pr2              DRV_PINGROUP_ENTRY_Y(0x00ac,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap2_din_pi1              DRV_PINGROUP_ENTRY_Y(0x4004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap2_dout_pi0             DRV_PINGROUP_ENTRY_Y(0x400c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap2_fs_pi2               DRV_PINGROUP_ENTRY_Y(0x4014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dap2_sclk_ph7             DRV_PINGROUP_ENTRY_Y(0x401c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart4_cts_ph6             DRV_PINGROUP_ENTRY_Y(0x4024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart4_rts_ph5             DRV_PINGROUP_ENTRY_Y(0x402c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart4_rx_ph4              DRV_PINGROUP_ENTRY_Y(0x4034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart4_tx_ph3              DRV_PINGROUP_ENTRY_Y(0x403c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio03_pg3            DRV_PINGROUP_ENTRY_Y(0x4044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio02_pg2            DRV_PINGROUP_ENTRY_Y(0x404c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio01_pg1            DRV_PINGROUP_ENTRY_Y(0x4054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio00_pg0            DRV_PINGROUP_ENTRY_Y(0x405c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_gen1_i2c_scl_pi3          DRV_PINGROUP_ENTRY_Y(0x4064,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_gen1_i2c_sda_pi4          DRV_PINGROUP_ENTRY_Y(0x406c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio08_pg4            DRV_PINGROUP_ENTRY_Y(0x4074,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio09_pg5            DRV_PINGROUP_ENTRY_Y(0x407c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio10_pg6            DRV_PINGROUP_ENTRY_Y(0x4084,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio11_pg7            DRV_PINGROUP_ENTRY_Y(0x408c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio12_ph0            DRV_PINGROUP_ENTRY_Y(0x4094,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio13_ph1            DRV_PINGROUP_ENTRY_Y(0x409c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio14_ph2            DRV_PINGROUP_ENTRY_Y(0x40a4,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio50_pm5            DRV_PINGROUP_ENTRY_Y(0x10004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio51_pm6            DRV_PINGROUP_ENTRY_Y(0x1000c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio52_pm7            DRV_PINGROUP_ENTRY_Y(0x10014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio53_pn0            DRV_PINGROUP_ENTRY_Y(0x1001c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio54_pn1            DRV_PINGROUP_ENTRY_Y(0x10024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_gpio55_pn2            DRV_PINGROUP_ENTRY_Y(0x1002c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dp_aux_ch0_hpd_pm0        DRV_PINGROUP_ENTRY_Y(0x10034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dp_aux_ch1_hpd_pm1        DRV_PINGROUP_ENTRY_Y(0x1003c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dp_aux_ch2_hpd_pm2        DRV_PINGROUP_ENTRY_Y(0x10044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_dp_aux_ch3_hpd_pm3        DRV_PINGROUP_ENTRY_Y(0x1004c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_hdmi_cec_pm4              DRV_PINGROUP_ENTRY_Y(0x10054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_l2_clkreq_n_pk4       DRV_PINGROUP_ENTRY_Y(0x7004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_wake_n_pl2            DRV_PINGROUP_ENTRY_Y(0x700c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_l1_clkreq_n_pk2       DRV_PINGROUP_ENTRY_Y(0x7014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_l1_rst_n_pk3          DRV_PINGROUP_ENTRY_Y(0x701c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_l0_clkreq_n_pk0       DRV_PINGROUP_ENTRY_Y(0x7024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_l0_rst_n_pk1          DRV_PINGROUP_ENTRY_Y(0x702c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_l2_rst_n_pk5          DRV_PINGROUP_ENTRY_Y(0x7034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_l3_clkreq_n_pk6       DRV_PINGROUP_ENTRY_Y(0x703c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_l3_rst_n_pk7          DRV_PINGROUP_ENTRY_Y(0x7044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_l4_clkreq_n_pl0       DRV_PINGROUP_ENTRY_Y(0x704c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_l4_rst_n_pl1          DRV_PINGROUP_ENTRY_Y(0x7054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_sata_dev_slp_pl3          DRV_PINGROUP_ENTRY_Y(0x705c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_l5_clkreq_n_pgg0      DRV_PINGROUP_ENTRY_Y(0x14004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pex_l5_rst_n_pgg1         DRV_PINGROUP_ENTRY_Y(0x1400c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_cpu_pwr_req_1_pb1         DRV_PINGROUP_ENTRY_Y(0x16004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_cpu_pwr_req_0_pb0         DRV_PINGROUP_ENTRY_Y(0x1600c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_sdmmc1_clk_pj0            DRV_PINGROUP_ENTRY_Y(0x8004,\t-1,\t-1,\t-1,\t-1,\t28,\t2,\t30,\t2,\t0)\n#define drive_sdmmc1_cmd_pj1            DRV_PINGROUP_ENTRY_Y(0x800c,\t-1,\t-1,\t-1,\t-1,\t28,\t2,\t30,\t2,\t0)\n#define drive_sdmmc1_dat3_pj5           DRV_PINGROUP_ENTRY_Y(0x801c,\t-1,\t-1,\t-1,\t-1,\t28,\t2,\t30,\t2,\t0)\n#define drive_sdmmc1_dat2_pj4           DRV_PINGROUP_ENTRY_Y(0x8024,\t-1,\t-1,\t-1,\t-1,\t28,\t2,\t30,\t2,\t0)\n#define drive_sdmmc1_dat1_pj3           DRV_PINGROUP_ENTRY_Y(0x802c,\t-1,\t-1,\t-1,\t-1,\t28,\t2,\t30,\t2,\t0)\n#define drive_sdmmc1_dat0_pj2           DRV_PINGROUP_ENTRY_Y(0x8034,\t-1,\t-1,\t-1,\t-1,\t28,\t2,\t30,\t2,\t0)\n#define drive_sdmmc3_dat3_po5           DRV_PINGROUP_ENTRY_Y(0xa004,\t-1,\t-1,\t-1,\t-1,\t28,\t2,\t30,\t2,\t0)\n#define drive_sdmmc3_dat2_po4           DRV_PINGROUP_ENTRY_Y(0xa00c,\t-1,\t-1,\t-1,\t-1,\t28,\t2,\t30,\t2,\t0)\n#define drive_sdmmc3_dat1_po3           DRV_PINGROUP_ENTRY_Y(0xa014,\t-1,\t-1,\t-1,\t-1,\t28,\t2,\t30,\t2,\t0)\n#define drive_sdmmc3_dat0_po2           DRV_PINGROUP_ENTRY_Y(0xa01c,\t-1,\t-1,\t-1,\t-1,\t28,\t2,\t30,\t2,\t0)\n#define drive_sdmmc3_cmd_po1            DRV_PINGROUP_ENTRY_Y(0xa02c,\t-1,\t-1,\t-1,\t-1,\t28,\t2,\t30,\t2,\t0)\n#define drive_sdmmc3_clk_po0            DRV_PINGROUP_ENTRY_Y(0xa034,\t-1,\t-1,\t-1,\t-1,\t28,\t2,\t30,\t2,\t0)\n#define drive_gpu_pwr_req_px0           DRV_PINGROUP_ENTRY_Y(0xD004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi3_miso_py1             DRV_PINGROUP_ENTRY_Y(0xD00c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi1_cs0_pz6              DRV_PINGROUP_ENTRY_Y(0xD014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi3_cs0_py3              DRV_PINGROUP_ENTRY_Y(0xD01c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi1_miso_pz4             DRV_PINGROUP_ENTRY_Y(0xD024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi3_cs1_py4              DRV_PINGROUP_ENTRY_Y(0xD02c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_gp_pwm3_px3               DRV_PINGROUP_ENTRY_Y(0xD034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_gp_pwm2_px2               DRV_PINGROUP_ENTRY_Y(0xD03c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi1_sck_pz3              DRV_PINGROUP_ENTRY_Y(0xD044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi3_sck_py0              DRV_PINGROUP_ENTRY_Y(0xD04c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi1_cs1_pz7              DRV_PINGROUP_ENTRY_Y(0xD054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi1_mosi_pz5             DRV_PINGROUP_ENTRY_Y(0xD05c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi3_mosi_py2             DRV_PINGROUP_ENTRY_Y(0xD064,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_cv_pwr_req_px1            DRV_PINGROUP_ENTRY_Y(0xD06c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart2_tx_px4              DRV_PINGROUP_ENTRY_Y(0xD074,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart2_rx_px5              DRV_PINGROUP_ENTRY_Y(0xD07c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart2_rts_px6             DRV_PINGROUP_ENTRY_Y(0xD084,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart2_cts_px7             DRV_PINGROUP_ENTRY_Y(0xD08c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart5_rx_py6              DRV_PINGROUP_ENTRY_Y(0xD094,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart5_tx_py5              DRV_PINGROUP_ENTRY_Y(0xD09c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart5_rts_py7             DRV_PINGROUP_ENTRY_Y(0xD0a4,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart5_cts_pz0             DRV_PINGROUP_ENTRY_Y(0xD0ac,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_usb_vbus_en0_pz1          DRV_PINGROUP_ENTRY_Y(0xD0b4,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_usb_vbus_en1_pz2          DRV_PINGROUP_ENTRY_Y(0xD0bc,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_ufs0_rst_pff1             DRV_PINGROUP_ENTRY_Y(0x11004,\t12,\t9,\t24,\t8,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_ufs0_ref_clk_pff0         DRV_PINGROUP_ENTRY_Y(0x1100c,\t12,\t9,\t24,\t8,\t-1,\t-1,\t-1,\t-1,\t0)\n\n#define drive_directdc_comp             DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc1_comp               DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_comp                 DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc3_comp               DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc4_clk                DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc4_cmd                DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc4_dqs                DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc4_dat7               DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc4_dat6               DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc4_dat5               DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc4_dat4               DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc4_dat3               DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc4_dat2               DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc4_dat1               DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_sdmmc4_dat0               DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi_comp                 DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi1_cs_n_pc7            DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi1_sck_pc6             DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi1_io0_pd0             DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi1_io1_pd1             DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi1_io2_pd2             DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi1_io3_pd3             DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi0_io0_pc2             DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi0_io1_pc3             DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi0_io2_pc4             DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi0_io3_pc5             DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi0_cs_n_pc1            DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_qspi0_sck_pc0             DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_rx_ctl_pf2           DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_tx_ctl_pe5           DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_rxc_pf3              DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_txc_pe0              DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_sma_mdc_pf5          DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_sma_mdio_pf4         DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_rd0_pe6              DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_rd1_pe7              DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_rd2_pf0              DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_rd3_pf1              DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_td0_pe1              DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_td1_pe2              DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_td2_pe3              DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_eqos_td3_pe4              DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_directdc1_out7_pw1        DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_directdc1_out6_pw0        DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_directdc1_out5_pv7        DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_directdc1_out4_pv6        DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_directdc1_out3_pv5        DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_directdc1_out2_pv4        DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_directdc1_out1_pv3        DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_directdc1_out0_pv2        DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_directdc1_in_pv1          DRV_PINGROUP_ENTRY_N(no_entry)\n#define drive_directdc1_clk_pv0         DRV_PINGROUP_ENTRY_N(no_entry)\n\n \n#define drive_shutdown_n                DRV_PINGROUP_ENTRY_Y(0x1004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pmu_int_n                 DRV_PINGROUP_ENTRY_Y(0x100c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_safe_state_pee0           DRV_PINGROUP_ENTRY_Y(0x1014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_vcomp_alert_pee1          DRV_PINGROUP_ENTRY_Y(0x101c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_soc_pwr_req               DRV_PINGROUP_ENTRY_Y(0x1024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_batt_oc_pee3              DRV_PINGROUP_ENTRY_Y(0x102c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_clk_32k_in                DRV_PINGROUP_ENTRY_Y(0x1034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_power_on_pee4             DRV_PINGROUP_ENTRY_Y(0x103c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pwr_i2c_scl_pee5          DRV_PINGROUP_ENTRY_Y(0x1044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_pwr_i2c_sda_pee6          DRV_PINGROUP_ENTRY_Y(0x104c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_ao_retention_n_pee2       DRV_PINGROUP_ENTRY_Y(0x1064,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_touch_clk_pcc4            DRV_PINGROUP_ENTRY_Y(0x2004,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart3_rx_pcc6             DRV_PINGROUP_ENTRY_Y(0x200c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_uart3_tx_pcc5             DRV_PINGROUP_ENTRY_Y(0x2014,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_gen8_i2c_sda_pdd2         DRV_PINGROUP_ENTRY_Y(0x201c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_gen8_i2c_scl_pdd1         DRV_PINGROUP_ENTRY_Y(0x2024,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi2_mosi_pcc2            DRV_PINGROUP_ENTRY_Y(0x202c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_gen2_i2c_scl_pcc7         DRV_PINGROUP_ENTRY_Y(0x2034,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi2_cs0_pcc3             DRV_PINGROUP_ENTRY_Y(0x203c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_gen2_i2c_sda_pdd0         DRV_PINGROUP_ENTRY_Y(0x2044,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi2_sck_pcc0             DRV_PINGROUP_ENTRY_Y(0x204c,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_spi2_miso_pcc1            DRV_PINGROUP_ENTRY_Y(0x2054,\t12,\t5,\t20,\t5,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_can1_dout_paa0            DRV_PINGROUP_ENTRY_Y(0x3004,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_can1_din_paa1             DRV_PINGROUP_ENTRY_Y(0x300c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_can0_dout_paa2            DRV_PINGROUP_ENTRY_Y(0x3014,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_can0_din_paa3             DRV_PINGROUP_ENTRY_Y(0x301c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_can0_stb_paa4             DRV_PINGROUP_ENTRY_Y(0x3024,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_can0_en_paa5              DRV_PINGROUP_ENTRY_Y(0x302c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_can0_wake_paa6            DRV_PINGROUP_ENTRY_Y(0x3034,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_can0_err_paa7             DRV_PINGROUP_ENTRY_Y(0x303c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_can1_stb_pbb0             DRV_PINGROUP_ENTRY_Y(0x3044,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_can1_en_pbb1              DRV_PINGROUP_ENTRY_Y(0x304c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_can1_wake_pbb2            DRV_PINGROUP_ENTRY_Y(0x3054,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n#define drive_can1_err_pbb3             DRV_PINGROUP_ENTRY_Y(0x305c,\t28,\t2,\t30,\t2,\t-1,\t-1,\t-1,\t-1,\t0)\n\n#define PINGROUP(pg_name, f0, f1, f2, f3, r, bank, pupd, e_io_hv, e_lpbk, e_input, e_lpdr, e_pbias_buf, \\\n\t\t\tgpio_sfio_sel, e_od, schmitt_b, drvtype, epreemp, io_reset, rfu_in, io_rail)\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.name = #pg_name,\t\t\t\t\\\n\t\t.pins = pg_name##_pins,\t\t\t\t\\\n\t\t.npins = ARRAY_SIZE(pg_name##_pins),\t\t\\\n\t\t\t.funcs = {\t\t\t\t\\\n\t\t\t\tTEGRA_MUX_##f0,\t\t\t\\\n\t\t\t\tTEGRA_MUX_##f1,\t\t\t\\\n\t\t\t\tTEGRA_MUX_##f2,\t\t\t\\\n\t\t\t\tTEGRA_MUX_##f3,\t\t\t\\\n\t\t\t},\t\t\t\t\t\\\n\t\tPIN_PINGROUP_ENTRY_Y(r, bank, pupd, e_io_hv, e_lpbk,\t\\\n\t\t\t\t     e_input, e_lpdr, e_pbias_buf, \\\n\t\t\t\t     gpio_sfio_sel, e_od,\t\\\n\t\t\t\t     schmitt_b, drvtype,\t\\\n\t\t\t\t     epreemp, io_reset,\t\t\\\n\t\t\t\t     rfu_in, io_rail)\t\t\\\n\t\tdrive_##pg_name,\t\t\t\t\\\n\t}\n\nstatic const struct tegra_pingroup tegra194_groups[] = {\n\tPINGROUP(soc_gpio33_pt0,\tRSVD0,\t\tSPDIF,\t\tRSVD2,\t\tRSVD3,\t\t0x1000,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(soc_gpio32_ps7,\tRSVD0,\t\tSPDIF,\t\tRSVD2,\t\tRSVD3,\t\t0x1008,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(soc_gpio31_ps6,\tRSVD0,\t\tSDMMC1,\t\tRSVD2,\t\tRSVD3,\t\t0x1010,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(soc_gpio30_ps5,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1018,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(aud_mclk_ps4,\t\tAUD,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1020,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap1_fs_ps3,\t\tI2S1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1028,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap1_din_ps2,\t\tI2S1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1030,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap1_dout_ps1,\t\tI2S1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1038,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap1_sclk_ps0,\t\tI2S1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1040,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap3_fs_pt4,\t\tI2S3,\t\tDMIC2,\t\tRSVD2,\t\tRSVD3,\t\t0x1048,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap3_din_pt3,\t\tI2S3,\t\tDMIC2,\t\tRSVD2,\t\tRSVD3,\t\t0x1050,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap3_dout_pt2,\t\tI2S3,\t\tDMIC1,\t\tRSVD2,\t\tRSVD3,\t\t0x1058,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap3_sclk_pt1,\t\tI2S3,\t\tDMIC1,\t\tRSVD2,\t\tRSVD3,\t\t0x1060,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap5_fs_pu0,\t\tI2S5,\t\tDMIC4,\t\tDSPK1,\t\tRSVD3,\t\t0x1068,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap5_din_pt7,\t\tI2S5,\t\tDMIC4,\t\tDSPK1,\t\tRSVD3,\t\t0x1070,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap5_dout_pt6,\t\tI2S5,\t\tDSPK0,\t\tRSVD2,\t\tRSVD3,\t\t0x1078,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap5_sclk_pt5,\t\tI2S5,\t\tDSPK0,\t\tRSVD2,\t\tRSVD3,\t\t0x1080,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_audio\"),\n\tPINGROUP(dap6_fs_pa3,\t\tI2S6,\t\tIQC1,\t\tRSVD2,\t\tRSVD3,\t\t0x2000,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_audio_hv\"),\n\tPINGROUP(dap6_din_pa2,\t\tI2S6,\t\tIQC1,\t\tRSVD2,\t\tRSVD3,\t\t0x2008,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_audio_hv\"),\n\tPINGROUP(dap6_dout_pa1,\t\tI2S6,\t\tIQC1,\t\tRSVD2,\t\tRSVD3,\t\t0x2010,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_audio_hv\"),\n\tPINGROUP(dap6_sclk_pa0,\t\tI2S6,\t\tIQC1,\t\tRSVD2,\t\tRSVD3,\t\t0x2018,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_audio_hv\"),\n\tPINGROUP(dap4_fs_pa7,\t\tI2S4,\t\tIQC2,\t\tRSVD2,\t\tRSVD3,\t\t0x2020,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_audio_hv\"),\n\tPINGROUP(dap4_din_pa6,\t\tI2S4,\t\tIQC2,\t\tRSVD2,\t\tRSVD3,\t\t0x2028,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_audio_hv\"),\n\tPINGROUP(dap4_dout_pa5,\t\tI2S4,\t\tIQC2,\t\tRSVD2,\t\tRSVD3,\t\t0x2030,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_audio_hv\"),\n\tPINGROUP(dap4_sclk_pa4,\t\tI2S4,\t\tIQC2,\t\tRSVD2,\t\tRSVD3,\t\t0x2038,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_audio_hv\"),\n\tPINGROUP(extperiph2_clk_pp1,\tEXTPERIPH2,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0000,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(extperiph1_clk_pp0,\tEXTPERIPH1,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0008,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(cam_i2c_sda_pp3,\tI2C3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0010,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(cam_i2c_scl_pp2,\tI2C3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0018,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio40_pq4,\tVGP1,\t\tSLVS,\t\tRSVD2,\t\tRSVD3,\t\t0x0020,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio41_pq5,\tVGP2,\t\tEXTPERIPH3,\tRSVD2,\t\tRSVD3,\t\t0x0028,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio42_pq6,\tVGP3,\t\tEXTPERIPH4,\tRSVD2,\t\tRSVD3,\t\t0x0030,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio43_pq7,\tVGP4,\t\tSLVS,\t\tRSVD2,\t\tRSVD3,\t\t0x0038,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio44_pr0,\tVGP5,\t\tGP,\t\tRSVD2,\t\tRSVD3,\t\t0x0040,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio45_pr1,\tVGP6,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0048,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio20_pq0,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0050,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio21_pq1,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0058,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio22_pq2,\tRSVD0,\t\tNV,\t\tRSVD2,\t\tRSVD3,\t\t0x0060,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio23_pq3,\tRSVD0,\t\tWDT,\t\tRSVD2,\t\tRSVD3,\t\t0x0068,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio04_pp4,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0070,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio05_pp5,\tRSVD0,\t\tIGPU,\t\tRSVD2,\t\tRSVD3,\t\t0x0078,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio06_pp6,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0080,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(soc_gpio07_pp7,\tRSVD0,\t\tSATA,\t\tSOC,\t\tRSVD3,\t\t0x0088,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(uart1_cts_pr5,\t\tUARTA,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0090,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(uart1_rts_pr4,\t\tUARTA,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x0098,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(uart1_rx_pr3,\t\tUARTA,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x00a0,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(uart1_tx_pr2,\t\tUARTA,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x00a8,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_cam\"),\n\tPINGROUP(dap2_din_pi1,\t\tI2S2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4000,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(dap2_dout_pi0,\t\tI2S2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4008,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(dap2_fs_pi2,\t\tI2S2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4010,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(dap2_sclk_ph7,\t\tI2S2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4018,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(uart4_cts_ph6,\t\tUARTD,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4020,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(uart4_rts_ph5,\t\tUARTD,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4028,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(uart4_rx_ph4,\t\tUARTD,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4030,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(uart4_tx_ph3,\t\tUARTD,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4038,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(soc_gpio03_pg3,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4040,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(soc_gpio02_pg2,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4048,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(soc_gpio01_pg1,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4050,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(soc_gpio00_pg0,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4058,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(gen1_i2c_scl_pi3,\tI2C1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4060,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(gen1_i2c_sda_pi4,\tI2C1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4068,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(soc_gpio08_pg4,\tRSVD0,\t\tCCLA,\t\tRSVD2,\t\tRSVD3,\t\t0x4070,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(soc_gpio09_pg5,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4078,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(soc_gpio10_pg6,\tGP,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x4080,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(soc_gpio11_pg7,\tRSVD0,\t\tSDMMC1,\t\tRSVD2,\t\tRSVD3,\t\t0x4088,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(soc_gpio12_ph0,\tRSVD0,\t\tGP,\t\tRSVD2,\t\tRSVD3,\t\t0x4090,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(soc_gpio13_ph1,\tRSVD0,\t\tGP,\t\tRSVD2,\t\tRSVD3,\t\t0x4098,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(soc_gpio14_ph2,\tRSVD0,\t\tSDMMC1,\t\tRSVD2,\t\tRSVD3,\t\t0x40a0,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_conn\"),\n\tPINGROUP(directdc1_out7_pw1,\tDIRECTDC1,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x5008,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_debug\"),\n\tPINGROUP(directdc1_out6_pw0,\tDIRECTDC1,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x5010,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_debug\"),\n\tPINGROUP(directdc1_out5_pv7,\tDIRECTDC1,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x5018,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_debug\"),\n\tPINGROUP(directdc1_out4_pv6,\tDIRECTDC1,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x5020,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_debug\"),\n\tPINGROUP(directdc1_out3_pv5,\tDIRECTDC1,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x5028,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_debug\"),\n\tPINGROUP(directdc1_out2_pv4,\tDIRECTDC1,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x5030,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_debug\"),\n\tPINGROUP(directdc1_out1_pv3,\tDIRECTDC1,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x5038,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_debug\"),\n\tPINGROUP(directdc1_out0_pv2,\tDIRECTDC1,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x5040,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_debug\"),\n\tPINGROUP(directdc1_in_pv1,\tDIRECTDC1,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x5048,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_debug\"),\n\tPINGROUP(directdc1_clk_pv0,\tDIRECTDC1,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x5050,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_debug\"),\n\tPINGROUP(directdc_comp,\t\tDIRECTDC,\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x5058,\t\t0,\tN,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tY,\t\"vddio_debug\"),\n\tPINGROUP(soc_gpio50_pm5,\tRSVD0,\t\tDCA,\t\tRSVD2,\t\tRSVD3,\t\t0x10000,\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_edp\"),\n\tPINGROUP(soc_gpio51_pm6,\tRSVD0,\t\tDCA,\t\tRSVD2,\t\tRSVD3,\t\t0x10008,\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_edp\"),\n\tPINGROUP(soc_gpio52_pm7,\tRSVD0,\t\tDCB,\t\tDGPU,\t\tRSVD3,\t\t0x10010,\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_edp\"),\n\tPINGROUP(soc_gpio53_pn0,\tRSVD0,\t\tDCB,\t\tRSVD2,\t\tRSVD3,\t\t0x10018,\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_edp\"),\n\tPINGROUP(soc_gpio54_pn1,\tRSVD0,\t\tSDMMC3,\t\tGP,\t\tRSVD3,\t\t0x10020,\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_edp\"),\n\tPINGROUP(soc_gpio55_pn2,\tRSVD0,\t\tSDMMC3,\t\tRSVD2,\t\tRSVD3,\t\t0x10028,\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_edp\"),\n\tPINGROUP(dp_aux_ch0_hpd_pm0,\tDP,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10030,\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_edp\"),\n\tPINGROUP(dp_aux_ch1_hpd_pm1,\tDP,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10038,\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_edp\"),\n\tPINGROUP(dp_aux_ch2_hpd_pm2,\tDP,\t\tDISPLAYA,\tRSVD2,\t\tRSVD3,\t\t0x10040,\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_edp\"),\n\tPINGROUP(dp_aux_ch3_hpd_pm3,\tDP,\t\tDISPLAYB,\tRSVD2,\t\tRSVD3,\t\t0x10048,\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_edp\"),\n\tPINGROUP(hdmi_cec_pm4,\t\tHDMI,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x10050,\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_edp\"),\n\tPINGROUP(eqos_td3_pe4,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15000,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_td2_pe3,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15008,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_td1_pe2,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15010,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_td0_pe1,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15018,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_rd3_pf1,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15020,\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_rd2_pf0,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15028,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_rd1_pe7,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15030,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_sma_mdio_pf4,\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15038,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_rd0_pe6,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15040,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_sma_mdc_pf5,\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15048,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_comp,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15050,\t0,\tN,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_txc_pe0,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15058,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_rxc_pf3,\t\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15060,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_tx_ctl_pe5,\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15068,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(eqos_rx_ctl_pf2,\tEQOS,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x15070,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_eqos\"),\n\tPINGROUP(pex_l2_clkreq_n_pk4,\tPE2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7000,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl\"),\n\tPINGROUP(pex_wake_n_pl2,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7008,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl\"),\n\tPINGROUP(pex_l1_clkreq_n_pk2,\tPE1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7010,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl\"),\n\tPINGROUP(pex_l1_rst_n_pk3,\tPE1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7018,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl\"),\n\tPINGROUP(pex_l0_clkreq_n_pk0,\tPE0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7020,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl\"),\n\tPINGROUP(pex_l0_rst_n_pk1,\tPE0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7028,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl\"),\n\tPINGROUP(pex_l2_rst_n_pk5,\tPE2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7030,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl\"),\n\tPINGROUP(pex_l3_clkreq_n_pk6,\tPE3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7038,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl\"),\n\tPINGROUP(pex_l3_rst_n_pk7,\tPE3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7040,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl\"),\n\tPINGROUP(pex_l4_clkreq_n_pl0,\tPE4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7048,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl\"),\n\tPINGROUP(pex_l4_rst_n_pl1,\tPE4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7050,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl\"),\n\tPINGROUP(sata_dev_slp_pl3,\tSATA,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x7058,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl\"),\n\tPINGROUP(pex_l5_clkreq_n_pgg0,\tPE5,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x14000,\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl_2\"),\n\tPINGROUP(pex_l5_rst_n_pgg1,\tPE5,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x14008,\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pex_ctl_2\"),\n\tPINGROUP(cpu_pwr_req_1_pb1,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x16000,\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pwr_ctl\"),\n\tPINGROUP(cpu_pwr_req_0_pb0,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x16008,\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_pwr_ctl\"),\n\tPINGROUP(qspi0_io3_pc5,\t\tQSPI0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB000,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(qspi0_io2_pc4,\t\tQSPI0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB008,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(qspi0_io1_pc3,\t\tQSPI0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB010,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(qspi0_io0_pc2,\t\tQSPI0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB018,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(qspi0_sck_pc0,\t\tQSPI0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB020,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(qspi0_cs_n_pc1,\tQSPI0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB028,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(qspi1_io3_pd3,\t\tQSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB030,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(qspi1_io2_pd2,\t\tQSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB038,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(qspi1_io1_pd1,\t\tQSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB040,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(qspi1_io0_pd0,\t\tQSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB048,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(qspi1_sck_pc6,\t\tQSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB050,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(qspi1_cs_n_pc7,\tQSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB058,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(qspi_comp,\t\tQSPI,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xB060,\t\t0,\tN,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tY,\t\"vddio_qspi\"),\n\tPINGROUP(sdmmc1_clk_pj0,\tSDMMC1,\t\tRSVD1,\t\tMIPI,\t\tRSVD3,\t\t0x8000,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_sdmmc1_hv\"),\n\tPINGROUP(sdmmc1_cmd_pj1,\tSDMMC1,\t\tRSVD1,\t\tMIPI,\t\tRSVD3,\t\t0x8008,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_sdmmc1_hv\"),\n\tPINGROUP(sdmmc1_comp,\t\tSDMMC1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x8010,\t\t0,\tN,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\tN,\t-1,\t-1,\tN,\t\"vddio_sdmmc1_hv\"),\n\tPINGROUP(sdmmc1_dat3_pj5,\tSDMMC1,\t\tRSVD1,\t\tMIPI,\t\tRSVD3,\t\t0x8018,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_sdmmc1_hv\"),\n\tPINGROUP(sdmmc1_dat2_pj4,\tSDMMC1,\t\tRSVD1,\t\tMIPI,\t\tRSVD3,\t\t0x8020,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_sdmmc1_hv\"),\n\tPINGROUP(sdmmc1_dat1_pj3,\tSDMMC1,\t\tRSVD1,\t\tMIPI,\t\tRSVD3,\t\t0x8028,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_sdmmc1_hv\"),\n\tPINGROUP(sdmmc1_dat0_pj2,\tSDMMC1,\t\tRSVD1,\t\tMIPI,\t\tRSVD3,\t\t0x8030,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_sdmmc1_hv\"),\n\tPINGROUP(sdmmc3_dat3_po5,\tSDMMC3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xA000,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_sdmmc3_hv\"),\n\tPINGROUP(sdmmc3_dat2_po4,\tSDMMC3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xA008,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_sdmmc3_hv\"),\n\tPINGROUP(sdmmc3_dat1_po3,\tSDMMC3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xA010,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_sdmmc3_hv\"),\n\tPINGROUP(sdmmc3_dat0_po2,\tSDMMC3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xA018,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_sdmmc3_hv\"),\n\tPINGROUP(sdmmc3_comp,\t\tSDMMC3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xA020,\t\t0,\tN,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\t-1,\tN,\t-1,\t-1,\tN,\t\"vddio_sdmmc3_hv\"),\n\tPINGROUP(sdmmc3_cmd_po1,\tSDMMC3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xA028,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_sdmmc3_hv\"),\n\tPINGROUP(sdmmc3_clk_po0,\tSDMMC3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xA030,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_sdmmc3_hv\"),\n\tPINGROUP(sdmmc4_clk,\t\tSDMMC4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x6008,\t\t0,\tY,\t-1,\t5,\t6,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tN,\t\"vddio_sdmmc4\"),\n\tPINGROUP(sdmmc4_cmd,\t\tSDMMC4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x6010,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tN,\t\"vddio_sdmmc4\"),\n\tPINGROUP(sdmmc4_dqs,\t\tSDMMC4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x6018,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t-1,\t-1,\t-1,\t-1,\tN,\t-1,\t-1,\tN,\t\"vddio_sdmmc4\"),\n\tPINGROUP(sdmmc4_dat7,\t\tSDMMC4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x6020,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tN,\t\"vddio_sdmmc4\"),\n\tPINGROUP(sdmmc4_dat6,\t\tSDMMC4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x6028,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tN,\t\"vddio_sdmmc4\"),\n\tPINGROUP(sdmmc4_dat5,\t\tSDMMC4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x6030,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tN,\t\"vddio_sdmmc4\"),\n\tPINGROUP(sdmmc4_dat4,\t\tSDMMC4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x6038,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tN,\t\"vddio_sdmmc4\"),\n\tPINGROUP(sdmmc4_dat3,\t\tSDMMC4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x6040,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tN,\t\"vddio_sdmmc4\"),\n\tPINGROUP(sdmmc4_dat2,\t\tSDMMC4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x6048,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tN,\t\"vddio_sdmmc4\"),\n\tPINGROUP(sdmmc4_dat1,\t\tSDMMC4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x6050,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tN,\t\"vddio_sdmmc4\"),\n\tPINGROUP(sdmmc4_dat0,\t\tSDMMC4,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x6058,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t-1,\t-1,\t-1,\t-1,\tY,\t-1,\t-1,\tN,\t\"vddio_sdmmc4\"),\n\tPINGROUP(gpu_pwr_req_px0,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD000,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(spi3_miso_py1,\t\tSPI3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD008,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(spi1_cs0_pz6,\t\tSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD010,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(spi3_cs0_py3,\t\tSPI3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD018,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(spi1_miso_pz4,\t\tSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD020,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(spi3_cs1_py4,\t\tSPI3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD028,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(gp_pwm3_px3,\t\tGP,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD030,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(gp_pwm2_px2,\t\tGP,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD038,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(spi1_sck_pz3,\t\tSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD040,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(spi3_sck_py0,\t\tSPI3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD048,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(spi1_cs1_pz7,\t\tSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD050,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(spi1_mosi_pz5,\t\tSPI1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD058,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(spi3_mosi_py2,\t\tSPI3,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD060,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(cv_pwr_req_px1,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD068,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(uart2_tx_px4,\t\tUARTB,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD070,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(uart2_rx_px5,\t\tUARTB,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD078,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(uart2_rts_px6,\t\tUARTB,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD080,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(uart2_cts_px7,\t\tUARTB,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD088,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(uart5_rx_py6,\t\tUARTE,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD090,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(uart5_tx_py5,\t\tUARTE,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD098,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(uart5_rts_py7,\t\tUARTE,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD0a0,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(uart5_cts_pz0,\t\tUARTE,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD0a8,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(usb_vbus_en0_pz1,\tUSB,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD0b0,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(usb_vbus_en1_pz2,\tUSB,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0xD0b8,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_uart\"),\n\tPINGROUP(ufs0_rst_pff1,\t\tUFS0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x11000,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_ufs\"),\n\tPINGROUP(ufs0_ref_clk_pff0,\tUFS0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x11008,\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t15,\t17,\tY,\t\"vddio_ufs\"),\n};\n\nstatic const struct tegra_pinctrl_soc_data tegra194_pinctrl = {\n\t.pins = tegra194_pins,\n\t.npins = ARRAY_SIZE(tegra194_pins),\n\t.functions = tegra194_functions,\n\t.nfunctions = ARRAY_SIZE(tegra194_functions),\n\t.groups = tegra194_groups,\n\t.ngroups = ARRAY_SIZE(tegra194_groups),\n\t.hsm_in_mux = true,\n\t.schmitt_in_mux = true,\n\t.drvtype_in_mux = true,\n\t.sfsel_in_mux = true,\n};\n\nstatic const struct pinctrl_pin_desc tegra194_aon_pins[] = {\n\tPINCTRL_PIN(TEGRA_PIN_CAN1_DOUT_PAA0, \"CAN1_DOUT_PAA0\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN1_DIN_PAA1, \"CAN1_DIN_PAA1\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN0_DOUT_PAA2, \"CAN0_DOUT_PAA2\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN0_DIN_PAA3, \"CAN0_DIN_PAA3\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN0_STB_PAA4, \"CAN0_STB_PAA4\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN0_EN_PAA5, \"CAN0_EN_PAA5\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN0_WAKE_PAA6, \"CAN0_WAKE_PAA6\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN0_ERR_PAA7, \"CAN0_ERR_PAA7\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN1_STB_PBB0, \"CAN1_STB_PBB0\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN1_EN_PBB1, \"CAN1_EN_PBB1\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN1_WAKE_PBB2, \"CAN1_WAKE_PBB2\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAN1_ERR_PBB3, \"CAN1_ERR_PBB3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_SCK_PCC0, \"SPI2_SCK_PCC0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_MISO_PCC1, \"SPI2_MISO_PCC1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_MOSI_PCC2, \"SPI2_MOSI_PCC2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_CS0_PCC3, \"SPI2_CS0_PCC3\"),\n\tPINCTRL_PIN(TEGRA_PIN_TOUCH_CLK_PCC4, \"TOUCH_CLK_PCC4\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_TX_PCC5, \"UART3_TX_PCC5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_RX_PCC6, \"UART3_RX_PCC6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN2_I2C_SCL_PCC7, \"GEN2_I2C_SCL_PCC7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN2_I2C_SDA_PDD0, \"GEN2_I2C_SDA_PDD0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN8_I2C_SCL_PDD1, \"GEN8_I2C_SCL_PDD1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN8_I2C_SDA_PDD2, \"GEN8_I2C_SDA_PDD2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SAFE_STATE_PEE0, \"SAFE_STATE_PEE0\"),\n\tPINCTRL_PIN(TEGRA_PIN_VCOMP_ALERT_PEE1, \"VCOMP_ALERT_PEE1\"),\n\tPINCTRL_PIN(TEGRA_PIN_AO_RETENTION_N_PEE2, \"AO_RETENTION_N_PEE2\"),\n\tPINCTRL_PIN(TEGRA_PIN_BATT_OC_PEE3, \"BATT_OC_PEE3\"),\n\tPINCTRL_PIN(TEGRA_PIN_POWER_ON_PEE4, \"POWER_ON_PEE4\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_I2C_SCL_PEE5, \"PWR_I2C_SCL_PEE5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_I2C_SDA_PEE6, \"PWR_I2C_SDA_PEE6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SYS_RESET_N, \"SYS_RESET_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_SHUTDOWN_N, \"SHUTDOWN_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_PMU_INT_N, \"PMU_INT_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_SOC_PWR_REQ, \"SOC_PWR_REQ\"),\n\tPINCTRL_PIN(TEGRA_PIN_CLK_32K_IN, \"CLK_32K_IN\"),\n};\n\nstatic const struct tegra_pingroup tegra194_aon_groups[] = {\n\tPINGROUP(shutdown_n,\t\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1000,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t-1,\t-1,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_sys\"),\n\tPINGROUP(pmu_int_n,\t\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1008,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t-1,\t-1,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_sys\"),\n\tPINGROUP(safe_state_pee0,\tSCE,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1010,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_sys\"),\n\tPINGROUP(vcomp_alert_pee1,\tSOC,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1018,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_sys\"),\n\tPINGROUP(soc_pwr_req,\t\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1020,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t-1,\t-1,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_sys\"),\n\tPINGROUP(batt_oc_pee3,\t\tSOC,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1028,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_sys\"),\n\tPINGROUP(clk_32k_in,\t\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1030,\t\t0,\tY,\t-1,\t-1,\t-1,\t8,\t-1,\t-1,\t-1,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_sys\"),\n\tPINGROUP(power_on_pee4,\t\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1038,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_sys\"),\n\tPINGROUP(pwr_i2c_scl_pee5,\tI2C5,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1040,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_sys\"),\n\tPINGROUP(pwr_i2c_sda_pee6,\tI2C5,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1048,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_sys\"),\n\tPINGROUP(ao_retention_n_pee2,\tGPIO,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x1060,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_sys\"),\n\tPINGROUP(touch_clk_pcc4,\tGP,\t\tTOUCH,\t\tRSVD2,\t\tRSVD3,\t\t0x2000,\t\t0,\tY,\t-1,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_ao\"),\n\tPINGROUP(uart3_rx_pcc6,\t\tUARTC,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2008,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_ao\"),\n\tPINGROUP(uart3_tx_pcc5,\t\tUARTC,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2010,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_ao\"),\n\tPINGROUP(gen8_i2c_sda_pdd2,\tI2C8,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2018,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_ao\"),\n\tPINGROUP(gen8_i2c_scl_pdd1,\tI2C8,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2020,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_ao\"),\n\tPINGROUP(spi2_mosi_pcc2,\tSPI2,\t\tUARTG,\t\tRSVD2,\t\tRSVD3,\t\t0x2028,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_ao\"),\n\tPINGROUP(gen2_i2c_scl_pcc7,\tI2C2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2030,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_ao\"),\n\tPINGROUP(spi2_cs0_pcc3,\t\tSPI2,\t\tUARTG,\t\tRSVD2,\t\tRSVD3,\t\t0x2038,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_ao\"),\n\tPINGROUP(gen2_i2c_sda_pdd0,\tI2C2,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x2040,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_ao\"),\n\tPINGROUP(spi2_sck_pcc0,\t\tSPI2,\t\tUARTG,\t\tRSVD2,\t\tRSVD3,\t\t0x2048,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_ao\"),\n\tPINGROUP(spi2_miso_pcc1,\tSPI2,\t\tUARTG,\t\tRSVD2,\t\tRSVD3,\t\t0x2050,\t\t0,\tY,\t5,\t-1,\t6,\t8,\t-1,\t10,\t11,\t12,\tN,\t-1,\t-1,\tN,\t\"vddio_ao\"),\n\tPINGROUP(can1_dout_paa0,\tCAN1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3000,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_ao_hv\"),\n\tPINGROUP(can1_din_paa1,\t\tCAN1,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3008,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_ao_hv\"),\n\tPINGROUP(can0_dout_paa2,\tCAN0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3010,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_ao_hv\"),\n\tPINGROUP(can0_din_paa3,\t\tCAN0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3018,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_ao_hv\"),\n\tPINGROUP(can0_stb_paa4,\t\tRSVD0,\t\tWDT,\t\tRSVD2,\t\tRSVD3,\t\t0x3020,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_ao_hv\"),\n\tPINGROUP(can0_en_paa5,\t\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3028,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_ao_hv\"),\n\tPINGROUP(can0_wake_paa6,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3030,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_ao_hv\"),\n\tPINGROUP(can0_err_paa7,\t\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3038,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_ao_hv\"),\n\tPINGROUP(can1_stb_pbb0,\t\tRSVD0,\t\tDMIC3,\t\tDMIC5,\t\tRSVD3,\t\t0x3040,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_ao_hv\"),\n\tPINGROUP(can1_en_pbb1,\t\tRSVD0,\t\tDMIC3,\t\tDMIC5,\t\tRSVD3,\t\t0x3048,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_ao_hv\"),\n\tPINGROUP(can1_wake_pbb2,\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3050,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_ao_hv\"),\n\tPINGROUP(can1_err_pbb3,\t\tRSVD0,\t\tRSVD1,\t\tRSVD2,\t\tRSVD3,\t\t0x3058,\t\t0,\tY,\t-1,\t-1,\t6,\t-1,\t9,\t10,\t-1,\t12,\tY,\t-1,\t-1,\tY,\t\"vddio_ao_hv\"),\n};\n\nstatic const struct tegra_pinctrl_soc_data tegra194_pinctrl_aon = {\n\t.pins = tegra194_aon_pins,\n\t.npins = ARRAY_SIZE(tegra194_aon_pins),\n\t.functions = tegra194_functions,\n\t.nfunctions = ARRAY_SIZE(tegra194_functions),\n\t.groups = tegra194_aon_groups,\n\t.ngroups = ARRAY_SIZE(tegra194_aon_groups),\n\t.hsm_in_mux = true,\n\t.schmitt_in_mux = true,\n\t.drvtype_in_mux = true,\n\t.sfsel_in_mux = true,\n};\n\nstatic int tegra194_pinctrl_probe(struct platform_device *pdev)\n{\n\tconst struct tegra_pinctrl_soc_data *soc = of_device_get_match_data(&pdev->dev);\n\n\treturn tegra_pinctrl_probe(pdev, soc);\n}\n\nstatic const struct of_device_id tegra194_pinctrl_of_match[] = {\n\t{ .compatible = \"nvidia,tegra194-pinmux\", .data = &tegra194_pinctrl },\n\t{ .compatible = \"nvidia,tegra194-pinmux-aon\", .data = &tegra194_pinctrl_aon },\n\t{ },\n};\n\nstatic struct platform_driver tegra194_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"tegra194-pinctrl\",\n\t\t.of_match_table = tegra194_pinctrl_of_match,\n\t},\n\t.probe = tegra194_pinctrl_probe,\n};\n\nstatic int __init tegra194_pinctrl_init(void)\n{\n\treturn platform_driver_register(&tegra194_pinctrl_driver);\n}\narch_initcall(tegra194_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}