INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:31:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 buffer42/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer42/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 0.865ns (15.205%)  route 4.824ns (84.795%))
  Logic Levels:           13  (LUT3=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2441, unset)         0.508     0.508    buffer42/control/clk
                         FDRE                                         r  buffer42/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer42/control/outputValid_reg/Q
                         net (fo=28, unplaced)        0.456     1.190    buffer42/control/buffer42_outs_valid
                         LUT3 (Prop_lut3_I0_O)        0.119     1.309 r  buffer42/control/Full_i_3/O
                         net (fo=37, unplaced)        0.319     1.628    buffer1/fifo/buffer60_outs_valid
                         LUT5 (Prop_lut5_I4_O)        0.043     1.671 r  buffer1/fifo/Head[2]_i_4/O
                         net (fo=6, unplaced)         0.409     2.080    buffer23/fifo/Empty_i_2__23_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.123 r  buffer23/fifo/Empty_i_4/O
                         net (fo=1, unplaced)         0.334     2.457    buffer23/fifo/Empty_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.500 r  buffer23/fifo/Empty_i_2__23/O
                         net (fo=5, unplaced)         0.272     2.772    fork30/control/generateBlocks[1].regblock/Memory_reg[0][0]
                         LUT3 (Prop_lut3_I2_O)        0.047     2.819 f  fork30/control/generateBlocks[1].regblock/transmitValue_i_2__10/O
                         net (fo=2, unplaced)         0.255     3.074    buffer61/control/transmitValue_i_2__8[0]
                         LUT5 (Prop_lut5_I4_O)        0.043     3.117 f  buffer61/control/transmitValue_i_5__3/O
                         net (fo=2, unplaced)         0.716     3.833    fork30/control/generateBlocks[7].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.043     3.876 f  fork30/control/generateBlocks[7].regblock/transmitValue_i_3__63/O
                         net (fo=13, unplaced)        0.294     4.170    fork27/control/generateBlocks[1].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I3_O)        0.043     4.213 f  fork27/control/generateBlocks[1].regblock/transmitValue_i_2__5/O
                         net (fo=2, unplaced)         0.233     4.446    fork27/control/generateBlocks[2].regblock/transmitValue_reg_3[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     4.489 r  fork27/control/generateBlocks[2].regblock/transmitValue_i_2__101/O
                         net (fo=13, unplaced)        0.294     4.783    buffer47/control/Memory[0][4]_i_2__0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.826 f  buffer47/control/transmitValue_i_3__16/O
                         net (fo=3, unplaced)         0.395     5.221    fork25/control/generateBlocks[2].regblock/transmitValue_reg_6
                         LUT6 (Prop_lut6_I2_O)        0.043     5.264 f  fork25/control/generateBlocks[2].regblock/transmitValue_i_2__2/O
                         net (fo=8, unplaced)         0.282     5.546    fork24/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  fork24/control/generateBlocks[0].regblock/fullReg_i_5__2/O
                         net (fo=10, unplaced)        0.287     5.876    fork12/control/generateBlocks[1].regblock/outs_reg[5]_0
                         LUT5 (Prop_lut5_I2_O)        0.043     5.919 r  fork12/control/generateBlocks[1].regblock/outs[5]_i_1__2/O
                         net (fo=6, unplaced)         0.278     6.197    buffer42/E[0]
                         FDRE                                         r  buffer42/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=2441, unset)         0.483    11.683    buffer42/clk
                         FDRE                                         r  buffer42/outs_reg[0]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.455    buffer42/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  5.258    




