/*
 * Copyright (C) 2021 Atmark Techno, Inc. All Rights Reserved.
 *
 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
 */

&i2c2 {
	ox01f10_cam0: rbpcv2_ox01f10@36 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ox01f10_pwn>;

		compatible = "nvidia,ox01f10";
		/* I2C device address */
		reg = <0x36>;

		pwdn-gpios = <&gpio3 6 GPIO_ACTIVE_HIGH>;

		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
		clock-names = "csi_mclk";
		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
		assigned-clock-rates = <24000000>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		mipi_csi;
		status = "okay";

		port {
			ox01f10_mipi_0_ep: endpoint {
				remote-endpoint = <&mipi_csi0_ep>;
				data-lanes = <1 2>;
				clock-lanes = <0>;
				max-pixel-frequency = /bits/ 64 <224000000>;
			};
		};
	};
};

&iomuxc {
	pinctrl_ox01f10_pwn: ox01f10_pwn_grp {
		fsl,pins = <
			MX8MP_IOMUXC_NAND_DATA00__GPIO3_IO06	0x40000100
		>;
	};
};

&mipi_csi_0 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	port@0 {
		reg = <0>;
		mipi_csi0_ep: endpoint {
			remote-endpoint = <&ox01f10_mipi_0_ep>;
			data-lanes = <2>;
			csis-hs-settle = <16>;
		};
	};
};

&cameradev {
	status = "okay";
};

&isi_0 {
	status = "okay";

	cap_device {
		status = "okay";
	};

	m2m_device {
		status = "okay";
	};
};

&isp_0 {
	status = "okay";
};

&dewarp {
	status = "okay";
};
