SYSTEM_CUSTOM_CIRCUIT_SYMBOLS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{$HPEESOF_DIR}\custom\{%PROJECT1}\symbols
SYSTEM_CUSTOM_CIRCUIT_DESIGNS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{$HPEESOF_DIR}\custom\{%PROJECT1}\designs
VIA_CONFIG_PATH={%DESIGN_KIT_VIA_CONFIG_PATH};.:{%PROJECT_SEARCH_PATH}:{$HOME}\hpeesof\de\defaults:{$HPEESOF_DIR}\de\defaults:{%DESIGN_KIT_VIA_CONFIG_PATH}:{%USER_VIA_CONFIG_PATH}
LAST_LIBRARY_SELECTED=Analogica_3_lib
SCHEM_FILE_OPEN_HISTORY_1=Analogica_3_lib:1v35ma-V4:schematic
SCHEM_FILE_OPEN_HISTORY_2=Analogica_3_lib:1v35ma-V3:schematic
SCHEM_FILE_OPEN_HISTORY_3=Analogica_3_lib:1v35ma-V2:schematic
SCHEM_FILE_OPEN_HISTORY_4=Analogica_3_lib:1v30ma-V1:schematic
SCHEM_FILE_OPEN_HISTORY_5=Analogica_3_lib:1v30ma-V2:schematic
LAYOUT_FILE_OPEN_HISTORY_1=Analogica_3_lib:1v35ma-V3:layout
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS=G:\Mi unidad\UNC\Material de Estudio\Electr贸nica Analogica III\TP2\Infineon_RF\circuit\symbols;G:\Mi unidad\UNC\Material de Estudio\Electr贸nica Analogica III\TP2\Infineon_RF\circuit\symbols
DESIGN_KIT_DATA_FILES=G:\Mi unidad\UNC\Material de Estudio\Electr贸nica Analogica III\TP2\Infineon_RF\circuit\data;G:\Mi unidad\UNC\Material de Estudio\Electr贸nica Analogica III\TP2\Infineon_RF\circuit\models
