$date
	Sat May  6 22:43:26 2017
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench $end
$var wire 1 ! x2 $end
$var wire 1 " x1 $end
$var wire 1 # f $end
$var wire 1 $ clk $end
$scope module l1 $end
$var wire 1 % w $end
$var wire 1 ! x2 $end
$var wire 1 " x1 $end
$var wire 1 # f $end
$var wire 1 $ clk $end
$scope module ff $end
$var wire 1 % d $end
$var wire 1 # q $end
$var wire 1 $ clk $end
$var reg 1 & lck $end
$var reg 1 ' state $end
$upscope $end
$upscope $end
$scope module tst1 $end
$var reg 1 $ clk $end
$var reg 1 " x1 $end
$var reg 1 ! x2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1&
1%
0$
0#
0"
1!
$end
#100
1$
#200
0$
#300
1$
#400
0$
#500
1$
#600
0$
#700
1$
#800
0$
#900
1$
#1000
0$
#1100
0&
0%
1$
0!
#1200
0$
#1300
1&
1#
1'
1%
1$
1"
#1400
0$
#1500
1$
#1600
0$
#1700
1$
#1800
0$
#1900
1$
#2000
0$
#2100
1$
#2200
0$
#2300
1$
#2400
0$
#2500
1$
#2600
0$
#2700
1$
#2800
0$
#2900
1$
#3000
0$
#3100
1$
#3200
0$
#3300
1$
0!
#3400
0$
#3500
0&
0%
1$
0"
#3600
1&
0#
0'
1%
0$
1"
#3700
1$
#3800
0&
0%
0$
1!
