// Seed: 4056614315
module module_0 ();
  logic id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  wor   id_2,
    output uwire id_3,
    output tri0  id_4,
    output uwire id_5,
    input  tri1  id_6,
    input  tri0  id_7,
    input  tri1  id_8
);
  always_latch id_1 <= id_2;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd41,
    parameter id_7 = 32'd46
) (
    input wor _id_0,
    output tri id_1,
    input tri1 id_2,
    input wand id_3,
    output tri0 id_4,
    input wor id_5,
    input wor id_6,
    input wor _id_7,
    output supply1 id_8,
    output supply1 id_9,
    input wor id_10,
    input tri id_11
);
  assign id_8 = id_0;
  parameter id_13 = 1;
  assign id_9 = -1;
  module_0 modCall_1 ();
  logic [id_7 : -1] id_14[id_0 : 1];
  wire id_15;
endmodule
