#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12fe19620 .scope module, "cpuTB" "cpuTB" 2 3;
 .timescale -9 -12;
v0x600002942be0_0 .var "clk", 0 0;
S_0x12fe094d0 .scope module, "arm7tdmi" "cpu" 2 7, 3 17 0, S_0x12fe19620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0x600002941d40_0 .net "abus", 31 0, L_0x60000304c5b0;  1 drivers
v0x600002941dd0_0 .net "addressbus", 31 0, L_0x60000304c770;  1 drivers
v0x600002941e60_0 .net "alubus", 31 0, v0x60000294a250_0;  1 drivers
v0x600002941ef0_0 .net "aluflagsout", 3 0, v0x60000294a370_0;  1 drivers
v0x600002941f80_0 .net "bbus", 31 0, L_0x60000304c620;  1 drivers
v0x600002942010_0 .net "bbusext", 31 0, v0x60000294a910_0;  1 drivers
v0x6000029420a0_0 .net "bsflagsout", 3 0, v0x60000294aa30_0;  1 drivers
v0x600002942130_0 .net "clk", 0 0, v0x600002942be0_0;  1 drivers
v0x6000029421c0_0 .net "cpsrflagsout", 3 0, L_0x600002a48aa0;  1 drivers
v0x600002942250_0 .net "ctrl", 31 0, v0x60000294b180_0;  1 drivers
v0x6000029422e0_0 .var "cycles", 31 0;
RS_0x120028ca0 .resolv tri, L_0x60000304c7e0, v0x60000294bde0_0;
v0x600002942370_0 .net8 "databus", 31 0, RS_0x120028ca0;  2 drivers
v0x600002942400_0 .net "decodebus", 31 0, L_0x60000304c540;  1 drivers
v0x600002942490_0 .net "i_opcode", 3 0, v0x60000294b330_0;  1 drivers
v0x600002942520_0 .net "i_rd", 3 0, v0x60000294b3c0_0;  1 drivers
v0x6000029425b0_0 .net "i_rm", 3 0, v0x60000294b450_0;  1 drivers
v0x600002942640_0 .net "i_rn", 3 0, v0x60000294b4e0_0;  1 drivers
v0x6000029426d0_0 .net "i_rs", 3 0, v0x60000294b570_0;  1 drivers
v0x600002942760_0 .net "i_shiftby", 31 0, v0x60000294b600_0;  1 drivers
v0x6000029427f0_0 .net "i_shifttype", 1 0, v0x60000294b690_0;  1 drivers
v0x600002942880_0 .net "i_shiftval", 7 0, v0x60000294b720_0;  1 drivers
v0x600002942910_0 .net "incrementerbus", 31 0, L_0x60000304c700;  1 drivers
v0x6000029429a0_0 .net "incrinbus", 31 0, L_0x60000304c4d0;  1 drivers
v0x600002942a30_0 .net "pcbus", 31 0, L_0x60000304c690;  1 drivers
v0x600002942ac0_0 .net "shiftbyreg", 7 0, L_0x600002a48f00;  1 drivers
v0x600002942b50_0 .net "writebackalu", 0 0, v0x60000294a520_0;  1 drivers
L_0x600002a48460 .part v0x60000294b180_0, 2, 1;
L_0x600002a48320 .part v0x60000294b180_0, 20, 1;
L_0x600002a480a0 .part v0x60000294b180_0, 19, 1;
L_0x600002a48780 .part v0x60000294b180_0, 18, 1;
L_0x600002a48820 .part v0x60000294b180_0, 17, 1;
L_0x600002a488c0 .part v0x60000294b180_0, 15, 1;
L_0x600002a48a00 .part v0x60000294b180_0, 0, 1;
L_0x600002a48fa0 .part v0x60000294b180_0, 8, 1;
L_0x600002a49040 .part v0x60000294b180_0, 20, 1;
L_0x600002a490e0 .part v0x60000294b180_0, 19, 1;
S_0x12fe09640 .scope module, "addressIncrementerModule" "addressIncrementer" 3 31, 4 1 0, S_0x12fe094d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "increment";
    .port_info 1 /INPUT 32 "datain";
    .port_info 2 /OUTPUT 32 "dataout";
L_0x60000304c700 .functor BUFT 32, L_0x600002a485a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120060010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000029493b0_0 .net/2u *"_ivl_0", 31 0, L_0x120060010;  1 drivers
v0x600002948f30_0 .net *"_ivl_2", 31 0, L_0x600002a485a0;  1 drivers
v0x600002948c60_0 .net "datain", 31 0, L_0x60000304c4d0;  alias, 1 drivers
v0x6000029485a0_0 .net "dataout", 31 0, L_0x60000304c700;  alias, 1 drivers
L_0x120060058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002948360_0 .net "increment", 0 0, L_0x120060058;  1 drivers
L_0x600002a485a0 .arith/sum 32, L_0x60000304c4d0, L_0x120060010;
S_0x12fe048b0 .scope module, "addressRegisterModule" "addressRegister" 3 37, 5 1 0, S_0x12fe094d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "in1on";
    .port_info 3 /INPUT 1 "in2on";
    .port_info 4 /INPUT 1 "in3on";
    .port_info 5 /INPUT 1 "out1on";
    .port_info 6 /INPUT 32 "in1";
    .port_info 7 /INPUT 32 "in2";
    .port_info 8 /INPUT 32 "in3";
    .port_info 9 /OUTPUT 32 "out1";
    .port_info 10 /OUTPUT 32 "out2";
L_0x60000304c4d0 .functor BUFZ 32, v0x600002949440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60000304c770 .functor BUFT 32, v0x600002949440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002949440_0 .var "areg", 31 0;
v0x6000029494d0_0 .net "clk", 0 0, v0x600002942be0_0;  alias, 1 drivers
v0x600002948fc0_0 .net "in1", 31 0, v0x60000294a250_0;  alias, 1 drivers
v0x600002949050_0 .net "in1on", 0 0, L_0x600002a48460;  1 drivers
v0x600002948cf0_0 .net "in2", 31 0, L_0x60000304c700;  alias, 1 drivers
L_0x1200600e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002948d80_0 .net "in2on", 0 0, L_0x1200600e8;  1 drivers
v0x600002948630_0 .net "in3", 31 0, L_0x60000304c690;  alias, 1 drivers
v0x6000029486c0_0 .net "in3on", 0 0, L_0x600002a48320;  1 drivers
v0x6000029483f0_0 .net "out1", 31 0, L_0x60000304c770;  alias, 1 drivers
L_0x120060130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002948480_0 .net "out1on", 0 0, L_0x120060130;  1 drivers
v0x60000294a010_0 .net "out2", 31 0, L_0x60000304c4d0;  alias, 1 drivers
L_0x1200600a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000294a0a0_0 .net "write", 0 0, L_0x1200600a0;  1 drivers
E_0x600001553180 .event posedge, v0x6000029494d0_0;
S_0x12fe04a20 .scope module, "aluModule" "alu" 3 56, 6 1 0, S_0x12fe094d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "setflags";
    .port_info 2 /INPUT 32 "dataina";
    .port_info 3 /INPUT 32 "datainb";
    .port_info 4 /INPUT 4 "flagsin";
    .port_info 5 /OUTPUT 1 "writeback";
    .port_info 6 /OUTPUT 32 "dataout";
    .port_info 7 /OUTPUT 4 "flagsout";
v0x60000294a130_0 .net "dataina", 31 0, L_0x60000304c5b0;  alias, 1 drivers
v0x60000294a1c0_0 .net "datainb", 31 0, v0x60000294a910_0;  alias, 1 drivers
v0x60000294a250_0 .var "dataout", 31 0;
v0x60000294a2e0_0 .net "flagsin", 3 0, v0x60000294aa30_0;  alias, 1 drivers
v0x60000294a370_0 .var "flagsout", 3 0;
v0x60000294a400_0 .net "opcode", 3 0, v0x60000294b330_0;  alias, 1 drivers
v0x60000294a490_0 .net "setflags", 0 0, L_0x600002a480a0;  1 drivers
v0x60000294a520_0 .var "writeback", 0 0;
E_0x600001552520/0 .event edge, v0x60000294a400_0, v0x60000294a130_0, v0x60000294a1c0_0, v0x60000294a490_0;
E_0x600001552520/1 .event edge, v0x600002948fc0_0, v0x60000294a2e0_0;
E_0x600001552520 .event/or E_0x600001552520/0, E_0x600001552520/1;
S_0x12fe05e10 .scope module, "barrelShifterModule" "barrelShifter" 3 67, 7 1 0, S_0x12fe094d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "vimm";
    .port_info 1 /INPUT 1 "bimm";
    .port_info 2 /INPUT 2 "type";
    .port_info 3 /INPUT 8 "valimm";
    .port_info 4 /INPUT 32 "valreg";
    .port_info 5 /INPUT 32 "byimm";
    .port_info 6 /INPUT 8 "byreg";
    .port_info 7 /INPUT 32 "datain";
    .port_info 8 /OUTPUT 32 "dataout";
    .port_info 9 /INPUT 4 "flagsin";
    .port_info 10 /OUTPUT 4 "flagsout";
P_0x600000e68880 .param/l "width" 0 7 15, +C4<00000000000000000000000000100000>;
v0x60000294a5b0_0 .net "bimm", 0 0, L_0x600002a48820;  1 drivers
v0x60000294a640_0 .var "by", 31 0;
v0x60000294a6d0_0 .net "byimm", 31 0, v0x60000294b600_0;  alias, 1 drivers
v0x60000294a760_0 .net "byreg", 7 0, L_0x600002a48f00;  alias, 1 drivers
v0x60000294a7f0_0 .var "carry", 31 0;
v0x60000294a880_0 .net "datain", 31 0, L_0x60000304c620;  alias, 1 drivers
v0x60000294a910_0 .var "dataout", 31 0;
v0x60000294a9a0_0 .net "flagsin", 3 0, L_0x600002a48aa0;  alias, 1 drivers
v0x60000294aa30_0 .var "flagsout", 3 0;
v0x60000294aac0_0 .net "type", 1 0, v0x60000294b690_0;  alias, 1 drivers
v0x60000294ab50_0 .var "val", 31 0;
v0x60000294abe0_0 .net "valimm", 7 0, v0x60000294b720_0;  alias, 1 drivers
v0x60000294ac70_0 .net "valreg", 31 0, L_0x60000304c620;  alias, 1 drivers
v0x60000294ad00_0 .net "vimm", 0 0, L_0x600002a48780;  1 drivers
E_0x600001551860/0 .event edge, v0x60000294ad00_0, v0x60000294abe0_0, v0x60000294a880_0, v0x60000294a5b0_0;
E_0x600001551860/1 .event edge, v0x60000294a6d0_0, v0x60000294a760_0, v0x60000294aac0_0, v0x60000294ab50_0;
E_0x600001551860/2 .event edge, v0x60000294a640_0, v0x60000294a9a0_0, v0x60000294a7f0_0;
E_0x600001551860 .event/or E_0x600001551860/0, E_0x600001551860/1, E_0x600001551860/2;
S_0x12fe05f80 .scope module, "dataRegisterModule" "dataRegister" 3 81, 8 1 0, S_0x12fe094d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "inon";
    .port_info 2 /INPUT 1 "outon";
    .port_info 3 /INPUT 32 "datain";
    .port_info 4 /OUTPUT 32 "dataout";
o0x120028c70 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x60000304c7e0 .functor BUFT 32, o0x120028c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
; Elide local net with no drivers, v0x60000294ad90_0 name=_ivl_0
v0x60000294ae20_0 .net "clk", 0 0, v0x600002942be0_0;  alias, 1 drivers
v0x60000294aeb0_0 .net "datain", 31 0, L_0x60000304c620;  alias, 1 drivers
v0x60000294af40_0 .net8 "dataout", 31 0, RS_0x120028ca0;  alias, 2 drivers
v0x60000294afd0_0 .var "datareg", 31 0;
v0x60000294b060_0 .net "inon", 0 0, L_0x600002a488c0;  1 drivers
L_0x120060178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000294b0f0_0 .net "outon", 0 0, L_0x120060178;  1 drivers
S_0x12fe062f0 .scope module, "instructionDecoderModule" "instructionDecoder" 3 98, 9 1 0, S_0x12fe094d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ins";
    .port_info 1 /OUTPUT 32 "control";
    .port_info 2 /INPUT 4 "flagsin";
    .port_info 3 /OUTPUT 32 "shiftby";
    .port_info 4 /OUTPUT 2 "shifttype";
    .port_info 5 /OUTPUT 4 "opcode";
    .port_info 6 /OUTPUT 4 "rm";
    .port_info 7 /OUTPUT 4 "rn";
    .port_info 8 /OUTPUT 4 "rd";
    .port_info 9 /OUTPUT 4 "rs";
    .port_info 10 /OUTPUT 8 "shiftval";
v0x60000294b180_0 .var "control", 31 0;
v0x60000294b210_0 .net "flagsin", 3 0, L_0x600002a48aa0;  alias, 1 drivers
v0x60000294b2a0_0 .net "ins", 31 0, L_0x60000304c540;  alias, 1 drivers
v0x60000294b330_0 .var "opcode", 3 0;
v0x60000294b3c0_0 .var "rd", 3 0;
v0x60000294b450_0 .var "rm", 3 0;
v0x60000294b4e0_0 .var "rn", 3 0;
v0x60000294b570_0 .var "rs", 3 0;
v0x60000294b600_0 .var "shiftby", 31 0;
v0x60000294b690_0 .var "shifttype", 1 0;
v0x60000294b720_0 .var "shiftval", 7 0;
E_0x600001551440 .event edge, v0x60000294b2a0_0;
S_0x12fe06460 .scope module, "instructionRegisterModule" "instructionRegister" 3 112, 10 2 0, S_0x12fe094d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "inon";
    .port_info 2 /INPUT 1 "out1on";
    .port_info 3 /INPUT 32 "datain";
    .port_info 4 /OUTPUT 32 "dataout1";
    .port_info 5 /OUTPUT 32 "dataout2";
L_0x60000304c540 .functor BUFZ 32, v0x60000294bc30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60000304c850 .functor BUFT 32, v0x60000294bc30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000294b840_0 .net *"_ivl_2", 31 0, L_0x60000304c850;  1 drivers
v0x60000294b8d0_0 .net "clk", 0 0, v0x600002942be0_0;  alias, 1 drivers
v0x60000294b960_0 .net8 "datain", 31 0, RS_0x120028ca0;  alias, 2 drivers
v0x60000294b9f0_0 .net "dataou1", 0 0, L_0x600002a48960;  1 drivers
v0x60000294ba80_0 .net "dataout1", 31 0, L_0x60000304c620;  alias, 1 drivers
v0x60000294bb10_0 .net "dataout2", 31 0, L_0x60000304c540;  alias, 1 drivers
L_0x1200601c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000294bba0_0 .net "inon", 0 0, L_0x1200601c0;  1 drivers
v0x60000294bc30_0 .var "ireg", 31 0;
L_0x120060208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000294bcc0_0 .net "out1on", 0 0, L_0x120060208;  1 drivers
L_0x600002a48960 .part L_0x60000304c850, 0, 1;
S_0x12fe043d0 .scope module, "memoryModule" "memory" 3 122, 11 1 0, S_0x12fe094d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "out";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INOUT 32 "data";
v0x60000294bd50_0 .net "address", 31 0, L_0x60000304c770;  alias, 1 drivers
v0x60000294bde0_0 .var "buffer", 31 0;
v0x60000294be70_0 .net "clk", 0 0, v0x600002942be0_0;  alias, 1 drivers
v0x60000294bf00_0 .net8 "data", 31 0, RS_0x120028ca0;  alias, 2 drivers
v0x600002940000_0 .var/i "i", 31 0;
v0x600002940090 .array "mem", 63 0, 31 0;
L_0x120060250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002940120_0 .net "out", 0 0, L_0x120060250;  1 drivers
v0x6000029401b0_0 .net "write", 0 0, L_0x600002a48a00;  1 drivers
S_0x12fe04540 .scope module, "registerBankModule" "registerBank" 3 132, 12 1 0, S_0x12fe094d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "in1on";
    .port_info 3 /INPUT 1 "in2on";
    .port_info 4 /INPUT 1 "pcchange";
    .port_info 5 /INPUT 1 "writeback";
    .port_info 6 /INPUT 1 "cpsrwrite";
    .port_info 7 /INPUT 32 "alubusin";
    .port_info 8 /INPUT 32 "incrbusin";
    .port_info 9 /INPUT 4 "rm";
    .port_info 10 /INPUT 4 "rn";
    .port_info 11 /INPUT 4 "rs";
    .port_info 12 /INPUT 4 "rd";
    .port_info 13 /INPUT 4 "flagsin";
    .port_info 14 /OUTPUT 4 "flagsout";
    .port_info 15 /OUTPUT 32 "abusout";
    .port_info 16 /OUTPUT 32 "bbusout";
    .port_info 17 /OUTPUT 8 "barrelshifterout";
    .port_info 18 /OUTPUT 32 "pcbusout";
L_0x60000304c5b0 .functor BUFZ 32, L_0x600002a48b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60000304c620 .functor BUFZ 32, L_0x600002a48c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002941950_15 .array/port v0x600002941950, 15;
L_0x60000304c690 .functor BUFZ 32, v0x600002941950_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000029402d0_0 .net *"_ivl_11", 31 0, L_0x600002a48c80;  1 drivers
v0x600002940360_0 .net *"_ivl_13", 5 0, L_0x600002a48d20;  1 drivers
L_0x1200602e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000029403f0_0 .net *"_ivl_16", 1 0, L_0x1200602e0;  1 drivers
v0x600002940480_0 .net *"_ivl_19", 31 0, L_0x600002a48dc0;  1 drivers
v0x600002940510_0 .net *"_ivl_21", 5 0, L_0x600002a48e60;  1 drivers
L_0x120060328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000029405a0_0 .net *"_ivl_24", 1 0, L_0x120060328;  1 drivers
v0x600002940630_0 .net *"_ivl_3", 31 0, L_0x600002a48b40;  1 drivers
v0x6000029406c0_0 .net *"_ivl_5", 5 0, L_0x600002a48be0;  1 drivers
L_0x120060298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002940750_0 .net *"_ivl_8", 1 0, L_0x120060298;  1 drivers
v0x6000029407e0_0 .net "abusout", 31 0, L_0x60000304c5b0;  alias, 1 drivers
v0x600002940870_0 .net "alubusin", 31 0, v0x60000294a250_0;  alias, 1 drivers
v0x600002940900_0 .net "barrelshifterout", 7 0, L_0x600002a48f00;  alias, 1 drivers
v0x600002940990_0 .net "bbusout", 31 0, L_0x60000304c620;  alias, 1 drivers
v0x600002940a20_0 .net "clk", 0 0, v0x600002942be0_0;  alias, 1 drivers
v0x600002940ab0_0 .net "cpsrwrite", 0 0, L_0x600002a490e0;  1 drivers
v0x600002940b40_0 .net "flagsin", 3 0, v0x60000294a370_0;  alias, 1 drivers
v0x600002940bd0_0 .net "flagsout", 3 0, L_0x600002a48aa0;  alias, 1 drivers
o0x120029720 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002940c60_0 .net "in1on", 0 0, o0x120029720;  0 drivers
o0x120029750 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002940cf0_0 .net "in2on", 0 0, o0x120029750;  0 drivers
v0x600002940d80_0 .net "incrbusin", 31 0, L_0x60000304c700;  alias, 1 drivers
v0x600002940e10_0 .net "pcbusout", 31 0, L_0x60000304c690;  alias, 1 drivers
v0x600002940ea0_0 .net "pcchange", 0 0, L_0x600002a49040;  1 drivers
v0x600002940f30_0 .net "rd", 3 0, v0x60000294b3c0_0;  alias, 1 drivers
v0x600002940fc0_0 .var "reg0", 31 0;
v0x600002941050_0 .var "reg1", 31 0;
v0x6000029410e0_0 .var "reg10", 31 0;
v0x600002941170_0 .var "reg11", 31 0;
v0x600002941200_0 .var "reg12", 31 0;
v0x600002941290_0 .var "reg13", 31 0;
v0x600002941320_0 .var "reg14", 31 0;
v0x6000029413b0_0 .var "reg15", 31 0;
v0x600002941440_0 .var "reg16", 31 0;
v0x6000029414d0_0 .var "reg2", 31 0;
v0x600002941560_0 .var "reg3", 31 0;
v0x6000029415f0_0 .var "reg4", 31 0;
v0x600002941680_0 .var "reg5", 31 0;
v0x600002941710_0 .var "reg6", 31 0;
v0x6000029417a0_0 .var "reg7", 31 0;
v0x600002941830_0 .var "reg8", 31 0;
v0x6000029418c0_0 .var "reg9", 31 0;
v0x600002941950 .array "regs", 16 0, 31 0;
v0x600002941a70_0 .net "rm", 3 0, v0x60000294b450_0;  alias, 1 drivers
v0x600002941b00_0 .net "rn", 3 0, v0x60000294b4e0_0;  alias, 1 drivers
v0x600002941b90_0 .net "rs", 3 0, v0x60000294b570_0;  alias, 1 drivers
v0x600002941c20_0 .net "write", 0 0, L_0x600002a48fa0;  1 drivers
v0x600002941cb0_0 .net "writeback", 0 0, v0x60000294a520_0;  alias, 1 drivers
v0x600002941950_0 .array/port v0x600002941950, 0;
v0x600002941950_1 .array/port v0x600002941950, 1;
v0x600002941950_2 .array/port v0x600002941950, 2;
v0x600002941950_3 .array/port v0x600002941950, 3;
E_0x6000015513e0/0 .event edge, v0x600002941950_0, v0x600002941950_1, v0x600002941950_2, v0x600002941950_3;
v0x600002941950_4 .array/port v0x600002941950, 4;
v0x600002941950_5 .array/port v0x600002941950, 5;
v0x600002941950_6 .array/port v0x600002941950, 6;
v0x600002941950_7 .array/port v0x600002941950, 7;
E_0x6000015513e0/1 .event edge, v0x600002941950_4, v0x600002941950_5, v0x600002941950_6, v0x600002941950_7;
v0x600002941950_8 .array/port v0x600002941950, 8;
v0x600002941950_9 .array/port v0x600002941950, 9;
v0x600002941950_10 .array/port v0x600002941950, 10;
v0x600002941950_11 .array/port v0x600002941950, 11;
E_0x6000015513e0/2 .event edge, v0x600002941950_8, v0x600002941950_9, v0x600002941950_10, v0x600002941950_11;
v0x600002941950_12 .array/port v0x600002941950, 12;
v0x600002941950_13 .array/port v0x600002941950, 13;
v0x600002941950_14 .array/port v0x600002941950, 14;
E_0x6000015513e0/3 .event edge, v0x600002941950_12, v0x600002941950_13, v0x600002941950_14, v0x600002941950_15;
v0x600002941950_16 .array/port v0x600002941950, 16;
E_0x6000015513e0/4 .event edge, v0x600002941950_16;
E_0x6000015513e0 .event/or E_0x6000015513e0/0, E_0x6000015513e0/1, E_0x6000015513e0/2, E_0x6000015513e0/3, E_0x6000015513e0/4;
E_0x6000015512f0 .event negedge, v0x6000029494d0_0;
L_0x600002a48aa0 .part v0x600002941950_16, 28, 4;
L_0x600002a48b40 .array/port v0x600002941950, L_0x600002a48be0;
L_0x600002a48be0 .concat [ 4 2 0 0], v0x60000294b4e0_0, L_0x120060298;
L_0x600002a48c80 .array/port v0x600002941950, L_0x600002a48d20;
L_0x600002a48d20 .concat [ 4 2 0 0], v0x60000294b450_0, L_0x1200602e0;
L_0x600002a48dc0 .array/port v0x600002941950, L_0x600002a48e60;
L_0x600002a48e60 .concat [ 4 2 0 0], v0x60000294b570_0, L_0x120060328;
L_0x600002a48f00 .part L_0x600002a48dc0, 0, 8;
    .scope S_0x12fe048b0;
T_0 ;
    %wait E_0x600001553180;
    %load/vec4 v0x6000029486c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x600002948630_0;
    %assign/vec4 v0x600002949440_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600002948cf0_0;
    %assign/vec4 v0x600002949440_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12fe048b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002949440_0, 0;
    %end;
    .thread T_1;
    .scope S_0x12fe04a20;
T_2 ;
    %wait E_0x600001552520;
    %load/vec4 v0x60000294a400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %and;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %xor;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %sub;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x60000294a1c0_0;
    %load/vec4 v0x60000294a130_0;
    %sub;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %add;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %add;
    %addi 1, 1, 32;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %sub;
    %addi 1, 1, 32;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x60000294a1c0_0;
    %load/vec4 v0x60000294a130_0;
    %sub;
    %addi 1, 1, 32;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %and;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %xor;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %sub;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %add;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %or;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x60000294a1c0_0;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %inv;
    %and;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x60000294a1c0_0;
    %inv;
    %store/vec4 v0x60000294a250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000294a520_0, 0, 1;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x60000294a490_0;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x60000294a250_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.19, 4;
    %load/vec4 v0x60000294a2e0_0;
    %pushi/vec4 8, 0, 4;
    %or;
    %store/vec4 v0x60000294a370_0, 0, 4;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0x60000294a2e0_0;
    %pushi/vec4 7, 0, 4;
    %and;
    %store/vec4 v0x60000294a370_0, 0, 4;
T_2.20 ;
    %load/vec4 v0x60000294a250_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0x60000294a2e0_0;
    %pushi/vec4 4, 0, 4;
    %or;
    %store/vec4 v0x60000294a370_0, 0, 4;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x60000294a2e0_0;
    %pushi/vec4 11, 0, 4;
    %and;
    %store/vec4 v0x60000294a370_0, 0, 4;
T_2.22 ;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.23, 8;
    %load/vec4 v0x60000294a130_0;
    %load/vec4 v0x60000294a1c0_0;
    %cmp/u;
    %jmp/0xz  T_2.25, 5;
    %load/vec4 v0x60000294a2e0_0;
    %pushi/vec4 2, 0, 4;
    %or;
    %store/vec4 v0x60000294a370_0, 0, 4;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v0x60000294a2e0_0;
    %pushi/vec4 13, 0, 4;
    %and;
    %store/vec4 v0x60000294a370_0, 0, 4;
T_2.26 ;
T_2.23 ;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %load/vec4 v0x60000294a130_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294a1c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.29, 8;
    %load/vec4 v0x60000294a2e0_0;
    %pushi/vec4 2, 0, 4;
    %or;
    %store/vec4 v0x60000294a370_0, 0, 4;
    %jmp T_2.30;
T_2.29 ;
    %load/vec4 v0x60000294a2e0_0;
    %pushi/vec4 13, 0, 4;
    %and;
    %store/vec4 v0x60000294a370_0, 0, 4;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294a400_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.31, 8;
    %load/vec4 v0x60000294a130_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294a1c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000294a250_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.33, 8;
    %load/vec4 v0x60000294a2e0_0;
    %pushi/vec4 1, 0, 4;
    %or;
    %store/vec4 v0x60000294a370_0, 0, 4;
    %jmp T_2.34;
T_2.33 ;
    %load/vec4 v0x60000294a2e0_0;
    %pushi/vec4 14, 0, 4;
    %and;
    %store/vec4 v0x60000294a370_0, 0, 4;
T_2.34 ;
T_2.31 ;
T_2.17 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12fe05e10;
T_3 ;
    %wait E_0x600001551860;
    %load/vec4 v0x60000294ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x60000294abe0_0;
    %pad/u 32;
    %store/vec4 v0x60000294ab50_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000294ac70_0;
    %store/vec4 v0x60000294ab50_0, 0, 32;
T_3.1 ;
    %load/vec4 v0x60000294a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x60000294a6d0_0;
    %store/vec4 v0x60000294a640_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x60000294a760_0;
    %pad/u 32;
    %store/vec4 v0x60000294a640_0, 0, 32;
T_3.3 ;
    %load/vec4 v0x60000294aac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x60000294ab50_0;
    %load/vec4 v0x60000294a640_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x60000294a7f0_0, 0, 32;
    %load/vec4 v0x60000294a640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %load/vec4 v0x60000294a9a0_0;
    %store/vec4 v0x60000294aa30_0, 0, 4;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x60000294a9a0_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0x60000294a7f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000294a9a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60000294aa30_0, 0, 4;
T_3.10 ;
    %load/vec4 v0x60000294ab50_0;
    %ix/getv 4, v0x60000294a640_0;
    %shiftl 4;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %store/vec4 v0x60000294a910_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x60000294ab50_0;
    %load/vec4 v0x60000294a640_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x60000294a7f0_0, 0, 32;
    %load/vec4 v0x60000294a9a0_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0x60000294a7f0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000294a9a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60000294aa30_0, 0, 4;
    %load/vec4 v0x60000294ab50_0;
    %ix/getv 4, v0x60000294a640_0;
    %shiftr 4;
    %store/vec4 v0x60000294a910_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x60000294ab50_0;
    %load/vec4 v0x60000294a640_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x60000294a7f0_0, 0, 32;
    %load/vec4 v0x60000294a9a0_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0x60000294a7f0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000294a9a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60000294aa30_0, 0, 4;
    %load/vec4 v0x60000294ab50_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0x60000294ab50_0;
    %ix/getv 4, v0x60000294a640_0;
    %shiftr 4;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x60000294a640_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x60000294a910_0, 0, 32;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x60000294ab50_0;
    %ix/getv 4, v0x60000294a640_0;
    %shiftr 4;
    %store/vec4 v0x60000294a910_0, 0, 32;
T_3.12 ;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x60000294a640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %load/vec4 v0x60000294ab50_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0x60000294a7f0_0, 0, 32;
    %load/vec4 v0x60000294a9a0_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0x60000294a7f0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000294a9a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60000294aa30_0, 0, 4;
    %load/vec4 v0x60000294a9a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x60000294ab50_0;
    %pushi/vec4 2147483647, 0, 32;
    %and;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x60000294a910_0, 0, 32;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x60000294ab50_0;
    %load/vec4 v0x60000294a640_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x60000294a7f0_0, 0, 32;
    %load/vec4 v0x60000294a9a0_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0x60000294a7f0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000294a9a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60000294aa30_0, 0, 4;
    %load/vec4 v0x60000294ab50_0;
    %ix/getv 4, v0x60000294a640_0;
    %shiftr 4;
    %load/vec4 v0x60000294ab50_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x60000294a640_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %or;
    %store/vec4 v0x60000294a910_0, 0, 32;
T_3.14 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12fe05f80;
T_4 ;
    %wait E_0x600001553180;
    %load/vec4 v0x60000294b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x60000294aeb0_0;
    %assign/vec4 v0x60000294afd0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12fe062f0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000294b180_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x12fe062f0;
T_6 ;
    %wait E_0x600001551440;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000294b180_0, 0, 32;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 26, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 25, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %vpi_call 9 36 "$display", "\011insnum: 0 (1/2)" {0 0 0};
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0x60000294b330_0, 0, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000294b180_0, 4, 1;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x60000294b4e0_0, 0, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x60000294b3c0_0, 0, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x60000294b450_0, 0, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0x60000294b690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000294b180_0, 4, 1;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000294b180_0, 4, 1;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0x60000294b600_0, 0, 32;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x60000294b570_0, 0, 4;
T_6.9 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000294b180_0, 4, 1;
T_6.10 ;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 3, 4, 4;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.14, 4;
    %vpi_call 9 57 "$display", "\011insnum: 1 (1/2)" {0 0 0};
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 3, 4, 4;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 21, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %vpi_call 9 62 "$display", "\011insnum: 5" {0 0 0};
T_6.16 ;
T_6.15 ;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 22, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.20, 4;
    %vpi_call 9 69 "$display", "\011insnum: 2" {0 0 0};
    %jmp T_6.21;
T_6.20 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 23, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.22, 4;
    %vpi_call 9 74 "$display", "\011insnum: 3" {0 0 0};
T_6.22 ;
T_6.21 ;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 21, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 13, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %vpi_call 9 80 "$display", "\011insnum: 6 or 7" {0 0 0};
    %jmp T_6.25;
T_6.24 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 7, 4, 4;
    %pad/u 8;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %vpi_call 9 85 "$display", "\011insnum: 4" {0 0 0};
T_6.26 ;
T_6.25 ;
T_6.19 ;
T_6.13 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 25, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.28, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %vpi_call 9 92 "$display", "\011insnum: 0 (2/2)" {0 0 0};
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0x60000294b330_0, 0, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000294b180_0, 4, 1;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x60000294b4e0_0, 0, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x60000294b3c0_0, 0, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0x60000294b600_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000294b690_0, 0, 2;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x60000294b720_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000294b180_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000294b180_0, 4, 1;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_6.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000294b180_0, 4, 1;
T_6.32 ;
    %jmp T_6.31;
T_6.30 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.34, 8;
    %vpi_call 9 109 "$display", "\011insnum: 1 (2/2)" {0 0 0};
T_6.34 ;
T_6.31 ;
T_6.28 ;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 26, 6;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.36, 4;
    %vpi_call 9 117 "$display", "\011insnum: 8" {0 0 0};
    %jmp T_6.37;
T_6.36 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 26, 6;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.38, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 25, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.40, 4;
    %vpi_call 9 123 "$display", "\011insnum: a" {0 0 0};
    %jmp T_6.41;
T_6.40 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 1, 25, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.42, 4;
    %vpi_call 9 128 "$display", "\011insnum: b" {0 0 0};
T_6.42 ;
T_6.41 ;
    %jmp T_6.39;
T_6.38 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 2, 26, 6;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.44, 4;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 5, 21, 6;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.46, 4;
    %vpi_call 9 134 "$display", "\011insnum: 9" {0 0 0};
    %jmp T_6.47;
T_6.46 ;
    %load/vec4 v0x60000294b2a0_0;
    %parti/s 6, 20, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_6.48, 4;
    %vpi_call 9 138 "$display", "\011insnum: f" {0 0 0};
T_6.48 ;
T_6.47 ;
    %jmp T_6.45;
T_6.44 ;
    %vpi_call 9 144 "$display", "\011invalid instruction" {0 0 0};
T_6.45 ;
T_6.39 ;
T_6.37 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12fe06460;
T_7 ;
    %wait E_0x600001553180;
    %load/vec4 v0x60000294bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x60000294b960_0;
    %assign/vec4 v0x60000294bc30_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12fe043d0;
T_8 ;
    %vpi_call 11 16 "$readmemh", "assout.txt", v0x600002940090 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002940000_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x600002940000_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call 11 18 "$display", "M: %0h %h", v0x600002940000_0, &A<v0x600002940090, v0x600002940000_0 > {0 0 0};
    %load/vec4 v0x600002940000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002940000_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12fe043d0;
T_9 ;
    %wait E_0x600001553180;
    %load/vec4 v0x6000029401b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x60000294bf00_0;
    %load/vec4 v0x60000294bd50_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002940090, 0, 4;
T_9.0 ;
    %load/vec4 v0x60000294bd50_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x600002940090, 4;
    %assign/vec4 v0x60000294bde0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12fe04540;
T_10 ;
    %wait E_0x6000015512f0;
    %load/vec4 v0x600002941cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x600002940870_0;
    %load/vec4 v0x600002940f30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002941950, 0, 4;
T_10.0 ;
    %load/vec4 v0x600002940ea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600002940d80_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002941950, 0, 4;
T_10.2 ;
    %load/vec4 v0x600002940ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002940b40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002941950, 0, 4;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12fe04540;
T_11 ;
    %pushi/vec4 467, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002941950, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x12fe04540;
T_12 ;
    %wait E_0x6000015513e0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x600002940fc0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x600002941050_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x6000029414d0_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x600002941560_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x6000029415f0_0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x600002941680_0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x600002941710_0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x6000029417a0_0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x600002941830_0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x6000029418c0_0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x6000029410e0_0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x600002941170_0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x600002941200_0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x600002941290_0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x600002941320_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x6000029413b0_0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002941950, 4;
    %store/vec4 v0x600002941440_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x12fe094d0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000029422e0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x12fe094d0;
T_14 ;
    %wait E_0x600001553180;
    %delay 1000, 0;
    %vpi_call 3 156 "$display", "**** CYCLE: %0d ****\012", v0x6000029422e0_0 {0 0 0};
    %load/vec4 v0x6000029422e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000029422e0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12fe19620;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002942be0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x12fe19620;
T_16 ;
    %delay 10000, 0;
    %load/vec4 v0x600002942be0_0;
    %inv;
    %assign/vec4 v0x600002942be0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12fe19620;
T_17 ;
    %vpi_call 2 10 "$display", "**** TESTBENCH ****" {0 0 0};
    %vpi_call 2 11 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "cpuTB.v";
    "cpu.v";
    "./modules/addressIncrementer.v";
    "./modules/addressRegister.v";
    "./modules/alu.v";
    "./modules/barrelShifter.v";
    "./modules/dataRegister.v";
    "./modules/instructionDecoder.v";
    "./modules/instructionRegister.v";
    "./modules/memory.v";
    "./modules/registerBank.v";
