module top_module(input clk, input rst, input [7:0] data_in, output reg [7:0] data_out);
  reg [7:0] counter; /* declare a register for counting */
  always @(posedge clk or posedge rst) begin /* create an always block for clock and reset */
    if(rst) begin /* if reset is active */
      counter <= 0; /* reset the counter to 0 */
    end else begin /* otherwise */
      if(counter == 8) begin /* if counter reaches 8 */
        counter <= 0; /* reset the counter */
      end else begin /* otherwise */
        counter <= counter + 1; /* increment the counter by 1 */
      end
    end
  end
  
  assign data_out = data_in + counter; /* assign the output to be the sum of input and counter */
endmodule