\section{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}} \\*C\+M\+S\+IS S\+T\+M32\+F446xx Device Peripheral Access Layer Header File }{\pageref{stm32f446xx_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}} \\*C\+M\+S\+IS S\+T\+M32\+F4xx Device Peripheral Access Layer Header File }{\pageref{stm32f4xx_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{system__stm32f4xx_8h}{system\+\_\+stm32f4xx.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M4 Device System Source File for S\+T\+M32\+F4xx devices }{\pageref{system__stm32f4xx_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/{\bfseries arm\+\_\+common\+\_\+tables.\+h} }{\pageref{arm__common__tables_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/{\bfseries arm\+\_\+const\+\_\+structs.\+h} }{\pageref{arm__const__structs_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/{\bfseries arm\+\_\+math.\+h} }{\pageref{arm__math_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{cmsis__armcc_8h}{cmsis\+\_\+armcc.\+h}} \\*C\+M\+S\+IS Cortex-\/M Core Function/\+Instruction Header File }{\pageref{cmsis__armcc_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{cmsis__armcc___v6_8h}{cmsis\+\_\+armcc\+\_\+\+V6.\+h}} \\*C\+M\+S\+IS Cortex-\/M Core Function/\+Instruction Header File }{\pageref{cmsis__armcc___v6_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{cmsis__gcc_8h}{cmsis\+\_\+gcc.\+h}} \\*C\+M\+S\+IS Cortex-\/M Core Function/\+Instruction Header File }{\pageref{cmsis__gcc_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M0 Core Peripheral Access Layer Header File }{\pageref{core__cm0_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M0+ Core Peripheral Access Layer Header File }{\pageref{core__cm0plus_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M3 Core Peripheral Access Layer Header File }{\pageref{core__cm3_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M4 Core Peripheral Access Layer Header File }{\pageref{core__cm4_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M7 Core Peripheral Access Layer Header File }{\pageref{core__cm7_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm_func_8h}{core\+\_\+cm\+Func.\+h}} \\*C\+M\+S\+IS Cortex-\/M Core Function Access Header File }{\pageref{core__cm_func_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm_instr_8h}{core\+\_\+cm\+Instr.\+h}} \\*C\+M\+S\+IS Cortex-\/M Core Instruction Access Header File }{\pageref{core__cm_instr_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm_simd_8h}{core\+\_\+cm\+Simd.\+h}} \\*C\+M\+S\+IS Cortex-\/M S\+I\+MD Header File }{\pageref{core__cm_simd_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}} \\*C\+M\+S\+IS S\+C000 Core Peripheral Access Layer Header File }{\pageref{core__sc000_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}} \\*C\+M\+S\+IS S\+C300 Core Peripheral Access Layer Header File }{\pageref{core__sc300_8h}}{}
\item\contentsline{section}{Drivers/\+Communication/{\bfseries Communication.\+h} }{\pageref{_communication_8h}}{}
\item\contentsline{section}{Drivers/\+Communication/{\bfseries robot\+Goal.\+h} }{\pageref{robot_goal_8h}}{}
\item\contentsline{section}{Drivers/\+Communication/{\bfseries robot\+State.\+h} }{\pageref{robot_state_8h}}{}
\item\contentsline{section}{Drivers/\+Dynamixel/{\bfseries Dynamixel\+\_\+\+Handle\+Type\+Def.\+h} }{\pageref{_dynamixel___handle_type_def_8h}}{}
\item\contentsline{section}{Drivers/\+Dynamixel/{\bfseries Dynamixel\+Protocol\+V1.\+h} }{\pageref{_dynamixel_protocol_v1_8h}}{}
\item\contentsline{section}{Drivers/\+Dynamixel/\+A\+X12\+A/{\bfseries A\+X12\+A.\+h} }{\pageref{_a_x12_a_8h}}{}
\item\contentsline{section}{Drivers/\+Dynamixel/\+M\+X28/{\bfseries M\+X28.\+h} }{\pageref{_m_x28_8h}}{}
\item\contentsline{section}{Drivers/\+M\+P\+U6050/{\bfseries M\+P\+U6050.\+h} }{\pageref{_m_p_u6050_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal_8h}{stm32f4xx\+\_\+hal.\+h}} \\*This file contains all the functions prototypes for the H\+AL module driver }{\pageref{stm32f4xx__hal_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__cortex_8h}{stm32f4xx\+\_\+hal\+\_\+cortex.\+h}} \\*Header file of C\+O\+R\+T\+EX H\+AL module }{\pageref{stm32f4xx__hal__cortex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\+\_\+hal\+\_\+def.\+h}} \\*This file contains H\+AL common defines, enumeration, macros and structures definitions }{\pageref{stm32f4xx__hal__def_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__dma_8h}{stm32f4xx\+\_\+hal\+\_\+dma.\+h}} \\*Header file of D\+MA H\+AL module }{\pageref{stm32f4xx__hal__dma_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__dma__ex_8h}{stm32f4xx\+\_\+hal\+\_\+dma\+\_\+ex.\+h}} \\*Header file of D\+MA H\+AL extension module }{\pageref{stm32f4xx__hal__dma__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__flash_8h}{stm32f4xx\+\_\+hal\+\_\+flash.\+h}} \\*Header file of F\+L\+A\+SH H\+AL module }{\pageref{stm32f4xx__hal__flash_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__flash__ex_8h}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}} \\*Header file of F\+L\+A\+SH H\+AL Extension module }{\pageref{stm32f4xx__hal__flash__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__flash__ramfunc_8h}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ramfunc.\+h}} \\*Header file of F\+L\+A\+SH R\+A\+M\+F\+U\+NC driver }{\pageref{stm32f4xx__hal__flash__ramfunc_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__gpio_8h}{stm32f4xx\+\_\+hal\+\_\+gpio.\+h}} \\*Header file of G\+P\+IO H\+AL module }{\pageref{stm32f4xx__hal__gpio_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__gpio__ex_8h}{stm32f4xx\+\_\+hal\+\_\+gpio\+\_\+ex.\+h}} \\*Header file of G\+P\+IO H\+AL Extension module }{\pageref{stm32f4xx__hal__gpio__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__i2c_8h}{stm32f4xx\+\_\+hal\+\_\+i2c.\+h}} \\*Header file of I2C H\+AL module }{\pageref{stm32f4xx__hal__i2c_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__i2c__ex_8h}{stm32f4xx\+\_\+hal\+\_\+i2c\+\_\+ex.\+h}} \\*Header file of I2C H\+AL Extension module }{\pageref{stm32f4xx__hal__i2c__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__pwr_8h}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}} \\*Header file of P\+WR H\+AL module }{\pageref{stm32f4xx__hal__pwr_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}} \\*Header file of P\+WR H\+AL Extension module }{\pageref{stm32f4xx__hal__pwr__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__rcc_8h}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}} \\*Header file of R\+CC H\+AL module }{\pageref{stm32f4xx__hal__rcc_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}} \\*Header file of R\+CC H\+AL Extension module }{\pageref{stm32f4xx__hal__rcc__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__tim_8h}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}} \\*Header file of T\+IM H\+AL module }{\pageref{stm32f4xx__hal__tim_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__tim__ex_8h}{stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}} \\*Header file of T\+IM H\+AL Extension module }{\pageref{stm32f4xx__hal__tim__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__uart_8h}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}} \\*Header file of U\+A\+RT H\+AL module }{\pageref{stm32f4xx__hal__uart_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\+Legacy/\mbox{\hyperlink{stm32__hal__legacy_8h}{stm32\+\_\+hal\+\_\+legacy.\+h}} \\*This file contains aliases definition for the S\+T\+M32\+Cube H\+AL constants macros and functions maintained for legacy purpose }{\pageref{stm32__hal__legacy_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal_8c}{stm32f4xx\+\_\+hal.\+c}} \\*H\+AL module driver. This is the common part of the H\+AL initialization }{\pageref{stm32f4xx__hal_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__cortex_8c}{stm32f4xx\+\_\+hal\+\_\+cortex.\+c}} \\*C\+O\+R\+T\+EX H\+AL module driver. This file provides firmware functions to manage the following functionalities of the C\+O\+R\+T\+EX\+: }{\pageref{stm32f4xx__hal__cortex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__dma_8c}{stm32f4xx\+\_\+hal\+\_\+dma.\+c}} \\*D\+MA H\+AL module driver }{\pageref{stm32f4xx__hal__dma_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__dma__ex_8c}{stm32f4xx\+\_\+hal\+\_\+dma\+\_\+ex.\+c}} \\*D\+MA Extension H\+AL module driver This file provides firmware functions to manage the following functionalities of the D\+MA Extension peripheral\+: }{\pageref{stm32f4xx__hal__dma__ex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__flash_8c}{stm32f4xx\+\_\+hal\+\_\+flash.\+c}} \\*F\+L\+A\+SH H\+AL module driver. This file provides firmware functions to manage the following functionalities of the internal F\+L\+A\+SH memory\+: }{\pageref{stm32f4xx__hal__flash_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__flash__ex_8c}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ex.\+c}} \\*Extended F\+L\+A\+SH H\+AL module driver. This file provides firmware functions to manage the following functionalities of the F\+L\+A\+SH extension peripheral\+: }{\pageref{stm32f4xx__hal__flash__ex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__flash__ramfunc_8c}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ramfunc.\+c}} \\*F\+L\+A\+SH R\+A\+M\+F\+U\+NC module driver. This file provides a F\+L\+A\+SH firmware functions which should be executed from internal S\+R\+AM }{\pageref{stm32f4xx__hal__flash__ramfunc_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__gpio_8c}{stm32f4xx\+\_\+hal\+\_\+gpio.\+c}} \\*G\+P\+IO H\+AL module driver. This file provides firmware functions to manage the following functionalities of the General Purpose Input/\+Output (G\+P\+IO) peripheral\+: }{\pageref{stm32f4xx__hal__gpio_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__i2c_8c}{stm32f4xx\+\_\+hal\+\_\+i2c.\+c}} \\*I2C H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Inter Integrated Circuit (I2C) peripheral\+: }{\pageref{stm32f4xx__hal__i2c_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__i2c__ex_8c}{stm32f4xx\+\_\+hal\+\_\+i2c\+\_\+ex.\+c}} \\*I2C Extension H\+AL module driver. This file provides firmware functions to manage the following functionalities of I2C extension peripheral\+: }{\pageref{stm32f4xx__hal__i2c__ex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__pwr_8c}{stm32f4xx\+\_\+hal\+\_\+pwr.\+c}} \\*P\+WR H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Power Controller (P\+WR) peripheral\+: }{\pageref{stm32f4xx__hal__pwr_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8c}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+c}} \\*Extended P\+WR H\+AL module driver. This file provides firmware functions to manage the following functionalities of P\+WR extension peripheral\+: ~\newline
 }{\pageref{stm32f4xx__hal__pwr__ex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__rcc_8c}{stm32f4xx\+\_\+hal\+\_\+rcc.\+c}} \\*R\+CC H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Reset and Clock Control (R\+CC) peripheral\+: }{\pageref{stm32f4xx__hal__rcc_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8c}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+c}} \\*Extension R\+CC H\+AL module driver. This file provides firmware functions to manage the following functionalities R\+CC extension peripheral\+: }{\pageref{stm32f4xx__hal__rcc__ex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__tim_8c}{stm32f4xx\+\_\+hal\+\_\+tim.\+c}} \\*T\+IM H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Timer (T\+IM) peripheral\+: }{\pageref{stm32f4xx__hal__tim_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__tim__ex_8c}{stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+c}} \\*T\+IM H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Timer extension peripheral\+: }{\pageref{stm32f4xx__hal__tim__ex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__uart_8c}{stm32f4xx\+\_\+hal\+\_\+uart.\+c}} \\*U\+A\+RT H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Universal Asynchronous Receiver Transmitter (U\+A\+RT) peripheral\+: }{\pageref{stm32f4xx__hal__uart_8c}}{}
\item\contentsline{section}{Inc/{\bfseries dma.\+h} }{\pageref{dma_8h}}{}
\item\contentsline{section}{Inc/{\bfseries Free\+R\+T\+O\+S\+Config.\+h} }{\pageref{_free_r_t_o_s_config_8h}}{}
\item\contentsline{section}{Inc/{\bfseries gpio.\+h} }{\pageref{gpio_8h}}{}
\item\contentsline{section}{Inc/{\bfseries i2c.\+h} }{\pageref{i2c_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{main_8h}{main.\+h}} \\*\+: Header for \mbox{\hyperlink{main_8c}{main.\+c}} file. This file contains the common defines of the application }{\pageref{main_8h}}{}
\item\contentsline{section}{Inc/{\bfseries shared\+Macros.\+h} }{\pageref{shared_macros_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{stm32f4xx__hal__conf_8h}{stm32f4xx\+\_\+hal\+\_\+conf.\+h}} \\*H\+AL configuration file }{\pageref{stm32f4xx__hal__conf_8h}}{}
\item\contentsline{section}{Inc/\mbox{\hyperlink{stm32f4xx__it_8h}{stm32f4xx\+\_\+it.\+h}} \\*This file contains the headers of the interrupt handlers }{\pageref{stm32f4xx__it_8h}}{}
\item\contentsline{section}{Inc/{\bfseries U\+A\+R\+T\+\_\+\+Handler.\+h} }{\pageref{_u_a_r_t___handler_8h}}{}
\item\contentsline{section}{Inc/{\bfseries usart.\+h} }{\pageref{usart_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/\+C\+M\+S\+I\+S\+\_\+\+R\+T\+O\+S/\mbox{\hyperlink{cmsis__os_8c}{cmsis\+\_\+os.\+c}} \\*C\+M\+S\+I\+S-\/\+R\+T\+OS A\+PI implementation for Free\+R\+T\+OS V9.\+0.\+0 }{\pageref{cmsis__os_8c}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/\+C\+M\+S\+I\+S\+\_\+\+R\+T\+O\+S/\mbox{\hyperlink{cmsis__os_8h}{cmsis\+\_\+os.\+h}} \\*Header of \mbox{\hyperlink{cmsis__os_8c}{cmsis\+\_\+os.\+c}} A new set of A\+P\+Is are added in addition to existing ones, these A\+P\+Is are specific to Free\+R\+T\+OS }{\pageref{cmsis__os_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries croutine.\+h} }{\pageref{croutine_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries deprecated\+\_\+definitions.\+h} }{\pageref{deprecated__definitions_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries event\+\_\+groups.\+h} }{\pageref{event__groups_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries Free\+R\+T\+O\+S.\+h} }{\pageref{_free_r_t_o_s_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries Free\+R\+T\+O\+S\+Config\+\_\+template.\+h} }{\pageref{_free_r_t_o_s_config__template_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries list.\+h} }{\pageref{list_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries mpu\+\_\+prototypes.\+h} }{\pageref{mpu__prototypes_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries mpu\+\_\+wrappers.\+h} }{\pageref{mpu__wrappers_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries portable.\+h} }{\pageref{portable_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries projdefs.\+h} }{\pageref{projdefs_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries queue.\+h} }{\pageref{queue_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries semphr.\+h} }{\pageref{semphr_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries Stack\+Macros.\+h} }{\pageref{_stack_macros_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries task.\+h} }{\pageref{task_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/include/{\bfseries timers.\+h} }{\pageref{timers_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Free\+R\+T\+O\+S/\+Source/portable/\+G\+C\+C/\+A\+R\+M\+\_\+\+C\+M4\+F/{\bfseries portmacro.\+h} }{\pageref{portmacro_8h}}{}
\item\contentsline{section}{Src/\mbox{\hyperlink{main_8c}{main.\+c}} \\*\+: Main program body }{\pageref{main_8c}}{}
\item\contentsline{section}{Src/\mbox{\hyperlink{stm32f4xx__hal__timebase___t_i_m_8c}{stm32f4xx\+\_\+hal\+\_\+timebase\+\_\+\+T\+I\+M.\+c}} \\*H\+AL time base based on the hardware T\+IM }{\pageref{stm32f4xx__hal__timebase___t_i_m_8c}}{}
\item\contentsline{section}{Src/\mbox{\hyperlink{stm32f4xx__it_8c}{stm32f4xx\+\_\+it.\+c}} \\*Interrupt Service Routines }{\pageref{stm32f4xx__it_8c}}{}
\item\contentsline{section}{Src/\mbox{\hyperlink{system__stm32f4xx_8c}{system\+\_\+stm32f4xx.\+c}} \\*C\+M\+S\+IS Cortex-\/\+M4 Device Peripheral Access Layer System Source File }{\pageref{system__stm32f4xx_8c}}{}
\end{DoxyCompactList}
