// Seed: 223041558
module module_0 (
    input wor id_0,
    input wor id_1
    , id_14,
    input uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    output uwire id_7,
    input tri1 id_8,
    input tri1 id_9,
    output wand id_10,
    output uwire id_11,
    input supply0 id_12
);
  assign id_14 = 1 && 1;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output tri  id_3
);
  tri0 id_5 = 1;
  module_0(
      id_2, id_2, id_2, id_1, id_2, id_3, id_2, id_0, id_1, id_2, id_3, id_0, id_2
  );
endmodule
